
36. Printing statistics.

=== rr_4x4_29 ===

   Number of wires:                 16
   Number of wire bits:             58
   Number of public wires:          16
   Number of public wire bits:      58
   Number of ports:                  3
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_1_1                          1
     NR_1_3                          1
     NR_3_1                          1
     NR_3_3                          1
     customAdder3_0                  1
     customAdder7_3                  1

   Area for cell type \NR_3_3 is unknown!
   Area for cell type \NR_3_1 is unknown!
   Area for cell type \NR_1_3 is unknown!
   Area for cell type \NR_1_1 is unknown!
   Area for cell type \customAdder7_3 is unknown!
   Area for cell type \customAdder3_0 is unknown!

=== rr_7x7_28 ===

   Number of wires:                 16
   Number of wire bits:            107
   Number of public wires:          16
   Number of public wire bits:     107
   Number of ports:                  3
   Number of port bits:             28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_3_3                          1
     NR_3_4                          1
     NR_4_3                          1
     customAdder11_3                 1
     customAdder7_0                  1
     rr_4x4_29                       1

   Area for cell type \NR_3_3 is unknown!
   Area for cell type \NR_4_3 is unknown!
   Area for cell type \NR_3_4 is unknown!
   Area for cell type \customAdder7_0 is unknown!
   Area for cell type \customAdder11_3 is unknown!
   Area for cell type \rr_4x4_29 is unknown!

=== rr_23x23_24 ===

   Number of wires:                 16
   Number of wire bits:            347
   Number of public wires:          16
   Number of public wire bits:     347
   Number of ports:                  3
   Number of port bits:             92
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_16_16                        1
     NR_16_7                         1
     NR_7_16                         1
     customAdder23_0                 1
     customAdder39_15                1
     rr_7x7_28                       1

   Area for cell type \NR_16_16 is unknown!
   Area for cell type \NR_16_7 is unknown!
   Area for cell type \NR_7_16 is unknown!
   Area for cell type \customAdder23_0 is unknown!
   Area for cell type \customAdder39_15 is unknown!
   Area for cell type \rr_7x7_28 is unknown!

=== rr_3x3_14 ===

   Number of wires:                 16
   Number of wire bits:             43
   Number of public wires:          16
   Number of public wire bits:      43
   Number of ports:                  3
   Number of port bits:             12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_1_1                          1
     NR_1_2                          1
     NR_2_1                          1
     NR_2_2                          1
     customAdder2_0                  1
     customAdder5_2                  1

   Area for cell type \NR_2_2 is unknown!
   Area for cell type \NR_2_1 is unknown!
   Area for cell type \NR_1_1 is unknown!
   Area for cell type \NR_1_2 is unknown!
   Area for cell type \customAdder2_0 is unknown!
   Area for cell type \customAdder5_2 is unknown!

=== rr_4x4_13 ===

   Number of wires:                 16
   Number of wire bits:             58
   Number of public wires:          16
   Number of public wire bits:      58
   Number of ports:                  3
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_1_1                          1
     NR_1_3                          1
     NR_3_1                          1
     customAdder3_0                  1
     customAdder7_3                  1
     rr_3x3_14                       1

   Area for cell type \NR_3_1 is unknown!
   Area for cell type \NR_1_3 is unknown!
   Area for cell type \NR_1_1 is unknown!
   Area for cell type \customAdder7_3 is unknown!
   Area for cell type \customAdder3_0 is unknown!
   Area for cell type \rr_3x3_14 is unknown!

=== rr_6x6_9 ===

   Number of wires:                 16
   Number of wire bits:             92
   Number of public wires:          16
   Number of public wire bits:      92
   Number of ports:                  3
   Number of port bits:             24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_2_2                          1
     NR_2_4                          1
     NR_4_2                          1
     customAdder6_0                  1
     customAdder8_1                  1
     rr_4x4_13                       1

   Area for cell type \NR_4_2 is unknown!
   Area for cell type \NR_2_2 is unknown!
   Area for cell type \NR_2_4 is unknown!
   Area for cell type \customAdder8_1 is unknown!
   Area for cell type \customAdder6_0 is unknown!
   Area for cell type \rr_4x4_13 is unknown!

=== rr_29x29_8 ===

   Number of wires:                 16
   Number of wire bits:            437
   Number of public wires:          16
   Number of public wire bits:     437
   Number of ports:                  3
   Number of port bits:            116
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_23_6                         1
     NR_6_23                         1
     customAdder29_0                 1
     customAdder35_5                 1
     rr_23x23_24                     1
     rr_6x6_9                        1

   Area for cell type \NR_6_23 is unknown!
   Area for cell type \NR_23_6 is unknown!
   Area for cell type \customAdder35_5 is unknown!
   Area for cell type \customAdder29_0 is unknown!
   Area for cell type \rr_6x6_9 is unknown!
   Area for cell type \rr_23x23_24 is unknown!

=== rr_3x3_1 ===

   Number of wires:                 16
   Number of wire bits:             41
   Number of public wires:          16
   Number of public wire bits:      41
   Number of ports:                  3
   Number of port bits:             12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_1_1                          1
     NR_1_2                          1
     NR_2_1                          1
     NR_2_2                          1
     customAdder2_0                  1
     customAdder3_0                  1

   Area for cell type \NR_2_2 is unknown!
   Area for cell type \NR_2_1 is unknown!
   Area for cell type \NR_1_1 is unknown!
   Area for cell type \NR_1_2 is unknown!
   Area for cell type \customAdder2_0 is unknown!
   Area for cell type \customAdder3_0 is unknown!

=== multiplier32bit_14 ===

   Number of wires:                 16
   Number of wire bits:            482
   Number of public wires:          16
   Number of public wire bits:     482
   Number of ports:                  3
   Number of port bits:            128
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_29_3                         1
     NR_3_29                         1
     customAdder32_0                 1
     customAdder35_2                 1
     rr_29x29_8                      1
     rr_3x3_1                        1

   Area for cell type \NR_3_29 is unknown!
   Area for cell type \NR_29_3 is unknown!
   Area for cell type \customAdder35_2 is unknown!
   Area for cell type \customAdder32_0 is unknown!
   Area for cell type \rr_3x3_1 is unknown!
   Area for cell type \rr_29x29_8 is unknown!

=== unsignedBrentKungAdder32bit ===

   Number of wires:                181
   Number of wire bits:            275
   Number of public wires:         181
   Number of public wire bits:     275
   Number of ports:                  3
   Number of port bits:             97
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                120
     BitwisePG                      32
     BlackCell                      26
     GrayCell                       31
     XorGate                        31

   Area for cell type \BitwisePG is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!
   Area for cell type \BlackCell is unknown!

=== customAdder32_0 ===

   Number of wires:                  3
   Number of wire bits:             97
   Number of public wires:           3
   Number of public wire bits:      97
   Number of ports:                  3
   Number of port bits:             97
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder32bit      1

   Area for cell type \unsignedBrentKungAdder32bit is unknown!

=== XorGate ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\XorGate': 0.131220
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder29_0 ===

   Number of wires:                  3
   Number of wire bits:             88
   Number of public wires:           3
   Number of public wire bits:      88
   Number of ports:                  3
   Number of port bits:             88
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder29bit      1

   Area for cell type \unsignedBrentKungAdder29bit is unknown!

=== GrayCell ===

   Number of wires:                  5
   Number of wire bits:              5
   Number of public wires:           5
   Number of public wire bits:       5
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AO21x1_ASAP7_75t_R              1

   Chip area for module '\GrayCell': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder39_15 ===

   Number of wires:                  3
   Number of wire bits:            103
   Number of public wires:           3
   Number of public wire bits:     103
   Number of ports:                  3
   Number of port bits:            103
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder39bit      1

   Area for cell type \unsignedBrentKungAdder39bit is unknown!

=== BlackCell ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  6
   Number of port bits:              6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     AO21x1_ASAP7_75t_R              1

   Chip area for module '\BlackCell': 0.174960
     of which used for sequential elements: 0.000000 (0.00%)

=== BitwisePG ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\BitwisePG': 0.218700
     of which used for sequential elements: 0.000000 (0.00%)

=== unsignedBrentKungAdder29bit ===

   Number of wires:                159
   Number of wire bits:            244
   Number of public wires:         159
   Number of public wire bits:     244
   Number of ports:                  3
   Number of port bits:             88
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                106
     BitwisePG                      29
     BlackCell                      21
     GrayCell                       28
     XorGate                        28

   Area for cell type \BitwisePG is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!
   Area for cell type \BlackCell is unknown!

=== customAdder6_0 ===

   Number of wires:                  3
   Number of wire bits:             19
   Number of public wires:           3
   Number of public wire bits:      19
   Number of ports:                  3
   Number of port bits:             19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder6bit      1

   Area for cell type \unsignedBrentKungAdder6bit is unknown!

=== unsignedBrentKungAdder3bit ===

   Number of wires:                 13
   Number of wire bits:             20
   Number of public wires:          13
   Number of public wire bits:      20
   Number of ports:                  3
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     BitwisePG                       3
     GrayCell                        2
     XorGate                         2

   Area for cell type \BitwisePG is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder11_3 ===

   Number of wires:                  3
   Number of wire bits:             31
   Number of public wires:           3
   Number of public wire bits:      31
   Number of ports:                  3
   Number of port bits:             31
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder11bit      1

   Area for cell type \unsignedBrentKungAdder11bit is unknown!

=== unsignedBrentKungAdder39bit ===

   Number of wires:                197
   Number of wire bits:            312
   Number of public wires:         197
   Number of public wire bits:     312
   Number of ports:                  3
   Number of port bits:            118
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                145
     BitwisePG                      39
     BlackCell                      30
     GrayCell                       38
     XorGate                        38

   Area for cell type \BitwisePG is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!
   Area for cell type \BlackCell is unknown!

=== customAdder35_5 ===

   Number of wires:                  3
   Number of wire bits:            101
   Number of public wires:           3
   Number of public wire bits:     101
   Number of ports:                  3
   Number of port bits:            101
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder35bit      1

   Area for cell type \unsignedBrentKungAdder35bit is unknown!

=== unsignedBrentKungAdder35bit ===

   Number of wires:                175
   Number of wire bits:            278
   Number of public wires:         175
   Number of public wire bits:     278
   Number of ports:                  3
   Number of port bits:            106
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                130
     BitwisePG                      35
     BlackCell                      27
     GrayCell                       34
     XorGate                        34

   Area for cell type \BitwisePG is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!
   Area for cell type \BlackCell is unknown!

=== unsignedBrentKungAdder6bit ===

   Number of wires:                 29
   Number of wire bits:             45
   Number of public wires:          29
   Number of public wire bits:      45
   Number of ports:                  3
   Number of port bits:             19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     BitwisePG                       6
     BlackCell                       2
     GrayCell                        5
     XorGate                         5

   Area for cell type \BitwisePG is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!
   Area for cell type \BlackCell is unknown!

=== unsignedBrentKungAdder11bit ===

   Number of wires:                 55
   Number of wire bits:             86
   Number of public wires:          55
   Number of public wire bits:      86
   Number of ports:                  3
   Number of port bits:             34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     BitwisePG                      11
     BlackCell                       5
     GrayCell                       10
     XorGate                        10

   Area for cell type \BitwisePG is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!
   Area for cell type \BlackCell is unknown!

=== customAdder2_0 ===

   Number of wires:                  3
   Number of wire bits:              7
   Number of public wires:           3
   Number of public wire bits:       7
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder2bit      1

   Area for cell type \unsignedBrentKungAdder2bit is unknown!

=== customAdder35_2 ===

   Number of wires:                  3
   Number of wire bits:            104
   Number of public wires:           3
   Number of public wire bits:     104
   Number of ports:                  3
   Number of port bits:            104
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder35bit      1

   Area for cell type \unsignedBrentKungAdder35bit is unknown!

=== customAdder23_0 ===

   Number of wires:                  3
   Number of wire bits:             70
   Number of public wires:           3
   Number of public wire bits:      70
   Number of ports:                  3
   Number of port bits:             70
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder23bit      1

   Area for cell type \unsignedBrentKungAdder23bit is unknown!

=== unsignedBrentKungAdder7bit ===

   Number of wires:                 33
   Number of wire bits:             52
   Number of public wires:          33
   Number of public wire bits:      52
   Number of ports:                  3
   Number of port bits:             22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     BitwisePG                       7
     BlackCell                       2
     GrayCell                        6
     XorGate                         6

   Area for cell type \BitwisePG is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!
   Area for cell type \BlackCell is unknown!

=== customAdder7_0 ===

   Number of wires:                  3
   Number of wire bits:             22
   Number of public wires:           3
   Number of public wire bits:      22
   Number of ports:                  3
   Number of port bits:             22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder7bit      1

   Area for cell type \unsignedBrentKungAdder7bit is unknown!

=== unsignedBrentKungAdder2bit ===

   Number of wires:                  9
   Number of wire bits:             13
   Number of public wires:           9
   Number of public wire bits:      13
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     BitwisePG                       2
     GrayCell                        1
     XorGate                         1

   Area for cell type \BitwisePG is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder8_1 ===

   Number of wires:                  3
   Number of wire bits:             24
   Number of public wires:           3
   Number of public wire bits:      24
   Number of ports:                  3
   Number of port bits:             24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder8bit      1

   Area for cell type \unsignedBrentKungAdder8bit is unknown!

=== unsignedBrentKungAdder5bit ===

   Number of wires:                 23
   Number of wire bits:             36
   Number of public wires:          23
   Number of public wire bits:      36
   Number of ports:                  3
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     BitwisePG                       5
     BlackCell                       1
     GrayCell                        4
     XorGate                         4

   Area for cell type \BitwisePG is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!
   Area for cell type \BlackCell is unknown!

=== NR_1_1 ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AND2x2_ASAP7_75t_R              1

   Chip area for module '\NR_1_1': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== unsignedBrentKungAdder27bit ===

   Number of wires:                147
   Number of wire bits:            226
   Number of public wires:         147
   Number of public wire bits:     226
   Number of ports:                  3
   Number of port bits:             82
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 98
     BitwisePG                      27
     BlackCell                      19
     GrayCell                       26
     XorGate                        26

   Area for cell type \BitwisePG is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!
   Area for cell type \BlackCell is unknown!

=== HalfAdder ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\HalfAdder': 0.218700
     of which used for sequential elements: 0.000000 (0.00%)

=== FullAdder ===

   Number of wires:                  7
   Number of wire bits:              7
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     MAJx2_ASAP7_75t_R               1
     NAND3xp33_ASAP7_75t_R           1
     NOR3xp33_ASAP7_75t_R            1
     OAI21xp33_ASAP7_75t_R           1

   Chip area for module '\FullAdder': 0.349920
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder7_3 ===

   Number of wires:                  3
   Number of wire bits:             19
   Number of public wires:           3
   Number of public wire bits:      19
   Number of ports:                  3
   Number of port bits:             19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder7bit      1

   Area for cell type \unsignedBrentKungAdder7bit is unknown!

=== NR_7_16 ===

   Number of wires:                265
   Number of wire bits:            308
   Number of public wires:         265
   Number of public wire bits:     308
   Number of ports:                  3
   Number of port bits:             46
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                188
     AndGate                       112
     FullAdder                      69
     HalfAdder                       6
     unsignedBrentKungAdder21bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \unsignedBrentKungAdder21bit is unknown!

=== AndGate ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AND2x2_ASAP7_75t_R              1

   Chip area for module '\AndGate': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_16_7 ===

   Number of wires:                265
   Number of wire bits:            308
   Number of public wires:         265
   Number of public wire bits:     308
   Number of ports:                  3
   Number of port bits:             46
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                188
     AndGate                       112
     FullAdder                      69
     HalfAdder                       6
     unsignedBrentKungAdder21bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \unsignedBrentKungAdder21bit is unknown!

=== unsignedBrentKungAdder8bit ===

   Number of wires:                 41
   Number of wire bits:             63
   Number of public wires:          41
   Number of public wire bits:      63
   Number of ports:                  3
   Number of port bits:             25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 26
     BitwisePG                       8
     BlackCell                       4
     GrayCell                        7
     XorGate                         7

   Area for cell type \BitwisePG is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!
   Area for cell type \BlackCell is unknown!

=== NR_1_3 ===

   Number of wires:                  3
   Number of wire bits:              7
   Number of public wires:           3
   Number of public wire bits:       7
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     AND2x2_ASAP7_75t_R              3

   Chip area for module '\NR_1_3': 0.262440
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder5_2 ===

   Number of wires:                  3
   Number of wire bits:             14
   Number of public wires:           3
   Number of public wire bits:      14
   Number of ports:                  3
   Number of port bits:             14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder5bit      1

   Area for cell type \unsignedBrentKungAdder5bit is unknown!

=== NR_1_2 ===

   Number of wires:                  3
   Number of wire bits:              5
   Number of public wires:           3
   Number of public wire bits:       5
   Number of ports:                  3
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              2

   Chip area for module '\NR_1_2': 0.174960
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_3_4 ===

   Number of wires:                 21
   Number of wire bits:             32
   Number of public wires:          21
   Number of public wire bits:      32
   Number of ports:                  3
   Number of port bits:             14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     AndGate                        12
     FullAdder                       1
     HalfAdder                       2
     unsignedBrentKungAdder5bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \unsignedBrentKungAdder5bit is unknown!

=== customAdder3_0 ===

   Number of wires:                  3
   Number of wire bits:             10
   Number of public wires:           3
   Number of public wire bits:      10
   Number of ports:                  3
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder3bit      1

   Area for cell type \unsignedBrentKungAdder3bit is unknown!

=== NR_2_2 ===

   Number of wires:                  7
   Number of wire bits:             12
   Number of public wires:           7
   Number of public wire bits:      12
   Number of ports:                  3
   Number of port bits:              8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     AndGate                         4
     unsignedBrentKungAdder1bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \unsignedBrentKungAdder1bit is unknown!

=== unsignedBrentKungAdder1bit ===

   Number of wires:                  3
   Number of wire bits:              4
   Number of public wires:           3
   Number of public wire bits:       4
   Number of ports:                  3
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\unsignedBrentKungAdder1bit': 0.218700
     of which used for sequential elements: 0.000000 (0.00%)

=== unsignedBrentKungAdder21bit ===

   Number of wires:                113
   Number of wire bits:            174
   Number of public wires:         113
   Number of public wire bits:     174
   Number of ports:                  3
   Number of port bits:             64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 75
     BitwisePG                      21
     BlackCell                      14
     GrayCell                       20
     XorGate                        20

   Area for cell type \BitwisePG is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!
   Area for cell type \BlackCell is unknown!

=== NR_2_4 ===

   Number of wires:                 11
   Number of wire bits:             20
   Number of public wires:          11
   Number of public wire bits:      20
   Number of ports:                  3
   Number of port bits:             12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     AndGate                         8
     unsignedBrentKungAdder3bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \unsignedBrentKungAdder3bit is unknown!

=== NR_29_3 ===

   Number of wires:                146
   Number of wire bits:            207
   Number of public wires:         146
   Number of public wire bits:     207
   Number of ports:                  3
   Number of port bits:             64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                116
     AndGate                        87
     FullAdder                      26
     HalfAdder                       2
     unsignedBrentKungAdder30bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \unsignedBrentKungAdder30bit is unknown!

=== NR_16_16 ===

   Number of wires:                673
   Number of wire bits:            734
   Number of public wires:         673
   Number of public wire bits:     734
   Number of ports:                  3
   Number of port bits:             64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                467
     AndGate                       256
     FullAdder                     195
     HalfAdder                      15
     unsignedBrentKungAdder30bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \unsignedBrentKungAdder30bit is unknown!

=== unsignedBrentKungAdder23bit ===

   Number of wires:                123
   Number of wire bits:            190
   Number of public wires:         123
   Number of public wire bits:     190
   Number of ports:                  3
   Number of port bits:             70
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     BitwisePG                      23
     BlackCell                      15
     GrayCell                       22
     XorGate                        22

   Area for cell type \BitwisePG is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!
   Area for cell type \BlackCell is unknown!

=== unsignedBrentKungAdder30bit ===

   Number of wires:                165
   Number of wire bits:            253
   Number of public wires:         165
   Number of public wire bits:     253
   Number of ports:                  3
   Number of port bits:             91
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                110
     BitwisePG                      30
     BlackCell                      22
     GrayCell                       29
     XorGate                        29

   Area for cell type \BitwisePG is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!
   Area for cell type \BlackCell is unknown!

=== NR_3_29 ===

   Number of wires:                146
   Number of wire bits:            207
   Number of public wires:         146
   Number of public wire bits:     207
   Number of ports:                  3
   Number of port bits:             64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                116
     AndGate                        87
     FullAdder                      26
     HalfAdder                       2
     unsignedBrentKungAdder30bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \unsignedBrentKungAdder30bit is unknown!

=== NR_2_1 ===

   Number of wires:                  3
   Number of wire bits:              5
   Number of public wires:           3
   Number of public wire bits:       5
   Number of ports:                  3
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              2

   Chip area for module '\NR_2_1': 0.174960
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_6_23 ===

   Number of wires:                317
   Number of wire bits:            372
   Number of public wires:         317
   Number of public wire bits:     372
   Number of ports:                  3
   Number of port bits:             58
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                227
     AndGate                       138
     FullAdder                      83
     HalfAdder                       5
     unsignedBrentKungAdder27bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \unsignedBrentKungAdder27bit is unknown!

=== NR_3_1 ===

   Number of wires:                  3
   Number of wire bits:              7
   Number of public wires:           3
   Number of public wire bits:       7
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     AND2x2_ASAP7_75t_R              3

   Chip area for module '\NR_3_1': 0.262440
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_3_3 ===

   Number of wires:                 16
   Number of wire bits:             25
   Number of public wires:          16
   Number of public wire bits:      25
   Number of ports:                  3
   Number of port bits:             12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     AndGate                         9
     HalfAdder                       2
     unsignedBrentKungAdder4bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder4bit is unknown!

=== NR_4_2 ===

   Number of wires:                 11
   Number of wire bits:             20
   Number of public wires:          11
   Number of public wire bits:      20
   Number of ports:                  3
   Number of port bits:             12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     AndGate                         8
     unsignedBrentKungAdder3bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \unsignedBrentKungAdder3bit is unknown!

=== NR_4_3 ===

   Number of wires:                 21
   Number of wire bits:             32
   Number of public wires:          21
   Number of public wire bits:      32
   Number of ports:                  3
   Number of port bits:             14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     AndGate                        12
     FullAdder                       1
     HalfAdder                       2
     unsignedBrentKungAdder5bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \unsignedBrentKungAdder5bit is unknown!

=== unsignedBrentKungAdder4bit ===

   Number of wires:                 19
   Number of wire bits:             29
   Number of public wires:          19
   Number of public wire bits:      29
   Number of ports:                  3
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     BitwisePG                       4
     BlackCell                       1
     GrayCell                        3
     XorGate                         3

   Area for cell type \BitwisePG is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!
   Area for cell type \BlackCell is unknown!

=== NR_23_6 ===

   Number of wires:                317
   Number of wire bits:            372
   Number of public wires:         317
   Number of public wire bits:     372
   Number of ports:                  3
   Number of port bits:             58
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                227
     AndGate                       138
     FullAdder                      83
     HalfAdder                       5
     unsignedBrentKungAdder27bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \unsignedBrentKungAdder27bit is unknown!

=== design hierarchy ===

   multiplier32bit_14                1
     NR_29_3                         1
       AndGate                      87
       FullAdder                    26
       HalfAdder                     2
       unsignedBrentKungAdder30bit      1
         BitwisePG                  30
         BlackCell                  22
         GrayCell                   29
         XorGate                    29
     NR_3_29                         1
       AndGate                      87
       FullAdder                    26
       HalfAdder                     2
       unsignedBrentKungAdder30bit      1
         BitwisePG                  30
         BlackCell                  22
         GrayCell                   29
         XorGate                    29
     customAdder32_0                 1
       unsignedBrentKungAdder32bit      1
         BitwisePG                  32
         BlackCell                  26
         GrayCell                   31
         XorGate                    31
     customAdder35_2                 1
       unsignedBrentKungAdder35bit      1
         BitwisePG                  35
         BlackCell                  27
         GrayCell                   34
         XorGate                    34
     rr_29x29_8                      1
       NR_23_6                       1
         AndGate                   138
         FullAdder                  83
         HalfAdder                   5
         unsignedBrentKungAdder27bit      1
           BitwisePG                27
           BlackCell                19
           GrayCell                 26
           XorGate                  26
       NR_6_23                       1
         AndGate                   138
         FullAdder                  83
         HalfAdder                   5
         unsignedBrentKungAdder27bit      1
           BitwisePG                27
           BlackCell                19
           GrayCell                 26
           XorGate                  26
       customAdder29_0               1
         unsignedBrentKungAdder29bit      1
           BitwisePG                29
           BlackCell                21
           GrayCell                 28
           XorGate                  28
       customAdder35_5               1
         unsignedBrentKungAdder35bit      1
           BitwisePG                35
           BlackCell                27
           GrayCell                 34
           XorGate                  34
       rr_23x23_24                   1
         NR_16_16                    1
           AndGate                 256
           FullAdder               195
           HalfAdder                15
           unsignedBrentKungAdder30bit      1
             BitwisePG              30
             BlackCell              22
             GrayCell               29
             XorGate                29
         NR_16_7                     1
           AndGate                 112
           FullAdder                69
           HalfAdder                 6
           unsignedBrentKungAdder21bit      1
             BitwisePG              21
             BlackCell              14
             GrayCell               20
             XorGate                20
         NR_7_16                     1
           AndGate                 112
           FullAdder                69
           HalfAdder                 6
           unsignedBrentKungAdder21bit      1
             BitwisePG              21
             BlackCell              14
             GrayCell               20
             XorGate                20
         customAdder23_0             1
           unsignedBrentKungAdder23bit      1
             BitwisePG              23
             BlackCell              15
             GrayCell               22
             XorGate                22
         customAdder39_15            1
           unsignedBrentKungAdder39bit      1
             BitwisePG              39
             BlackCell              30
             GrayCell               38
             XorGate                38
         rr_7x7_28                   1
           NR_3_3                    1
             AndGate                 9
             HalfAdder               2
             unsignedBrentKungAdder4bit      1
               BitwisePG             4
               BlackCell             1
               GrayCell              3
               XorGate               3
           NR_3_4                    1
             AndGate                12
             FullAdder               1
             HalfAdder               2
             unsignedBrentKungAdder5bit      1
               BitwisePG             5
               BlackCell             1
               GrayCell              4
               XorGate               4
           NR_4_3                    1
             AndGate                12
             FullAdder               1
             HalfAdder               2
             unsignedBrentKungAdder5bit      1
               BitwisePG             5
               BlackCell             1
               GrayCell              4
               XorGate               4
           customAdder11_3           1
             unsignedBrentKungAdder11bit      1
               BitwisePG            11
               BlackCell             5
               GrayCell             10
               XorGate              10
           customAdder7_0            1
             unsignedBrentKungAdder7bit      1
               BitwisePG             7
               BlackCell             2
               GrayCell              6
               XorGate               6
           rr_4x4_29                 1
             NR_1_1                  1
             NR_1_3                  1
             NR_3_1                  1
             NR_3_3                  1
               AndGate               9
               HalfAdder             2
               unsignedBrentKungAdder4bit      1
                 BitwisePG           4
                 BlackCell           1
                 GrayCell            3
                 XorGate             3
             customAdder3_0          1
               unsignedBrentKungAdder3bit      1
                 BitwisePG           3
                 GrayCell            2
                 XorGate             2
             customAdder7_3          1
               unsignedBrentKungAdder7bit      1
                 BitwisePG           7
                 BlackCell           2
                 GrayCell            6
                 XorGate             6
       rr_6x6_9                      1
         NR_2_2                      1
           AndGate                   4
           unsignedBrentKungAdder1bit      1
         NR_2_4                      1
           AndGate                   8
           unsignedBrentKungAdder3bit      1
             BitwisePG               3
             GrayCell                2
             XorGate                 2
         NR_4_2                      1
           AndGate                   8
           unsignedBrentKungAdder3bit      1
             BitwisePG               3
             GrayCell                2
             XorGate                 2
         customAdder6_0              1
           unsignedBrentKungAdder6bit      1
             BitwisePG               6
             BlackCell               2
             GrayCell                5
             XorGate                 5
         customAdder8_1              1
           unsignedBrentKungAdder8bit      1
             BitwisePG               8
             BlackCell               4
             GrayCell                7
             XorGate                 7
         rr_4x4_13                   1
           NR_1_1                    1
           NR_1_3                    1
           NR_3_1                    1
           customAdder3_0            1
             unsignedBrentKungAdder3bit      1
               BitwisePG             3
               GrayCell              2
               XorGate               2
           customAdder7_3            1
             unsignedBrentKungAdder7bit      1
               BitwisePG             7
               BlackCell             2
               GrayCell              6
               XorGate               6
           rr_3x3_14                 1
             NR_1_1                  1
             NR_1_2                  1
             NR_2_1                  1
             NR_2_2                  1
               AndGate               4
               unsignedBrentKungAdder1bit      1
             customAdder2_0          1
               unsignedBrentKungAdder2bit      1
                 BitwisePG           2
                 GrayCell            1
                 XorGate             1
             customAdder5_2          1
               unsignedBrentKungAdder5bit      1
                 BitwisePG           5
                 BlackCell           1
                 GrayCell            4
                 XorGate             4
     rr_3x3_1                        1
       NR_1_1                        1
       NR_1_2                        1
       NR_2_1                        1
       NR_2_2                        1
         AndGate                     4
         unsignedBrentKungAdder1bit      1
       customAdder2_0                1
         unsignedBrentKungAdder2bit      1
           BitwisePG                 2
           GrayCell                  1
           XorGate                   1
       customAdder3_0                1
         unsignedBrentKungAdder3bit      1
           BitwisePG                 3
           GrayCell                  2
           XorGate                   2

   Number of wires:              19151
   Number of wire bits:          23191
   Number of public wires:       19151
   Number of public wire bits:   23191
   Number of ports:              13384
   Number of port bits:          16320
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5746
     AND2x2_ASAP7_75t_R           1843
     AO21x1_ASAP7_75t_R            736
     MAJx2_ASAP7_75t_R             553
     NAND3xp33_ASAP7_75t_R         553
     NOR3xp33_ASAP7_75t_R          553
     OAI21xp33_ASAP7_75t_R         553
     XOR2xp5_ASAP7_75t_R           955

   Chip area for top module '\multiplier32bit_14': 544.431780
     of which used for sequential elements: 0.000000 (0.00%)

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          2.13e-04   2.72e-04   4.93e-07   4.85e-04 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.13e-04   2.72e-04   4.93e-07   4.85e-04 100.0%
                          43.9%      56.0%       0.1%
Startpoint: B[0] (input port clocked by clk)
Endpoint: P[54] (output port clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
 123.86  123.86 v B[0] (in)
  69.32  193.18 v M4/M4/M2/uut5/_0_/Y (AND2x2_ASAP7_75t_R)
  35.30  228.48 v M4/M4/M2/uut124/_2_/Y (MAJx2_ASAP7_75t_R)
  32.69  261.18 ^ M4/M4/M2/uut124/_5_/Y (OAI21xp33_ASAP7_75t_R)
  35.17  296.34 ^ M4/M4/M2/uut153/_2_/Y (MAJx2_ASAP7_75t_R)
  26.10  322.44 v M4/M4/M2/uut153/_5_/Y (OAI21xp33_ASAP7_75t_R)
  38.05  360.48 v M4/M4/M2/uut171/_2_/Y (MAJx2_ASAP7_75t_R)
  26.90  387.38 ^ M4/M4/M2/uut171/_5_/Y (OAI21xp33_ASAP7_75t_R)
  42.41  429.79 ^ M4/M4/M2/uut187/uut4/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  29.46  459.25 ^ M4/M4/M2/uut187/uut23/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  22.46  481.71 ^ M4/M4/M2/uut187/uut41/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  31.86  513.57 ^ M4/M4/M2/uut187/uut60/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  27.68  541.25 v M4/M4/adder1/adder_module/uut7/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  29.52  570.77 v M4/M4/adder1/adder_module/uut26/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  19.53  590.30 v M4/M4/adder1/adder_module/uut35/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  31.10  621.40 v M4/M4/adder1/adder_module/uut39/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  29.35  650.75 v M4/M4/adder1/adder_module/uut45/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  24.00  674.76 v M4/M4/adder1/adder_module/uut53/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  24.10  698.86 v M4/M4/adder1/adder_module/uut70/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  30.26  729.12 v M4/M4/adder2/adder_module/uut11/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  30.78  759.90 v M4/M4/adder2/adder_module/uut44/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  30.71  790.61 v M4/M4/adder2/adder_module/uut39/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  25.14  815.75 v M4/M4/adder2/adder_module/uut88/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  28.46  844.21 v M4/M4/adder2/adder_module/uut45/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  26.97  871.18 v M4/M4/adder2/adder_module/uut89/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  25.60  896.78 v M4/M4/adder2/adder_module/uut46/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  23.78  920.56 v M4/M4/adder2/adder_module/uut61/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  21.27  941.82 v M4/M4/adder2/adder_module/uut68/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  32.94  974.76 v M4/M4/adder2/adder_module/uut71/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  34.35 1009.11 v M4/M4/adder2/adder_module/uut74/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  28.43 1037.54 v M4/M4/adder2/adder_module/uut84/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  23.97 1061.51 v M4/M4/adder2/adder_module/uut100/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  23.81 1085.32 v M4/M4/adder2/adder_module/uut133/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  30.53 1115.84 v M4/adder2/adder_module/uut11/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  30.69 1146.54 v M4/adder2/adder_module/uut40/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  30.68 1177.22 v M4/adder2/adder_module/uut35/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  25.14 1202.35 v M4/adder2/adder_module/uut79/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  28.46 1230.81 v M4/adder2/adder_module/uut41/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  26.42 1257.23 v M4/adder2/adder_module/uut55/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  21.27 1278.50 v M4/adder2/adder_module/uut61/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  32.94 1311.43 v M4/adder2/adder_module/uut64/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  34.35 1345.79 v M4/adder2/adder_module/uut67/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  30.44 1376.22 v M4/adder2/adder_module/uut70/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.35 1403.57 v M4/adder2/adder_module/uut77/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  23.94 1427.52 v M4/adder2/adder_module/uut93/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  22.20 1449.71 ^ M4/adder2/adder_module/uut126/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  38.98 1488.69 ^ adder2/adder_module/uut25/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  43.96 1532.65 ^ adder2/adder_module/uut120/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
   0.00 1532.65 ^ P[54] (out)
        1532.65   data arrival time

10000.00 10000.00   clock clk (rise edge)
   0.00 10000.00   clock network delay (ideal)
   0.00 10000.00   clock reconvergence pessimism
   0.00 10000.00   output external delay
        10000.00   data required time
---------------------------------------------------------
        10000.00   data required time
        -1532.65   data arrival time
---------------------------------------------------------
        8467.35   slack (MET)


