0|8666|Public
50|$|Opposite {{potentials}} are induced in {{the secondary}} when the interrupter 'breaks' the circuit and 'closes' the circuit. However, the current change in the primary is much more abrupt when the interrupter 'breaks'. When the contacts close, the current builds up slowly in the <b>primary</b> because the <b>supply</b> <b>voltage</b> has a limited ability to force current through the coil's inductance. In contrast, when the interrupter contacts open, the current falls to zero suddenly. So the pulse of voltage induced {{in the secondary}} at 'break' is {{much larger than the}} pulse induced at 'close', it is the 'break' that generates the coil's high voltage output.|$|R
40|$|High Voltage Shore Connection (HVSC) is a {{technical}} solution to supply ships at berth {{in an economic}} way while reducing air pollution in city ports. The increased power demand of modern cruise ships may reach several tens of MVA, requiring a <b>primary</b> port <b>voltage</b> <b>supply</b> at <b>voltage</b> > 100 kV. When a phase-to-ground fault arises on the HV side, safety problems due to increasing ship hull touch voltage may arise. A possible solution is proposed in this paper, based on an HV/HV y-Δ-y transformer with secondary resistance grounded neutral in the distribution power supply utility substation, with the aim to reduce phase-to-ground fault current at port...|$|R
40|$|Abstract—The <b>supply</b> <b>voltage</b> to {{threshold}} voltage ratio is re-duced {{with each new}} technology generation. The gate overdrive variation with temperature plays an increasingly important {{role in determining the}} speed characteristics of CMOS integrated circuits. The temperature-dependent propagation delay characteristics, as shown in this brief, will experience a complete reversal in the near future. Contrary to the older technology generations, the speed of circuits in a 45 -nm CMOS technology is enhanced when the tem-perature is increased at the nominal <b>supply</b> <b>voltage.</b> Operating an integrated circuit at the prescribed nominal <b>supply</b> <b>voltage</b> is not preferable for reliable operation under temperature fluctuations. A design methodology based on optimizing the <b>supply</b> <b>voltage</b> for temperature-variation-insensitive circuit performance is proposed in this brief. The optimum <b>supply</b> <b>voltage</b> is 45 % to 53 % lower than the nominal <b>supply</b> <b>voltage</b> in a 180 -nm CMOS technology. Alternatively, the optimum <b>supply</b> <b>voltage</b> is 15 % to 35 % higher than the nominal <b>supply</b> <b>voltage</b> in a 45 -nm CMOS technology. The speed and energy tradeoffs in the <b>supply</b> <b>voltage</b> optimization tech-nique are also presented. Index Terms—High temperature speed, <b>supply</b> <b>voltage</b> scaling, temperature variations. I...|$|R
40|$|A design {{methodology}} based on optimizing the <b>supply</b> <b>voltage</b> for simultaneously achieving {{energy efficiency and}} temperature variation insensitive circuit performance is presented in this paper. Circuits exhibit temperature variation insensitive delay characteristics when operated at a <b>supply</b> <b>voltage</b> 67 % to 68 % lower than the nominal <b>supply</b> <b>voltage.</b> At scaled <b>supply</b> <b>voltages,</b> integrated circuits consume low power {{at the cost of}} reduced speed. The proposed {{design methodology}} of optimizing the <b>supply</b> <b>voltage</b> for temperature variation insensitive circuit performance is, therefore, particularly attractive for low power applications with relaxed speed requirements. The <b>supply</b> <b>voltages</b> that yield minimum energy and minimum energy-delay product are identified at two different temperatures for circuits in a 65 nm CMOS technology. The energy and speed at the <b>supply</b> <b>voltages</b> providing temperature variation insensitive propagation delay, minimum energy, and minimum energy-delay product are compared. Results indicate that energy efficient integrated circuits with deeply scaled <b>supply</b> <b>voltages</b> can also be made insensitive to temperature fluctuations by considering the temperature dependence of speed in the <b>supply</b> <b>voltage</b> optimization process. © 2006 IEEE...|$|R
40|$|The <b>supply</b> <b>voltage</b> to {{threshold}} voltage ratio is reduced {{with each new}} technology generation. The gate overdrive variation with temperature plays an increasingly important {{role in determining the}} speed characteristics of CMOS integrated circuits. The temperature dependent propagation delay characteristics, as shown in this paper, will experience a complete reversal in the near future. Contrary to the older technology generations, the speed of circuits in a 45 nm CMOS technology is enhanced when the temperature is increased at the nominal <b>supply</b> <b>voltage.</b> Operating an integrated circuit at the prescribed nominal <b>supply</b> <b>voltage</b> is not preferable for reliable operation under temperature variations. A design methodology based on optimizing the <b>supply</b> <b>voltage</b> for temperature variation insensitive circuit performance is presented in this paper. The optimum <b>supply</b> <b>voltage</b> is 45 % to 57 % lower than the nominal <b>supply</b> <b>voltage</b> in a 180 nm CMOS technology. Alternatively, the optimum <b>supply</b> <b>voltage</b> is 10 % to 54 % higher than the nominal <b>supply</b> <b>voltage</b> in a 45 nm CMOS technology. The gap between the optimum and nominal <b>supply</b> <b>voltages</b> increases in a low-power design. Deeply scaled low-power integrated circuits operating at ultra-low <b>voltage</b> <b>supplies</b> are, therefore, expected to be highly sensitive to temperature variations. Alternatively, the speed-centric determination of the <b>supply</b> <b>voltage</b> will be less catastrophic for maintaining the circuit reliability under temperature variations in the future technology generations. © 2005 IEEE...|$|R
40|$|Abstract – Temperature {{fluctuations}} alter threshold voltage, carrier mobility, and saturation {{velocity of}} a MOSFET. Temperature fluctuation induced variations in individual device parameters have unique effects on MOSFET drain current. Device parameters {{that characterize the}} variations in MOSFET current due to temperature fluctuations are identified in this paper for 180 nm and 65 nm CMOS technologies. Operating an integrated circuit at the prescribed nominal <b>supply</b> <b>voltage</b> is not preferable for reliable circuit operation under temperature variations. A design methodology based on optimizing the <b>supply</b> <b>voltage</b> for temperature variation insensitive circuit performance is presented. Circuits display a temperature variation insensitive behavior when operated at a <b>supply</b> <b>voltage</b> 45 % to 53 % lower than the nominal <b>supply</b> <b>voltage</b> in a 180 nm CMOS technology. Similarly, the optimum <b>supply</b> <b>voltages</b> are 68 % to 69 % lower than the nominal <b>supply</b> <b>voltage</b> for circuits in a 65 nm CMOS technology. The optimum <b>supply</b> <b>voltages</b> are similar for a diverse set of circuits in both technologies. The proposed technique of operating large scale designs at an optimum <b>supply</b> <b>voltage</b> for diminishing the performance sensitivity to temperature fluctuations is demonstrated to be feasible. Index terms – Propagation delay fluctuations, <b>supply</b> <b>voltage</b> optimization, temperature variation. 1...|$|R
40|$|Increasingly {{significant}} power/ground (P/G) <b>supply</b> <b>voltage</b> degradation in nanometer VLSI designs {{leads to}} system performance degradation and even malfunction, which requires stochastic analysis and optimization techniques. We represent the <b>supply</b> <b>voltage</b> degradation at a P/G node {{as a function}} of the supply currents and the effective resistance of a P/G supply network, and propose an efficient stochastic system-level P/G <b>supply</b> <b>voltage</b> prediction method, which computes P/G supply network effective resistances in a random walk process. We further propose to reduce P/G <b>supply</b> <b>voltage</b> degradation via placement of supply current sources, and integrate P/G <b>supply</b> <b>voltage</b> degradation reduction with conventional placement objectives in an analytical placement framework. Our experimental results show that the proposed stochastic P/G supply network prediction method achieves 10 X- 100 X speedup compared with traditional SPICE simulation, and the proposed P/G <b>supply</b> <b>voltage</b> degradation aware placement achieves an average of 20. 9 % (11. 7 %) reduction on maximum (average) <b>supply</b> <b>voltage</b> degradation with only 4. 3 % wirelength increase...|$|R
40|$|Embodiments {{relate to}} an {{electrical}} assembly (1) for converting a direct voltage into an alternating voltage, {{which has a}} first <b>supply</b> <b>voltage</b> surface (10) for distributing a first direct <b>supply</b> <b>voltage</b> and a second <b>supply</b> <b>voltage</b> surface (12) for distributing a second direct <b>supply</b> <b>voltage.</b> The electrical assembly (1) comprises at least one first power semiconductor (24), which has an input connection connected to the first <b>supply</b> <b>voltage</b> surface (12) and an output connection (28) connected to an alternating voltage output (20 a) of the assembly. The electrical assembly (1) also comprises at least one second power semiconductor (26), which has an input connection (32) connected to the second <b>supply</b> <b>voltage</b> surface (12) and an output connection connected to the alternating voltage output (20 a) of the assembly, wherein the first <b>supply</b> <b>voltage</b> surface (10) extends {{on the side of}} the first power semiconductor (24) facing the input voltage connection of the first power semiconductor (24). Furthermore, the second <b>supply</b> <b>voltage</b> surface (12) extends {{on the side of the}} second power semiconductor (26) facing away from the input voltage connection (32) of the second power semiconductor (26) ...|$|R
40|$|Temperature {{fluctuations}} alter threshold voltage, carrier mobility, and saturation {{velocity of}} a MOSFET, Temperature fluctuation induced variations in individual device parameters have unique effects on MOSFET drain current, Device parameters {{that characterize the}} variations in MOSFET current due to temperature fluctuations are identified in this paper for 180 nm and 65 nm CMOS technologies. Operating an integrated circuit at the prescribed nominal <b>supply</b> <b>voltage</b> is not preferable for reliable circuit operation under temperature variations. A design methodology based on optimizing the <b>supply</b> <b>voltage</b> for temperature variation insensitive circuit performance is presented. Circuits display a temperature variation insensitive behavior when operated at a <b>supply</b> <b>voltage</b> 45 % to 53 % lower than the nominal <b>supply</b> <b>voltage</b> in a 180 nm CMOS technology, Similarly, the optimum <b>supply</b> <b>voltages</b> are 68 % to 69 % lower than the nominal <b>supply</b> <b>voltage</b> for circuits in a 65 nm CMOS technology. The optimum <b>supply</b> <b>voltages</b> are similar for a diverse set of circuits in both technologies. The proposed technique of operating large scale designs at an optimum <b>supply</b> <b>voltage</b> for diminishing the performance sensitivity to temperature fluctuations is demonstrated to be feasible. © 2006 IEEE...|$|R
40|$|Concentration {{of design}} effort for current single-chip Commercial-Off-The-Shelf (COTS) {{microprocessors}} {{has been directed}} towards performance. Reliability {{has not been the}} <b>primary</b> focus. As <b>supply</b> <b>voltage</b> scales to accommodate technology scaling and to lower power consumption, transient errors {{are more likely to be}} introduced. The basic idea behind any error tolerance scheme involves some type of redundancy. Redundancy techniques can be categorized in three general categories: (1) hardware redundancy, (2) information redundancy, and (3) time redundancy. Existing time redundant techniques for improving reliability of a superscalar processor utilize the otherwise unused hardware resources as much as possible to hide the overhead of program re-execution and verification. However, our study reveals that re-executing of long latency operations contributes to performance loss. We suggest a method to handle short and long latency instructions in slightly different ways to reduce the performance degradation. Our goal is to minimize the hardware overhead and performance degradation while maximizing the fault detection coverage. Experimental studies through microarchitecture simulation are used to compare performance lost due to the proposed scheme with non-fault tolerant design and different existing time redundant fault tolerant schemes. Fourteen integer and floating-point benchmarks are simulated with 1. 8 ~ 13. 3 % performance loss when compared with non-fault-tolerant superscalar processor. 1...|$|R
3000|$|Reducing the <b>supplied</b> <b>voltage.</b> The renowned {{technique}} {{that has been}} applied to system components (e.g. CPUs, cache memories) is called <b>Supply</b> <b>Voltage</b> Reduction (SVR), [...]...|$|R
40|$|Operating an {{integrated}} circuit at the prescribed nominal <b>supply</b> <b>voltage</b> is not preferable for reliable circuit operation under temperature fluctuations. A design methodology based on optimizing the <b>supply</b> <b>voltage</b> for temperature variation insensitive circuit performance {{is presented in}} this paper. Circuits display temperature variation insensitive delay characteristics when operated at a <b>supply</b> <b>voltage</b> 45 % to 53 % lower than the nominal <b>supply</b> <b>voltage</b> (V DD = 1. 8 V) in a 180 nm CMOS technology. Integrated circuits operating at scaled <b>supply</b> <b>voltages</b> consume low power {{at the cost of}} reduced speed. The proposed design methodology of optimizing the <b>supply</b> <b>voltage</b> for temperature variation insensitive circuit performance is, therefore, particularly attractive in low power applications with relaxed speed requirements. The energy, delay, and energy-delay product (EDP) are compared at the <b>supply</b> <b>voltages</b> that yield temperature variation insensitive circuit performance and minimum energy-delay product. Results indicate that low-power integrated circuits can also be made insensitive to temperature fluctuations with a modest amount of increase in energy-delay product. Copyright 2006 ACM...|$|R
40|$|Abstract—Increasingly {{significant}} power/ground (P/G) <b>supply</b> <b>voltage</b> degradation in nanometer VLSI designs {{leads to}} system performance degradation and even malfunction, which requires stochastic analysis and optimization techniques. We represent the <b>supply</b> <b>voltage</b> degradation at a P/G node {{as a function}} of the supply currents and the effective resistance of a P/G supply network and propose an efficient stochastic system-level P/G <b>supply</b> <b>voltage</b> prediction method, which computes P/G supply network effective resistances in a random walk process. We further propose to reduce P/G <b>supply</b> <b>voltage</b> degradation via placement of supply current sources, and integrate P/G <b>supply</b> <b>voltage</b> degradation reduction with conventional placement objectives in an analytical placement framework. Our experimental results show that the proposed stochastic P/G supply network prediction method achieves 10 – 100 speedup compared with traditional SPICE simulation, and the proposed P/G <b>supply</b> <b>voltage</b> degradation aware placement achieves an average of 20. 9 % (11. 7 %) reduction on maximum (average) <b>supply</b> <b>voltage</b> degradation with only 4. 3 % wirelength increase. Index Terms—Analytical placement, infrared (IR) drop analysis, power/ground (P/G) distribution, VLSI design. I...|$|R
40|$|This paper {{presents}} a dynamic latched comparator suitable for applications with very low <b>supply</b> <b>voltage.</b> It adopts a circuit topology with a separated input stage and two cross-coupled pairs (nMOS and pMOS) stages in parallel instead of stacking them {{on top of}} each other as previous works. This circuit topology enables fast operation over a wide input common-mode <b>voltage</b> and <b>supply</b> <b>voltage</b> range. This comparator is designed in 65 -nm CMOS technology with standard threshold transistors (VT˜ 0. 4 V). Simulation shows that it achieves 5 mV sensitivity for a sampling rate of 5 GS/s with 1. 2 V <b>supply</b> <b>voltage,</b> 10 mV for 250 MS/s with 0. 5 V <b>supply</b> <b>voltage</b> and 100 MS/s with 0. 45 V <b>supply</b> <b>voltage.</b> The simulated delay time of the proposed comparator is about 30 % shorter than the dual-tail dynamic comparator with 0. 5 V <b>supply</b> <b>voltage</b> and only one third compared to that of the conventional one with 0. 6 V <b>supply</b> <b>voltage</b> when they are designed to have a similar input referred offset voltage in 65 nm CMOS technology...|$|R
40|$|Two new {{clocking}} methodologies {{based on}} <b>supply</b> <b>voltage</b> and frequency scaling are proposed {{in this paper}} for lowering the power consumption and the temperature-fluctuation-induced skew without degrading the clock frequency. The clock signal is distributed globally at a scaled <b>supply</b> <b>voltage</b> with a single clock frequency with the first clocking methodology. Alternatively, dual <b>supply</b> <b>voltages</b> and dual signal frequencies are employed with the second methodology that provides enhanced power savings. The optimum <b>supply</b> <b>voltage</b> that minimizes clock skew is 44 % lower than the nominal <b>supply</b> <b>voltage</b> in a 0. 18 mu m TSMC CMOS technology. Novel multi-threshold voltage level converters and frequency multipliers are employed at {{the leaves of the}} clock trees {{in order to maintain the}} synchronous system performance. The temperature-fluctuation-induced skew and the power consumption are reduced by up to 80 % and 76 %, respectively, with the proposed dual <b>supply</b> <b>voltage</b> and dual frequency clock distribution networks as compared to a standard clock tree operating at the nominal <b>supply</b> <b>voltage</b> with a single clock frequency...|$|R
50|$|The {{electronics}} industry, {{particularly in}} portable and mobile devices, continually strives to lower <b>supply</b> <b>voltage</b> to save power and reduce emitted electromagnetic radiation. A low <b>supply</b> <b>voltage,</b> however, reduces noise immunity. Differential signaling helps to reduce these problems because, {{for a given}} <b>supply</b> <b>voltage,</b> it provides twice the noise immunity of a single-ended system.|$|R
40|$|Abstract — A common {{technique}} used {{to minimize the}} dynamic power dissipation of a data path is to employ multiple <b>supply</b> <b>voltages.</b> This project analyzes the effect of lowering the <b>supply</b> <b>voltages</b> on the energy efficiency of an adder. The use of higher <b>supply</b> <b>voltages</b> for critical data paths and lower <b>supply</b> <b>voltages</b> for non-critical paths help in reducing the power dissipation. This comes {{at the expense of}} an increase in the delay of noncritical paths. This project aims at obtaining an optimal trade off between the energy, delay and chip area. A shared n-well layout technique is used for the design of dual <b>supply</b> <b>voltage</b> logic blocks to reduce Layout area...|$|R
40|$|This paper {{presents}} a real-time task scheduling tech-nique with a variable voltage processor which can vary its <b>supply</b> <b>voltage</b> dynamically. Using such a processor, running tasks {{with a low}} <b>supply</b> <b>voltage</b> leads to drastic power reduction. However, reducing the <b>supply</b> <b>voltage</b> may violate real-time constraints. In this paper, we propose a scheduling technique which simultaneously assigns both CPU time and a <b>supply</b> <b>voltage</b> to each task so as to mini-mize total energy consumption while satisfying all real-time constraints. Experimental results demonstrate effectiveness of the proposed technique. 1...|$|R
40|$|Multiple <b>supply</b> <b>voltages</b> {{are often}} {{utilized}} to decrease power dissipation in high performance integrated circuits. On-chip power distribution grids with multiple <b>supply</b> <b>voltages</b> {{are discussed in}} this paper. A power distribution grid with multiple <b>supply</b> <b>voltages</b> and multiple grounds is presented. The proposed power delivery scheme reduces power <b>supply</b> <b>voltage</b> drops as compared to conventional power distribution systems with dual supplies and a single ground by 17 % on average (20 % maximum). For an example power grid with decoupling capacitors placed between the power supply and ground, the proposed grid with multiple supply and multiple ground exhibits, respectively, 13 % and 18 % average performance improvement. The proposed power distribution grid can be an alternative to a single <b>supply</b> <b>voltage</b> and single ground power distribution system. Categories and Subject Descriptors B. 7. m [Integrated Circuits]: Miscellaneous—power distribution grids, power distribution systems, multiple power <b>supply</b> <b>voltages,</b> decoupling capacitor...|$|R
40|$|A design {{technique}} {{based on}} optimizing the <b>supply</b> <b>voltage</b> for simultaneously achieving {{energy efficiency and}} temperature variation insensitive circuit performance is proposed in this paper. The <b>supply</b> <b>voltages</b> that suppress the propagation delay variations when the temperature fluctuates are identified for a diverse set of circuits in 180 and 65 nm CMOS technologies. Circuits display temperature variation insensitive propagation delay when operated at a <b>supply</b> <b>voltage</b> 44 - 47 % lower than the nominal <b>supply</b> <b>voltage</b> (V DD = 1. 8 V) in a 180 nm CMOS technology. Similarly, the optimum <b>supply</b> <b>voltages</b> are 67 - 68 % lower than the nominal <b>supply</b> <b>voltage</b> (V DD = 1. 0 V) in a 65 nm CMOS technology. At scaled <b>supply</b> <b>voltages,</b> integrated circuits consume lower power {{at the cost of}} reduced speed. The proposed design methodology of optimizing the <b>supply</b> <b>voltage</b> for temperature variation insensitive circuit performance is, therefore, particularly attractive for low-power applications with relaxed speed requirements. A new design methodology based on threshold voltage optimization for achieving temperature variation insensitive circuit speed is also evaluated. The energy per cycle and the propagation delay at the <b>supply</b> and threshold <b>voltages</b> providing temperature variation insensitive circuit performance, minimum energy-delay product, and minimum energy are compared. Results indicate that low-power operation and temperature variation tolerance can be simultaneously achieved with the proposed techniques. © 2007 Elsevier Ltd. All rights reserved...|$|R
50|$|<b>Supply</b> <b>Voltage</b> Supervisor (SVS, or <b>supply</b> <b>voltage</b> {{supervisory}} circuit) circuits {{are used}} to monitor the <b>supply</b> <b>voltage</b> to embedded and other micro-controller systems for under voltage conditions. If an under voltage condition is detected then the supervisory circuit will reset the controller and keep it in that state {{as long as the}} under voltage condition persists. This type of reset is called brown out reset. In many modern day Micro-controllers like Texas Instrument's MSP430 MCU, Brown Out Reset protection is implemented into most MSP430 devices in the case of unstable <b>supply</b> <b>voltages.</b>|$|R
50|$|CMOS chips {{often work}} with {{a broader range of}} power <b>supply</b> <b>voltages</b> than other logic families. Early TTL ICs {{required}} a power <b>supply</b> <b>voltage</b> of 5V, but early CMOS could use 3 to 15V. Lowering the <b>supply</b> <b>voltage</b> reduces the charge stored on any capacitances and consequently reduces the energy required for a logic transition. Reduced energy implies less heat dissipation. The energy stored in a capacitance C and changing V volts is ½ CV2. By lowering the power supply from 5V to 3.3V, switching power was reduced by almost 60 percent (power dissipation is proportional to the square of the <b>supply</b> <b>voltage).</b> Many motherboards have a voltage regulator module to provide the even lower power <b>supply</b> <b>voltages</b> required by many CPUs.|$|R
40|$|A {{methodology}} {{based on}} <b>supply</b> <b>voltage</b> optimization for lowering the power consumption and temperature fluctuations induced skew of clock distribution networks is proposed in this paper. The clock signal is distributed globally {{at a lower}} optimum <b>supply</b> <b>voltage.</b> To maintain {{the speed of the}} system, a dual <b>supply</b> <b>voltage</b> (dual-VDD) clock distribution network is presented. Level converters are utilized to restore the standard full swing clock signal at the leaves of the low voltage clock distribution network. A novel level converter with low skew, propagation delay, and power consumption characteristics is presented. The optimum <b>supply</b> <b>voltage</b> that minimizes clock skew is 44 % lower than the nominal <b>supply</b> <b>voltage</b> in a 0. 18 μm CMOS technology. The temperature fluctuations induced skew and power consumption of the proposed dual-VDD clock distribution network are 74 % and 50. 8 % lower, respectively, as compared to a standard clock distribution network operating at the nominal <b>supply</b> <b>voltage.</b> © 2007 IEEE...|$|R
40|$|A novel {{technique}} for incorporating {{the use of}} dual <b>supply</b> <b>voltages</b> for low power without performance degradation for gate level CMOS VLSI circuits is presented. A formal exact model is developed for the above problem and an efficient near-optimal heuristic is proposed. Power consumption savings up to 25 % {{over and above the}} best known existing heuristics are demonstrated for combinational circuits in the ISCAS 85 benchmark suite. 2 Synthesis of Low Power CMOS VLSI Circuits Using Dual <b>Supply</b> <b>Voltages</b> October 9, 1998 Abstract Dynamic power consumed in CMOS gates goes down quadratically with the <b>supply</b> <b>voltage.</b> By maintaining a high <b>supply</b> <b>voltage</b> for gates on the critical path and by using a low <b>supply</b> <b>voltage</b> for gates off the critical path it is possible to dramatically reduce power consumption in CMOS VLSI circuits without performance degradation. Interfacing gates operating under multiple <b>supply</b> <b>voltages</b> requires the use of level converters. Due to the non-negligible power c [...] ...|$|R
40|$|Abstract — A {{methodology}} {{based on}} <b>supply</b> <b>voltage</b> optimization for lowering the power consumption and temperature fluctuations induced skew of clock distribution networks is proposed in this paper. The clock signal is distributed globally {{at a lower}} optimum <b>supply</b> <b>voltage.</b> To maintain {{the speed of the}} system, a dual <b>supply</b> <b>voltage</b> (dual-VDD) clock distribution network is presented. Level converters are utilized to restore the standard full swing clock signal at the leaves of the low voltage clock distribution network. A novel level converter with low skew, propagation delay, and power consumption characteristics is presented. The optimum <b>supply</b> <b>voltage</b> that minimizes clock skew is 44 % lower than the nominal <b>supply</b> <b>voltage</b> in a 0. 18 µm CMOS technology. The temperature fluctuations induced skew and power consumption of the proposed dual-VDD clock distribution network are 74 % and 50. 8 % lower, respectively, as compared to a standard clock distribution network operating at the nominal <b>supply</b> <b>voltage.</b> I...|$|R
40|$|This paper {{proposes a}} novel {{adaptable}} and reliable L 1 data cache design (Adapcache) with the unique capability of automatically adapting itself for different <b>supply</b> <b>voltage</b> levels and providing the highest reliability. Depending on the <b>supply</b> <b>voltage</b> level, Adapcache defines three operating modes: In high <b>supply</b> <b>voltages,</b> Adapcache provides reliability through single-bit parity. In middle range of <b>supply</b> <b>voltages,</b> Adapcache writes data to two separate cache-lines simultaneously {{in order to}} use one line for error recovery when the other line is faulty. In near threshold <b>supply</b> <b>voltages,</b> Adapcache writes data to three separate cache-lines simultaneously in order to provide the correct data based on bitwise majority voter. We design and simulate one embodiment of the Adapcache as a 64 -KB L 1 data cache with 45 -nm CMOS technology at 2 GHz processor frequency for almost nominal <b>supply</b> <b>voltages</b> (1 V- 0. 6 V), at 900 MHz for middle <b>supply</b> <b>voltages</b> (0. 6 V- 0. 4 V), and at 400 MHz for near threshold <b>supply</b> <b>voltages</b> (0. 4 V- 0. 32 V). According to our experimental results, the energy reduction and latency as well as cache capacity usage are improved compared to typical previous proposals, Triple Modular Redundancy (TMR) and Double Modular Redundancy (DMR) techniques and also to {{the state of the art}} proposal, Parichute Error Correction Code (ECC). Postprint (published version...|$|R
40|$|Momentarily {{the analog}} {{electronics}} has made low voltage, low power circuit designs extremely adorable. As {{power is the}} product of <b>supplied</b> <b>voltage</b> and flowing current through the circuit so power id directly varies with <b>supplied</b> <b>voltage.</b> That means reducing <b>supply</b> <b>voltage</b> is a direct way to achieve low power consumption. Low Voltage and low power current mirrors are essential blocks of analog IC design...|$|R
40|$|Novel {{high voltage}} pumping {{circuits}} for low <b>supply</b> <b>voltages</b> are proposed. Utilising a small pumping circuit {{and the new}} substrate-connected techniques can enhance charge transfer efficiency and eliminate the body effect at low <b>supply</b> <b>voltages.</b> Furthermore, a diode-connected transistor technique can improve the reverse charge sharing phenomenon when the output has a load current, With this technique high boosted voltages can be obtained at low <b>supply</b> <b>voltages...</b>|$|R
40|$|In {{the recent}} sub- 9 Onm VLSI generation, a{{fluctuation}} {{exists in a}} <b>supply</b> <b>voltage</b> due to IR-drop andinductance effects. A <b>supply</b> <b>voltage</b> fluctuation in VISI chipscauses large variations in the logic delay time and powerconsumption. However, in conventional low-power VLSIarchitecture such as variable threshold voltage CMOS(VTCMOS), the threshed voltage of the transistor is fixed inadvance at the system design level. As a result, VTCMOS can'tcompensate a <b>supply</b> <b>voltage</b> fluctuation. By employing anadaptive threshold voltage control (ATVC), minimization ofpower consumption under a time constraint is achieved even inthe presence of n <b>supply</b> <b>voltage</b> fluctuation. Optimal granularityis discussed to minimize the total power consumption...|$|R
40|$|A {{successive}} approximation analog-to-digital converter (ADC) is presented operating at ultra low <b>supply</b> <b>voltages.</b> The circuit is realized in a 0. 18 m CMOS technology. Neither low-V T devices nor voltage boosting techniques are used. All voltage levels are between <b>supply</b> <b>voltage</b> (VDD) and ground (VSS). A passive sample-and-hold stage and an capacitor-based digital-to-analog converter (DAC) {{are used to}} avoid application of opamps, since opamp operation requires higher values for the lowest possible <b>supply</b> <b>voltage.</b> The ADC has a signal-to-noiseand -distortion ratio (SNDR) of 51. 2 dB and 43. 3 dB for <b>supply</b> <b>voltages</b> of 1 V and 0. 5 V, at sampling rates of 150 kS/s and 4. 1 kS/s and power consumptions of 30 W and 0. 85 W, respectively. Proper operation is achieved down to a <b>supply</b> <b>voltage</b> of 0. 4 V...|$|R
40|$|Operating an {{integrated}} circuit at the prescribed nominal <b>supply</b> <b>voltage</b> is not preferable for reliable circuit operation under temperature fluctuations. In this work a design methodology based on optimizing the <b>supply</b> <b>voltage</b> for temperature variation insensitive circuit performance is proposed. Circuits display temperature variation insensitive delay, power, {{power delay product}} (PDP) characteristics when operated at a <b>supply</b> <b>voltage</b> 40 % to 55 % lower than the nominal <b>supply</b> <b>voltage</b> (VDD = 1. 0 V) in a 65 nm Deep Sub Micron (DSM) CMOS technology. The proposed design methodology of optimizing the <b>supply</b> <b>voltage</b> for temperature variation insensitive circuit performance is therefore, particularly attractive in low power applications with relaxed speed requirements. A new circuit technique is proposed in this work for simultaneously reducing the sub threshold &gate oxide leakage power in domino logic circuits...|$|R
40|$|Dynamic power {{consumed}} in CMOS gates goes down quadratically with the <b>supply</b> <b>voltage.</b> By maintaining a high <b>supply</b> <b>voltage</b> for gates {{on the critical}} path and by using a low <b>supply</b> <b>voltage</b> for gates off the critical path {{it is possible to}} dramatically reduce power consumption in CMOS VLSI circuits without performance degradation. Interfacing gates operating under multiple <b>supply</b> <b>voltages,</b> however, requires the use of level converters, which makes the problem modeling difficult. In this paper we develop a formal model and develop an efficient heuristic for addressing the use of two <b>supply</b> <b>voltages</b> for low power CMOS VLSI circuits without performance degradation. Power consumption savings up to 25 % over and above the best known existing heuristics are demonstrated for combinational circuits in the ISCAS 85 benchmark suite. 1...|$|R
40|$|This thesis {{investigates the}} {{possibility}} of realizing bandgap reference crcuits for processes having sub- 1 V <b>supply</b> <b>voltage.</b> With the scaling of gate oxide thickness <b>supply</b> <b>voltage</b> is getting reduced. But the threshold voltage of transistors is not getting scaled {{at the same rate}} as that of the <b>supply</b> <b>voltage.</b> This makes it difficult to incorporate conventional designs of bandgap reference circuits to processeshaving near to 1 V <b>supply</b> <b>voltage.</b> In the first part of the thesis a comprehensive study on existing low voltage bandgap reference circuits is done. Using these ideas a low-power, low-voltage bandgap reference circuit is designed in the second part of the thesis work. The proposed bandgap reference circuit is capable of generating a reference voltage of 0. 730 V. The circuit is implemented in 0. 18 µm standard CMOS technology and operates with 0. 9 V <b>supply</b> <b>voltage,</b> consuming 5 µA current. The circuit achieves 7 ppm/K of temperature coefficient with <b>supply</b> <b>voltage</b> range from 0. 9 to 1. 5 V and temperature range from 0 to 60 C...|$|R
2500|$|Some modern {{devices have}} [...] "rail-to-rail output" [...] capability, {{meaning that the}} output can range from within a few millivolts of the {{positive}} <b>supply</b> <b>voltage</b> to within a few millivolts of the negative <b>supply</b> <b>voltage.</b>|$|R
50|$|The cascode circuit {{requires}} two transistors {{and requires}} {{a relatively high}} <b>supply</b> <b>voltage.</b> For the two-FET cascode, both transistors must be biased with ample VDS in operation, imposing a lower limit on the <b>supply</b> <b>voltage.</b>|$|R
5000|$|Some modern {{devices have}} [...] "rail-to-rail output" [...] capability, {{meaning that the}} output can range from within a few millivolts of the {{positive}} <b>supply</b> <b>voltage</b> to within a few millivolts of the negative <b>supply</b> <b>voltage.</b>|$|R
