// Seed: 1516646564
module module_0 (
    output wand  id_0,
    output uwire id_1,
    output tri0  id_2,
    output wand  id_3
);
  logic id_5;
  assign module_1.id_8 = 0;
endmodule
module module_1 #(
    parameter id_1  = 32'd51,
    parameter id_12 = 32'd5
) (
    input wire id_0,
    input uwire _id_1,
    input uwire id_2,
    input wor id_3,
    inout uwire id_4,
    input wor id_5,
    output supply0 id_6,
    input tri id_7,
    output supply1 id_8,
    input tri id_9,
    output tri0 id_10,
    input tri id_11,
    output tri1 _id_12,
    input wire id_13,
    output wire id_14,
    input tri id_15
);
  logic [id_12 : id_1] id_17;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_4,
      id_4
  );
endmodule
