C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\bin64\c_hdl.exe  -osyn  C:\Users\rafac\Desktop\MasterClue\Curso\7_Module_Embedded_Neural_Networks\FPGA\Proyecto\Github\HomeWork3_Part3\rev_1\synwork\Implementation_comp.srs  -hdllog  C:\Users\rafac\Desktop\MasterClue\Curso\7_Module_Embedded_Neural_Networks\FPGA\Proyecto\Github\HomeWork3_Part3\rev_1\synlog\Implementation_compiler.srr  -encrypt  -mp  4  -verification_mode 0  -vhdl  -prodtype  synplify_pro   -infer_seqShift -primux -dspmac -pqdpadd -fixsmult -sdff_counter -divnmod -nram  -encrypt  -pro  -dmgen  C:\Users\rafac\Desktop\MasterClue\Curso\7_Module_Embedded_Neural_Networks\FPGA\Proyecto\Github\HomeWork3_Part3\rev_1\dm  -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm  -vhdl2008  -ignore_undefined_lib  -lib work C:\Users\rafac\Desktop\MasterClue\Curso\7_Module_Embedded_Neural_Networks\FPGA\Proyecto\Github\HomeWork3_Part3\Codigos_VHD\WriteController.vhd -lib work C:\Users\rafac\Desktop\MasterClue\Curso\7_Module_Embedded_Neural_Networks\FPGA\Proyecto\Github\HomeWork3_Part3\Codigos_VHD\Sinchroniser.vhd -lib work C:\Users\rafac\Desktop\MasterClue\Curso\7_Module_Embedded_Neural_Networks\FPGA\Proyecto\Github\HomeWork3_Part3\Codigos_VHD\SDPRAM.vhd -lib work C:\Users\rafac\Desktop\MasterClue\Curso\7_Module_Embedded_Neural_Networks\FPGA\Proyecto\Github\HomeWork3_Part3\Codigos_VHD\ReadController.vhd -lib work C:\Users\rafac\Desktop\MasterClue\Curso\7_Module_Embedded_Neural_Networks\FPGA\Proyecto\Github\HomeWork3_Part3\Codigos_VHD\package.vhd -lib work C:\Users\rafac\Desktop\MasterClue\Curso\7_Module_Embedded_Neural_Networks\FPGA\Proyecto\Github\HomeWork3_Part3\Codigos_VHD\FSM_Address.vhd -lib work C:\Users\rafac\Desktop\MasterClue\Curso\7_Module_Embedded_Neural_Networks\FPGA\Proyecto\Github\HomeWork3_Part3\Codigos_VHD\FF_D.vhd -lib work C:\Users\rafac\Desktop\MasterClue\Curso\7_Module_Embedded_Neural_Networks\FPGA\Proyecto\Github\HomeWork3_Part3\Codigos_VHD\design.vhd  -jobname  "compiler" 
relcom:..\..\..\..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.6\SynplifyPro\bin64\c_hdl.exe -osyn ..\synwork\Implementation_comp.srs -hdllog ..\synlog\Implementation_compiler.srr -encrypt -mp 4 -verification_mode 0 -vhdl -prodtype synplify_pro -infer_seqShift -primux -dspmac -pqdpadd -fixsmult -sdff_counter -divnmod -nram -encrypt -pro -dmgen ..\dm -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm -vhdl2008 -ignore_undefined_lib -lib work ..\..\Codigos_VHD\WriteController.vhd -lib work ..\..\Codigos_VHD\Sinchroniser.vhd -lib work ..\..\Codigos_VHD\SDPRAM.vhd -lib work ..\..\Codigos_VHD\ReadController.vhd -lib work ..\..\Codigos_VHD\package.vhd -lib work ..\..\Codigos_VHD\FSM_Address.vhd -lib work ..\..\Codigos_VHD\FF_D.vhd -lib work ..\..\Codigos_VHD\design.vhd -jobname "compiler"
rc:0 success:1 runtime:4
file:..\synwork\Implementation_comp.srs|io:o|time:1616262079|size:8471|exec:0|csum:
file:..\synlog\Implementation_compiler.srr|io:o|time:1616262080|size:12306|exec:0|csum:
file:..\..\Codigos_VHD\WriteController.vhd|io:i|time:1616261092|size:1438|exec:0|csum:E21399A64A446FC9E4A86D7789799AA0
file:..\..\Codigos_VHD\Sinchroniser.vhd|io:i|time:1616260150|size:615|exec:0|csum:F99D4891D9B5C6318A16EC500605BE87
file:..\..\Codigos_VHD\SDPRAM.vhd|io:i|time:1616260150|size:1326|exec:0|csum:9E89B7187210E042F7A1CA611BDFF474
file:..\..\Codigos_VHD\ReadController.vhd|io:i|time:1616260150|size:1397|exec:0|csum:838898EC843491915938089BE0C72364
file:..\..\Codigos_VHD\package.vhd|io:i|time:1616260150|size:1854|exec:0|csum:CFE1D3EC06392EC7186D47679543192C
file:..\..\Codigos_VHD\FSM_Address.vhd|io:i|time:1616262073|size:1660|exec:0|csum:505201DF10810071E13740C5072F6BF8
file:..\..\Codigos_VHD\FF_D.vhd|io:i|time:1616260134|size:749|exec:0|csum:69B8AE5A59D91F7197AD635F144CA792
file:..\..\Codigos_VHD\design.vhd|io:i|time:1616260129|size:3261|exec:0|csum:71793FFC463838A7F7961933C7499FD4
file:..\..\..\..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.6\SynplifyPro\bin64\c_hdl.exe|io:i|time:1604390270|size:5736448|exec:1|csum:B629A604D3171FE362ECDC8CB66C8DC9
