LISTING FOR LOGIC DESCRIPTION FILE: YAZ180_MEMORY.pld                Page 1

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Sun Feb 04 20:12:41 2018

  1:Name     YAZ180_Memory ;
  2:PartNo   00 ;
  3:Date     4/2/2018 ;
  4:Revision 05 ;
  5:Designer Phillip Stevens ;
  6:Company  Emotiv8 ;
  7:Assembly None ;
  8:Location Melbourne Australia ;
  9:Device   G16V8MA ;
 10:
 11:/* *************** INPUT PINS *********************/
 12:
 13:PIN   1     =  !PROGRAM            ; /* Program pin, ACTIVE LOW */
 14:PIN   2     =  !MREQ               ; /* Memory Request, ACTIVE LOW */
 15:PIN  [3..9] =  [A19..13]           ; /* Most significant digits of address bus to define mapping  */
 16:PIN  11     =  !IORQ               ; /* IO Request, ACTIVE LOW */
 17:
 18:/* *************** OUTPUT PINS *********************/
 19:
 20:PIN  19  =  !APU_CS                ; /* Chip Select for APU, ACTIVE LOW            */
 21:PIN  18  =  !RAM_CS                ; /* Chip Select for SRAM, ACTIVE LOW           */ 
 22:PIN  17  =  !FLASH_CS              ; /* Chip Select for Flash, ACTIVE LOW          */ 
 23:PIN  16  =  !USB_CS                ; /* Chip Select for USB, ACTIVE LOW - Combine with !WR and !RD as needed. */
 24:PIN  15  =  !I2C_CS2               ; /* Chip Select for I2C Interface #2, ACTIVE LOW */
 25:PIN  14  =  !I2C_CS1               ; /* Chip Select for I2C Interface #1, ACTIVE LOW */
 26:PIN  13  =  !DIO_CS                ; /* Chip Select or Digital IO, ACTIVE LOW */
 27:PIN  12  =   BREAK                 ; /* Program Break Point, Initiate Single Step, ACTIVE HIGH */
 28:
 29:/* *************** DECLARATIONS ********************/
 30:
 31:FIELD MEM_ADDRESS = [A19..13]      ; /* Most significant bits of memory address bus */
 32:
 33:FIELD IO_ADDRESS =  [A15..13]      ; /* Most significant bits of IO (memory) address bus */
 34:
 35:/* *************** MEMORY LOGIC *********************/
 36:
 37:CONDITION {
 38:        IF (            MREQ & !IORQ & MEM_ADDRESS:[0C000..0FFFF] )      OUT RAM_CS ;  /* BANK_0 12kB and COMMON1 4kB (COMMON1 base address is flexible) */
 39:        IF (            MREQ & !IORQ & MEM_ADDRESS:[10000..DFFFF] )      OUT RAM_CS ;  /* BANK_1 through BANK13 SRAM */
 40:        IF ( !PROGRAM & MREQ & !IORQ & MEM_ADDRESS:[E0000..EFFFF] )      OUT RAM_CS ;  /* BANK14 SRAM in Run State (not Programme State) */
 41:/*      IF (            MREQ & !IORQ & MEM_ADDRESS:[10000..BFFFF] )      OUT RAM_CS ;  /* BANK_1 through BANK11 SRAM */
 42:/*      IF ( !PROGRAM & MREQ & !IORQ & MEM_ADDRESS:[C0000..CFFFF] )      OUT RAM_CS ;  /* BANK12 SRAM in Run State (not Programme State) */
 43:/*      IF (            MREQ & !IORQ & MEM_ADDRESS:[10000..7FFFF] )      OUT RAM_CS ;  /* BANK_1 through BANK_7 SRAM */
 44:/*      IF ( !PROGRAM & MREQ & !IORQ & MEM_ADDRESS:[80000..8FFFF] )      OUT RAM_CS ;  /* BANK08 SRAM in Run State (not Programme State) */
 45:        }
 46:
 47:CONDITION {
 48:        IF ( !PROGRAM & MREQ & !IORQ & MEM_ADDRESS:[00000..0BFFF] )      OUT FLASH_CS ; /* BANK_0 YABIOS and system libraries */
 49:        IF (  PROGRAM & MREQ & !IORQ & MEM_ADDRESS:[E0000..EFFFF] )      OUT FLASH_CS ; /* In Programming State, force BANK_0 to appear as BANK14 - SST39SF010A 128kB */
 50:        IF (            MREQ & !IORQ & MEM_ADDRESS:[F0000..FFFFF] )      OUT FLASH_CS ; /* BANK15 (Snapshot storage) SST39SF010A 128kB*/
 51:/*      IF (  PROGRAM & MREQ & !IORQ & MEM_ADDRESS:[C0000..CFFFF] )      OUT FLASH_CS ; /* In Programming State, force BANK_0 to appear as BANK12 - SST39SF020A 256kB */
 52:/*      IF (            MREQ & !IORQ & MEM_ADDRESS:[D0000..FFFFF] )      OUT FLASH_CS ; /* BANK13, BANK14, BANK15 (Snapshot storage) - SST39SF020A 256kB */
 53:/*      IF (  PROGRAM & MREQ & !IORQ & MEM_ADDRESS:[80000..8FFFF] )      OUT FLASH_CS ; /* In Programming State, force BANK_0 to appear as BANK_8 - SST39SF040A 512kB */

LISTING FOR LOGIC DESCRIPTION FILE: YAZ180_MEMORY.pld                Page 2

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Sun Feb 04 20:12:41 2018

 54:/*      IF (            MREQ & !IORQ & MEM_ADDRESS:[90000..FFFFF] )      OUT FLASH_CS ; /* BANK_9, BANK10,... BANK15 (Snapshot storage) - SST39SF040A 512kB */
 55:        }
 56:
 57:CONDITION {
 58:        IF (  PROGRAM & MREQ & !IORQ & MEM_ADDRESS:[00000..0BFFF] )      OUT USB_CS ;   /* PROGRAM state, 48kB of ADDRESS space uses USB fake memory */
 59:        }
 60:
 61:/* *************** IO LOGIC *********************/
 62:
 63:CONDITION {
 64:        IF ( IORQ & !MREQ & IO_ADDRESS:[2000..3FFF] )                    OUT BREAK ;    /* Initiate the Single Step mode following a BREAK request. */
 65:        IF ( IORQ & !MREQ & IO_ADDRESS:[8000..9FFF] )                    OUT I2C_CS2 ;  /* Selecte the I2C Device #2. */
 66:        IF ( IORQ & !MREQ & IO_ADDRESS:[A000..BFFF] )                    OUT I2C_CS1 ;  /* Selecte the I2C Device #1. */
 67:        }
 68:
 69:CONDITION {
 70:        IF ( IORQ & !MREQ & IO_ADDRESS:[4000..5FFF] )                    OUT DIO_CS ;   /* Latch the digital IO, together with !WR or !RD. */
 71:        IF (        !MREQ & IO_ADDRESS:[C000..DFFF] )                    OUT APU_CS ;   /* Selecte the Arithmetic Processing Unit. */
 72:        }
 73:



Jedec Fuse Checksum       (649b)
Jedec Transmit Checksum   (3bb7)
