Checking out license 'RTL_Compiler_RD'......   (0 seconds elapsed)
Checking out license 'RTL_Compiler_Ultra'......   (0 seconds elapsed)
                           Cadence RTL Compiler (RC)
                    Version v05.10-b006_1, built May 13 2005
                      This program is the confidential and
                     proprietary property of Cadence, Inc.


  Setting attribute of message 'VLOGPT-35': 'max_print' = 1
  Setting attribute of root '/': 'library' = ../../library/GSCLib_3.0.lib
  Elaborating top-level block 's444_bench' from file '../rtl/s444.v'.
  Done elaborating 's444_bench'.
Mapping s444_bench to gates.
 
Global mapping status
=====================
                         Worst  
                 Total    Neg   
Operation         Area   Slack  Worst Path
-------------------------------------------------------------------------------
 global_map       8254    -740  G13_reg/CK --> G21_reg/D
 area_map         8024    -729  G13_reg/CK --> G20_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay       8024    -729         0 G13_reg/CK --> G20_reg/D
 incr_delay       8149    -699         0 G13_reg/CK --> G20_reg/D

  Done mapping s444_bench
  Synthesis succeeded.
  Incrementally optimizing s444_bench

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay       8149    -699         0 G13_reg/CK --> G20_reg/D
 incr_delay       8102    -691         0 G13_reg/CK --> G20_reg/D
 incr_delay       8201    -674         0 G13_reg/CK --> G20_reg/D
 incr_delay       8123    -669         0 G13_reg/CK --> G20_reg/D
 incr_delay       8139    -669         0 G13_reg/CK --> G20_reg/D
 init_drc         8139    -669         0 G13_reg/CK --> G20_reg/D
 init_area        8139    -669         0 G13_reg/CK --> G20_reg/D
 rem_buf          8107    -669         0 G13_reg/CK --> G20_reg/D
 rem_inv          7632    -669         0 G13_reg/CK --> G20_reg/D
 merge_bi         7454    -668         0 G13_reg/CK --> G20_reg/D
 glob_area        7449    -668         0 G13_reg/CK --> G20_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay       7449    -668         0 G13_reg/CK --> G20_reg/D
 incr_delay       7449    -668         0 G13_reg/CK --> G21_reg/D
 init_drc         7449    -668         0 G13_reg/CK --> G21_reg/D
 init_area        7449    -668         0 G13_reg/CK --> G21_reg/D
 glob_area        7433    -668         0 G13_reg/CK --> G21_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay       7433    -668         0 G13_reg/CK --> G21_reg/D
 init_area        7433    -668         0 G13_reg/CK --> G21_reg/D

  Done mapping s444_bench
  Synthesis succeeded.
============================================================
  Generated by:           RTL Compiler (RC) v05.10-b006_1
  Generated on:           Jun 07 2005  04:06:07 PM
  Module:                 s444_bench
  Technology library:     gsclib 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
============================================================

    Pin             Type    Fanout  Load  Slew   Delay   Arrival
                                    (fF)  (ps)    (ps)    (ps)
--------------------------------------------------------------------
(clock clock)       launch                                    0 R
G13_reg/CK                                    0               0 R
G13_reg/Q           DFFSRX1      1    6.3    36     +76      76 R
g884/A                                               +0      76  
g884/Y              INVX1        2   14.4    35     +36     112 F
g852/C                                               +0     112  
g852/Y              NAND3X1      2   12.5    66     +60     172 R
g980/A                                               +0     172  
g980/Y              NAND2X1      1    6.3    40     +42     214 F
g979/A                                               +0     214  
g979/Y              NAND2X1      2   12.5    45     +39     253 R
g52/A                                                +0     253  
g52/Y               AND2X1       2   12.6    38     +71     324 R
g46/A                                                +0     324  
g46/Y               NAND2X1      2   16.6    63     +58     382 F
g787/S0                                              +0     382  
g787/Y              MX2X1        1    8.2    31     +74     456 R
g768/A                                               +0     456  
g768/Y              NAND3X1      1   12.6    51     +38     494 F
g767/A                                               +0     494  
g767/Y              INVX2        1   18.7    34     +34     528 R
G21_reg/D           DFFSRX1                          +0     528  
G21_reg/CK          setup                     0    +141     668 R
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock)       capture                                   0 R
--------------------------------------------------------------------
Timing slack :    -668ps (TIMING VIOLATION)
Start-point  : G13_reg/CK
End-point    : G21_reg/D

============================================================
  Generated by:           RTL Compiler (RC) v05.10-b006_1
  Generated on:           Jun 07 2005  04:06:08 PM
  Module:                 s444_bench
  Technology library:     gsclib 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
============================================================

                             
  Gate   Instances    Area    Library  
---------------------------------------
AND2X1           9   282.267    gsclib 
AOI21X1          9   282.267    gsclib 
AOI22X1          3   125.454    gsclib 
CLKBUFX1         1    26.136    gsclib 
CLKBUFX3         1    31.363    gsclib 
DFFSRX1         21  3402.903    gsclib 
INVX1           40   836.360    gsclib 
INVX2            7   182.952    gsclib 
MX2X1            1    62.726    gsclib 
NAND2X1         24   627.264    gsclib 
NAND2X2          2    73.180    gsclib 
NAND3X1         10   365.900    gsclib 
NAND4X1          5   209.090    gsclib 
NOR2X1          21   548.856    gsclib 
OAI21X1          2    83.636    gsclib 
OR2X1            2    62.726    gsclib 
XOR2X1           4   229.996    gsclib 
---------------------------------------
total          162  7433.076           

                                     
   Type    Instances   Area   Area % 
-------------------------------------
sequential        21 3402.903   45.8 
inverter          47 1019.312   13.7 
buffer             2   57.499    0.8 
logic             92 2953.362   39.7 
-------------------------------------
total            162 7433.076  100.0 

Normal exit.
