// Seed: 1763574971
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4;
  wire id_5;
  id_6(
      .id_0(1),
      .id_1(1),
      .id_2(1'h0),
      .id_3(id_4),
      .id_4(1),
      .id_5(~id_2),
      .id_6(1),
      .id_7(""),
      .id_8(1 - 1'b0)
  );
endmodule
module module_1 ();
  assign id_1 = 1;
  tri id_2;
  assign id_2 = 1 * id_1 - id_1;
  module_0(
      id_2, id_1, id_1
  );
endmodule
