https://github.com/OpenEDF/verilog-basic/archive/refs/heads/main.zip
https://github.com/seth-lab-tamu/hackdac-2018-soc/archive/refs/heads/master.zip
https://github.com/marcospazianibrunella/SweRV-LC/archive/refs/heads/master.zip
https://github.com/Tyler1T/hand-Writing-MLP/archive/refs/heads/main.zip
https://github.com/ziruifu/DeepFreeze/archive/refs/heads/master.zip
https://github.com/PacoReinaCampo/MPSoC-NoC/archive/refs/heads/master.zip
https://github.com/hello-eternity/test_orv64_uhdm/archive/refs/heads/main.zip
https://github.com/saleh1204/riffa_arria10_stratix5/archive/refs/heads/master.zip
https://github.com/litex-hub/pythondata-cpu-blackparrot/archive/refs/heads/master.zip
https://github.com/amichai-bd/CPUGarageChallenge/archive/refs/heads/main.zip
https://github.com/msinger/iceboy/archive/refs/heads/master.zip
https://github.com/jaquerinte/RISCV_RTCS_Core/archive/refs/heads/master.zip
https://github.com/stefanct/minissimo/archive/refs/heads/main.zip
https://github.com/NickSica/RISC-V-CPU/archive/refs/heads/master.zip
https://github.com/Metal2/ISALab4/archive/refs/heads/main.zip
https://github.com/AloriumTechnology/XLR8SPI/archive/refs/heads/master.zip
https://github.com/openhwgroup/core-v-mcu/archive/refs/heads/master.zip
https://github.com/PacoReinaCampo/SoC-DV/archive/refs/heads/master.zip
https://github.com/jwredhead/Mips-Processor/archive/refs/heads/main.zip
https://github.com/PacoReinaCampo/MPSoC-DBG/archive/refs/heads/master.zip
https://github.com/PacoReinaCampo/MPSoC-RISCV/archive/refs/heads/master.zip
https://github.com/suisuisi/SystemVerilog/archive/refs/heads/main.zip
https://github.com/Sanjit1/VeoPixels/archive/refs/heads/main.zip
https://github.com/luophoe/UVM-projects/archive/refs/heads/main.zip
https://github.com/hackdac/hackdac_2018_beta/archive/refs/heads/master.zip
https://github.com/ALK222/TOC/archive/refs/heads/main.zip
https://github.com/SandroSartoni/RISCV_Project/archive/refs/heads/master.zip
https://github.com/amichai-bd/fpga_mafia/archive/refs/heads/main.zip
https://github.com/LTPhat/SystemVerilog/archive/refs/heads/main.zip
https://github.com/wdevore/RangerRisc-RISC-V/archive/refs/heads/main.zip
https://github.com/lxfei7310/nontrivial-mips/archive/refs/heads/master.zip
https://github.com/vjacynycz/DSOC1718/archive/refs/heads/master.zip
https://github.com/PacoReinaCampo/UVM/archive/refs/heads/main.zip
https://github.com/PacoReinaCampo/SoC-OR1K/archive/refs/heads/master.zip
https://github.com/YassAje/cva6-softcore-contest-Riscetmorty-unistra/archive/refs/heads/master.zip
