<?xml version="1" encoding="UTF-8"?>
<!DOCTYPE gowin-fpga-project>
<Project>
    <Template>FPGA</Template>
    <Version>5</Version>
    <Device name="GW2A-18C" pn="GW2A-LV18PG256C8/I7">gw2a18c-011</Device>
    <FileList>
        <File path="src/PixBuf.v" type="file.verilog" enable="1"/>
        <File path="src/ddr3_memory_interface/ddr3_memory_interface.v" type="file.verilog" enable="1"/>
        <File path="src/gowin_rpll/gowin_rpll.v" type="file.verilog" enable="1"/>
        <File path="src/gowin_rpll/pll_dvi.v" type="file.verilog" enable="1"/>
        <File path="src/hdmi/display_signal.v" type="file.verilog" enable="1"/>
        <File path="src/hdmi/dvi_tx_decrypted_inv_rb.v" type="file.verilog" enable="1"/>
        <File path="src/hdmi/hdmi.v" type="file.verilog" enable="1"/>
        <File path="src/mipi_dsi_csi2_rx/mipi_dsi_csi2_rx.v" type="file.verilog" enable="1"/>
        <File path="src/mipi_rx_advance/mipi_rx_advance.v" type="file.verilog" enable="1"/>
        <File path="src/top.v" type="file.verilog" enable="1"/>
        <File path="src/mipi_test.cst" type="file.cst" enable="1"/>
        <File path="src/mipi_test.sdc" type="file.sdc" enable="1"/>
        <File path="src/ddr.rao" type="file.gao" enable="1"/>
        <File path="src/mipi_test.rao" type="file.gao" enable="0"/>
    </FileList>
</Project>
