
                                 PrimeTime (R)

              Version M-2016.12-SP3-1 for linux64 - Jul 18, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

#### To be used for VLSI design course work only
#### Xiangyu Xu
###############################################################
# Define search path verilog file and library and variables
###############################################################
set search_path "* ~/cad/primetime"
* ~/cad/primetime
source variables1
R
R
###############################################################
# link library
###############################################################
set link_library $library_file
p6_library.db
set target_library $library_file
p6_library.db
#set link_library [list $library_file ]
#set target_library [list $library_file ]
###############################################################
# link design
###############################################################
remove_design -all
Error: Nothing matched for designs: there are none loaded (SEL-005)
0
read_verilog $verilog_file
1
###############################################################
# Define IO parameters
###############################################################
set_driving_cell -lib_cell $driving_cell -input_transition_rise $input_transition -input_transition_fall $input_transition [all_inputs]
Error: Library library does not have a complete set of trip-point thresholds. (DBR-207)
Loading verilog file '/home/012/b/bj/bjt150130/cad/primetime/total_decoder1024_p6syn.v'
Loading db file '/home/012/b/bj/bjt150130/cad/primetime/p6_library.db'
Linking design decoder1024...
Information: 8 (66.67%) library cells are unused in library library..... (LNK-045)
Information: total 8 library cells are unused (LNK-046)
Error: Library ports does not have a complete set of trip-point thresholds. (DBR-207)
1
set_load $load [all_outputs]
1
###############################################################
###############################################################
#define the clock - for comb circuit we may not need to use any clock
###############################################################
create_clock -name clk -period $clock_period [get_ports $clock_pin_name]
1
set_clock_transition -rise -max $input_transition [get_clocks clk]
1
set_clock_transition -fall -max $input_transition [get_clocks clk]
1
###############################################################
# set condition
###############################################################
set timing_slew_propagation_mode worst_slew
worst_slew
set timing_report_unconstrained_paths true
true
set power_enable_analysis true
true
set_disable_timing [get_ports $reset_pin_name]
Warning: No port objects matched 'R' (SEL-004)
Error: Nothing matched for ports (SEL-005)
Error: Nothing matched for object_list (SEL-005)
0
###############################################################
# analyze delay and power
###############################################################
check_timing
Information: Checking 'no_input_delay'.
Information: Checking 'no_driving_cell'.
Information: Checking 'unconstrained_endpoints'.
Warning: There are 2 endpoints which are not constrained for maximum delay.

Information: Checking 'unexpandable_clocks'.
Information: Checking 'latch_fanout'.
Information: Checking 'no_clock'.
Information: Checking 'partial_input_delay'.
Information: Checking 'generic'.
Information: Checking 'loops'.
Information: Checking 'generated_clocks'.
Information: Checking 'pulse_clock_non_pulse_clock_merge'.
Information: Checking 'pll_configuration'.
0
update_timing
1
report_timing -transition_time -delay min_max -capacitance -input_pins
****************************************
Report : timing
	-path_type full
	-delay_type min_max
	-input_pins
	-max_paths 1
	-transition_time
	-capacitance
	-sort_by slack
Design : decoder1024
Version: M-2016.12-SP3-1
Date   : Wed Dec  5 13:37:03 2018
****************************************


  Startpoint: sig_prgm_register/first_DFF
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sig_prgm_register/genblk1[1].single_DFF
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                 Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------
  clock clk (rise edge)                           0.00       0.00       0.00
  clock network delay (ideal)                                0.00       0.00
  sig_prgm_register/first_DFF/clk (d_ff)          0.00       0.00       0.00 r
  sig_prgm_register/first_DFF/Q (d_ff)
                                       2.00       0.29       1.38       1.38 r
  U1027/a (inv)                                   0.29       0.00       1.38 r
  U1027/out (inv)                      1.00       0.06       0.21       1.59 f
  U3/a (inv)                                      0.06       0.00       1.59 f
  U3/out (inv)                         1.00       0.14       0.52       2.11 r
  sig_prgm_register/genblk1[1].single_DFF/D (d_ff)
                                                  0.14       0.00       2.11 r
  data arrival time                                                     2.11

  clock clk (rise edge)                          20.00       0.00       0.00
  clock network delay (ideal)                                0.00       0.00
  clock reconvergence pessimism                              0.00       0.00
  sig_prgm_register/genblk1[1].single_DFF/clk (d_ff)                    0.00 r
  library hold time                                          0.40       0.40
  data required time                                                    0.40
  -----------------------------------------------------------------------------
  data required time                                                    0.40
  data arrival time                                                    -2.11
  -----------------------------------------------------------------------------
  slack (MET)                                                           1.71



  Startpoint: prgm_register/first_DFF
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: prgm_register/first_DFF
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                 Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------
  clock clk (rise edge)                          20.00       0.00       0.00
  clock network delay (ideal)                                0.00       0.00
  prgm_register/first_DFF/clk (d_ff)             20.00       0.00       0.00 r
  prgm_register/first_DFF/Q (d_ff)     3.00       0.44       1.53       1.53 r
  prgm_register/C3083/b (nand2)                   0.44       0.00       1.53 r
  prgm_register/C3083/out (nand2)      1.00       0.09       0.22       1.74 f
  prgm_register/C3084/b (nand2)                   0.09       0.00       1.74 f
  prgm_register/C3084/out (nand2)      1.00       0.14       0.64       2.38 r
  prgm_register/first_DFF/D (d_ff)                0.14       0.00       2.38 r
  data arrival time                                                     2.38

  clock clk (rise edge)                           0.00      20.00      20.00
  clock network delay (ideal)                                0.00      20.00
  clock reconvergence pessimism                              0.00      20.00
  prgm_register/first_DFF/clk (d_ff)                                   20.00 r
  library setup time                                        -0.80      19.20
  data required time                                                   19.20
  -----------------------------------------------------------------------------
  data required time                                                   19.20
  data arrival time                                                    -2.38
  -----------------------------------------------------------------------------
  slack (MET)                                                          16.82


1
update_power
Information: Checked out license 'PrimeTime-PX' (PT-019)
Information: The power model is different from the delay model in the library.  (PLIB-161)
Warning: Neither event file or switching activity data present for power estimation. The command will propagate switching activity values for power calculation.  (PWR-246)
Information: Running switching activity propagation with 4 threads!
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
1
report_power 
****************************************
Report : Averaged Power
Design : decoder1024
Version: M-2016.12-SP3-1
Date   : Wed Dec  5 13:37:15 2018
****************************************



  Attributes
  ----------
      i  -  Including register clock pin internal power
      u  -  User defined power group

                        Internal  Switching  Leakage    Total
Power Group             Power     Power      Power      Power   (     %)  Attrs
--------------------------------------------------------------------------------
clock_network              0.0000    0.0000    0.0000    0.0000 ( 0.00%)  i
register                   0.0000 1.812e-03    0.0000 1.812e-03 ( 0.55%)  
combinational              0.0000    0.3247    0.0000    0.3247 (99.45%)  
sequential                 0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
memory                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
io_pad                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
black_box                  0.0000    0.0000    0.0000    0.0000 ( 0.00%)  

  Net Switching Power  =    0.3265  (100.00%)
  Cell Internal Power  =    0.0000   ( 0.00%)
  Cell Leakage Power   =    0.0000   ( 0.00%)
                         ---------
Total Power            =    0.3265  (100.00%)

1
exit
Information: Defining new variable 'driving_cell'. (CMD-041)
Information: Defining new variable 'library_file'. (CMD-041)
Information: Defining new variable 'verilog_file'. (CMD-041)
Information: Defining new variable 'input_transition'. (CMD-041)
Information: Defining new variable 'timing_slew_propagation_mode'. (CMD-041)
Information: Defining new variable 'clock_period'. (CMD-041)
Information: Defining new variable 'load'. (CMD-041)
Information: Defining new variable 'reset_pin_name'. (CMD-041)
Information: Defining new variable 'clock_pin_name'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 827.35 MB
CPU usage for this session: 53 seconds 
Elapsed time for this session: 16 seconds
Diagnostics summary: 5 errors, 2 warnings, 15 informationals

Thank you for using pt_shell!
