{
  "comments": [
    {
      "unresolved": false,
      "key": {
        "uuid": "9262a9bf_93e65b23",
        "filename": "/PATCHSET_LEVEL",
        "patchSetId": 1
      },
      "lineNbr": 0,
      "author": {
        "id": 3299376
      },
      "writtenOn": "2024-07-31T04:18:37Z",
      "side": 1,
      "message": "Thanks! I left some comments and I have some other ongoing changes about riscv-opcodes.",
      "revId": "a382a796a869404982b9a8c1b74364bd3452e5ea",
      "serverId": "62eb7196-b449-3ce5-99f1-c037f21e1705"
    },
    {
      "unresolved": false,
      "key": {
        "uuid": "fb626b36_e034596b",
        "filename": "/PATCHSET_LEVEL",
        "patchSetId": 1
      },
      "lineNbr": 0,
      "author": {
        "id": 62943
      },
      "writtenOn": "2024-08-06T15:06:20Z",
      "side": 1,
      "message": "What will we do for the Vector CSRs, e.g., vlenb?  We\u0027re going to need a way to access them.\n\nIt seems that there are no pseudo instructions defined by the spec to access these CSRs so there are no obvious pseudo instructions we can use to provide access.  In addition, as far as I can tell, the assembler does not currently have a mechanism for supporting CSR names and the CSR instructions, and some of the pseudo instructions (e.g., FRCSR), are only partially implemented and do not work.  So there is probably a separate piece of work to be done here to provide full CSR support.  Perhaps, this was already a known issue, but it wasn\u0027t obvious to me until I started reviewing the vector commits, so thought it worth flagging.",
      "revId": "a382a796a869404982b9a8c1b74364bd3452e5ea",
      "serverId": "62eb7196-b449-3ce5-99f1-c037f21e1705"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "003c7026_b2b5548c",
        "filename": "src/cmd/internal/obj/riscv/anames.go",
        "patchSetId": 1
      },
      "lineNbr": 373,
      "author": {
        "id": 62943
      },
      "writtenOn": "2024-08-06T15:06:20Z",
      "side": 1,
      "message": "Will we support any of the assembler pseudo instructions such as vnot (voxr.vi vd, vs, -1)?  The spec defines a whole pile of these, e.g., vneg, vl1r.v, vwcvt.x.x.v, vmmv.m.  Note some of the pseudo instructions in the spec expand to multiple real instructions, e.g., vmsge.",
      "revId": "a382a796a869404982b9a8c1b74364bd3452e5ea",
      "serverId": "62eb7196-b449-3ce5-99f1-c037f21e1705"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "84960146_0fcfbdbf",
        "filename": "src/cmd/internal/obj/riscv/anames.go",
        "patchSetId": 1
      },
      "lineNbr": 373,
      "author": {
        "id": 3299376
      },
      "writtenOn": "2024-08-15T10:03:29Z",
      "side": 1,
      "message": "I have added them in https://go-review.googlesource.com/c/go/+/605497.",
      "parentUuid": "003c7026_b2b5548c",
      "revId": "a382a796a869404982b9a8c1b74364bd3452e5ea",
      "serverId": "62eb7196-b449-3ce5-99f1-c037f21e1705"
    },
    {
      "unresolved": false,
      "key": {
        "uuid": "6dad93a5_55ab23cb",
        "filename": "src/cmd/internal/obj/riscv/anames.go",
        "patchSetId": 1
      },
      "lineNbr": 373,
      "author": {
        "id": 13640
      },
      "writtenOn": "2024-10-22T13:59:52Z",
      "side": 1,
      "message": "It will likely make sense to include them, however these can be done in a later stage.",
      "parentUuid": "84960146_0fcfbdbf",
      "revId": "a382a796a869404982b9a8c1b74364bd3452e5ea",
      "serverId": "62eb7196-b449-3ce5-99f1-c037f21e1705"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "5a770552_96db9d49",
        "filename": "src/cmd/internal/obj/riscv/cpu.go",
        "patchSetId": 1
      },
      "lineNbr": 703,
      "author": {
        "id": 3299376
      },
      "writtenOn": "2024-07-31T04:18:37Z",
      "side": 1,
      "message": "We are missing segment load/store here.",
      "revId": "a382a796a869404982b9a8c1b74364bd3452e5ea",
      "serverId": "62eb7196-b449-3ce5-99f1-c037f21e1705"
    },
    {
      "unresolved": false,
      "key": {
        "uuid": "c5743f96_adec77a0",
        "filename": "src/cmd/internal/obj/riscv/cpu.go",
        "patchSetId": 1
      },
      "lineNbr": 703,
      "author": {
        "id": 13640
      },
      "writtenOn": "2024-10-22T13:59:52Z",
      "side": 1,
      "message": "These are still not yet included in riscv-opcodes - I\u0027d suggest we add them as a follow on once that gets resolved.",
      "parentUuid": "5a770552_96db9d49",
      "revId": "a382a796a869404982b9a8c1b74364bd3452e5ea",
      "serverId": "62eb7196-b449-3ce5-99f1-c037f21e1705"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "a0ebd482_bf81b453",
        "filename": "src/cmd/internal/obj/riscv/inst.go",
        "patchSetId": 1
      },
      "lineNbr": 18,
      "author": {
        "id": 3299376
      },
      "writtenOn": "2024-07-31T04:18:37Z",
      "side": 1,
      "message": "We\u0027d better not set default rs1 to 0. It may make encoding process hard to distinguish the real rs1 of aninstruction. I set it to 0xFFFFFFFF in my patch.",
      "revId": "a382a796a869404982b9a8c1b74364bd3452e5ea",
      "serverId": "62eb7196-b449-3ce5-99f1-c037f21e1705"
    },
    {
      "unresolved": false,
      "key": {
        "uuid": "e9ab6f71_6f55ce6f",
        "filename": "src/cmd/internal/obj/riscv/inst.go",
        "patchSetId": 1
      },
      "lineNbr": 18,
      "author": {
        "id": 7530
      },
      "writtenOn": "2024-09-05T01:52:19Z",
      "side": 1,
      "message": "I think this is generated from parse.py, should be OK with 0.\nOtherwise you have to change all other language generator in parse.py.",
      "parentUuid": "a0ebd482_bf81b453",
      "revId": "a382a796a869404982b9a8c1b74364bd3452e5ea",
      "serverId": "62eb7196-b449-3ce5-99f1-c037f21e1705"
    },
    {
      "unresolved": false,
      "key": {
        "uuid": "253562b9_c6fa5631",
        "filename": "src/cmd/internal/obj/riscv/inst.go",
        "patchSetId": 1
      },
      "lineNbr": 18,
      "author": {
        "id": 13640
      },
      "writtenOn": "2024-10-22T13:59:52Z",
      "side": 1,
      "message": "The rs1 field in the instruction encoding should only be used if we know that the instruction encoding requires it. As such, a default value of zero is sensible.",
      "parentUuid": "e9ab6f71_6f55ce6f",
      "revId": "a382a796a869404982b9a8c1b74364bd3452e5ea",
      "serverId": "62eb7196-b449-3ce5-99f1-c037f21e1705"
    }
  ]
}