DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
(DmPackageRef
library "work"
unitName "busdef"
)
]
instances [
(Instance
name "i_S00_AXI"
duLibraryName "axi_sbus_bridge"
duName "S00_AXI"
elements [
(GiElement
name "pipeline_g"
type "boolean"
value "false"
pr "-- Users to add parameters here"
apr 0
)
(GiElement
name "C_SLV_ADDR_WIDTH"
type "integer"
value "C_SLV_ADDR_WIDTH"
)
(GiElement
name "C_SLV_DATA_WIDTH"
type "integer"
value "C_SLV_DATA_WIDTH"
)
(GiElement
name "C_S_AXI_ID_WIDTH"
type "integer"
value "C_S00_AXI_ID_WIDTH"
pr "-- User parameters ends
-- Do not modify the parameters beyond this line

-- Width of ID for for write address, write data, read address and read data"
apr 0
)
(GiElement
name "C_S_AXI_DATA_WIDTH"
type "integer"
value "C_S00_AXI_DATA_WIDTH"
pr "-- Width of S_AXI data bus"
apr 0
)
(GiElement
name "C_S_AXI_ADDR_WIDTH"
type "integer"
value "C_S00_AXI_ADDR_WIDTH"
pr "-- Width of S_AXI address bus"
apr 0
)
(GiElement
name "C_S_AXI_AWUSER_WIDTH"
type "integer"
value "C_S00_AXI_AWUSER_WIDTH"
pr "-- Width of optional user defined signal in write address channel"
apr 0
)
(GiElement
name "C_S_AXI_ARUSER_WIDTH"
type "integer"
value "C_S00_AXI_ARUSER_WIDTH"
pr "-- Width of optional user defined signal in read address channel"
apr 0
)
(GiElement
name "C_S_AXI_WUSER_WIDTH"
type "integer"
value "C_S00_AXI_WUSER_WIDTH"
pr "-- Width of optional user defined signal in write data channel"
apr 0
)
(GiElement
name "C_S_AXI_RUSER_WIDTH"
type "integer"
value "C_S00_AXI_RUSER_WIDTH"
pr "-- Width of optional user defined signal in read data channel"
apr 0
)
(GiElement
name "C_S_AXI_BUSER_WIDTH"
type "integer"
value "C_S00_AXI_BUSER_WIDTH"
pr "-- Width of optional user defined signal in write response channel"
apr 0
)
]
mwi 0
uid 10275,0
)
(Instance
name "U_0"
duLibraryName "axi_sbus_bridge"
duName "register_array_be"
elements [
(GiElement
name "addr_width_g"
type "integer"
value "16"
e "--width of address"
)
(GiElement
name "data_width_g"
type "integer"
value "32"
e "--width of data"
)
(GiElement
name "addr_base_g"
type "std_logic_vector"
value "X\"0000\""
)
(GiElement
name "addr_range_g"
type "std_logic_vector"
value "X\"0004\""
)
(GiElement
name "nregs_g"
type "integer"
value "4"
e "--number of registers"
)
]
mwi 0
uid 15102,0
)
(Instance
name "U_2"
duLibraryName "axi_sbus_bridge"
duName "cnt_modulus_c"
elements [
(GiElement
name "width_g"
type "integer"
value "32"
)
]
mwi 0
uid 15137,0
)
(Instance
name "U_4"
duLibraryName "axi_sbus_bridge"
duName "cnt_modulus"
elements [
(GiElement
name "n_dout_g"
type "integer"
value "log2(C_CORE_CLOCK_FREQ/1000)"
)
(GiElement
name "module_g"
type "integer"
value "C_CORE_CLOCK_FREQ/1000"
)
]
mwi 0
uid 15168,0
)
(Instance
name "U_5"
duLibraryName "axi_sbus_bridge"
duName "cnt_modulus"
elements [
(GiElement
name "n_dout_g"
type "integer"
value "32"
)
(GiElement
name "module_g"
type "integer"
value "2**30"
)
]
mwi 0
uid 15199,0
)
(Instance
name "U_6"
duLibraryName "axi_sbus_bridge"
duName "cnt_modulus"
elements [
(GiElement
name "n_dout_g"
type "integer"
value "C_SYNC_WIDTH-1"
)
(GiElement
name "module_g"
type "integer"
value "2**(C_SYNC_WIDTH-1)"
)
]
mwi 0
uid 15230,0
)
(Instance
name "U_3"
duLibraryName "axi_sbus_bridge"
duName "sbus_mux5"
elements [
]
mwi 0
uid 19518,0
)
(Instance
name "U_7"
duLibraryName "axi_sbus_bridge"
duName "profiler"
elements [
(GiElement
name "addr_width_g"
type "integer"
value "16"
e "--width of address"
)
(GiElement
name "data_width_g"
type "integer"
value "32"
e "--width of data"
)
(GiElement
name "addr_base_g"
type "std_logic_vector"
value "X\"0200\""
)
(GiElement
name "addr_range_g"
type "std_logic_vector"
value "X\"0008\""
)
(GiElement
name "nregs_g"
type "integer"
value "8"
e "--number of registers"
)
]
mwi 0
uid 19606,0
)
]
embeddedInstances [
(EmbeddedInstance
name "sbus_bundling"
number "2"
)
(EmbeddedInstance
name "slave_busses"
number "1"
)
(EmbeddedInstance
name "readable_regs"
number "7"
)
(EmbeddedInstance
name "reg_slice1"
number "3"
)
(EmbeddedInstance
name "regs1"
number "6"
)
(EmbeddedInstance
name "constant_values1"
number "8"
)
(EmbeddedInstance
name "eb3"
number "4"
)
(EmbeddedInstance
name "interrupt_source1"
number "9"
)
(EmbeddedInstance
name "interrupt_logic2"
number "10"
)
]
libraryRefs [
"ieee"
"work"
]
)
version "31.1"
appVersion "2016.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "D:\\ECM_DCD\\username\\ip_repo\\axi_sbus_bridge\\hdl"
)
(vvPair
variable "HDSDir"
value "D:\\ECM_DCD\\username\\ip_repo\\axi_sbus_bridge\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "D:\\ECM_DCD\\username\\ip_repo\\axi_sbus_bridge\\hds\\top_axi_sbus_bridge\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "D:\\ECM_DCD\\username\\ip_repo\\axi_sbus_bridge\\hds\\top_axi_sbus_bridge\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "D:\\ECM_DCD\\username\\ip_repo\\axi_sbus_bridge\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "D:\\ECM_DCD\\username\\ip_repo\\axi_sbus_bridge\\hds\\top_axi_sbus_bridge"
)
(vvPair
variable "d_logical"
value "D:\\ECM_DCD\\username\\ip_repo\\axi_sbus_bridge\\hds\\top_axi_sbus_bridge"
)
(vvPair
variable "date"
value "10.04.2018"
)
(vvPair
variable "day"
value "Di."
)
(vvPair
variable "day_long"
value "Dienstag"
)
(vvPair
variable "dd"
value "10"
)
(vvPair
variable "entity_name"
value "top_axi_sbus_bridge"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "net"
)
(vvPair
variable "graphical_source_date"
value "10.04.2018"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "KPERSM7467"
)
(vvPair
variable "graphical_source_time"
value "19:13:33"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "KPERSM7467"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "axi_sbus_bridge"
)
(vvPair
variable "library_downstream_ISEPARInvoke"
value "E:/vivado/ip_repo/signal_connector/ise"
)
(vvPair
variable "library_downstream_ImpactInvoke"
value "E:/vivado/ip_repo/signal_connector/ise"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/axi_sbus_bridge/work"
)
(vvPair
variable "library_downstream_ModelSimSimulator"
value "E:/vivado/ip_repo/jpec_an4_1.0/work"
)
(vvPair
variable "library_downstream_XSTDataPrep"
value "E:/vivado/ip_repo/signal_connector/ise"
)
(vvPair
variable "library_downstream_XilinxVivado"
value "$HDS_PROJECT_DIR/axi_sbus_bridge/vivado"
)
(vvPair
variable "mm"
value "04"
)
(vvPair
variable "module_name"
value "top_axi_sbus_bridge"
)
(vvPair
variable "month"
value "Apr"
)
(vvPair
variable "month_long"
value "April"
)
(vvPair
variable "p"
value "D:\\ECM_DCD\\username\\ip_repo\\axi_sbus_bridge\\hds\\top_axi_sbus_bridge\\struct.bd"
)
(vvPair
variable "p_logical"
value "D:\\ECM_DCD\\username\\ip_repo\\axi_sbus_bridge\\hds\\top_axi_sbus_bridge\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "ip_repo"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\MentorGraphics\\modeltech64_10.2c\\win64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "19:13:33"
)
(vvPair
variable "unit"
value "top_axi_sbus_bridge"
)
(vvPair
variable "user"
value "net"
)
(vvPair
variable "version"
value "2016.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2018"
)
(vvPair
variable "yy"
value "18"
)
]
)
LanguageMgr "Vhdl93LangMgr"
uid 1556,0
optionalChildren [
*1 (PortIoIn
uid 1877,0
shape (CompositeShape
uid 1878,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1879,0
sl 0
ro 270
xt "28000,101625,29500,102375"
)
(Line
uid 1880,0
sl 0
ro 270
xt "29500,102000,30000,102000"
pts [
"29500,102000"
"30000,102000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1881,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1882,0
va (VaSet
font "arial,8,0"
)
xt "21000,101500,27000,102500"
st "s00_axi_rready"
ju 2
blo "27000,102300"
tm "WireNameMgr"
)
)
)
*2 (PortIoIn
uid 1883,0
shape (CompositeShape
uid 1884,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1885,0
sl 0
ro 270
xt "28000,69625,29500,70375"
)
(Line
uid 1886,0
sl 0
ro 270
xt "29500,70000,30000,70000"
pts [
"29500,70000"
"30000,70000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1887,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1888,0
va (VaSet
font "arial,8,0"
)
xt "21800,69500,27000,70500"
st "s00_axi_aclk"
ju 2
blo "27000,70300"
tm "WireNameMgr"
)
)
)
*3 (PortIoIn
uid 1889,0
shape (CompositeShape
uid 1890,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1891,0
sl 0
ro 270
xt "28000,70625,29500,71375"
)
(Line
uid 1892,0
sl 0
ro 270
xt "29500,71000,30000,71000"
pts [
"29500,71000"
"30000,71000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1893,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1894,0
va (VaSet
font "arial,8,0"
)
xt "20700,70500,27000,71500"
st "s00_axi_aresetn"
ju 2
blo "27000,71300"
tm "WireNameMgr"
)
)
)
*4 (PortIoIn
uid 1895,0
shape (CompositeShape
uid 1896,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1897,0
sl 0
ro 270
xt "28000,71625,29500,72375"
)
(Line
uid 1898,0
sl 0
ro 270
xt "29500,72000,30000,72000"
pts [
"29500,72000"
"30000,72000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1899,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1900,0
va (VaSet
font "arial,8,0"
)
xt "21600,71500,27000,72500"
st "s00_axi_awid"
ju 2
blo "27000,72300"
tm "WireNameMgr"
)
)
)
*5 (PortIoIn
uid 1901,0
shape (CompositeShape
uid 1902,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1903,0
sl 0
ro 270
xt "28000,72625,29500,73375"
)
(Line
uid 1904,0
sl 0
ro 270
xt "29500,73000,30000,73000"
pts [
"29500,73000"
"30000,73000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1905,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1906,0
va (VaSet
font "arial,8,0"
)
xt "20700,72500,27000,73500"
st "s00_axi_awaddr"
ju 2
blo "27000,73300"
tm "WireNameMgr"
)
)
)
*6 (PortIoIn
uid 1907,0
shape (CompositeShape
uid 1908,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1909,0
sl 0
ro 270
xt "28000,73625,29500,74375"
)
(Line
uid 1910,0
sl 0
ro 270
xt "29500,74000,30000,74000"
pts [
"29500,74000"
"30000,74000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1911,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1912,0
va (VaSet
font "arial,8,0"
)
xt "21200,73500,27000,74500"
st "s00_axi_awlen"
ju 2
blo "27000,74300"
tm "WireNameMgr"
)
)
)
*7 (PortIoIn
uid 1913,0
shape (CompositeShape
uid 1914,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1915,0
sl 0
ro 270
xt "28000,74625,29500,75375"
)
(Line
uid 1916,0
sl 0
ro 270
xt "29500,75000,30000,75000"
pts [
"29500,75000"
"30000,75000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1917,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1918,0
va (VaSet
font "arial,8,0"
)
xt "20800,74500,27000,75500"
st "s00_axi_awsize"
ju 2
blo "27000,75300"
tm "WireNameMgr"
)
)
)
*8 (PortIoIn
uid 1919,0
shape (CompositeShape
uid 1920,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1921,0
sl 0
ro 270
xt "28000,75625,29500,76375"
)
(Line
uid 1922,0
sl 0
ro 270
xt "29500,76000,30000,76000"
pts [
"29500,76000"
"30000,76000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1923,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1924,0
va (VaSet
font "arial,8,0"
)
xt "20500,75500,27000,76500"
st "s00_axi_awburst"
ju 2
blo "27000,76300"
tm "WireNameMgr"
)
)
)
*9 (PortIoIn
uid 1925,0
shape (CompositeShape
uid 1926,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1927,0
sl 0
ro 270
xt "28000,76625,29500,77375"
)
(Line
uid 1928,0
sl 0
ro 270
xt "29500,77000,30000,77000"
pts [
"29500,77000"
"30000,77000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1929,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1930,0
va (VaSet
font "arial,8,0"
)
xt "20800,76500,27000,77500"
st "s00_axi_awlock"
ju 2
blo "27000,77300"
tm "WireNameMgr"
)
)
)
*10 (PortIoIn
uid 1931,0
shape (CompositeShape
uid 1932,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1933,0
sl 0
ro 270
xt "28000,77625,29500,78375"
)
(Line
uid 1934,0
sl 0
ro 270
xt "29500,78000,30000,78000"
pts [
"29500,78000"
"30000,78000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1935,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1936,0
va (VaSet
font "arial,8,0"
)
xt "20200,77500,27000,78500"
st "s00_axi_awcache"
ju 2
blo "27000,78300"
tm "WireNameMgr"
)
)
)
*11 (PortIoIn
uid 1937,0
shape (CompositeShape
uid 1938,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1939,0
sl 0
ro 270
xt "28000,78625,29500,79375"
)
(Line
uid 1940,0
sl 0
ro 270
xt "29500,79000,30000,79000"
pts [
"29500,79000"
"30000,79000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1941,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1942,0
va (VaSet
font "arial,8,0"
)
xt "20900,78500,27000,79500"
st "s00_axi_awprot"
ju 2
blo "27000,79300"
tm "WireNameMgr"
)
)
)
*12 (PortIoIn
uid 1943,0
shape (CompositeShape
uid 1944,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1945,0
sl 0
ro 270
xt "28000,79625,29500,80375"
)
(Line
uid 1946,0
sl 0
ro 270
xt "29500,80000,30000,80000"
pts [
"29500,80000"
"30000,80000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1947,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1948,0
va (VaSet
font "arial,8,0"
)
xt "21000,79500,27000,80500"
st "s00_axi_awqos"
ju 2
blo "27000,80300"
tm "WireNameMgr"
)
)
)
*13 (PortIoIn
uid 1949,0
shape (CompositeShape
uid 1950,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1951,0
sl 0
ro 270
xt "28000,80625,29500,81375"
)
(Line
uid 1952,0
sl 0
ro 270
xt "29500,81000,30000,81000"
pts [
"29500,81000"
"30000,81000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1953,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1954,0
va (VaSet
font "arial,8,0"
)
xt "20100,80500,27000,81500"
st "s00_axi_awregion"
ju 2
blo "27000,81300"
tm "WireNameMgr"
)
)
)
*14 (PortIoIn
uid 1955,0
shape (CompositeShape
uid 1956,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1957,0
sl 0
ro 270
xt "28000,81625,29500,82375"
)
(Line
uid 1958,0
sl 0
ro 270
xt "29500,82000,30000,82000"
pts [
"29500,82000"
"30000,82000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1959,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1960,0
va (VaSet
font "arial,8,0"
)
xt "20700,81500,27000,82500"
st "s00_axi_awuser"
ju 2
blo "27000,82300"
tm "WireNameMgr"
)
)
)
*15 (PortIoIn
uid 1961,0
shape (CompositeShape
uid 1962,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1963,0
sl 0
ro 270
xt "28000,82625,29500,83375"
)
(Line
uid 1964,0
sl 0
ro 270
xt "29500,83000,30000,83000"
pts [
"29500,83000"
"30000,83000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1965,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1966,0
va (VaSet
font "arial,8,0"
)
xt "20600,82500,27000,83500"
st "s00_axi_awvalid"
ju 2
blo "27000,83300"
tm "WireNameMgr"
)
)
)
*16 (PortIoIn
uid 1967,0
shape (CompositeShape
uid 1968,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1969,0
sl 0
ro 270
xt "28000,83625,29500,84375"
)
(Line
uid 1970,0
sl 0
ro 270
xt "29500,84000,30000,84000"
pts [
"29500,84000"
"30000,84000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1971,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1972,0
va (VaSet
font "arial,8,0"
)
xt "21200,83500,27000,84500"
st "s00_axi_wdata"
ju 2
blo "27000,84300"
tm "WireNameMgr"
)
)
)
*17 (PortIoIn
uid 1973,0
shape (CompositeShape
uid 1974,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1975,0
sl 0
ro 270
xt "28000,84625,29500,85375"
)
(Line
uid 1976,0
sl 0
ro 270
xt "29500,85000,30000,85000"
pts [
"29500,85000"
"30000,85000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1977,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1978,0
va (VaSet
font "arial,8,0"
)
xt "21300,84500,27000,85500"
st "s00_axi_wstrb"
ju 2
blo "27000,85300"
tm "WireNameMgr"
)
)
)
*18 (PortIoIn
uid 1979,0
shape (CompositeShape
uid 1980,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1981,0
sl 0
ro 270
xt "28000,100625,29500,101375"
)
(Line
uid 1982,0
sl 0
ro 270
xt "29500,101000,30000,101000"
pts [
"29500,101000"
"30000,101000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1983,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1984,0
va (VaSet
font "arial,8,0"
)
xt "20900,100500,27000,101500"
st "s00_axi_arvalid"
ju 2
blo "27000,101300"
tm "WireNameMgr"
)
)
)
*19 (PortIoIn
uid 1985,0
shape (CompositeShape
uid 1986,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1987,0
sl 0
ro 270
xt "28000,99625,29500,100375"
)
(Line
uid 1988,0
sl 0
ro 270
xt "29500,100000,30000,100000"
pts [
"29500,100000"
"30000,100000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1989,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1990,0
va (VaSet
font "arial,8,0"
)
xt "21000,99500,27000,100500"
st "s00_axi_aruser"
ju 2
blo "27000,100300"
tm "WireNameMgr"
)
)
)
*20 (PortIoIn
uid 1991,0
shape (CompositeShape
uid 1992,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1993,0
sl 0
ro 270
xt "28000,98625,29500,99375"
)
(Line
uid 1994,0
sl 0
ro 270
xt "29500,99000,30000,99000"
pts [
"29500,99000"
"30000,99000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1995,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1996,0
va (VaSet
font "arial,8,0"
)
xt "20400,98500,27000,99500"
st "s00_axi_arregion"
ju 2
blo "27000,99300"
tm "WireNameMgr"
)
)
)
*21 (PortIoIn
uid 1997,0
shape (CompositeShape
uid 1998,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1999,0
sl 0
ro 270
xt "28000,97625,29500,98375"
)
(Line
uid 2000,0
sl 0
ro 270
xt "29500,98000,30000,98000"
pts [
"29500,98000"
"30000,98000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2001,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2002,0
va (VaSet
font "arial,8,0"
)
xt "21300,97500,27000,98500"
st "s00_axi_arqos"
ju 2
blo "27000,98300"
tm "WireNameMgr"
)
)
)
*22 (PortIoIn
uid 2003,0
shape (CompositeShape
uid 2004,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2005,0
sl 0
ro 270
xt "28000,96625,29500,97375"
)
(Line
uid 2006,0
sl 0
ro 270
xt "29500,97000,30000,97000"
pts [
"29500,97000"
"30000,97000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2007,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2008,0
va (VaSet
font "arial,8,0"
)
xt "21200,96500,27000,97500"
st "s00_axi_arprot"
ju 2
blo "27000,97300"
tm "WireNameMgr"
)
)
)
*23 (PortIoIn
uid 2009,0
shape (CompositeShape
uid 2010,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2011,0
sl 0
ro 270
xt "28000,95625,29500,96375"
)
(Line
uid 2012,0
sl 0
ro 270
xt "29500,96000,30000,96000"
pts [
"29500,96000"
"30000,96000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2013,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2014,0
va (VaSet
font "arial,8,0"
)
xt "20500,95500,27000,96500"
st "s00_axi_arcache"
ju 2
blo "27000,96300"
tm "WireNameMgr"
)
)
)
*24 (PortIoIn
uid 2015,0
shape (CompositeShape
uid 2016,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2017,0
sl 0
ro 270
xt "28000,94625,29500,95375"
)
(Line
uid 2018,0
sl 0
ro 270
xt "29500,95000,30000,95000"
pts [
"29500,95000"
"30000,95000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2019,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2020,0
va (VaSet
font "arial,8,0"
)
xt "21100,94500,27000,95500"
st "s00_axi_arlock"
ju 2
blo "27000,95300"
tm "WireNameMgr"
)
)
)
*25 (PortIoIn
uid 2021,0
shape (CompositeShape
uid 2022,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2023,0
sl 0
ro 270
xt "28000,93625,29500,94375"
)
(Line
uid 2024,0
sl 0
ro 270
xt "29500,94000,30000,94000"
pts [
"29500,94000"
"30000,94000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2025,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2026,0
va (VaSet
font "arial,8,0"
)
xt "20800,93500,27000,94500"
st "s00_axi_arburst"
ju 2
blo "27000,94300"
tm "WireNameMgr"
)
)
)
*26 (PortIoIn
uid 2027,0
shape (CompositeShape
uid 2028,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2029,0
sl 0
ro 270
xt "28000,92625,29500,93375"
)
(Line
uid 2030,0
sl 0
ro 270
xt "29500,93000,30000,93000"
pts [
"29500,93000"
"30000,93000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2031,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2032,0
va (VaSet
font "arial,8,0"
)
xt "21100,92500,27000,93500"
st "s00_axi_arsize"
ju 2
blo "27000,93300"
tm "WireNameMgr"
)
)
)
*27 (PortIoIn
uid 2033,0
shape (CompositeShape
uid 2034,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2035,0
sl 0
ro 270
xt "28000,91625,29500,92375"
)
(Line
uid 2036,0
sl 0
ro 270
xt "29500,92000,30000,92000"
pts [
"29500,92000"
"30000,92000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2037,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2038,0
va (VaSet
font "arial,8,0"
)
xt "21500,91500,27000,92500"
st "s00_axi_arlen"
ju 2
blo "27000,92300"
tm "WireNameMgr"
)
)
)
*28 (PortIoIn
uid 2039,0
shape (CompositeShape
uid 2040,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2041,0
sl 0
ro 270
xt "28000,90625,29500,91375"
)
(Line
uid 2042,0
sl 0
ro 270
xt "29500,91000,30000,91000"
pts [
"29500,91000"
"30000,91000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2043,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2044,0
va (VaSet
font "arial,8,0"
)
xt "21000,90500,27000,91500"
st "s00_axi_araddr"
ju 2
blo "27000,91300"
tm "WireNameMgr"
)
)
)
*29 (PortIoIn
uid 2045,0
shape (CompositeShape
uid 2046,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2047,0
sl 0
ro 270
xt "28000,89625,29500,90375"
)
(Line
uid 2048,0
sl 0
ro 270
xt "29500,90000,30000,90000"
pts [
"29500,90000"
"30000,90000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2049,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2050,0
va (VaSet
font "arial,8,0"
)
xt "21900,89500,27000,90500"
st "s00_axi_arid"
ju 2
blo "27000,90300"
tm "WireNameMgr"
)
)
)
*30 (PortIoIn
uid 2051,0
shape (CompositeShape
uid 2052,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2053,0
sl 0
ro 270
xt "28000,88625,29500,89375"
)
(Line
uid 2054,0
sl 0
ro 270
xt "29500,89000,30000,89000"
pts [
"29500,89000"
"30000,89000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2055,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2056,0
va (VaSet
font "arial,8,0"
)
xt "20900,88500,27000,89500"
st "s00_axi_bready"
ju 2
blo "27000,89300"
tm "WireNameMgr"
)
)
)
*31 (PortIoIn
uid 2057,0
shape (CompositeShape
uid 2058,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2059,0
sl 0
ro 270
xt "28000,87625,29500,88375"
)
(Line
uid 2060,0
sl 0
ro 270
xt "29500,88000,30000,88000"
pts [
"29500,88000"
"30000,88000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2061,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2062,0
va (VaSet
font "arial,8,0"
)
xt "21000,87500,27000,88500"
st "s00_axi_wvalid"
ju 2
blo "27000,88300"
tm "WireNameMgr"
)
)
)
*32 (PortIoIn
uid 2063,0
shape (CompositeShape
uid 2064,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2065,0
sl 0
ro 270
xt "28000,86625,29500,87375"
)
(Line
uid 2066,0
sl 0
ro 270
xt "29500,87000,30000,87000"
pts [
"29500,87000"
"30000,87000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2067,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2068,0
va (VaSet
font "arial,8,0"
)
xt "21100,86500,27000,87500"
st "s00_axi_wuser"
ju 2
blo "27000,87300"
tm "WireNameMgr"
)
)
)
*33 (PortIoIn
uid 2069,0
shape (CompositeShape
uid 2070,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2071,0
sl 0
ro 270
xt "28000,85625,29500,86375"
)
(Line
uid 2072,0
sl 0
ro 270
xt "29500,86000,30000,86000"
pts [
"29500,86000"
"30000,86000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2073,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2074,0
va (VaSet
font "arial,8,0"
)
xt "21400,85500,27000,86500"
st "s00_axi_wlast"
ju 2
blo "27000,86300"
tm "WireNameMgr"
)
)
)
*34 (PortIoOut
uid 2531,0
shape (CompositeShape
uid 2532,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2533,0
sl 0
ro 270
xt "82500,81625,84000,82375"
)
(Line
uid 2534,0
sl 0
ro 270
xt "82000,82000,82500,82000"
pts [
"82000,82000"
"82500,82000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2535,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2536,0
va (VaSet
font "arial,8,0"
)
xt "85000,81500,90700,82500"
st "s00_axi_rvalid"
blo "85000,82300"
tm "WireNameMgr"
)
)
)
*35 (PortIoOut
uid 2537,0
shape (CompositeShape
uid 2538,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2539,0
sl 0
ro 270
xt "82500,80625,84000,81375"
)
(Line
uid 2540,0
sl 0
ro 270
xt "82000,81000,82500,81000"
pts [
"82000,81000"
"82500,81000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2541,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2542,0
va (VaSet
font "arial,8,0"
)
xt "85000,80500,90600,81500"
st "s00_axi_ruser"
blo "85000,81300"
tm "WireNameMgr"
)
)
)
*36 (PortIoOut
uid 2543,0
shape (CompositeShape
uid 2544,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2545,0
sl 0
ro 270
xt "82500,79625,84000,80375"
)
(Line
uid 2546,0
sl 0
ro 270
xt "82000,80000,82500,80000"
pts [
"82000,80000"
"82500,80000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2547,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2548,0
va (VaSet
font "arial,8,0"
)
xt "85000,79500,90300,80500"
st "s00_axi_rlast"
blo "85000,80300"
tm "WireNameMgr"
)
)
)
*37 (PortIoOut
uid 2549,0
shape (CompositeShape
uid 2550,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2551,0
sl 0
ro 270
xt "82500,78625,84000,79375"
)
(Line
uid 2552,0
sl 0
ro 270
xt "82000,79000,82500,79000"
pts [
"82000,79000"
"82500,79000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2553,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2554,0
va (VaSet
font "arial,8,0"
)
xt "85000,78500,90600,79500"
st "s00_axi_rresp"
blo "85000,79300"
tm "WireNameMgr"
)
)
)
*38 (PortIoOut
uid 2555,0
shape (CompositeShape
uid 2556,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2557,0
sl 0
ro 270
xt "82500,77625,84000,78375"
)
(Line
uid 2558,0
sl 0
ro 270
xt "82000,78000,82500,78000"
pts [
"82000,78000"
"82500,78000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2559,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2560,0
va (VaSet
font "arial,8,0"
)
xt "85000,77500,90500,78500"
st "s00_axi_rdata"
blo "85000,78300"
tm "WireNameMgr"
)
)
)
*39 (PortIoOut
uid 2561,0
shape (CompositeShape
uid 2562,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2563,0
sl 0
ro 270
xt "82500,76625,84000,77375"
)
(Line
uid 2564,0
sl 0
ro 270
xt "82000,77000,82500,77000"
pts [
"82000,77000"
"82500,77000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2565,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2566,0
va (VaSet
font "arial,8,0"
)
xt "85000,76500,89700,77500"
st "s00_axi_rid"
blo "85000,77300"
tm "WireNameMgr"
)
)
)
*40 (PortIoOut
uid 2567,0
shape (CompositeShape
uid 2568,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2569,0
sl 0
ro 270
xt "82500,75625,84000,76375"
)
(Line
uid 2570,0
sl 0
ro 270
xt "82000,76000,82500,76000"
pts [
"82000,76000"
"82500,76000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2571,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2572,0
va (VaSet
font "arial,8,0"
)
xt "85000,75500,91400,76500"
st "s00_axi_arready"
blo "85000,76300"
tm "WireNameMgr"
)
)
)
*41 (PortIoOut
uid 2573,0
shape (CompositeShape
uid 2574,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2575,0
sl 0
ro 270
xt "82500,74625,84000,75375"
)
(Line
uid 2576,0
sl 0
ro 270
xt "82000,75000,82500,75000"
pts [
"82000,75000"
"82500,75000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2577,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2578,0
va (VaSet
font "arial,8,0"
)
xt "85000,74500,90800,75500"
st "s00_axi_bvalid"
blo "85000,75300"
tm "WireNameMgr"
)
)
)
*42 (PortIoOut
uid 2579,0
shape (CompositeShape
uid 2580,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2581,0
sl 0
ro 270
xt "82500,73625,84000,74375"
)
(Line
uid 2582,0
sl 0
ro 270
xt "82000,74000,82500,74000"
pts [
"82000,74000"
"82500,74000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2583,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2584,0
va (VaSet
font "arial,8,0"
)
xt "85000,73500,90700,74500"
st "s00_axi_buser"
blo "85000,74300"
tm "WireNameMgr"
)
)
)
*43 (PortIoOut
uid 2585,0
shape (CompositeShape
uid 2586,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2587,0
sl 0
ro 270
xt "82500,72625,84000,73375"
)
(Line
uid 2588,0
sl 0
ro 270
xt "82000,73000,82500,73000"
pts [
"82000,73000"
"82500,73000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2589,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2590,0
va (VaSet
font "arial,8,0"
)
xt "85000,72500,90700,73500"
st "s00_axi_bresp"
blo "85000,73300"
tm "WireNameMgr"
)
)
)
*44 (PortIoOut
uid 2591,0
shape (CompositeShape
uid 2592,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2593,0
sl 0
ro 270
xt "82500,71625,84000,72375"
)
(Line
uid 2594,0
sl 0
ro 270
xt "82000,72000,82500,72000"
pts [
"82000,72000"
"82500,72000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2595,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2596,0
va (VaSet
font "arial,8,0"
)
xt "85000,71500,89800,72500"
st "s00_axi_bid"
blo "85000,72300"
tm "WireNameMgr"
)
)
)
*45 (PortIoOut
uid 2597,0
shape (CompositeShape
uid 2598,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2599,0
sl 0
ro 270
xt "82500,70625,84000,71375"
)
(Line
uid 2600,0
sl 0
ro 270
xt "82000,71000,82500,71000"
pts [
"82000,71000"
"82500,71000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2601,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2602,0
va (VaSet
font "arial,8,0"
)
xt "85000,70500,91300,71500"
st "s00_axi_wready"
blo "85000,71300"
tm "WireNameMgr"
)
)
)
*46 (PortIoOut
uid 2603,0
shape (CompositeShape
uid 2604,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2605,0
sl 0
ro 270
xt "82500,69625,84000,70375"
)
(Line
uid 2606,0
sl 0
ro 270
xt "82000,70000,82500,70000"
pts [
"82000,70000"
"82500,70000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2607,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2608,0
va (VaSet
font "arial,8,0"
)
xt "85000,69500,91700,70500"
st "s00_axi_awready"
blo "85000,70300"
tm "WireNameMgr"
)
)
)
*47 (Grouping
uid 2808,0
optionalChildren [
*48 (CommentText
uid 2810,0
shape (Rectangle
uid 2811,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "132000,179000,149000,180000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 2812,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "132200,179000,140600,180000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*49 (CommentText
uid 2813,0
shape (Rectangle
uid 2814,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "149000,175000,153000,176000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 2815,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "149200,175000,152200,176000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*50 (CommentText
uid 2816,0
shape (Rectangle
uid 2817,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "132000,177000,149000,178000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 2818,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "132200,177000,141600,178000"
st "
<AXI Slave Bus Bridge>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*51 (CommentText
uid 2819,0
shape (Rectangle
uid 2820,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "128000,177000,132000,178000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 2821,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "128200,177000,130300,178000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*52 (CommentText
uid 2822,0
shape (Rectangle
uid 2823,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "149000,176000,169000,180000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 2824,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "149200,176200,158600,177200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*53 (CommentText
uid 2825,0
shape (Rectangle
uid 2826,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "153000,175000,169000,176000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 2827,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "153200,175000,156100,176000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*54 (CommentText
uid 2828,0
shape (Rectangle
uid 2829,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "128000,175000,149000,177000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 2830,0
va (VaSet
fg "32768,0,0"
)
xt "135200,175500,141800,176500"
st "
FH JOANNEUM
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*55 (CommentText
uid 2831,0
shape (Rectangle
uid 2832,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "128000,178000,132000,179000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 2833,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "128200,178000,130300,179000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*56 (CommentText
uid 2834,0
shape (Rectangle
uid 2835,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "128000,179000,132000,180000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 2836,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "128200,179000,130900,180000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*57 (CommentText
uid 2837,0
shape (Rectangle
uid 2838,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "132000,178000,149000,179000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 2839,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "132200,178000,148500,179000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 2809,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "128000,175000,169000,180000"
)
oxt "14000,66000,55000,71000"
)
*58 (Net
uid 3376,0
lang 2
decl (Decl
n "s00_axi_wlast"
t "std_logic"
preAdd 0
posAdd 0
o 38
suid 147,0
)
declText (MLText
uid 3377,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "25000,122600,40500,123400"
st "s00_axi_wlast    : std_logic"
)
)
*59 (Net
uid 3378,0
lang 2
decl (Decl
n "s00_axi_wuser"
t "std_logic_vector"
b "(C_S00_AXI_WUSER_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 40
suid 148,0
)
declText (MLText
uid 3379,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "25000,124200,61500,125000"
st "s00_axi_wuser    : std_logic_vector(C_S00_AXI_WUSER_WIDTH-1 downto 0)"
)
)
*60 (Net
uid 3380,0
lang 2
decl (Decl
n "s00_axi_wvalid"
t "std_logic"
preAdd 0
posAdd 0
o 41
suid 149,0
)
declText (MLText
uid 3381,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "25000,125000,40500,125800"
st "s00_axi_wvalid   : std_logic"
)
)
*61 (Net
uid 3382,0
lang 2
decl (Decl
n "s00_axi_bready"
t "std_logic"
preAdd 0
posAdd 0
o 35
suid 150,0
)
declText (MLText
uid 3383,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "25000,120200,40500,121000"
st "s00_axi_bready   : std_logic"
)
)
*62 (Net
uid 3384,0
lang 2
decl (Decl
n "s00_axi_arid"
t "std_logic_vector"
b "(C_S00_AXI_ID_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 14
suid 151,0
)
declText (MLText
uid 3385,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "25000,103400,60000,104200"
st "s00_axi_arid     : std_logic_vector(C_S00_AXI_ID_WIDTH-1 downto 0)"
)
)
*63 (Net
uid 3386,0
lang 2
decl (Decl
n "s00_axi_araddr"
t "std_logic_vector"
b "(C_S00_AXI_ADDR_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 10
suid 152,0
)
declText (MLText
uid 3387,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "25000,100200,61000,101000"
st "s00_axi_araddr   : std_logic_vector(C_S00_AXI_ADDR_WIDTH-1 downto 0)"
)
)
*64 (Net
uid 3388,0
lang 2
decl (Decl
n "s00_axi_arlen"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 15
suid 153,0
)
declText (MLText
uid 3389,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "25000,104200,50500,105000"
st "s00_axi_arlen    : std_logic_vector(7 downto 0)"
)
)
*65 (Net
uid 3390,0
lang 2
decl (Decl
n "s00_axi_arsize"
t "std_logic_vector"
b "(2 downto 0)"
preAdd 0
posAdd 0
o 20
suid 154,0
)
declText (MLText
uid 3391,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "25000,108200,50500,109000"
st "s00_axi_arsize   : std_logic_vector(2 downto 0)"
)
)
*66 (Net
uid 3392,0
lang 2
decl (Decl
n "s00_axi_arburst"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 11
suid 155,0
)
declText (MLText
uid 3393,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "25000,101000,50500,101800"
st "s00_axi_arburst  : std_logic_vector(1 downto 0)"
)
)
*67 (Net
uid 3394,0
lang 2
decl (Decl
n "s00_axi_arlock"
t "std_logic"
preAdd 0
posAdd 0
o 16
suid 156,0
)
declText (MLText
uid 3395,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "25000,105000,40500,105800"
st "s00_axi_arlock   : std_logic"
)
)
*68 (Net
uid 3396,0
lang 2
decl (Decl
n "s00_axi_arcache"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 12
suid 157,0
)
declText (MLText
uid 3397,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "25000,101800,50500,102600"
st "s00_axi_arcache  : std_logic_vector(3 downto 0)"
)
)
*69 (Net
uid 3398,0
lang 2
decl (Decl
n "s00_axi_arprot"
t "std_logic_vector"
b "(2 downto 0)"
preAdd 0
posAdd 0
o 17
suid 158,0
)
declText (MLText
uid 3399,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "25000,105800,50500,106600"
st "s00_axi_arprot   : std_logic_vector(2 downto 0)"
)
)
*70 (Net
uid 3400,0
lang 2
decl (Decl
n "s00_axi_arqos"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 18
suid 159,0
)
declText (MLText
uid 3401,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "25000,106600,50500,107400"
st "s00_axi_arqos    : std_logic_vector(3 downto 0)"
)
)
*71 (Net
uid 3402,0
lang 2
decl (Decl
n "s00_axi_arregion"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 19
suid 160,0
)
declText (MLText
uid 3403,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "25000,107400,50500,108200"
st "s00_axi_arregion : std_logic_vector(3 downto 0)"
)
)
*72 (Net
uid 3404,0
lang 2
decl (Decl
n "s00_axi_aruser"
t "std_logic_vector"
b "(C_S00_AXI_ARUSER_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 21
suid 161,0
)
declText (MLText
uid 3405,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "25000,109000,62000,109800"
st "s00_axi_aruser   : std_logic_vector(C_S00_AXI_ARUSER_WIDTH-1 downto 0)"
)
)
*73 (Net
uid 3406,0
lang 2
decl (Decl
n "s00_axi_arvalid"
t "std_logic"
preAdd 0
posAdd 0
o 22
suid 162,0
)
declText (MLText
uid 3407,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "25000,109800,40500,110600"
st "s00_axi_arvalid  : std_logic"
)
)
*74 (Net
uid 3408,0
lang 2
decl (Decl
n "s00_axi_rready"
t "std_logic"
preAdd 0
posAdd 0
o 36
suid 163,0
)
declText (MLText
uid 3409,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "25000,121000,40500,121800"
st "s00_axi_rready   : std_logic"
)
)
*75 (Net
uid 3410,0
lang 2
decl (Decl
n "s00_axi_awready"
t "std_logic"
preAdd 0
posAdd 0
o 62
suid 164,0
)
declText (MLText
uid 3411,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "25000,201800,40500,202600"
st "s00_axi_awready  : std_logic"
)
)
*76 (Net
uid 3412,0
lang 2
decl (Decl
n "s00_axi_wready"
t "std_logic"
preAdd 0
posAdd 0
o 73
suid 165,0
)
declText (MLText
uid 3413,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "25000,210600,40500,211400"
st "s00_axi_wready   : std_logic"
)
)
*77 (Net
uid 3414,0
lang 2
decl (Decl
n "s00_axi_bid"
t "std_logic_vector"
b "(C_S00_AXI_ID_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 63
suid 166,0
)
declText (MLText
uid 3415,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "25000,202600,60000,203400"
st "s00_axi_bid      : std_logic_vector(C_S00_AXI_ID_WIDTH-1 downto 0)"
)
)
*78 (Net
uid 3416,0
lang 2
decl (Decl
n "s00_axi_bresp"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 64
suid 167,0
)
declText (MLText
uid 3417,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "25000,203400,50500,204200"
st "s00_axi_bresp    : std_logic_vector(1 downto 0)"
)
)
*79 (Net
uid 3418,0
lang 2
decl (Decl
n "s00_axi_buser"
t "std_logic_vector"
b "(C_S00_AXI_BUSER_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 65
suid 168,0
)
declText (MLText
uid 3419,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "25000,204200,61500,205000"
st "s00_axi_buser    : std_logic_vector(C_S00_AXI_BUSER_WIDTH-1 downto 0)"
)
)
*80 (Net
uid 3420,0
lang 2
decl (Decl
n "s00_axi_bvalid"
t "std_logic"
preAdd 0
posAdd 0
o 66
suid 169,0
)
declText (MLText
uid 3421,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "25000,205000,40500,205800"
st "s00_axi_bvalid   : std_logic"
)
)
*81 (Net
uid 3422,0
lang 2
decl (Decl
n "s00_axi_arready"
t "std_logic"
preAdd 0
posAdd 0
o 61
suid 170,0
)
declText (MLText
uid 3423,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "25000,201000,40500,201800"
st "s00_axi_arready  : std_logic"
)
)
*82 (Net
uid 3424,0
lang 2
decl (Decl
n "s00_axi_rid"
t "std_logic_vector"
b "(C_S00_AXI_ID_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 68
suid 171,0
)
declText (MLText
uid 3425,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "25000,206600,60000,207400"
st "s00_axi_rid      : std_logic_vector(C_S00_AXI_ID_WIDTH-1 downto 0)"
)
)
*83 (Net
uid 3426,0
lang 2
decl (Decl
n "s00_axi_rdata"
t "std_logic_vector"
b "(C_S00_AXI_DATA_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 67
suid 172,0
)
declText (MLText
uid 3427,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "25000,205800,61000,206600"
st "s00_axi_rdata    : std_logic_vector(C_S00_AXI_DATA_WIDTH-1 downto 0)"
)
)
*84 (Net
uid 3428,0
lang 2
decl (Decl
n "s00_axi_rresp"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 70
suid 173,0
)
declText (MLText
uid 3429,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "25000,208200,50500,209000"
st "s00_axi_rresp    : std_logic_vector(1 downto 0)"
)
)
*85 (Net
uid 3430,0
lang 2
decl (Decl
n "s00_axi_rlast"
t "std_logic"
preAdd 0
posAdd 0
o 69
suid 174,0
)
declText (MLText
uid 3431,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "25000,207400,40500,208200"
st "s00_axi_rlast    : std_logic"
)
)
*86 (Net
uid 3432,0
lang 2
decl (Decl
n "s00_axi_ruser"
t "std_logic_vector"
b "(C_S00_AXI_RUSER_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 71
suid 175,0
)
declText (MLText
uid 3433,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "25000,209000,61500,209800"
st "s00_axi_ruser    : std_logic_vector(C_S00_AXI_RUSER_WIDTH-1 downto 0)"
)
)
*87 (Net
uid 3434,0
lang 2
decl (Decl
n "s00_axi_rvalid"
t "std_logic"
preAdd 0
posAdd 0
o 72
suid 176,0
)
declText (MLText
uid 3435,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "25000,209800,40500,210600"
st "s00_axi_rvalid   : std_logic"
)
)
*88 (Net
uid 3436,0
lang 2
decl (Decl
n "sbus_i_addr"
t "std_logic_vector"
b "(C_SLV_ADDR_WIDTH-1 DOWNTO 0)"
o 99
suid 177,0
)
declText (MLText
uid 3437,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "25000,89800,62500,90600"
st "signal sbus_i_addr      : std_logic_vector(C_SLV_ADDR_WIDTH-1 DOWNTO 0)"
)
)
*89 (Net
uid 3438,0
lang 2
decl (Decl
n "sbus_i_wdata"
t "std_logic_vector"
b "(C_SLV_DATA_WIDTH-1 DOWNTO 0)"
o 102
suid 178,0
)
declText (MLText
uid 3439,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "25000,92200,62500,93000"
st "signal sbus_i_wdata     : std_logic_vector(C_SLV_DATA_WIDTH-1 DOWNTO 0)"
)
)
*90 (Net
uid 3440,0
lang 2
decl (Decl
n "sbus_i_we"
t "std_logic"
prec "--      sbus_i         : out    sbus_i_t;
--      sbus_o         : in     sbus_o_t;
--      dummy          : out    std_logic;"
preAdd 0
o 103
suid 179,0
)
declText (MLText
uid 3441,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "25000,93000,48000,96200"
st "--      sbus_i         : out    sbus_i_t;
--      sbus_o         : in     sbus_o_t;
--      dummy          : out    std_logic;
signal sbus_i_we        : std_logic"
)
)
*91 (Net
uid 3442,0
lang 2
decl (Decl
n "sbus_o_rdata"
t "std_logic_vector"
b "(C_SLV_DATA_WIDTH-1 DOWNTO 0)"
o 111
suid 180,0
)
declText (MLText
uid 3443,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "25000,99400,62500,100200"
st "signal sbus_o_rdata     : std_logic_vector(C_SLV_DATA_WIDTH-1 DOWNTO 0)"
)
)
*92 (Net
uid 3444,0
lang 2
decl (Decl
n "sbus_o_ack"
t "std_logic"
o 109
suid 181,0
)
declText (MLText
uid 3445,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "25000,97800,44000,98600"
st "signal sbus_o_ack       : std_logic"
)
)
*93 (Net
uid 3446,0
lang 2
decl (Decl
n "sbus_i_rd"
t "std_logic"
o 101
suid 182,0
)
declText (MLText
uid 3447,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "25000,91400,44000,92200"
st "signal sbus_i_rd        : std_logic"
)
)
*94 (Net
uid 3448,0
lang 2
decl (Decl
n "reset"
t "std_logic"
posAdd 0
o 97
suid 183,0
)
declText (MLText
uid 3449,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "25000,88200,44000,89000"
st "signal reset            : std_logic"
)
)
*95 (Net
uid 3450,0
lang 2
decl (Decl
n "clk"
t "std_logic"
prec "-- Users to add ports here"
preAdd 0
o 77
suid 184,0
)
declText (MLText
uid 3451,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "25000,75400,44000,77000"
st "-- Users to add ports here
signal clk              : std_logic"
)
)
*96 (Net
uid 3452,0
lang 2
decl (Decl
n "s00_axi_awlen"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 27
suid 185,0
)
declText (MLText
uid 3453,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "25000,113800,50500,114600"
st "s00_axi_awlen    : std_logic_vector(7 downto 0)"
)
)
*97 (Net
uid 3454,0
lang 2
decl (Decl
n "s00_axi_awaddr"
t "std_logic_vector"
b "(C_S00_AXI_ADDR_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 23
suid 186,0
)
declText (MLText
uid 3455,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "25000,110600,61000,111400"
st "s00_axi_awaddr   : std_logic_vector(C_S00_AXI_ADDR_WIDTH-1 downto 0)"
)
)
*98 (Net
uid 3456,0
lang 2
decl (Decl
n "s00_axi_aresetn"
t "std_logic"
preAdd 0
posAdd 0
o 13
suid 187,0
)
declText (MLText
uid 3457,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "25000,102600,40500,103400"
st "s00_axi_aresetn  : std_logic"
)
)
*99 (Net
uid 3458,0
lang 2
decl (Decl
n "s00_axi_aclk"
t "std_logic"
prec "-- Users to add ports here

-- User ports ends
-- Do not modify the ports beyond this line


-- Ports of Axi Slave Bus Interface S00_AXI"
preAdd 0
posAdd 0
o 9
suid 188,0
)
declText (MLText
uid 3459,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "25000,93800,48500,100200"
st "-- Users to add ports here

-- User ports ends
-- Do not modify the ports beyond this line


-- Ports of Axi Slave Bus Interface S00_AXI
s00_axi_aclk     : std_logic"
)
)
*100 (Net
uid 3460,0
lang 2
decl (Decl
n "s00_axi_awid"
t "std_logic_vector"
b "(C_S00_AXI_ID_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 26
suid 189,0
)
declText (MLText
uid 3461,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "25000,113000,60000,113800"
st "s00_axi_awid     : std_logic_vector(C_S00_AXI_ID_WIDTH-1 downto 0)"
)
)
*101 (Net
uid 3462,0
lang 2
decl (Decl
n "s00_axi_wstrb"
t "std_logic_vector"
b "((C_S00_AXI_DATA_WIDTH/8)-1 downto 0)"
preAdd 0
posAdd 0
o 39
suid 190,0
)
declText (MLText
uid 3463,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "25000,123400,63000,124200"
st "s00_axi_wstrb    : std_logic_vector((C_S00_AXI_DATA_WIDTH/8)-1 downto 0)"
)
)
*102 (Net
uid 3464,0
lang 2
decl (Decl
n "s00_axi_wdata"
t "std_logic_vector"
b "(C_S00_AXI_DATA_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 37
suid 191,0
)
declText (MLText
uid 3465,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "25000,121800,61000,122600"
st "s00_axi_wdata    : std_logic_vector(C_S00_AXI_DATA_WIDTH-1 downto 0)"
)
)
*103 (Net
uid 3466,0
lang 2
decl (Decl
n "s00_axi_awvalid"
t "std_logic"
preAdd 0
posAdd 0
o 34
suid 192,0
)
declText (MLText
uid 3467,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "25000,119400,40500,120200"
st "s00_axi_awvalid  : std_logic"
)
)
*104 (Net
uid 3468,0
lang 2
decl (Decl
n "s00_axi_awuser"
t "std_logic_vector"
b "(C_S00_AXI_AWUSER_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 33
suid 193,0
)
declText (MLText
uid 3469,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "25000,118600,62000,119400"
st "s00_axi_awuser   : std_logic_vector(C_S00_AXI_AWUSER_WIDTH-1 downto 0)"
)
)
*105 (Net
uid 3470,0
lang 2
decl (Decl
n "s00_axi_awregion"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 31
suid 194,0
)
declText (MLText
uid 3471,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "25000,117000,50500,117800"
st "s00_axi_awregion : std_logic_vector(3 downto 0)"
)
)
*106 (Net
uid 3472,0
lang 2
decl (Decl
n "s00_axi_awqos"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 30
suid 195,0
)
declText (MLText
uid 3473,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "25000,116200,50500,117000"
st "s00_axi_awqos    : std_logic_vector(3 downto 0)"
)
)
*107 (Net
uid 3474,0
lang 2
decl (Decl
n "s00_axi_awprot"
t "std_logic_vector"
b "(2 downto 0)"
preAdd 0
posAdd 0
o 29
suid 196,0
)
declText (MLText
uid 3475,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "25000,115400,50500,116200"
st "s00_axi_awprot   : std_logic_vector(2 downto 0)"
)
)
*108 (Net
uid 3476,0
lang 2
decl (Decl
n "s00_axi_awcache"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 25
suid 197,0
)
declText (MLText
uid 3477,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "25000,112200,50500,113000"
st "s00_axi_awcache  : std_logic_vector(3 downto 0)"
)
)
*109 (Net
uid 3478,0
lang 2
decl (Decl
n "s00_axi_awlock"
t "std_logic"
preAdd 0
posAdd 0
o 28
suid 198,0
)
declText (MLText
uid 3479,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "25000,114600,40500,115400"
st "s00_axi_awlock   : std_logic"
)
)
*110 (Net
uid 3480,0
lang 2
decl (Decl
n "s00_axi_awburst"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 24
suid 199,0
)
declText (MLText
uid 3481,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "25000,111400,50500,112200"
st "s00_axi_awburst  : std_logic_vector(1 downto 0)"
)
)
*111 (Net
uid 3482,0
lang 2
decl (Decl
n "s00_axi_awsize"
t "std_logic_vector"
b "(2 downto 0)"
preAdd 0
posAdd 0
o 32
suid 200,0
)
declText (MLText
uid 3483,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "25000,117800,50500,118600"
st "s00_axi_awsize   : std_logic_vector(2 downto 0)"
)
)
*112 (HdlText
uid 4370,0
optionalChildren [
*113 (EmbeddedText
uid 4376,0
commentText (CommentText
uid 4377,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 4378,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "80000,105000,97000,115000"
)
oxt "13000,26000,27000,34000"
text (MLText
uid 4379,0
va (VaSet
font "arial,8,0"
)
xt "80200,105200,96000,115200"
st "
---slave bus attachment---
sbus_i_in.addr   <= sbus_i_addr;
sbus_i_in.wdata <= sbus_i_wdata;
sbus_i_in.rd <= sbus_i_rd;
sbus_i_in.we <= sbus_i_we;
sbus_i_in.be <= sbus_i_be;
sbus_o_ack <= sbus_o_mux.ack;
sbus_o_rdata <= sbus_o_mux.rdata;

--logic to generate an acknowledgement if after timeout no slave responds to bus xfer
--in case bus xfer is not acknowledged, the AXI bus will hang if invalid address is used
--therefore gnenrate a dummy ack to avoid AXI bus hangup
process(clk)
begin
  if rising_edge(clk) then
    if reset = '1'  or ack_cnt = 8  or (sbus_i_in.we='0' and sbus_i_in.rd = '0')  then
       ack_cnt <= (others => '0');
    else
       ack_cnt <= ack_cnt+1; --axi timeout counter
    end if;      
  end if;
end process;

ack_force <= '1' when ack_cnt >= 7 else '0'; --forced acknowledgement after ack timeout
                                   

                                   



"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 10000
visibleWidth 17000
)
)
)
]
shape (Rectangle
uid 4371,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "84000,90000,88000,100000"
)
oxt "13000,16000,21000,26000"
ttg (MlTextGroup
uid 4372,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*114 (Text
uid 4373,0
va (VaSet
font "arial,8,1"
)
xt "84150,88000,90550,89000"
st "sbus_bundling"
blo "84150,88800"
tm "HdlTextNameMgr"
)
*115 (Text
uid 4374,0
va (VaSet
font "arial,8,1"
)
xt "84150,89000,84950,90000"
st "2"
blo "84150,89800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 4375,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "84250,98250,85750,99750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*116 (Net
uid 4446,0
decl (Decl
n "sbus_i"
t "sbus_i_t"
o 98
suid 237,0
)
declText (MLText
uid 4447,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "25000,89000,43500,89800"
st "signal sbus_i           : sbus_i_t"
)
)
*117 (Net
uid 7810,0
lang 11
decl (Decl
n "sbus_o_0"
t "sbus_o_t"
o 104
suid 405,0
)
declText (MLText
uid 7811,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "25000,96200,43500,97000"
st "signal sbus_o_0         : sbus_o_t"
)
)
*118 (Net
uid 7832,0
lang 11
decl (Decl
n "sbus_i_in"
t "sbus_i_t"
o 100
suid 407,0
)
declText (MLText
uid 7833,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "25000,90600,43500,91400"
st "signal sbus_i_in        : sbus_i_t"
)
)
*119 (Net
uid 7840,0
lang 11
decl (Decl
n "sbus_o_mux"
t "sbus_o_t"
o 110
suid 408,0
)
declText (MLText
uid 7841,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "25000,98600,43500,99400"
st "signal sbus_o_mux       : sbus_o_t"
)
)
*120 (PortIoOut
uid 9605,0
shape (CompositeShape
uid 9606,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 9607,0
sl 0
ro 270
xt "136500,85625,138000,86375"
)
(Line
uid 9608,0
sl 0
ro 270
xt "136000,86000,136500,86000"
pts [
"136000,86000"
"136500,86000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 9609,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9610,0
va (VaSet
font "arial,8,0"
)
xt "139000,85500,141200,86500"
st "clk_o"
blo "139000,86300"
tm "WireNameMgr"
)
)
)
*121 (PortIoOut
uid 9617,0
shape (CompositeShape
uid 9618,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 9619,0
sl 0
ro 270
xt "136500,86625,138000,87375"
)
(Line
uid 9620,0
sl 0
ro 270
xt "136000,87000,136500,87000"
pts [
"136000,87000"
"136500,87000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 9621,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9622,0
va (VaSet
font "arial,8,0"
)
xt "139000,86500,141900,87500"
st "reset_o"
blo "139000,87300"
tm "WireNameMgr"
)
)
)
*122 (HdlText
uid 9878,0
optionalChildren [
*123 (EmbeddedText
uid 9980,0
commentText (CommentText
uid 9981,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 9982,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "117000,86000,133000,117000"
)
oxt "0,0,18000,5000"
text (MLText
uid 9983,0
va (VaSet
font "arial,8,0"
)
xt "117200,86200,132200,117200"
st "
clk_o <= clk;  
reset_o <= reset;

bus0_sbus_addr <= sbus_i.addr;
bus0_sbus_wdata <= sbus_i.wdata;
bus0_sbus_we <= sbus_i.we;
bus0_sbus_be <= sbus_i.be;
bus0_sbus_rd <= sbus_i.rd;
sbus_o_0.rdata <= bus0_sbus_rdata;
sbus_o_0.ack <= bus0_sbus_ack;          

bus1_sbus_addr <= sbus_i.addr;
bus1_sbus_wdata <= sbus_i.wdata;
bus1_sbus_we <= sbus_i.we;
bus1_sbus_be <= sbus_i.be;
bus1_sbus_rd <= sbus_i.rd;
sbus_o_1.rdata <= bus1_sbus_rdata;
sbus_o_1.ack <= bus1_sbus_ack;     
 
bus2_sbus_addr <= sbus_i.addr;
bus2_sbus_wdata <= sbus_i.wdata;
bus2_sbus_we <= sbus_i.we;
bus2_sbus_be <= sbus_i.be;
bus2_sbus_rd <= sbus_i.rd;
sbus_o_2.rdata <= bus2_sbus_rdata;
sbus_o_2.ack <= bus2_sbus_ack;          

bus3_sbus_addr <= sbus_i.addr;
bus3_sbus_wdata <= sbus_i.wdata;
bus3_sbus_we <= sbus_i.we;
bus3_sbus_be <= sbus_i.be;
bus3_sbus_rd <= sbus_i.rd;
sbus_o_3.rdata <= bus3_sbus_rdata;
sbus_o_3.ack <= bus3_sbus_ack;        
                         

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 31000
visibleWidth 16000
)
)
)
]
shape (Rectangle
uid 9879,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "116000,85000,134000,121000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 9880,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*124 (Text
uid 9881,0
va (VaSet
font "arial,8,1"
)
xt "117150,83000,122850,84000"
st "slave_busses"
blo "117150,83800"
tm "HdlTextNameMgr"
)
*125 (Text
uid 9882,0
va (VaSet
font "arial,8,1"
)
xt "117150,84000,117950,85000"
st "1"
blo "117150,84800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 9883,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "116250,119250,117750,120750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*126 (PortIoOut
uid 9892,0
shape (CompositeShape
uid 9893,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 9894,0
sl 0
ro 270
xt "136500,89625,138000,90375"
)
(Line
uid 9895,0
sl 0
ro 270
xt "136000,90000,136500,90000"
pts [
"136000,90000"
"136500,90000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 9896,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9897,0
va (VaSet
font "arial,8,0"
)
xt "139000,89500,145300,90500"
st "bus0_sbus_addr"
blo "139000,90300"
tm "WireNameMgr"
)
)
)
*127 (PortIoOut
uid 9908,0
shape (CompositeShape
uid 9909,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 9910,0
sl 0
ro 270
xt "136500,90625,138000,91375"
)
(Line
uid 9911,0
sl 0
ro 270
xt "136000,91000,136500,91000"
pts [
"136000,91000"
"136500,91000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 9912,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9913,0
va (VaSet
font "arial,8,0"
)
xt "139000,90500,145800,91500"
st "bus0_sbus_wdata"
blo "139000,91300"
tm "WireNameMgr"
)
)
)
*128 (PortIoOut
uid 9924,0
shape (CompositeShape
uid 9925,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 9926,0
sl 0
ro 270
xt "136500,91625,138000,92375"
)
(Line
uid 9927,0
sl 0
ro 270
xt "136000,92000,136500,92000"
pts [
"136000,92000"
"136500,92000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 9928,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9929,0
va (VaSet
font "arial,8,0"
)
xt "139000,91500,144800,92500"
st "bus0_sbus_we"
blo "139000,92300"
tm "WireNameMgr"
)
)
)
*129 (PortIoOut
uid 9940,0
shape (CompositeShape
uid 9941,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 9942,0
sl 0
ro 270
xt "136500,92625,138000,93375"
)
(Line
uid 9943,0
sl 0
ro 270
xt "136000,93000,136500,93000"
pts [
"136000,93000"
"136500,93000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 9944,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9945,0
va (VaSet
font "arial,8,0"
)
xt "139000,92500,144500,93500"
st "bus0_sbus_rd"
blo "139000,93300"
tm "WireNameMgr"
)
)
)
*130 (PortIoIn
uid 9956,0
shape (CompositeShape
uid 9957,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 9958,0
sl 0
ro 90
xt "136500,93625,138000,94375"
)
(Line
uid 9959,0
sl 0
ro 90
xt "136000,94000,136500,94000"
pts [
"136500,94000"
"136000,94000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 9960,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9961,0
va (VaSet
font "arial,8,0"
)
xt "139000,93500,145500,94500"
st "bus0_sbus_rdata"
blo "139000,94300"
tm "WireNameMgr"
)
)
)
*131 (PortIoIn
uid 9972,0
shape (CompositeShape
uid 9973,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 9974,0
sl 0
ro 90
xt "136500,94625,138000,95375"
)
(Line
uid 9975,0
sl 0
ro 90
xt "136000,95000,136500,95000"
pts [
"136500,95000"
"136000,95000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 9976,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9977,0
va (VaSet
font "arial,8,0"
)
xt "139000,94500,145000,95500"
st "bus0_sbus_ack"
blo "139000,95300"
tm "WireNameMgr"
)
)
)
*132 (SaComponent
uid 10275,0
optionalChildren [
*133 (CptPort
uid 10059,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10060,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,69625,34000,70375"
)
tg (CPTG
uid 10061,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10062,0
va (VaSet
font "arial,8,0"
)
xt "35000,69500,40300,70500"
st "S_AXI_ACLK"
blo "35000,70300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_ACLK"
t "std_logic"
prec "-- User ports ends
-- Do not modify the ports beyond this line

-- Global Clock Signal"
preAdd 0
posAdd 0
o 10
suid 2,0
)
)
)
*134 (CptPort
uid 10063,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10064,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,90625,34000,91375"
)
tg (CPTG
uid 10065,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10066,0
va (VaSet
font "arial,8,0"
)
xt "35000,90500,41700,91500"
st "S_AXI_ARADDR"
blo "35000,91300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_ARADDR"
t "std_logic_vector"
b "(C_S_AXI_ADDR_WIDTH-1 downto 0)"
prec "-- Read address. This signal indicates the initial
  -- address of a read burst transaction."
preAdd 0
posAdd 0
o 37
suid 3,0
)
)
)
*135 (CptPort
uid 10067,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10068,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,93625,34000,94375"
)
tg (CPTG
uid 10069,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10070,0
va (VaSet
font "arial,8,0"
)
xt "35000,93500,42100,94500"
st "S_AXI_ARBURST"
blo "35000,94300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_ARBURST"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Burst type. The burst type and the size information,
  -- determine how the address for each transfer within the burst is calculated."
preAdd 0
posAdd 0
o 40
suid 4,0
)
)
)
*136 (CptPort
uid 10071,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10072,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,95625,34000,96375"
)
tg (CPTG
uid 10073,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10074,0
va (VaSet
font "arial,8,0"
)
xt "35000,95500,42200,96500"
st "S_AXI_ARCACHE"
blo "35000,96300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_ARCACHE"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Memory type. This signal indicates how transactions
  -- are required to progress through a system."
preAdd 0
posAdd 0
o 42
suid 5,0
)
)
)
*137 (CptPort
uid 10075,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10076,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,70625,34000,71375"
)
tg (CPTG
uid 10077,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10078,0
va (VaSet
font "arial,8,0"
)
xt "35000,70500,42000,71500"
st "S_AXI_ARESETN"
blo "35000,71300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_ARESETN"
t "std_logic"
prec "-- Global Reset Signal. This Signal is Active LOW"
preAdd 0
posAdd 0
o 11
suid 6,0
)
)
)
*138 (CptPort
uid 10079,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10080,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,89625,34000,90375"
)
tg (CPTG
uid 10081,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10082,0
va (VaSet
font "arial,8,0"
)
xt "35000,89500,40200,90500"
st "S_AXI_ARID"
blo "35000,90300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_ARID"
t "std_logic_vector"
b "(C_S_AXI_ID_WIDTH-1 downto 0)"
prec "-- Read address ID. This signal is the identification
  -- tag for the read address group of signals."
preAdd 0
posAdd 0
o 36
suid 7,0
)
)
)
*139 (CptPort
uid 10083,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10084,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,91625,34000,92375"
)
tg (CPTG
uid 10085,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10086,0
va (VaSet
font "arial,8,0"
)
xt "35000,91500,40900,92500"
st "S_AXI_ARLEN"
blo "35000,92300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_ARLEN"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- Burst length. The burst length gives the exact number of transfers in a burst"
preAdd 0
posAdd 0
o 38
suid 8,0
)
)
)
*140 (CptPort
uid 10087,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10088,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,94625,34000,95375"
)
tg (CPTG
uid 10089,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10090,0
va (VaSet
font "arial,8,0"
)
xt "35000,94500,41500,95500"
st "S_AXI_ARLOCK"
blo "35000,95300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_ARLOCK"
t "std_logic"
prec "-- Lock type. Provides additional information about the
  -- atomic characteristics of the transfer."
preAdd 0
posAdd 0
o 41
suid 9,0
)
)
)
*141 (CptPort
uid 10091,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10092,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,96625,34000,97375"
)
tg (CPTG
uid 10093,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10094,0
va (VaSet
font "arial,8,0"
)
xt "35000,96500,41600,97500"
st "S_AXI_ARPROT"
blo "35000,97300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_ARPROT"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Protection type. This signal indicates the privilege
  -- and security level of the transaction, and whether
  -- the transaction is a data access or an instruction access."
preAdd 0
posAdd 0
o 43
suid 10,0
)
)
)
*142 (CptPort
uid 10095,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10096,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,97625,34000,98375"
)
tg (CPTG
uid 10097,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10098,0
va (VaSet
font "arial,8,0"
)
xt "35000,97500,41100,98500"
st "S_AXI_ARQOS"
blo "35000,98300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_ARQOS"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Quality of Service, QoS identifier sent for each
  -- read transaction."
preAdd 0
posAdd 0
o 44
suid 11,0
)
)
)
*143 (CptPort
uid 10099,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10100,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77000,75625,77750,76375"
)
tg (CPTG
uid 10101,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10102,0
va (VaSet
font "arial,8,0"
)
xt "68900,75500,76000,76500"
st "S_AXI_ARREADY"
ju 2
blo "76000,76300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "S_AXI_ARREADY"
t "std_logic"
prec "-- Read address ready. This signal indicates that
  -- the slave is ready to accept an address and associated
  -- control signals."
preAdd 0
posAdd 0
o 48
suid 12,0
)
)
)
*144 (CptPort
uid 10103,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10104,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,98625,34000,99375"
)
tg (CPTG
uid 10105,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10106,0
va (VaSet
font "arial,8,0"
)
xt "35000,98500,42500,99500"
st "S_AXI_ARREGION"
blo "35000,99300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_ARREGION"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Region identifier. Permits a single physical interface
  -- on a slave to be used for multiple logical interfaces."
preAdd 0
posAdd 0
o 45
suid 13,0
)
)
)
*145 (CptPort
uid 10107,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10108,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,92625,34000,93375"
)
tg (CPTG
uid 10109,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10110,0
va (VaSet
font "arial,8,0"
)
xt "35000,92500,41100,93500"
st "S_AXI_ARSIZE"
blo "35000,93300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_ARSIZE"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Burst size. This signal indicates the size of each transfer in the burst"
preAdd 0
posAdd 0
o 39
suid 14,0
)
)
)
*146 (CptPort
uid 10111,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10112,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,99625,34000,100375"
)
tg (CPTG
uid 10113,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10114,0
va (VaSet
font "arial,8,0"
)
xt "35000,99500,41600,100500"
st "S_AXI_ARUSER"
blo "35000,100300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_ARUSER"
t "std_logic_vector"
b "(C_S_AXI_ARUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the read address channel."
preAdd 0
posAdd 0
o 46
suid 15,0
)
)
)
*147 (CptPort
uid 10115,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10116,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,100625,34000,101375"
)
tg (CPTG
uid 10117,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10118,0
va (VaSet
font "arial,8,0"
)
xt "35000,100500,41600,101500"
st "S_AXI_ARVALID"
blo "35000,101300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_ARVALID"
t "std_logic"
prec "-- Write address valid. This signal indicates that
  -- the channel is signaling valid read address and
  -- control information."
preAdd 0
posAdd 0
o 47
suid 16,0
)
)
)
*148 (CptPort
uid 10119,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10120,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,72625,34000,73375"
)
tg (CPTG
uid 10121,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10122,0
va (VaSet
font "arial,8,0"
)
xt "35000,72500,41900,73500"
st "S_AXI_AWADDR"
blo "35000,73300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_AWADDR"
t "std_logic_vector"
b "(C_S_AXI_ADDR_WIDTH-1 downto 0)"
prec "-- Write address"
preAdd 0
posAdd 0
o 13
suid 17,0
)
)
)
*149 (CptPort
uid 10123,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10124,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,75625,34000,76375"
)
tg (CPTG
uid 10125,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10126,0
va (VaSet
font "arial,8,0"
)
xt "35000,75500,42300,76500"
st "S_AXI_AWBURST"
blo "35000,76300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_AWBURST"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Burst type. The burst type and the size information,
  -- determine how the address for each transfer within the burst is calculated."
preAdd 0
posAdd 0
o 16
suid 18,0
)
)
)
*150 (CptPort
uid 10127,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10128,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,77625,34000,78375"
)
tg (CPTG
uid 10129,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10130,0
va (VaSet
font "arial,8,0"
)
xt "35000,77500,42400,78500"
st "S_AXI_AWCACHE"
blo "35000,78300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_AWCACHE"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Memory type. This signal indicates how transactions
  -- are required to progress through a system."
preAdd 0
posAdd 0
o 18
suid 19,0
)
)
)
*151 (CptPort
uid 10131,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10132,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,71625,34000,72375"
)
tg (CPTG
uid 10133,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10134,0
va (VaSet
font "arial,8,0"
)
xt "35000,71500,40400,72500"
st "S_AXI_AWID"
blo "35000,72300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_AWID"
t "std_logic_vector"
b "(C_S_AXI_ID_WIDTH-1 downto 0)"
prec "-- Write Address ID"
preAdd 0
posAdd 0
o 12
suid 20,0
)
)
)
*152 (CptPort
uid 10135,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10136,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,73625,34000,74375"
)
tg (CPTG
uid 10137,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10138,0
va (VaSet
font "arial,8,0"
)
xt "35000,73500,41100,74500"
st "S_AXI_AWLEN"
blo "35000,74300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_AWLEN"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- Burst length. The burst length gives the exact number of transfers in a burst"
preAdd 0
posAdd 0
o 14
suid 21,0
)
)
)
*153 (CptPort
uid 10139,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10140,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,76625,34000,77375"
)
tg (CPTG
uid 10141,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10142,0
va (VaSet
font "arial,8,0"
)
xt "35000,76500,41700,77500"
st "S_AXI_AWLOCK"
blo "35000,77300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_AWLOCK"
t "std_logic"
prec "-- Lock type. Provides additional information about the
  -- atomic characteristics of the transfer."
preAdd 0
posAdd 0
o 17
suid 22,0
)
)
)
*154 (CptPort
uid 10143,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10144,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,78625,34000,79375"
)
tg (CPTG
uid 10145,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10146,0
va (VaSet
font "arial,8,0"
)
xt "35000,78500,41800,79500"
st "S_AXI_AWPROT"
blo "35000,79300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_AWPROT"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Protection type. This signal indicates the privilege
  -- and security level of the transaction, and whether
  -- the transaction is a data access or an instruction access."
preAdd 0
posAdd 0
o 19
suid 23,0
)
)
)
*155 (CptPort
uid 10147,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10148,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,79625,34000,80375"
)
tg (CPTG
uid 10149,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10150,0
va (VaSet
font "arial,8,0"
)
xt "35000,79500,41300,80500"
st "S_AXI_AWQOS"
blo "35000,80300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_AWQOS"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Quality of Service, QoS identifier sent for each
  -- write transaction."
preAdd 0
posAdd 0
o 20
suid 24,0
)
)
)
*156 (CptPort
uid 10151,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10152,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77000,69625,77750,70375"
)
tg (CPTG
uid 10153,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10154,0
va (VaSet
font "arial,8,0"
)
xt "68700,69500,76000,70500"
st "S_AXI_AWREADY"
ju 2
blo "76000,70300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "S_AXI_AWREADY"
t "std_logic"
prec "-- Write address ready. This signal indicates that
  -- the slave is ready to accept an address and associated
  -- control signals."
preAdd 0
posAdd 0
o 24
suid 25,0
)
)
)
*157 (CptPort
uid 10155,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10156,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,80625,34000,81375"
)
tg (CPTG
uid 10157,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10158,0
va (VaSet
font "arial,8,0"
)
xt "35000,80500,42700,81500"
st "S_AXI_AWREGION"
blo "35000,81300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_AWREGION"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Region identifier. Permits a single physical interface
  -- on a slave to be used for multiple logical interfaces."
preAdd 0
posAdd 0
o 21
suid 26,0
)
)
)
*158 (CptPort
uid 10159,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10160,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,74625,34000,75375"
)
tg (CPTG
uid 10161,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10162,0
va (VaSet
font "arial,8,0"
)
xt "35000,74500,41300,75500"
st "S_AXI_AWSIZE"
blo "35000,75300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_AWSIZE"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Burst size. This signal indicates the size of each transfer in the burst"
preAdd 0
posAdd 0
o 15
suid 27,0
)
)
)
*159 (CptPort
uid 10163,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10164,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,81625,34000,82375"
)
tg (CPTG
uid 10165,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10166,0
va (VaSet
font "arial,8,0"
)
xt "35000,81500,41800,82500"
st "S_AXI_AWUSER"
blo "35000,82300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_AWUSER"
t "std_logic_vector"
b "(C_S_AXI_AWUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the write address channel."
preAdd 0
posAdd 0
o 22
suid 28,0
)
)
)
*160 (CptPort
uid 10167,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10168,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,82625,34000,83375"
)
tg (CPTG
uid 10169,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10170,0
va (VaSet
font "arial,8,0"
)
xt "35000,82500,41800,83500"
st "S_AXI_AWVALID"
blo "35000,83300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_AWVALID"
t "std_logic"
prec "-- Write address valid. This signal indicates that
  -- the channel is signaling valid write address and
  -- control information."
preAdd 0
posAdd 0
o 23
suid 29,0
)
)
)
*161 (CptPort
uid 10171,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10172,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77000,71625,77750,72375"
)
tg (CPTG
uid 10173,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10174,0
va (VaSet
font "arial,8,0"
)
xt "71800,71500,76000,72500"
st "S_AXI_BID"
ju 2
blo "76000,72300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "S_AXI_BID"
t "std_logic_vector"
b "(C_S_AXI_ID_WIDTH-1 downto 0)"
prec "-- Response ID tag. This signal is the ID tag of the
  -- write response."
preAdd 0
posAdd 0
o 31
suid 30,0
)
)
)
*162 (CptPort
uid 10175,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10176,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,88625,34000,89375"
)
tg (CPTG
uid 10177,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10178,0
va (VaSet
font "arial,8,0"
)
xt "35000,88500,41500,89500"
st "S_AXI_BREADY"
blo "35000,89300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_BREADY"
t "std_logic"
prec "-- Response ready. This signal indicates that the master
  -- can accept a write response."
preAdd 0
posAdd 0
o 35
suid 31,0
)
)
)
*163 (CptPort
uid 10179,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10180,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77000,72625,77750,73375"
)
tg (CPTG
uid 10181,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10182,0
va (VaSet
font "arial,8,0"
)
xt "70100,72500,76000,73500"
st "S_AXI_BRESP"
ju 2
blo "76000,73300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "S_AXI_BRESP"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Write response. This signal indicates the status
  -- of the write transaction."
preAdd 0
posAdd 0
o 32
suid 32,0
)
)
)
*164 (CptPort
uid 10183,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10184,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77000,73625,77750,74375"
)
tg (CPTG
uid 10185,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10186,0
va (VaSet
font "arial,8,0"
)
xt "70000,73500,76000,74500"
st "S_AXI_BUSER"
ju 2
blo "76000,74300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "S_AXI_BUSER"
t "std_logic_vector"
b "(C_S_AXI_BUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the write response channel."
preAdd 0
posAdd 0
o 33
suid 33,0
)
)
)
*165 (CptPort
uid 10187,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10188,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77000,74625,77750,75375"
)
tg (CPTG
uid 10189,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10190,0
va (VaSet
font "arial,8,0"
)
xt "70000,74500,76000,75500"
st "S_AXI_BVALID"
ju 2
blo "76000,75300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "S_AXI_BVALID"
t "std_logic"
prec "-- Write response valid. This signal indicates that the
  -- channel is signaling a valid write response."
preAdd 0
posAdd 0
o 34
suid 34,0
)
)
)
*166 (CptPort
uid 10191,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10192,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77000,77625,77750,78375"
)
tg (CPTG
uid 10193,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10194,0
va (VaSet
font "arial,8,0"
)
xt "70000,77500,76000,78500"
st "S_AXI_RDATA"
ju 2
blo "76000,78300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "S_AXI_RDATA"
t "std_logic_vector"
b "(C_S_AXI_DATA_WIDTH-1 downto 0)"
prec "-- Read Data"
preAdd 0
posAdd 0
o 50
suid 35,0
)
)
)
*167 (CptPort
uid 10195,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10196,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77000,76625,77750,77375"
)
tg (CPTG
uid 10197,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10198,0
va (VaSet
font "arial,8,0"
)
xt "71700,76500,76000,77500"
st "S_AXI_RID"
ju 2
blo "76000,77300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "S_AXI_RID"
t "std_logic_vector"
b "(C_S_AXI_ID_WIDTH-1 downto 0)"
prec "-- Read ID tag. This signal is the identification tag
  -- for the read data group of signals generated by the slave."
preAdd 0
posAdd 0
o 49
suid 36,0
)
)
)
*168 (CptPort
uid 10199,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10200,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77000,79625,77750,80375"
)
tg (CPTG
uid 10201,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10202,0
va (VaSet
font "arial,8,0"
)
xt "70200,79500,76000,80500"
st "S_AXI_RLAST"
ju 2
blo "76000,80300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "S_AXI_RLAST"
t "std_logic"
prec "-- Read last. This signal indicates the last transfer
  -- in a read burst."
preAdd 0
posAdd 0
o 52
suid 37,0
)
)
)
*169 (CptPort
uid 10203,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10204,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,101625,34000,102375"
)
tg (CPTG
uid 10205,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10206,0
va (VaSet
font "arial,8,0"
)
xt "35000,101500,41600,102500"
st "S_AXI_RREADY"
blo "35000,102300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_RREADY"
t "std_logic"
prec "-- Read ready. This signal indicates that the master can
  -- accept the read data and response information."
preAdd 0
o 55
suid 38,0
)
)
)
*170 (CptPort
uid 10207,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10208,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77000,78625,77750,79375"
)
tg (CPTG
uid 10209,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10210,0
va (VaSet
font "arial,8,0"
)
xt "70000,78500,76000,79500"
st "S_AXI_RRESP"
ju 2
blo "76000,79300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "S_AXI_RRESP"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Read response. This signal indicates the status of
  -- the read transfer."
preAdd 0
posAdd 0
o 51
suid 39,0
)
)
)
*171 (CptPort
uid 10211,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10212,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77000,80625,77750,81375"
)
tg (CPTG
uid 10213,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10214,0
va (VaSet
font "arial,8,0"
)
xt "69900,80500,76000,81500"
st "S_AXI_RUSER"
ju 2
blo "76000,81300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "S_AXI_RUSER"
t "std_logic_vector"
b "(C_S_AXI_RUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the read address channel."
preAdd 0
posAdd 0
o 53
suid 40,0
)
)
)
*172 (CptPort
uid 10215,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10216,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77000,81625,77750,82375"
)
tg (CPTG
uid 10217,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10218,0
va (VaSet
font "arial,8,0"
)
xt "69900,81500,76000,82500"
st "S_AXI_RVALID"
ju 2
blo "76000,82300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "S_AXI_RVALID"
t "std_logic"
prec "-- Read valid. This signal indicates that the channel
  -- is signaling the required read data."
preAdd 0
posAdd 0
o 54
suid 41,0
)
)
)
*173 (CptPort
uid 10219,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10220,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,83625,34000,84375"
)
tg (CPTG
uid 10221,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10222,0
va (VaSet
font "arial,8,0"
)
xt "35000,83500,41200,84500"
st "S_AXI_WDATA"
blo "35000,84300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_WDATA"
t "std_logic_vector"
b "(C_S_AXI_DATA_WIDTH-1 downto 0)"
prec "-- Write Data"
preAdd 0
posAdd 0
o 25
suid 42,0
)
)
)
*174 (CptPort
uid 10223,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10224,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,85625,34000,86375"
)
tg (CPTG
uid 10225,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10226,0
va (VaSet
font "arial,8,0"
)
xt "35000,85500,41000,86500"
st "S_AXI_WLAST"
blo "35000,86300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_WLAST"
t "std_logic"
prec "-- Write last. This signal indicates the last transfer
  -- in a write burst."
preAdd 0
posAdd 0
o 27
suid 43,0
)
)
)
*175 (CptPort
uid 10227,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10228,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77000,70625,77750,71375"
)
tg (CPTG
uid 10229,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10230,0
va (VaSet
font "arial,8,0"
)
xt "69200,70500,76000,71500"
st "S_AXI_WREADY"
ju 2
blo "76000,71300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "S_AXI_WREADY"
t "std_logic"
prec "-- Write ready. This signal indicates that the slave
  -- can accept the write data."
preAdd 0
posAdd 0
o 30
suid 44,0
)
)
)
*176 (CptPort
uid 10231,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10232,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,84625,34000,85375"
)
tg (CPTG
uid 10233,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10234,0
va (VaSet
font "arial,8,0"
)
xt "35000,84500,41200,85500"
st "S_AXI_WSTRB"
blo "35000,85300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_WSTRB"
t "std_logic_vector"
b "((C_S_AXI_DATA_WIDTH/8)-1 downto 0)"
prec "-- Write strobes. This signal indicates which byte
  -- lanes hold valid data. There is one write strobe
  -- bit for each eight bits of the write data bus."
preAdd 0
posAdd 0
o 26
suid 45,0
)
)
)
*177 (CptPort
uid 10235,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10236,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,86625,34000,87375"
)
tg (CPTG
uid 10237,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10238,0
va (VaSet
font "arial,8,0"
)
xt "35000,86500,41300,87500"
st "S_AXI_WUSER"
blo "35000,87300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_WUSER"
t "std_logic_vector"
b "(C_S_AXI_WUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the write data channel."
preAdd 0
posAdd 0
o 28
suid 46,0
)
)
)
*178 (CptPort
uid 10239,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10240,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,87625,34000,88375"
)
tg (CPTG
uid 10241,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10242,0
va (VaSet
font "arial,8,0"
)
xt "35000,87500,41300,88500"
st "S_AXI_WVALID"
blo "35000,88300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_WVALID"
t "std_logic"
prec "-- Write valid. This signal indicates that valid write
  -- data and strobes are available."
preAdd 0
posAdd 0
o 29
suid 47,0
)
)
)
*179 (CptPort
uid 10243,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10244,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77000,103625,77750,104375"
)
tg (CPTG
uid 10245,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10246,0
va (VaSet
font "arial,8,0"
)
xt "73800,103500,76000,104500"
st "clk_o"
ju 2
blo "76000,104300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "clk_o"
t "std_logic"
prec "-- Users to add ports here"
preAdd 0
o 1
suid 52,0
)
)
)
*180 (CptPort
uid 10247,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10248,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77000,102625,77750,103375"
)
tg (CPTG
uid 10249,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10250,0
va (VaSet
font "arial,8,0"
)
xt "73100,102500,76000,103500"
st "reset_o"
ju 2
blo "76000,103300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "reset_o"
t "std_logic"
posAdd 0
o 2
suid 53,0
)
)
)
*181 (CptPort
uid 10251,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10252,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77000,91625,77750,92375"
)
tg (CPTG
uid 10253,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10254,0
va (VaSet
font "arial,8,0"
)
xt "71100,91500,76000,92500"
st "sbus_i_addr"
ju 2
blo "76000,92300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sbus_i_addr"
t "std_logic_vector"
b "(C_SLV_ADDR_WIDTH-1 downto 0)"
o 7
suid 57,0
)
)
)
*182 (CptPort
uid 10255,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10256,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77000,97625,77750,98375"
)
tg (CPTG
uid 10257,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10258,0
va (VaSet
font "arial,8,0"
)
xt "72300,97500,76000,98500"
st "sbus_i_rd"
ju 2
blo "76000,98300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sbus_i_rd"
t "std_logic"
o 5
suid 58,0
)
)
)
*183 (CptPort
uid 10259,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10260,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77000,92625,77750,93375"
)
tg (CPTG
uid 10261,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10262,0
va (VaSet
font "arial,8,0"
)
xt "70600,92500,76000,93500"
st "sbus_i_wdata"
ju 2
blo "76000,93300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sbus_i_wdata"
t "std_logic_vector"
b "(C_SLV_DATA_WIDTH-1 downto 0)"
o 8
suid 59,0
)
)
)
*184 (CptPort
uid 10263,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10264,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77000,96625,77750,97375"
)
tg (CPTG
uid 10265,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10266,0
va (VaSet
font "arial,8,0"
)
xt "72000,96500,76000,97500"
st "sbus_i_we"
ju 2
blo "76000,97300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sbus_i_we"
t "std_logic"
preAdd 0
o 3
suid 60,0
)
)
)
*185 (CptPort
uid 10267,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10268,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77000,98625,77750,99375"
)
tg (CPTG
uid 10269,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10270,0
va (VaSet
font "arial,8,0"
)
xt "71200,98500,76000,99500"
st "sbus_o_ack"
ju 2
blo "76000,99300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "sbus_o_ack"
t "std_logic"
o 6
suid 61,0
)
)
)
*186 (CptPort
uid 10271,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10272,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77000,93625,77750,94375"
)
tg (CPTG
uid 10273,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10274,0
va (VaSet
font "arial,8,0"
)
xt "70700,93500,76000,94500"
st "sbus_o_rdata"
ju 2
blo "76000,94300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "sbus_o_rdata"
t "std_logic_vector"
b "(C_SLV_DATA_WIDTH-1 downto 0)"
o 9
suid 62,0
)
)
)
*187 (CptPort
uid 18898,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18899,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77000,95625,77750,96375"
)
tg (CPTG
uid 18900,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18901,0
va (VaSet
)
xt "72200,95500,76000,96500"
st "sbus_i_be"
ju 2
blo "76000,96300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sbus_i_be"
t "std_logic_vector"
b "(C_SLV_DATA_WIDTH/8-1 downto 0)"
o 4
suid 63,0
)
)
)
]
shape (Rectangle
uid 10276,0
va (VaSet
vasetType 1
fg "52224,65280,52224"
lineColor "0,32896,0"
lineWidth 2
)
xt "34000,69000,77000,106000"
)
oxt "29000,-5000,72000,31000"
ttg (MlTextGroup
uid 10277,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*188 (Text
uid 10278,0
va (VaSet
font "arial,8,1"
)
xt "59950,86000,66750,87000"
st "axi_sbus_bridge"
blo "59950,86800"
tm "BdLibraryNameMgr"
)
*189 (Text
uid 10279,0
va (VaSet
font "arial,8,1"
)
xt "59950,87000,63250,88000"
st "S00_AXI"
blo "59950,87800"
tm "CptNameMgr"
)
*190 (Text
uid 10280,0
va (VaSet
font "arial,8,1"
)
xt "59950,88000,63850,89000"
st "i_S00_AXI"
blo "59950,88800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 10281,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 10282,0
text (MLText
uid 10283,0
va (VaSet
font "Courier New,8,0"
)
xt "34000,50600,74000,69000"
st "-- Users to add parameters here
pipeline_g           = false                     ( boolean )  
C_SLV_ADDR_WIDTH     = C_SLV_ADDR_WIDTH          ( integer )  
C_SLV_DATA_WIDTH     = C_SLV_DATA_WIDTH          ( integer )  
-- User parameters ends
-- Do not modify the parameters beyond this line

-- Width of ID for for write address, write data, read address and read data
C_S_AXI_ID_WIDTH     = C_S00_AXI_ID_WIDTH        ( integer )  
-- Width of S_AXI data bus
C_S_AXI_DATA_WIDTH   = C_S00_AXI_DATA_WIDTH      ( integer )  
-- Width of S_AXI address bus
C_S_AXI_ADDR_WIDTH   = C_S00_AXI_ADDR_WIDTH      ( integer )  
-- Width of optional user defined signal in write address channel
C_S_AXI_AWUSER_WIDTH = C_S00_AXI_AWUSER_WIDTH    ( integer )  
-- Width of optional user defined signal in read address channel
C_S_AXI_ARUSER_WIDTH = C_S00_AXI_ARUSER_WIDTH    ( integer )  
-- Width of optional user defined signal in write data channel
C_S_AXI_WUSER_WIDTH  = C_S00_AXI_WUSER_WIDTH     ( integer )  
-- Width of optional user defined signal in read data channel
C_S_AXI_RUSER_WIDTH  = C_S00_AXI_RUSER_WIDTH     ( integer )  
-- Width of optional user defined signal in write response channel
C_S_AXI_BUSER_WIDTH  = C_S00_AXI_BUSER_WIDTH     ( integer )  "
)
header ""
)
elements [
(GiElement
name "pipeline_g"
type "boolean"
value "false"
pr "-- Users to add parameters here"
apr 0
)
(GiElement
name "C_SLV_ADDR_WIDTH"
type "integer"
value "C_SLV_ADDR_WIDTH"
)
(GiElement
name "C_SLV_DATA_WIDTH"
type "integer"
value "C_SLV_DATA_WIDTH"
)
(GiElement
name "C_S_AXI_ID_WIDTH"
type "integer"
value "C_S00_AXI_ID_WIDTH"
pr "-- User parameters ends
-- Do not modify the parameters beyond this line

-- Width of ID for for write address, write data, read address and read data"
apr 0
)
(GiElement
name "C_S_AXI_DATA_WIDTH"
type "integer"
value "C_S00_AXI_DATA_WIDTH"
pr "-- Width of S_AXI data bus"
apr 0
)
(GiElement
name "C_S_AXI_ADDR_WIDTH"
type "integer"
value "C_S00_AXI_ADDR_WIDTH"
pr "-- Width of S_AXI address bus"
apr 0
)
(GiElement
name "C_S_AXI_AWUSER_WIDTH"
type "integer"
value "C_S00_AXI_AWUSER_WIDTH"
pr "-- Width of optional user defined signal in write address channel"
apr 0
)
(GiElement
name "C_S_AXI_ARUSER_WIDTH"
type "integer"
value "C_S00_AXI_ARUSER_WIDTH"
pr "-- Width of optional user defined signal in read address channel"
apr 0
)
(GiElement
name "C_S_AXI_WUSER_WIDTH"
type "integer"
value "C_S00_AXI_WUSER_WIDTH"
pr "-- Width of optional user defined signal in write data channel"
apr 0
)
(GiElement
name "C_S_AXI_RUSER_WIDTH"
type "integer"
value "C_S00_AXI_RUSER_WIDTH"
pr "-- Width of optional user defined signal in read data channel"
apr 0
)
(GiElement
name "C_S_AXI_BUSER_WIDTH"
type "integer"
value "C_S00_AXI_BUSER_WIDTH"
pr "-- Width of optional user defined signal in write response channel"
apr 0
)
]
)
viewicon (ZoomableIcon
uid 10284,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "34250,104250,35750,105750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*191 (Net
uid 12011,0
lang 11
decl (Decl
n "sbus_o_2"
t "sbus_o_t"
o 106
suid 520,0
)
declText (MLText
uid 12012,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "5000,-1000,23500,-200"
st "signal sbus_o_2         : sbus_o_t"
)
)
*192 (PortIoOut
uid 13635,0
shape (CompositeShape
uid 13636,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 13637,0
sl 0
ro 270
xt "136500,97625,138000,98375"
)
(Line
uid 13638,0
sl 0
ro 270
xt "136000,98000,136500,98000"
pts [
"136000,98000"
"136500,98000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13639,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13640,0
va (VaSet
font "arial,8,0"
)
xt "139000,97500,145800,98500"
st "bus1_sbus_wdata"
blo "139000,98300"
tm "WireNameMgr"
)
)
)
*193 (PortIoOut
uid 13641,0
shape (CompositeShape
uid 13642,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 13643,0
sl 0
ro 270
xt "136500,96625,138000,97375"
)
(Line
uid 13644,0
sl 0
ro 270
xt "136000,97000,136500,97000"
pts [
"136000,97000"
"136500,97000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13645,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13646,0
va (VaSet
font "arial,8,0"
)
xt "139000,96500,145300,97500"
st "bus1_sbus_addr"
blo "139000,97300"
tm "WireNameMgr"
)
)
)
*194 (PortIoOut
uid 13647,0
shape (CompositeShape
uid 13648,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 13649,0
sl 0
ro 270
xt "136500,99625,138000,100375"
)
(Line
uid 13650,0
sl 0
ro 270
xt "136000,100000,136500,100000"
pts [
"136000,100000"
"136500,100000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13651,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13652,0
va (VaSet
font "arial,8,0"
)
xt "139000,99500,144500,100500"
st "bus1_sbus_rd"
blo "139000,100300"
tm "WireNameMgr"
)
)
)
*195 (PortIoOut
uid 13653,0
shape (CompositeShape
uid 13654,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 13655,0
sl 0
ro 270
xt "136500,98625,138000,99375"
)
(Line
uid 13656,0
sl 0
ro 270
xt "136000,99000,136500,99000"
pts [
"136000,99000"
"136500,99000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13657,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13658,0
va (VaSet
font "arial,8,0"
)
xt "139000,98500,144800,99500"
st "bus1_sbus_we"
blo "139000,99300"
tm "WireNameMgr"
)
)
)
*196 (PortIoIn
uid 13659,0
shape (CompositeShape
uid 13660,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 13661,0
sl 0
ro 90
xt "136500,100625,138000,101375"
)
(Line
uid 13662,0
sl 0
ro 90
xt "136000,101000,136500,101000"
pts [
"136500,101000"
"136000,101000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13663,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13664,0
va (VaSet
font "arial,8,0"
)
xt "139000,100500,145500,101500"
st "bus1_sbus_rdata"
blo "139000,101300"
tm "WireNameMgr"
)
)
)
*197 (PortIoIn
uid 13665,0
shape (CompositeShape
uid 13666,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 13667,0
sl 0
ro 90
xt "136500,101625,138000,102375"
)
(Line
uid 13668,0
sl 0
ro 90
xt "136000,102000,136500,102000"
pts [
"136500,102000"
"136000,102000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13669,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13670,0
va (VaSet
font "arial,8,0"
)
xt "139000,101500,145000,102500"
st "bus1_sbus_ack"
blo "139000,102300"
tm "WireNameMgr"
)
)
)
*198 (PortIoOut
uid 13759,0
shape (CompositeShape
uid 13760,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 13761,0
sl 0
ro 270
xt "136500,103625,138000,104375"
)
(Line
uid 13762,0
sl 0
ro 270
xt "136000,104000,136500,104000"
pts [
"136000,104000"
"136500,104000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13763,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13764,0
va (VaSet
font "arial,8,0"
)
xt "139000,103500,145300,104500"
st "bus2_sbus_addr"
blo "139000,104300"
tm "WireNameMgr"
)
)
)
*199 (PortIoOut
uid 13765,0
shape (CompositeShape
uid 13766,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 13767,0
sl 0
ro 270
xt "136500,104625,138000,105375"
)
(Line
uid 13768,0
sl 0
ro 270
xt "136000,105000,136500,105000"
pts [
"136000,105000"
"136500,105000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13769,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13770,0
va (VaSet
font "arial,8,0"
)
xt "139000,104500,145800,105500"
st "bus2_sbus_wdata"
blo "139000,105300"
tm "WireNameMgr"
)
)
)
*200 (PortIoOut
uid 13771,0
shape (CompositeShape
uid 13772,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 13773,0
sl 0
ro 270
xt "136500,105625,138000,106375"
)
(Line
uid 13774,0
sl 0
ro 270
xt "136000,106000,136500,106000"
pts [
"136000,106000"
"136500,106000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13775,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13776,0
va (VaSet
font "arial,8,0"
)
xt "139000,105500,144800,106500"
st "bus2_sbus_we"
blo "139000,106300"
tm "WireNameMgr"
)
)
)
*201 (PortIoOut
uid 13777,0
shape (CompositeShape
uid 13778,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 13779,0
sl 0
ro 270
xt "136500,106625,138000,107375"
)
(Line
uid 13780,0
sl 0
ro 270
xt "136000,107000,136500,107000"
pts [
"136000,107000"
"136500,107000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13781,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13782,0
va (VaSet
font "arial,8,0"
)
xt "139000,106500,144500,107500"
st "bus2_sbus_rd"
blo "139000,107300"
tm "WireNameMgr"
)
)
)
*202 (PortIoIn
uid 13783,0
shape (CompositeShape
uid 13784,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 13785,0
sl 0
ro 90
xt "136500,107625,138000,108375"
)
(Line
uid 13786,0
sl 0
ro 90
xt "136000,108000,136500,108000"
pts [
"136500,108000"
"136000,108000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13787,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13788,0
va (VaSet
font "arial,8,0"
)
xt "139000,107500,145500,108500"
st "bus2_sbus_rdata"
blo "139000,108300"
tm "WireNameMgr"
)
)
)
*203 (PortIoIn
uid 13789,0
shape (CompositeShape
uid 13790,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 13791,0
sl 0
ro 90
xt "136500,108625,138000,109375"
)
(Line
uid 13792,0
sl 0
ro 90
xt "136000,109000,136500,109000"
pts [
"136500,109000"
"136000,109000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13793,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13794,0
va (VaSet
font "arial,8,0"
)
xt "139000,108500,145000,109500"
st "bus2_sbus_ack"
blo "139000,109300"
tm "WireNameMgr"
)
)
)
*204 (PortIoOut
uid 13843,0
shape (CompositeShape
uid 13844,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 13845,0
sl 0
ro 270
xt "136500,112625,138000,113375"
)
(Line
uid 13846,0
sl 0
ro 270
xt "136000,113000,136500,113000"
pts [
"136000,113000"
"136500,113000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13847,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13848,0
va (VaSet
font "arial,8,0"
)
xt "139000,112500,145300,113500"
st "bus3_sbus_addr"
blo "139000,113300"
tm "WireNameMgr"
)
)
)
*205 (PortIoOut
uid 13849,0
shape (CompositeShape
uid 13850,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 13851,0
sl 0
ro 270
xt "136500,113625,138000,114375"
)
(Line
uid 13852,0
sl 0
ro 270
xt "136000,114000,136500,114000"
pts [
"136000,114000"
"136500,114000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13853,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13854,0
va (VaSet
font "arial,8,0"
)
xt "139000,113500,145800,114500"
st "bus3_sbus_wdata"
blo "139000,114300"
tm "WireNameMgr"
)
)
)
*206 (PortIoOut
uid 13855,0
shape (CompositeShape
uid 13856,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 13857,0
sl 0
ro 270
xt "136500,115625,138000,116375"
)
(Line
uid 13858,0
sl 0
ro 270
xt "136000,116000,136500,116000"
pts [
"136000,116000"
"136500,116000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13859,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13860,0
va (VaSet
font "arial,8,0"
)
xt "139000,115500,144800,116500"
st "bus3_sbus_we"
blo "139000,116300"
tm "WireNameMgr"
)
)
)
*207 (PortIoOut
uid 13861,0
shape (CompositeShape
uid 13862,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 13863,0
sl 0
ro 270
xt "136500,116625,138000,117375"
)
(Line
uid 13864,0
sl 0
ro 270
xt "136000,117000,136500,117000"
pts [
"136000,117000"
"136500,117000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13865,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13866,0
va (VaSet
font "arial,8,0"
)
xt "139000,116500,144500,117500"
st "bus3_sbus_rd"
blo "139000,117300"
tm "WireNameMgr"
)
)
)
*208 (PortIoIn
uid 13867,0
shape (CompositeShape
uid 13868,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 13869,0
sl 0
ro 90
xt "136500,117625,138000,118375"
)
(Line
uid 13870,0
sl 0
ro 90
xt "136000,118000,136500,118000"
pts [
"136500,118000"
"136000,118000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13871,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13872,0
va (VaSet
font "arial,8,0"
)
xt "139000,117500,145500,118500"
st "bus3_sbus_rdata"
blo "139000,118300"
tm "WireNameMgr"
)
)
)
*209 (PortIoIn
uid 13873,0
shape (CompositeShape
uid 13874,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 13875,0
sl 0
ro 90
xt "136500,118625,138000,119375"
)
(Line
uid 13876,0
sl 0
ro 90
xt "136000,119000,136500,119000"
pts [
"136500,119000"
"136000,119000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13877,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13878,0
va (VaSet
font "arial,8,0"
)
xt "139000,118500,145000,119500"
st "bus3_sbus_ack"
blo "139000,119300"
tm "WireNameMgr"
)
)
)
*210 (Net
uid 13975,0
lang 11
decl (Decl
n "sbus_o_3"
t "sbus_o_t"
o 107
suid 597,0
)
declText (MLText
uid 13976,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "5000,-1000,23500,-200"
st "signal sbus_o_3         : sbus_o_t"
)
)
*211 (Net
uid 13983,0
lang 11
decl (Decl
n "sbus_o_1"
t "sbus_o_t"
o 105
suid 598,0
)
declText (MLText
uid 13984,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "5000,-1000,23500,-200"
st "signal sbus_o_1         : sbus_o_t"
)
)
*212 (Net
uid 14013,0
decl (Decl
n "bus0_sbus_addr"
t "std_logic_vector"
b "(15 downto 0)"
o 42
suid 605,0
)
declText (MLText
uid 14014,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "5000,-1000,31000,-200"
st "bus0_sbus_addr   : std_logic_vector(15 downto 0)"
)
)
*213 (Net
uid 14015,0
decl (Decl
n "bus0_sbus_wdata"
t "std_logic_vector"
b "(31 downto 0)"
o 44
suid 606,0
)
declText (MLText
uid 14016,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "5000,-1000,31000,-200"
st "bus0_sbus_wdata  : std_logic_vector(31 downto 0)"
)
)
*214 (Net
uid 14017,0
decl (Decl
n "bus0_sbus_we"
t "std_logic"
o 45
suid 607,0
)
declText (MLText
uid 14018,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "5000,-1000,20500,-200"
st "bus0_sbus_we     : std_logic"
)
)
*215 (Net
uid 14019,0
decl (Decl
n "bus0_sbus_rd"
t "std_logic"
o 43
suid 608,0
)
declText (MLText
uid 14020,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "5000,-1000,20500,-200"
st "bus0_sbus_rd     : std_logic"
)
)
*216 (Net
uid 14021,0
decl (Decl
n "bus0_sbus_rdata"
t "std_logic_vector"
b "(31 downto 0)"
o 2
suid 609,0
)
declText (MLText
uid 14022,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "5000,-1000,31000,-200"
st "bus0_sbus_rdata  : std_logic_vector(31 downto 0)"
)
)
*217 (Net
uid 14023,0
decl (Decl
n "bus0_sbus_ack"
t "std_logic"
o 1
suid 610,0
)
declText (MLText
uid 14024,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "5000,-1000,20500,-200"
st "bus0_sbus_ack    : std_logic"
)
)
*218 (Net
uid 14037,0
decl (Decl
n "bus1_sbus_addr"
t "std_logic_vector"
b "(15 downto 0)"
o 46
suid 611,0
)
declText (MLText
uid 14038,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "5000,-1000,31000,-200"
st "bus1_sbus_addr   : std_logic_vector(15 downto 0)"
)
)
*219 (Net
uid 14039,0
decl (Decl
n "bus1_sbus_wdata"
t "std_logic_vector"
b "(31 downto 0)"
o 48
suid 612,0
)
declText (MLText
uid 14040,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "5000,-1000,31000,-200"
st "bus1_sbus_wdata  : std_logic_vector(31 downto 0)"
)
)
*220 (Net
uid 14041,0
decl (Decl
n "bus1_sbus_we"
t "std_logic"
o 49
suid 613,0
)
declText (MLText
uid 14042,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "5000,-1000,20500,-200"
st "bus1_sbus_we     : std_logic"
)
)
*221 (Net
uid 14043,0
decl (Decl
n "bus1_sbus_rd"
t "std_logic"
o 47
suid 614,0
)
declText (MLText
uid 14044,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "5000,-1000,20500,-200"
st "bus1_sbus_rd     : std_logic"
)
)
*222 (Net
uid 14045,0
decl (Decl
n "bus1_sbus_rdata"
t "std_logic_vector"
b "(31 downto 0)"
o 4
suid 615,0
)
declText (MLText
uid 14046,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "5000,-1000,31000,-200"
st "bus1_sbus_rdata  : std_logic_vector(31 downto 0)"
)
)
*223 (Net
uid 14047,0
decl (Decl
n "bus1_sbus_ack"
t "std_logic"
o 3
suid 616,0
)
declText (MLText
uid 14048,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "5000,-1000,20500,-200"
st "bus1_sbus_ack    : std_logic"
)
)
*224 (Net
uid 14049,0
decl (Decl
n "bus2_sbus_addr"
t "std_logic_vector"
b "(15 downto 0)"
o 50
suid 617,0
)
declText (MLText
uid 14050,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "5000,-1000,31000,-200"
st "bus2_sbus_addr   : std_logic_vector(15 downto 0)"
)
)
*225 (Net
uid 14051,0
decl (Decl
n "bus2_sbus_wdata"
t "std_logic_vector"
b "(31 downto 0)"
o 52
suid 618,0
)
declText (MLText
uid 14052,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "5000,-1000,31000,-200"
st "bus2_sbus_wdata  : std_logic_vector(31 downto 0)"
)
)
*226 (Net
uid 14053,0
decl (Decl
n "bus2_sbus_we"
t "std_logic"
o 53
suid 619,0
)
declText (MLText
uid 14054,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "5000,-1000,20500,-200"
st "bus2_sbus_we     : std_logic"
)
)
*227 (Net
uid 14055,0
decl (Decl
n "bus2_sbus_rd"
t "std_logic"
o 51
suid 620,0
)
declText (MLText
uid 14056,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "5000,-1000,20500,-200"
st "bus2_sbus_rd     : std_logic"
)
)
*228 (Net
uid 14057,0
decl (Decl
n "bus2_sbus_rdata"
t "std_logic_vector"
b "(31 downto 0)"
o 6
suid 621,0
)
declText (MLText
uid 14058,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "5000,-1000,31000,-200"
st "bus2_sbus_rdata  : std_logic_vector(31 downto 0)"
)
)
*229 (Net
uid 14059,0
decl (Decl
n "bus2_sbus_ack"
t "std_logic"
o 5
suid 622,0
)
declText (MLText
uid 14060,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "5000,-1000,20500,-200"
st "bus2_sbus_ack    : std_logic"
)
)
*230 (Net
uid 14061,0
decl (Decl
n "bus3_sbus_addr"
t "std_logic_vector"
b "(15 downto 0)"
o 54
suid 623,0
)
declText (MLText
uid 14062,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "5000,-1000,31000,-200"
st "bus3_sbus_addr   : std_logic_vector(15 downto 0)"
)
)
*231 (Net
uid 14063,0
decl (Decl
n "bus3_sbus_wdata"
t "std_logic_vector"
b "(31 downto 0)"
o 56
suid 624,0
)
declText (MLText
uid 14064,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "5000,-1000,31000,-200"
st "bus3_sbus_wdata  : std_logic_vector(31 downto 0)"
)
)
*232 (Net
uid 14065,0
decl (Decl
n "bus3_sbus_we"
t "std_logic"
o 57
suid 625,0
)
declText (MLText
uid 14066,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "5000,-1000,20500,-200"
st "bus3_sbus_we     : std_logic"
)
)
*233 (Net
uid 14067,0
decl (Decl
n "bus3_sbus_rd"
t "std_logic"
o 55
suid 626,0
)
declText (MLText
uid 14068,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "5000,-1000,20500,-200"
st "bus3_sbus_rd     : std_logic"
)
)
*234 (Net
uid 14069,0
decl (Decl
n "bus3_sbus_rdata"
t "std_logic_vector"
b "(31 downto 0)"
o 8
suid 627,0
)
declText (MLText
uid 14070,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "5000,-1000,31000,-200"
st "bus3_sbus_rdata  : std_logic_vector(31 downto 0)"
)
)
*235 (Net
uid 14071,0
decl (Decl
n "bus3_sbus_ack"
t "std_logic"
o 7
suid 628,0
)
declText (MLText
uid 14072,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "5000,-1000,20500,-200"
st "bus3_sbus_ack    : std_logic"
)
)
*236 (Net
uid 14113,0
lang 2
decl (Decl
n "sbus_o_4"
t "sbus_o_t"
o 108
suid 629,0
)
declText (MLText
uid 14114,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "5000,-1000,23500,-200"
st "signal sbus_o_4         : sbus_o_t"
)
)
*237 (HdlText
uid 14145,0
optionalChildren [
*238 (EmbeddedText
uid 14151,0
commentText (CommentText
uid 14152,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 14153,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "150000,83000,177000,93000"
)
oxt "0,0,18000,5000"
text (MLText
uid 14154,0
va (VaSet
font "arial,8,0"
)
xt "150200,83200,173200,92200"
st "
----concat readable registers-----
--REGISTER 0
reg00_in <= conv_std_logic_vector(hw_serial_number_g,16) & conv_std_logic_vector(hw_version_g,16);
--REGISTER 1
reg01_in <= timestamp;
--REGISTER 2
reg02_in <= reg02(31 downto 2)  & irq_flag  & reg02(0);


"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 10000
visibleWidth 27000
)
)
)
]
shape (Rectangle
uid 14146,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "156000,78000,164000,83000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 14147,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*239 (Text
uid 14148,0
va (VaSet
font "arial,8,1"
)
xt "157150,79000,163050,80000"
st "readable_regs"
blo "157150,79800"
tm "HdlTextNameMgr"
)
*240 (Text
uid 14149,0
va (VaSet
font "arial,8,1"
)
xt "157150,80000,157950,81000"
st "7"
blo "157150,80800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 14150,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "156250,81250,157750,82750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*241 (HdlText
uid 14194,0
optionalChildren [
*242 (EmbeddedText
uid 14200,0
commentText (CommentText
uid 14201,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 14202,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "182000,84000,203000,105000"
)
oxt "78000,26000,98000,46000"
text (MLText
uid 14203,0
va (VaSet
font "arial,8,0"
)
xt "182200,84200,202000,104200"
st "
--slice registers from vector---------------
reg00 <= reg_dout( 0*32+31 downto 0*32);
reg01 <= reg_dout( 1*32+31 downto 1*32);
reg02 <= reg_dout( 2*32+31 downto 2*32);
reg03 <= reg_dout( 3*32+31 downto 3*32);

---readback register values----
process(clk)
begin
   if rising_edge(clk) then
         -- default assignment----------
         reg_din <= reg_dout; 
        --readback registers-----
          --readback only reg00 and reg01 in this example
         reg_din(0*32+31 downto 0*32) <= reg00_in;
         reg_din(1*32+31 downto 1*32) <= reg01_in;
         reg_din(2*32+31 downto 2*32) <= reg02_in;
   end if;
end process;
                                 

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 21000
visibleWidth 21000
)
)
)
]
shape (Rectangle
uid 14195,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "183000,65000,191000,84000"
)
oxt "78000,16000,86000,26000"
ttg (MlTextGroup
uid 14196,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*243 (Text
uid 14197,0
va (VaSet
font "arial,8,1"
)
xt "184150,67000,188550,68000"
st "reg_slice1"
blo "184150,67800"
tm "HdlTextNameMgr"
)
*244 (Text
uid 14198,0
va (VaSet
font "arial,8,1"
)
xt "184150,68000,184950,69000"
st "3"
blo "184150,68800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 14199,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "183250,82250,184750,83750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*245 (HdlText
uid 14204,0
optionalChildren [
*246 (EmbeddedText
uid 14210,0
commentText (CommentText
uid 14211,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 14212,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "200000,70000,222000,79000"
)
oxt "0,0,18000,5000"
text (MLText
uid 14213,0
va (VaSet
font "arial,8,0"
)
xt "200200,70200,222100,78200"
st "
-----writable register assignments-----
--REGISTER 0
--REGISTER 1
--REGISTER 2
--REGISTER 3
timer_cnt_enable <= '0' when reg03 = 0 else '1'; 
timer_modulus <= reg03; --conv_std_logic_vector(125,32);    

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 9000
visibleWidth 22000
)
)
)
]
shape (Rectangle
uid 14205,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "200000,65000,208000,70000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 14206,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*247 (Text
uid 14207,0
va (VaSet
font "arial,8,1"
)
xt "203150,66000,205550,67000"
st "regs1"
blo "203150,66800"
tm "HdlTextNameMgr"
)
*248 (Text
uid 14208,0
va (VaSet
font "arial,8,1"
)
xt "203150,67000,203950,68000"
st "6"
blo "203150,67800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 14209,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "200250,68250,201750,69750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*249 (HdlText
uid 14280,0
optionalChildren [
*250 (EmbeddedText
uid 14286,0
commentText (CommentText
uid 14287,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 14288,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "80000,121000,89000,125000"
)
oxt "0,0,18000,5000"
text (MLText
uid 14289,0
va (VaSet
font "arial,8,0"
)
xt "80200,121200,89200,125200"
st "
-- constant logic values
hi <= '1';
lo <= '0';                                     
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4000
visibleWidth 9000
)
)
)
]
shape (Rectangle
uid 14281,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "80000,116000,89000,121000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 14282,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*251 (Text
uid 14283,0
va (VaSet
font "arial,8,1"
)
xt "81150,117000,88450,118000"
st "constant_values1"
blo "81150,117800"
tm "HdlTextNameMgr"
)
*252 (Text
uid 14284,0
va (VaSet
font "arial,8,1"
)
xt "81150,118000,81950,119000"
st "8"
blo "81150,118800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 14285,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "80250,119250,81750,120750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*253 (HdlText
uid 14352,0
optionalChildren [
*254 (EmbeddedText
uid 14358,0
commentText (CommentText
uid 14359,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 14360,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "147000,143000,171000,155000"
)
oxt "0,0,18000,5000"
text (MLText
uid 14361,0
va (VaSet
font "arial,8,0"
)
xt "147200,143200,170400,154200"
st "
process(clk)
variable q: std_logic_vector(C_SYNC_WIDTH-2 downto 0);
begin
   if rising_edge(clk) then
      sync(C_SYNC_WIDTH-1 downto 1) <= timer_out and not q;
      q := timer_out;
      sync(0) <= cnt_tc;
   end if;
end process;   

sync_o <= sync;                    
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 12000
visibleWidth 24000
)
)
)
]
shape (Rectangle
uid 14353,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "157000,138000,161000,143000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 14354,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*255 (Text
uid 14355,0
va (VaSet
font "arial,8,1"
)
xt "159150,139000,160850,140000"
st "eb3"
blo "159150,139800"
tm "HdlTextNameMgr"
)
*256 (Text
uid 14356,0
va (VaSet
font "arial,8,1"
)
xt "159150,140000,159950,141000"
st "4"
blo "159150,140800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 14357,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "157250,141250,158750,142750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*257 (PortIoOut
uid 14362,0
shape (CompositeShape
uid 14363,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 14364,0
sl 0
ro 270
xt "165500,139625,167000,140375"
)
(Line
uid 14365,0
sl 0
ro 270
xt "165000,140000,165500,140000"
pts [
"165000,140000"
"165500,140000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 14366,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14367,0
va (VaSet
font "arial,8,0"
)
xt "168000,139500,170800,140500"
st "sync_o"
blo "168000,140300"
tm "WireNameMgr"
)
)
)
*258 (CommentText
uid 14368,0
shape (Rectangle
uid 14369,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "206000,83000,222000,91000"
)
oxt "0,0,15000,5000"
text (MLText
uid 14370,0
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "206200,83200,218900,91200"
st "
REGISTER MAP
=======================
reg00  R    hardware_id
reg01  R    system uptime 
reg02  R/W      interrupt control
reg03  W TIMER  prescaler



"
tm "CommentText"
wrapOption 3
visibleHeight 8000
visibleWidth 16000
)
)
*259 (CommentText
uid 14371,0
shape (Rectangle
uid 14372,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "62000,131000,76000,133000"
)
oxt "0,0,15000,5000"
text (MLText
uid 14373,0
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "62200,131200,75300,132200"
st "
Millisecond Timestamp Generation
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 13600
)
)
*260 (CommentText
uid 14374,0
shape (Rectangle
uid 14375,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "52000,140000,60000,142000"
)
oxt "0,0,15000,5000"
text (MLText
uid 14376,0
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "52200,140200,59300,141200"
st "
Millisecond Strobe
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 8000
)
)
*261 (CommentGraphic
uid 14377,0
shape (CustomPolygon
pts [
"35000,129000"
"84000,129000"
"84000,144000"
"35000,144000"
"35000,129000"
]
uid 14378,0
layer 0
va (VaSet
vasetType 1
fg "63744,63744,63744"
)
xt "35000,129000,84000,144000"
)
oxt "71000,26000,127000,47000"
)
*262 (Net
uid 14809,0
decl (Decl
n "reg00"
t "std_logic_vector"
b "(31 downto 0)"
o 86
suid 630,0
)
declText (MLText
uid 14810,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "97000,39800,126500,40600"
st "signal reg00            : std_logic_vector(31 downto 0)"
)
)
*263 (Net
uid 14811,0
lang 2
decl (Decl
n "reg_din"
t "std_logic_vector"
b "( 4*32-1 downto 0 )"
eolc "parallel input for readback"
o 94
suid 631,0
)
declText (MLText
uid 14812,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "97000,47800,145000,48600"
st "signal reg_din          : std_logic_vector( 4*32-1 downto 0 ) -- parallel input for readback"
)
)
*264 (Net
uid 14813,0
lang 2
decl (Decl
n "reg_dout"
t "std_logic_vector"
b "( 4*32-1 downto 0 )"
eolc "parallel output of all registers"
o 95
suid 632,0
)
declText (MLText
uid 14814,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "97000,48600,147500,49400"
st "signal reg_dout         : std_logic_vector( 4*32-1 downto 0 ) -- parallel output of all registers"
)
)
*265 (Net
uid 14823,0
decl (Decl
n "reg01"
t "std_logic_vector"
b "(31 downto 0)"
o 88
suid 637,0
)
declText (MLText
uid 14824,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "97000,41400,126500,42200"
st "signal reg01            : std_logic_vector(31 downto 0)"
)
)
*266 (Net
uid 14825,0
decl (Decl
n "reg02"
t "std_logic_vector"
b "(31 downto 0)"
o 90
suid 638,0
)
declText (MLText
uid 14826,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "97000,43000,126500,43800"
st "signal reg02            : std_logic_vector(31 downto 0)"
)
)
*267 (Net
uid 14827,0
decl (Decl
n "reg03"
t "std_logic_vector"
b "(31 downto 0)"
o 92
suid 639,0
)
declText (MLText
uid 14828,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "97000,44600,126500,45400"
st "signal reg03            : std_logic_vector(31 downto 0)"
)
)
*268 (Net
uid 14831,0
decl (Decl
n "reg03_in"
t "std_logic_vector"
b "(31 downto 0)"
o 93
suid 641,0
)
declText (MLText
uid 14832,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "97000,45400,126500,46200"
st "signal reg03_in         : std_logic_vector(31 downto 0)"
)
)
*269 (Net
uid 14833,0
decl (Decl
n "reg00_in"
t "std_logic_vector"
b "(31 downto 0)"
o 87
suid 642,0
)
declText (MLText
uid 14834,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "97000,40600,126500,41400"
st "signal reg00_in         : std_logic_vector(31 downto 0)"
)
)
*270 (Net
uid 14835,0
decl (Decl
n "reg01_in"
t "std_logic_vector"
b "(31 downto 0)"
o 89
suid 643,0
)
declText (MLText
uid 14836,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "97000,42200,126500,43000"
st "signal reg01_in         : std_logic_vector(31 downto 0)"
)
)
*271 (Net
uid 14837,0
decl (Decl
n "timestamp"
t "std_logic_vector"
b "(31 downto 0)"
o 116
suid 644,0
)
declText (MLText
uid 14838,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "97000,55800,126500,56600"
st "signal timestamp        : std_logic_vector(31 downto 0)"
)
)
*272 (Net
uid 14845,0
decl (Decl
n "reg02_in"
t "std_logic_vector"
b "(31 downto 0)"
o 91
suid 648,0
)
declText (MLText
uid 14846,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "97000,43800,126500,44600"
st "signal reg02_in         : std_logic_vector(31 downto 0)"
)
)
*273 (Net
uid 14847,0
lang 2
decl (Decl
n "hi"
t "std_logic"
o 79
suid 649,0
)
declText (MLText
uid 14848,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "97000,26800,116000,27600"
st "signal hi               : std_logic"
)
)
*274 (Net
uid 14849,0
decl (Decl
n "lo"
t "std_logic"
o 84
suid 650,0
)
declText (MLText
uid 14850,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "97000,36600,116000,37400"
st "signal lo               : std_logic"
)
)
*275 (Net
uid 14863,0
lang 11
decl (Decl
n "timer_cnt_enable"
t "std_logic"
o 113
suid 657,0
)
declText (MLText
uid 14864,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "3000,7000,22000,7800"
st "signal timer_cnt_enable : std_logic"
)
)
*276 (Net
uid 14867,0
lang 2
decl (Decl
n "reg_we"
t "std_logic_vector"
b "( 3 downto 0)"
eolc "-- active high write strobes"
posAdd 0
o 96
suid 659,0
)
declText (MLText
uid 14868,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-4000,25200,40000,26000"
st "signal reg_we           : std_logic_vector( 3 downto 0) -- active high write strobes"
)
)
*277 (Net
uid 14887,0
lang 11
decl (Decl
n "timer_modulus"
t "std_logic_vector"
b "(31 downto 0)"
o 114
suid 669,0
)
declText (MLText
uid 14888,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "3000,7000,32500,7800"
st "signal timer_modulus    : std_logic_vector(31 downto 0)"
)
)
*278 (Net
uid 14899,0
lang 2
decl (Decl
n "millisec_tc"
t "std_logic"
o 85
suid 675,0
)
declText (MLText
uid 14900,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "5000,-1000,24000,-200"
st "signal millisec_tc      : std_logic"
)
)
*279 (Net
uid 14901,0
lang 11
decl (Decl
n "cnt_tc"
t "std_logic"
o 78
suid 676,0
)
declText (MLText
uid 14902,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "5000,-1000,24000,-200"
st "signal cnt_tc           : std_logic"
)
)
*280 (Net
uid 14903,0
lang 2
decl (Decl
n "timer_out"
t "std_logic_vector"
b "(C_SYNC_WIDTH-2 downto 0)"
o 115
suid 677,0
)
declText (MLText
uid 14904,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "5000,-1000,40500,-200"
st "signal timer_out        : std_logic_vector(C_SYNC_WIDTH-2 downto 0)"
)
)
*281 (Net
uid 14905,0
lang 11
decl (Decl
n "sync_o"
t "std_logic_vector"
b "(C_SYNC_WIDTH-1 downto 0)"
o 74
suid 678,0
)
declText (MLText
uid 14906,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "5000,-1000,37000,-200"
st "sync_o           : std_logic_vector(C_SYNC_WIDTH-1 downto 0)"
)
)
*282 (Net
uid 15021,0
decl (Decl
n "irq_flag"
t "std_logic"
o 81
suid 680,0
)
declText (MLText
uid 15022,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "5000,-1000,24000,-200"
st "signal irq_flag         : std_logic"
)
)
*283 (PortIoOut
uid 15057,0
shape (CompositeShape
uid 15058,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 15059,0
sl 0
ro 270
xt "223500,125625,225000,126375"
)
(Line
uid 15060,0
sl 0
ro 270
xt "223000,126000,223500,126000"
pts [
"223000,126000"
"223500,126000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 15061,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15062,0
va (VaSet
font "arial,8,0"
)
xt "226000,125500,228100,126500"
st "irq_o"
blo "226000,126300"
tm "WireNameMgr"
)
)
)
*284 (SaComponent
uid 15102,0
optionalChildren [
*285 (CptPort
uid 15073,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15074,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "152250,72625,153000,73375"
)
tg (CPTG
uid 15075,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15076,0
va (VaSet
font "arial,8,0"
)
xt "154000,72500,156100,73500"
st "reset"
blo "154000,73300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "reset"
t "std_logic"
eolc "synchronous, active high reset"
preAdd 0
o 6
suid 5,0
)
)
)
*286 (CptPort
uid 15077,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15078,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "166000,65625,166750,66375"
)
tg (CPTG
uid 15079,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 15080,0
va (VaSet
font "arial,8,0"
)
xt "161700,65500,165000,66500"
st "reg_dout"
ju 2
blo "165000,66300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "reg_dout"
t "std_logic_vector"
b "( nregs_g*data_width_g-1 downto 0 )"
eolc "parallel output of all registers"
o 4
suid 6,0
)
)
)
*287 (CptPort
uid 15081,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15082,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "166000,66625,166750,67375"
)
tg (CPTG
uid 15083,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 15084,0
va (VaSet
font "arial,8,0"
)
xt "162100,66500,165000,67500"
st "reg_din"
ju 2
blo "165000,67300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "reg_din"
t "std_logic_vector"
b "( nregs_g*data_width_g-1 downto 0 )"
eolc "parallel input for readback"
o 3
suid 7,0
)
)
)
*288 (CptPort
uid 15085,0
optionalChildren [
*289 (FFT
pts [
"153750,74000"
"153000,74375"
"153000,73625"
]
uid 15089,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "153000,73625,153750,74375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 15086,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "152250,73625,153000,74375"
)
tg (CPTG
uid 15087,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15088,0
va (VaSet
font "arial,8,0"
)
xt "154000,73500,155400,74500"
st "clk"
blo "154000,74300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk"
t "std_logic"
eolc "-- register clock"
posAdd 0
o 7
suid 2012,0
)
)
)
*290 (CptPort
uid 15090,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15091,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "152250,65625,153000,66375"
)
tg (CPTG
uid 15092,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15093,0
va (VaSet
font "arial,8,0"
)
xt "154000,65500,156600,66500"
st "sbus_i"
blo "154000,66300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "sbus_i"
t "sbus_i_t"
o 2
suid 2013,0
)
)
)
*291 (CptPort
uid 15094,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15095,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "152250,66625,153000,67375"
)
tg (CPTG
uid 15096,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15097,0
va (VaSet
font "arial,8,0"
)
xt "154000,66500,156800,67500"
st "sbus_o"
blo "154000,67300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sbus_o"
t "sbus_o_t"
o 1
suid 2014,0
)
)
)
*292 (CptPort
uid 15098,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15099,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "166000,68625,166750,69375"
)
tg (CPTG
uid 15100,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 15101,0
va (VaSet
font "arial,8,0"
)
xt "163600,68500,165000,69500"
st "we"
ju 2
blo "165000,69300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "we"
t "std_logic_vector"
b "( nregs_g-1 downto 0)"
eolc "-- active high write strobes"
posAdd 0
o 5
suid 2015,0
)
)
)
]
shape (Rectangle
uid 15103,0
va (VaSet
vasetType 1
fg "52224,65280,52224"
lineColor "0,32896,0"
lineWidth 2
)
xt "153000,65000,166000,76000"
)
oxt "19000,21000,32000,32000"
ttg (MlTextGroup
uid 15104,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*293 (Text
uid 15105,0
va (VaSet
font "arial,8,1"
)
xt "158650,71000,165450,72000"
st "axi_sbus_bridge"
blo "158650,71800"
tm "BdLibraryNameMgr"
)
*294 (Text
uid 15106,0
va (VaSet
font "arial,8,1"
)
xt "158650,72000,165650,73000"
st "register_array_be"
blo "158650,72800"
tm "CptNameMgr"
)
*295 (Text
uid 15107,0
va (VaSet
font "arial,8,1"
)
xt "158650,73000,160450,74000"
st "U_0"
blo "158650,73800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 15108,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 15109,0
text (MLText
uid 15110,0
va (VaSet
font "Courier New,8,0"
)
xt "153000,61000,189500,65000"
st "addr_width_g = 16         ( integer          ) --width of address    
data_width_g = 32         ( integer          ) --width of data       
addr_base_g  = X\"0000\"    ( std_logic_vector )                       
addr_range_g = X\"0004\"    ( std_logic_vector )                       
nregs_g      = 4          ( integer          ) --number of registers "
)
header ""
)
elements [
(GiElement
name "addr_width_g"
type "integer"
value "16"
e "--width of address"
)
(GiElement
name "data_width_g"
type "integer"
value "32"
e "--width of data"
)
(GiElement
name "addr_base_g"
type "std_logic_vector"
value "X\"0000\""
)
(GiElement
name "addr_range_g"
type "std_logic_vector"
value "X\"0004\""
)
(GiElement
name "nregs_g"
type "integer"
value "4"
e "--number of registers"
)
]
)
viewicon (ZoomableIcon
uid 15111,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "153250,74250,154750,75750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*296 (SaComponent
uid 15137,0
optionalChildren [
*297 (CptPort
uid 15112,0
optionalChildren [
*298 (FFT
pts [
"105750,141000"
"105000,141375"
"105000,140625"
]
uid 15116,0
ro 90
va (VaSet
vasetType 1
fg "45824,65280,45824"
lineColor "0,32896,0"
lineWidth 2
)
xt "105000,140625,105750,141375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 15113,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104250,140625,105000,141375"
)
tg (CPTG
uid 15114,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15115,0
va (VaSet
font "arial,8,0"
)
xt "106000,140500,107300,141500"
st "clk"
blo "106000,141300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clk"
t "std_logic"
o 1
suid 1,0
)
)
)
*299 (CptPort
uid 15117,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15118,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "126000,137625,126750,138375"
)
tg (CPTG
uid 15119,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 15120,0
va (VaSet
font "arial,8,0"
)
xt "118100,137500,125000,138500"
st "cnt : (width_g-1:0)"
ju 2
blo "125000,138300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "cnt"
t "std_logic_vector"
b "(width_g-1 downto 0)"
o 6
suid 2,0
)
)
)
*300 (CptPort
uid 15121,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15122,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104250,137625,105000,138375"
)
tg (CPTG
uid 15123,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15124,0
va (VaSet
font "arial,8,0"
)
xt "106000,137500,115100,138500"
st "modulus : (width_g-1:0)"
blo "106000,138300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "modulus"
t "std_logic_vector"
b "(width_g-1 downto 0)"
o 4
suid 3,0
)
)
)
*301 (CptPort
uid 15125,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15126,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104250,139625,105000,140375"
)
tg (CPTG
uid 15127,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15128,0
va (VaSet
font "arial,8,0"
)
xt "106000,139500,108100,140500"
st "reset"
blo "106000,140300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_logic"
o 2
suid 4,0
)
)
)
*302 (CptPort
uid 15129,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15130,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104250,138625,105000,139375"
)
tg (CPTG
uid 15131,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15132,0
va (VaSet
font "arial,8,0"
)
xt "106000,138500,108600,139500"
st "enable"
blo "106000,139300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "enable"
t "std_logic"
o 3
suid 6,0
)
)
)
*303 (CptPort
uid 15133,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15134,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "126000,139625,126750,140375"
)
tg (CPTG
uid 15135,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 15136,0
va (VaSet
font "arial,8,0"
)
xt "122600,139500,125000,140500"
st "cnt_tc"
ju 2
blo "125000,140300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "cnt_tc"
t "std_logic"
o 5
suid 7,0
)
)
)
]
shape (Rectangle
uid 15138,0
va (VaSet
vasetType 1
fg "52224,65280,52224"
lineColor "0,32896,0"
lineWidth 2
)
xt "105000,137000,126000,143000"
)
oxt "15000,19000,36000,25000"
ttg (MlTextGroup
uid 15139,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*304 (Text
uid 15140,0
va (VaSet
font "arial,8,1"
)
xt "113250,140000,120050,141000"
st "axi_sbus_bridge"
blo "113250,140800"
tm "BdLibraryNameMgr"
)
*305 (Text
uid 15141,0
va (VaSet
font "arial,8,1"
)
xt "113250,141000,119750,142000"
st "cnt_modulus_c"
blo "113250,141800"
tm "CptNameMgr"
)
*306 (Text
uid 15142,0
va (VaSet
font "arial,8,1"
)
xt "113250,142000,115050,143000"
st "U_2"
blo "113250,142800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 15143,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 15144,0
text (MLText
uid 15145,0
va (VaSet
font "Courier New,8,0"
)
xt "105000,136200,121000,137000"
st "width_g = 32    ( integer )  "
)
header ""
)
elements [
(GiElement
name "width_g"
type "integer"
value "32"
)
]
)
viewicon (ZoomableIcon
uid 15146,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "105250,141250,106750,142750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*307 (SaComponent
uid 15168,0
optionalChildren [
*308 (CptPort
uid 15147,0
optionalChildren [
*309 (FFT
pts [
"39750,140000"
"39000,140375"
"39000,139625"
]
uid 15151,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "39000,139625,39750,140375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 15148,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38250,139625,39000,140375"
)
tg (CPTG
uid 15149,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15150,0
va (VaSet
font "arial,8,0"
)
xt "40000,139500,41300,140500"
st "clk"
blo "40000,140300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk"
t "std_logic"
o 1
suid 11,0
)
)
)
*310 (CptPort
uid 15152,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15153,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49000,136625,49750,137375"
)
tg (CPTG
uid 15154,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 15155,0
va (VaSet
font "arial,8,0"
)
xt "46200,136500,48000,137500"
st "dout"
ju 2
blo "48000,137300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(n_dout_g-1 downto 0)"
o 4
suid 12,0
)
)
)
*311 (CptPort
uid 15156,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15157,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38250,136625,39000,137375"
)
tg (CPTG
uid 15158,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15159,0
va (VaSet
font "arial,8,0"
)
xt "40000,136500,42600,137500"
st "enable"
blo "40000,137300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "enable"
t "std_logic"
o 2
suid 13,0
)
)
)
*312 (CptPort
uid 15160,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15161,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38250,138625,39000,139375"
)
tg (CPTG
uid 15162,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15163,0
va (VaSet
font "arial,8,0"
)
xt "40000,138500,42100,139500"
st "reset"
blo "40000,139300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "reset"
t "std_logic"
o 3
suid 2019,0
)
)
)
*313 (CptPort
uid 15164,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15165,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49000,137625,49750,138375"
)
tg (CPTG
uid 15166,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 15167,0
va (VaSet
font "arial,8,0"
)
xt "45600,137500,48000,138500"
st "cnt_tc"
ju 2
blo "48000,138300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "cnt_tc"
t "std_logic"
o 5
suid 2020,0
)
)
)
]
shape (Rectangle
uid 15169,0
va (VaSet
vasetType 1
fg "52224,65280,52224"
lineColor "0,32896,0"
lineWidth 2
)
xt "39000,136000,49000,142000"
)
oxt "15000,7000,25000,13000"
ttg (MlTextGroup
uid 15170,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*314 (Text
uid 15171,0
va (VaSet
font "arial,8,1"
)
xt "42900,138500,49700,139500"
st "axi_sbus_bridge"
blo "42900,139300"
tm "BdLibraryNameMgr"
)
*315 (Text
uid 15172,0
va (VaSet
font "arial,8,1"
)
xt "42900,139500,48600,140500"
st "cnt_modulus"
blo "42900,140300"
tm "CptNameMgr"
)
*316 (Text
uid 15173,0
va (VaSet
font "arial,8,1"
)
xt "42900,140500,44700,141500"
st "U_4"
blo "42900,141300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 15174,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 15175,0
text (MLText
uid 15176,0
va (VaSet
font "Courier New,8,0"
)
xt "39000,134400,69000,136000"
st "n_dout_g = log2(C_CORE_CLOCK_FREQ/1000)    ( integer )  
module_g = C_CORE_CLOCK_FREQ/1000          ( integer )  "
)
header ""
)
elements [
(GiElement
name "n_dout_g"
type "integer"
value "log2(C_CORE_CLOCK_FREQ/1000)"
)
(GiElement
name "module_g"
type "integer"
value "C_CORE_CLOCK_FREQ/1000"
)
]
)
viewicon (ZoomableIcon
uid 15177,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "39250,140250,40750,141750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*317 (SaComponent
uid 15199,0
optionalChildren [
*318 (CptPort
uid 15178,0
optionalChildren [
*319 (FFT
pts [
"66750,141000"
"66000,141375"
"66000,140625"
]
uid 15182,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "66000,140625,66750,141375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 15179,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65250,140625,66000,141375"
)
tg (CPTG
uid 15180,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15181,0
va (VaSet
font "arial,8,0"
)
xt "67000,140500,68300,141500"
st "clk"
blo "67000,141300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk"
t "std_logic"
o 1
suid 11,0
)
)
)
*320 (CptPort
uid 15183,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15184,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76000,137625,76750,138375"
)
tg (CPTG
uid 15185,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 15186,0
va (VaSet
font "arial,8,0"
)
xt "73200,137500,75000,138500"
st "dout"
ju 2
blo "75000,138300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(n_dout_g-1 downto 0)"
o 4
suid 12,0
)
)
)
*321 (CptPort
uid 15187,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15188,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65250,137625,66000,138375"
)
tg (CPTG
uid 15189,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15190,0
va (VaSet
font "arial,8,0"
)
xt "67000,137500,69600,138500"
st "enable"
blo "67000,138300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "enable"
t "std_logic"
o 2
suid 13,0
)
)
)
*322 (CptPort
uid 15191,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15192,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65250,139625,66000,140375"
)
tg (CPTG
uid 15193,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15194,0
va (VaSet
font "arial,8,0"
)
xt "67000,139500,69100,140500"
st "reset"
blo "67000,140300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "reset"
t "std_logic"
o 3
suid 2019,0
)
)
)
*323 (CptPort
uid 15195,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15196,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76000,138625,76750,139375"
)
tg (CPTG
uid 15197,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 15198,0
va (VaSet
font "arial,8,0"
)
xt "72600,138500,75000,139500"
st "cnt_tc"
ju 2
blo "75000,139300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "cnt_tc"
t "std_logic"
o 5
suid 2020,0
)
)
)
]
shape (Rectangle
uid 15200,0
va (VaSet
vasetType 1
fg "52224,65280,52224"
lineColor "0,32896,0"
lineWidth 2
)
xt "66000,137000,76000,143000"
)
oxt "15000,7000,25000,13000"
ttg (MlTextGroup
uid 15201,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*324 (Text
uid 15202,0
va (VaSet
font "arial,8,1"
)
xt "69900,139500,76700,140500"
st "axi_sbus_bridge"
blo "69900,140300"
tm "BdLibraryNameMgr"
)
*325 (Text
uid 15203,0
va (VaSet
font "arial,8,1"
)
xt "69900,140500,75600,141500"
st "cnt_modulus"
blo "69900,141300"
tm "CptNameMgr"
)
*326 (Text
uid 15204,0
va (VaSet
font "arial,8,1"
)
xt "69900,141500,71700,142500"
st "U_5"
blo "69900,142300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 15205,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 15206,0
text (MLText
uid 15207,0
va (VaSet
font "Courier New,8,0"
)
xt "66000,135400,84000,137000"
st "n_dout_g = 32       ( integer )  
module_g = 2**30    ( integer )  "
)
header ""
)
elements [
(GiElement
name "n_dout_g"
type "integer"
value "32"
)
(GiElement
name "module_g"
type "integer"
value "2**30"
)
]
)
viewicon (ZoomableIcon
uid 15208,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "66250,141250,67750,142750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*327 (SaComponent
uid 15230,0
optionalChildren [
*328 (CptPort
uid 15209,0
optionalChildren [
*329 (FFT
pts [
"133750,143000"
"133000,143375"
"133000,142625"
]
uid 15213,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "133000,142625,133750,143375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 15210,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132250,142625,133000,143375"
)
tg (CPTG
uid 15211,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15212,0
va (VaSet
font "arial,8,0"
)
xt "134000,142500,135400,143500"
st "clk"
blo "134000,143300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk"
t "std_logic"
o 1
suid 11,0
)
)
)
*330 (CptPort
uid 15214,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15215,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143000,139625,143750,140375"
)
tg (CPTG
uid 15216,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 15217,0
va (VaSet
font "arial,8,0"
)
xt "140200,139500,142000,140500"
st "dout"
ju 2
blo "142000,140300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(n_dout_g-1 downto 0)"
o 4
suid 12,0
)
)
)
*331 (CptPort
uid 15218,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15219,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132250,139625,133000,140375"
)
tg (CPTG
uid 15220,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15221,0
va (VaSet
font "arial,8,0"
)
xt "134000,139500,136600,140500"
st "enable"
blo "134000,140300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "enable"
t "std_logic"
o 2
suid 13,0
)
)
)
*332 (CptPort
uid 15222,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15223,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132250,141625,133000,142375"
)
tg (CPTG
uid 15224,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15225,0
va (VaSet
font "arial,8,0"
)
xt "134000,141500,136100,142500"
st "reset"
blo "134000,142300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "reset"
t "std_logic"
o 3
suid 2019,0
)
)
)
*333 (CptPort
uid 15226,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15227,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143000,140625,143750,141375"
)
tg (CPTG
uid 15228,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 15229,0
va (VaSet
font "arial,8,0"
)
xt "139600,140500,142000,141500"
st "cnt_tc"
ju 2
blo "142000,141300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "cnt_tc"
t "std_logic"
o 5
suid 2020,0
)
)
)
]
shape (Rectangle
uid 15231,0
va (VaSet
vasetType 1
fg "52224,65280,52224"
lineColor "0,32896,0"
lineWidth 2
)
xt "133000,139000,143000,145000"
)
oxt "15000,7000,25000,13000"
ttg (MlTextGroup
uid 15232,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*334 (Text
uid 15233,0
va (VaSet
font "arial,8,1"
)
xt "136900,141500,143700,142500"
st "axi_sbus_bridge"
blo "136900,142300"
tm "BdLibraryNameMgr"
)
*335 (Text
uid 15234,0
va (VaSet
font "arial,8,1"
)
xt "136900,142500,142600,143500"
st "cnt_modulus"
blo "136900,143300"
tm "CptNameMgr"
)
*336 (Text
uid 15235,0
va (VaSet
font "arial,8,1"
)
xt "136900,143500,138700,144500"
st "U_6"
blo "136900,144300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 15236,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 15237,0
text (MLText
uid 15238,0
va (VaSet
font "Courier New,8,0"
)
xt "131000,137400,156500,139000"
st "n_dout_g = C_SYNC_WIDTH-1         ( integer )  
module_g = 2**(C_SYNC_WIDTH-1)    ( integer )  "
)
header ""
)
elements [
(GiElement
name "n_dout_g"
type "integer"
value "C_SYNC_WIDTH-1"
)
(GiElement
name "module_g"
type "integer"
value "2**(C_SYNC_WIDTH-1)"
)
]
)
viewicon (ZoomableIcon
uid 15239,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "133250,143250,134750,144750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*337 (Net
uid 15240,0
lang 2
decl (Decl
n "clk_o"
t "std_logic"
prec "-- Users to add ports here"
preAdd 0
o 58
suid 683,0
)
declText (MLText
uid 15241,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "5000,-1000,20500,600"
st "-- Users to add ports here
clk_o            : std_logic"
)
)
*338 (Net
uid 15242,0
lang 2
decl (Decl
n "reset_o"
t "std_logic"
posAdd 0
o 60
suid 684,0
)
declText (MLText
uid 15243,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "5000,-1000,20500,-200"
st "reset_o          : std_logic"
)
)
*339 (Net
uid 15248,0
decl (Decl
n "irq_o"
t "std_logic"
o 59
suid 685,0
)
declText (MLText
uid 15249,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "5000,-1000,20500,-200"
st "irq_o            : std_logic"
)
)
*340 (CommentGraphic
uid 15597,0
shape (CustomPolygon
pts [
"93000,132000"
"176000,132000"
"176000,156000"
"93000,156000"
"93000,132000"
]
uid 15598,0
layer 0
va (VaSet
vasetType 1
fg "63744,63744,63744"
)
xt "93000,132000,176000,156000"
)
oxt "71000,26000,127000,47000"
)
*341 (CommentText
uid 15599,0
shape (Rectangle
uid 15600,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "152000,133000,171000,135000"
)
oxt "0,0,15000,5000"
text (MLText
uid 15601,0
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "152200,133200,166400,134200"
st "
Timing Strobes Generation Generation
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 19000
)
)
*342 (Net
uid 16575,0
decl (Decl
n "ack_cnt"
t "std_logic_vector"
b "( 3 downto 0)"
o 75
suid 690,0
)
declText (MLText
uid 16576,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,29500,800"
st "signal ack_cnt          : std_logic_vector( 3 downto 0)"
)
)
*343 (Net
uid 16587,0
decl (Decl
n "ack_force"
t "std_logic"
o 76
suid 692,0
)
declText (MLText
uid 16588,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,19000,800"
st "signal ack_force        : std_logic"
)
)
*344 (HdlText
uid 17788,0
optionalChildren [
*345 (EmbeddedText
uid 17794,0
commentText (CommentText
uid 17795,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 17796,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "178000,130000,205000,145000"
)
oxt "75000,60000,94000,70000"
text (MLText
uid 17797,0
va (VaSet
font "arial,8,0"
)
xt "178200,130200,205000,141200"
st "
-- connect the interrupt source
irq_trig <= '1' when (sync and reg02(C_SYNC_WIDTH+7 downto 8)) /= 0 else '0';

-- bit0 of reg02 is the interrupt enable mask bit
irq_mask <= reg02(0);

--clear the interrupt by wirting a '1' to bit1
-- of the interrupt control register reg02
irq_clear <= reg02(1) and reg_we(2);  
                    
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 15000
visibleWidth 27000
)
)
)
]
shape (Rectangle
uid 17789,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "191000,124000,200000,130000"
)
oxt "85000,54000,94000,60000"
ttg (MlTextGroup
uid 17790,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*346 (Text
uid 17791,0
va (VaSet
font "arial,8,1"
)
xt "192150,126000,199550,127000"
st "interrupt_source1"
blo "192150,126800"
tm "HdlTextNameMgr"
)
*347 (Text
uid 17792,0
va (VaSet
font "arial,8,1"
)
xt "192150,127000,192950,128000"
st "9"
blo "192150,127800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 17793,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "191250,128250,192750,129750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*348 (HdlText
uid 17798,0
optionalChildren [
*349 (EmbeddedText
uid 17804,0
commentText (CommentText
uid 17805,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 17806,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "208000,130000,232000,145000"
)
oxt "0,0,18000,5000"
text (MLText
uid 17807,0
va (VaSet
font "arial,8,0"
)
xt "208200,130200,230700,144200"
st "
---this interrupt flag must be cleared by SW (interrupt handler)
process(clk)
begin
   if rising_edge(clk) then
       if reset = '1' or irq_clear='1'  then
          irq_flag<= '0';
       elsif  irq_trig = '1' then
          irq_flag <= '1';
       end if;
   end if;
end process;   

---apply the interrupt mask-----
irq_o <= irq_flag and irq_mask;                  
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 15000
visibleWidth 24000
)
)
)
]
shape (Rectangle
uid 17799,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "210000,124000,218000,130000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 17800,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*350 (Text
uid 17801,0
va (VaSet
font "arial,8,1"
)
xt "211150,125000,217850,126000"
st "interrupt_logic2"
blo "211150,125800"
tm "HdlTextNameMgr"
)
*351 (Text
uid 17802,0
va (VaSet
font "arial,8,1"
)
xt "211150,126000,212350,127000"
st "10"
blo "211150,126800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 17803,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "210250,128250,211750,129750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*352 (Net
uid 17864,0
lang 2
decl (Decl
n "irq_trig"
t "std_logic"
o 83
suid 694,0
)
declText (MLText
uid 17865,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-2000,-41400,17000,-40600"
st "signal irq_trig         : std_logic"
)
)
*353 (Net
uid 17870,0
lang 2
decl (Decl
n "irq_mask"
t "std_logic"
o 82
suid 697,0
)
declText (MLText
uid 17871,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-2000,-42200,17000,-41400"
st "signal irq_mask         : std_logic"
)
)
*354 (Net
uid 17882,0
lang 2
decl (Decl
n "sync"
t "std_logic_vector"
b "(C_SYNC_WIDTH-1 downto 0)"
o 112
suid 699,0
)
declText (MLText
uid 17883,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,35500,800"
st "signal sync             : std_logic_vector(C_SYNC_WIDTH-1 downto 0)"
)
)
*355 (Net
uid 17904,0
decl (Decl
n "irq_clear"
t "std_logic"
o 80
suid 702,0
)
declText (MLText
uid 17905,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,19000,800"
st "signal irq_clear        : std_logic"
)
)
*356 (Net
uid 18902,0
lang 2
decl (Decl
n "sbus_i_be"
t "std_logic_vector"
b "(3 downto 0)"
o 117
suid 703,0
)
declText (MLText
uid 18903,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,29000,800"
st "signal sbus_i_be        : std_logic_vector(3 downto 0)"
)
)
*357 (PortIoOut
uid 18912,0
shape (CompositeShape
uid 18913,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 18914,0
sl 0
ro 270
xt "136500,114625,138000,115375"
)
(Line
uid 18915,0
sl 0
ro 270
xt "136000,115000,136500,115000"
pts [
"136000,115000"
"136500,115000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 18916,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18917,0
va (VaSet
font "arial,8,0"
)
xt "139000,114500,144600,115500"
st "bus3_sbus_be"
blo "139000,115300"
tm "WireNameMgr"
)
)
)
*358 (Net
uid 18924,0
decl (Decl
n "bus3_sbus_be"
t "std_logic_vector"
b "(3 downto 0)"
o 57
suid 704,0
)
declText (MLText
uid 18925,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,25500,800"
st "bus3_sbus_be     : std_logic_vector(3 downto 0)"
)
)
*359 (PortIoOut
uid 18926,0
shape (CompositeShape
uid 18927,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 18928,0
sl 0
ro 270
xt "150500,105625,152000,106375"
)
(Line
uid 18929,0
sl 0
ro 270
xt "150000,106000,150500,106000"
pts [
"150000,106000"
"150500,106000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 18930,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18931,0
va (VaSet
font "arial,8,0"
)
xt "153000,105500,158600,106500"
st "bus2_sbus_be"
blo "153000,106300"
tm "WireNameMgr"
)
)
)
*360 (Net
uid 18938,0
decl (Decl
n "bus2_sbus_be"
t "std_logic_vector"
b "(3 downto 0)"
o 57
suid 705,0
)
declText (MLText
uid 18939,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,25500,800"
st "bus2_sbus_be     : std_logic_vector(3 downto 0)"
)
)
*361 (PortIoOut
uid 18940,0
shape (CompositeShape
uid 18941,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 18942,0
sl 0
ro 270
xt "150500,103625,152000,104375"
)
(Line
uid 18943,0
sl 0
ro 270
xt "150000,104000,150500,104000"
pts [
"150000,104000"
"150500,104000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 18944,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18945,0
va (VaSet
font "arial,8,0"
)
xt "153000,103500,158600,104500"
st "bus1_sbus_be"
blo "153000,104300"
tm "WireNameMgr"
)
)
)
*362 (Net
uid 18952,0
decl (Decl
n "bus1_sbus_be"
t "std_logic_vector"
b "(3 downto 0)"
o 57
suid 706,0
)
declText (MLText
uid 18953,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,25500,800"
st "bus1_sbus_be     : std_logic_vector(3 downto 0)"
)
)
*363 (PortIoOut
uid 18954,0
shape (CompositeShape
uid 18955,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 18956,0
sl 0
ro 270
xt "150500,101625,152000,102375"
)
(Line
uid 18957,0
sl 0
ro 270
xt "150000,102000,150500,102000"
pts [
"150000,102000"
"150500,102000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 18958,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18959,0
va (VaSet
font "arial,8,0"
)
xt "153000,101500,158600,102500"
st "bus0_sbus_be"
blo "153000,102300"
tm "WireNameMgr"
)
)
)
*364 (Net
uid 18966,0
decl (Decl
n "bus0_sbus_be"
t "std_logic_vector"
b "(3 downto 0)"
o 57
suid 707,0
)
declText (MLText
uid 18967,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,25500,800"
st "bus0_sbus_be     : std_logic_vector(3 downto 0)"
)
)
*365 (SaComponent
uid 19518,0
optionalChildren [
*366 (CptPort
uid 19474,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19475,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "94250,93625,95000,94375"
)
tg (CPTG
uid 19476,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19477,0
va (VaSet
)
xt "96000,93500,99600,94500"
st "sbus_i_in"
blo "96000,94300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "sbus_i_in"
t "sbus_i_t"
o 2
suid 1,0
)
)
)
*367 (CptPort
uid 19478,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19479,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "108000,93625,108750,94375"
)
tg (CPTG
uid 19480,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19481,0
va (VaSet
)
xt "102600,93500,107000,94500"
st "sbus_i_out"
ju 2
blo "107000,94300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "sbus_i_out"
t "sbus_i_t"
o 3
suid 2,0
)
)
)
*368 (CptPort
uid 19482,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19483,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "108000,94625,108750,95375"
)
tg (CPTG
uid 19484,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19485,0
va (VaSet
)
xt "103400,94500,107000,95500"
st "sbus_o_0"
ju 2
blo "107000,95300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "sbus_o_0"
t "sbus_o_t"
o 5
suid 3,0
)
)
)
*369 (CptPort
uid 19486,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19487,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "108000,95625,108750,96375"
)
tg (CPTG
uid 19488,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19489,0
va (VaSet
)
xt "103400,95500,107000,96500"
st "sbus_o_1"
ju 2
blo "107000,96300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "sbus_o_1"
t "sbus_o_t"
o 6
suid 4,0
)
)
)
*370 (CptPort
uid 19490,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19491,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "94250,94625,95000,95375"
)
tg (CPTG
uid 19492,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19493,0
va (VaSet
)
xt "96000,94500,101100,95500"
st "sbus_o_mux"
blo "96000,95300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "sbus_o_mux"
t "sbus_o_t"
o 4
suid 9,0
)
)
)
*371 (CptPort
uid 19494,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19495,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "108000,100625,108750,101375"
)
tg (CPTG
uid 19496,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19497,0
va (VaSet
)
xt "102200,100500,107000,101500"
st "sbus_o_null"
ju 2
blo "107000,101300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sbus_o_null"
t "sbus_o_t"
o 11
suid 10,0
)
)
)
*372 (CptPort
uid 19498,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19499,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "94250,99625,95000,100375"
)
tg (CPTG
uid 19500,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19501,0
va (VaSet
)
xt "96000,99500,97400,100500"
st "clk"
blo "96000,100300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clk"
t "std_logic"
o 1
suid 16,0
)
)
)
*373 (CptPort
uid 19502,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19503,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "108000,96625,108750,97375"
)
tg (CPTG
uid 19504,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19505,0
va (VaSet
)
xt "103400,96500,107000,97500"
st "sbus_o_2"
ju 2
blo "107000,97300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "sbus_o_2"
t "sbus_o_t"
o 7
suid 17,0
)
)
)
*374 (CptPort
uid 19506,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19507,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "108000,97625,108750,98375"
)
tg (CPTG
uid 19508,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19509,0
va (VaSet
)
xt "103400,97500,107000,98500"
st "sbus_o_3"
ju 2
blo "107000,98300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "sbus_o_3"
t "sbus_o_t"
o 8
suid 18,0
)
)
)
*375 (CptPort
uid 19510,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19511,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "108000,98625,108750,99375"
)
tg (CPTG
uid 19512,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19513,0
va (VaSet
)
xt "103400,98500,107000,99500"
st "sbus_o_4"
ju 2
blo "107000,99300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "sbus_o_4"
t "sbus_o_t"
o 9
suid 19,0
)
)
)
*376 (CptPort
uid 19514,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19515,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "108000,99625,108750,100375"
)
tg (CPTG
uid 19516,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19517,0
va (VaSet
)
xt "103400,99500,107000,100500"
st "sbus_o_5"
ju 2
blo "107000,100300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "sbus_o_5"
t "sbus_o_t"
o 10
suid 20,0
)
)
)
]
shape (Rectangle
uid 19519,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "95000,93000,108000,102000"
)
oxt "15000,21000,28000,30000"
ttg (MlTextGroup
uid 19520,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*377 (Text
uid 19521,0
va (VaSet
font "Arial,8,1"
)
xt "96450,96000,103250,97000"
st "axi_sbus_bridge"
blo "96450,96800"
tm "BdLibraryNameMgr"
)
*378 (Text
uid 19522,0
va (VaSet
font "Arial,8,1"
)
xt "96450,97000,101050,98000"
st "sbus_mux5"
blo "96450,97800"
tm "CptNameMgr"
)
*379 (Text
uid 19523,0
va (VaSet
font "Arial,8,1"
)
xt "96450,98000,98250,99000"
st "U_3"
blo "96450,98800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 19524,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 19525,0
text (MLText
uid 19526,0
va (VaSet
font "Courier New,8,0"
)
xt "34000,55800,34000,55800"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 19527,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "95250,100250,96750,101750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*380 (Net
uid 19536,0
lang 2
decl (Decl
n "sbus_o_5"
t "sbus_o_t"
o 108
suid 708,0
)
declText (MLText
uid 19537,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,18500,800"
st "signal sbus_o_5         : sbus_o_t"
)
)
*381 (SaComponent
uid 19606,0
optionalChildren [
*382 (CptPort
uid 19590,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19591,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "116250,78625,117000,79375"
)
tg (CPTG
uid 19592,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19593,0
va (VaSet
font "arial,8,0"
)
xt "118000,78500,119400,79500"
st "clk"
blo "118000,79300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clk"
t "std_logic"
prec "-- Users to add ports here"
preAdd 0
o 1
suid 1,0
)
)
)
*383 (CptPort
uid 19594,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19595,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "116250,77625,117000,78375"
)
tg (CPTG
uid 19596,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19597,0
va (VaSet
font "arial,8,0"
)
xt "118000,77500,120100,78500"
st "reset"
blo "118000,78300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_logic"
o 2
suid 2,0
)
)
)
*384 (CptPort
uid 19598,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19599,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "116250,72625,117000,73375"
)
tg (CPTG
uid 19600,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19601,0
va (VaSet
font "arial,8,0"
)
xt "118000,72500,120600,73500"
st "sbus_i"
blo "118000,73300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "sbus_i"
t "sbus_i_t"
o 3
suid 3,0
)
)
)
*385 (CptPort
uid 19602,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19603,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "116250,73625,117000,74375"
)
tg (CPTG
uid 19604,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19605,0
va (VaSet
font "arial,8,0"
)
xt "118000,73500,120800,74500"
st "sbus_o"
blo "118000,74300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "sbus_o"
t "sbus_o_t"
o 4
suid 5,0
)
)
)
]
shape (Rectangle
uid 19607,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "117000,72000,129000,81000"
)
oxt "15000,17000,27000,26000"
ttg (MlTextGroup
uid 19608,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*386 (Text
uid 19609,0
va (VaSet
font "arial,8,1"
)
xt "121400,75000,128200,76000"
st "axi_sbus_bridge"
blo "121400,75800"
tm "BdLibraryNameMgr"
)
*387 (Text
uid 19610,0
va (VaSet
font "arial,8,1"
)
xt "121400,76000,124500,77000"
st "profiler"
blo "121400,76800"
tm "CptNameMgr"
)
*388 (Text
uid 19611,0
va (VaSet
font "arial,8,1"
)
xt "121400,77000,123200,78000"
st "U_7"
blo "121400,77800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 19612,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 19613,0
text (MLText
uid 19614,0
va (VaSet
font "Courier New,8,0"
)
xt "117000,68000,153500,72000"
st "addr_width_g = 16         ( integer          ) --width of address    
data_width_g = 32         ( integer          ) --width of data       
addr_base_g  = X\"0200\"    ( std_logic_vector )                       
addr_range_g = X\"0008\"    ( std_logic_vector )                       
nregs_g      = 8          ( integer          ) --number of registers 
"
)
header ""
)
elements [
(GiElement
name "addr_width_g"
type "integer"
value "16"
e "--width of address"
)
(GiElement
name "data_width_g"
type "integer"
value "32"
e "--width of data"
)
(GiElement
name "addr_base_g"
type "std_logic_vector"
value "X\"0200\""
)
(GiElement
name "addr_range_g"
type "std_logic_vector"
value "X\"0008\""
)
(GiElement
name "nregs_g"
type "integer"
value "8"
e "--number of registers"
)
]
)
viewicon (ZoomableIcon
uid 19615,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "117250,79250,118750,80750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*389 (Wire
uid 3048,0
shape (OrthoPolyLine
uid 3049,0
va (VaSet
vasetType 3
)
xt "30000,86000,33250,86000"
pts [
"30000,86000"
"33250,86000"
]
)
start &33
end &174
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3050,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3051,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "30000,85000,35400,86000"
st "s00_axi_wlast"
blo "30000,85800"
tm "WireNameMgr"
)
)
on &58
)
*390 (Wire
uid 3052,0
shape (OrthoPolyLine
uid 3053,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "30000,87000,33250,87000"
pts [
"30000,87000"
"33250,87000"
]
)
start &32
end &177
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3054,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3055,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "21000,86000,40200,87000"
st "s00_axi_wuser : (C_S00_AXI_WUSER_WIDTH-1:0)"
blo "21000,86800"
tm "WireNameMgr"
)
)
on &59
)
*391 (Wire
uid 3056,0
shape (OrthoPolyLine
uid 3057,0
va (VaSet
vasetType 3
)
xt "30000,88000,33250,88000"
pts [
"30000,88000"
"33250,88000"
]
)
start &31
end &178
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3058,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3059,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "30000,87000,35700,88000"
st "s00_axi_wvalid"
blo "30000,87800"
tm "WireNameMgr"
)
)
on &60
)
*392 (Wire
uid 3060,0
shape (OrthoPolyLine
uid 3061,0
va (VaSet
vasetType 3
)
xt "30000,89000,33250,89000"
pts [
"30000,89000"
"33250,89000"
]
)
start &30
end &162
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3062,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3063,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "30000,88000,35900,89000"
st "s00_axi_bready"
blo "30000,88800"
tm "WireNameMgr"
)
)
on &61
)
*393 (Wire
uid 3064,0
shape (OrthoPolyLine
uid 3065,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "30000,90000,33250,90000"
pts [
"30000,90000"
"33250,90000"
]
)
start &29
end &138
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3066,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3067,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "23000,89000,39000,90000"
st "s00_axi_arid : (C_S00_AXI_ID_WIDTH-1:0)"
blo "23000,89800"
tm "WireNameMgr"
)
)
on &62
)
*394 (Wire
uid 3068,0
shape (OrthoPolyLine
uid 3069,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "30000,91000,33250,91000"
pts [
"30000,91000"
"33250,91000"
]
)
start &28
end &134
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3070,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3071,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "21000,90000,39800,91000"
st "s00_axi_araddr : (C_S00_AXI_ADDR_WIDTH-1:0)"
blo "21000,90800"
tm "WireNameMgr"
)
)
on &63
)
*395 (Wire
uid 3072,0
shape (OrthoPolyLine
uid 3073,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "30000,92000,33250,92000"
pts [
"30000,92000"
"33250,92000"
]
)
start &27
end &139
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3074,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3075,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "27000,91000,35000,92000"
st "s00_axi_arlen : (7:0)"
blo "27000,91800"
tm "WireNameMgr"
)
)
on &64
)
*396 (Wire
uid 3076,0
shape (OrthoPolyLine
uid 3077,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "30000,93000,33250,93000"
pts [
"30000,93000"
"33250,93000"
]
)
start &26
end &145
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3078,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3079,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "26000,92000,34400,93000"
st "s00_axi_arsize : (2:0)"
blo "26000,92800"
tm "WireNameMgr"
)
)
on &65
)
*397 (Wire
uid 3080,0
shape (OrthoPolyLine
uid 3081,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "30000,94000,33250,94000"
pts [
"30000,94000"
"33250,94000"
]
)
start &25
end &135
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3082,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3083,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "26000,93000,34700,94000"
st "s00_axi_arburst : (1:0)"
blo "26000,93800"
tm "WireNameMgr"
)
)
on &66
)
*398 (Wire
uid 3084,0
shape (OrthoPolyLine
uid 3085,0
va (VaSet
vasetType 3
)
xt "30000,95000,33250,95000"
pts [
"30000,95000"
"33250,95000"
]
)
start &24
end &140
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3086,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3087,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "30000,94000,35700,95000"
st "s00_axi_arlock"
blo "30000,94800"
tm "WireNameMgr"
)
)
on &67
)
*399 (Wire
uid 3088,0
shape (OrthoPolyLine
uid 3089,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "30000,96000,33250,96000"
pts [
"30000,96000"
"33250,96000"
]
)
start &23
end &136
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3090,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3091,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "26000,95000,35000,96000"
st "s00_axi_arcache : (3:0)"
blo "26000,95800"
tm "WireNameMgr"
)
)
on &68
)
*400 (Wire
uid 3092,0
shape (OrthoPolyLine
uid 3093,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "30000,97000,33250,97000"
pts [
"30000,97000"
"33250,97000"
]
)
start &22
end &141
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3094,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3095,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "26000,96000,34300,97000"
st "s00_axi_arprot : (2:0)"
blo "26000,96800"
tm "WireNameMgr"
)
)
on &69
)
*401 (Wire
uid 3096,0
shape (OrthoPolyLine
uid 3097,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "30000,98000,33250,98000"
pts [
"30000,98000"
"33250,98000"
]
)
start &21
end &142
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3098,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3099,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "26000,97000,34300,98000"
st "s00_axi_arqos : (3:0)"
blo "26000,97800"
tm "WireNameMgr"
)
)
on &70
)
*402 (Wire
uid 3100,0
shape (OrthoPolyLine
uid 3101,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "30000,99000,33250,99000"
pts [
"30000,99000"
"33250,99000"
]
)
start &20
end &144
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3102,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3103,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "26000,98000,35200,99000"
st "s00_axi_arregion : (3:0)"
blo "26000,98800"
tm "WireNameMgr"
)
)
on &71
)
*403 (Wire
uid 3104,0
shape (OrthoPolyLine
uid 3105,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "30000,100000,33250,100000"
pts [
"30000,100000"
"33250,100000"
]
)
start &19
end &146
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3106,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3107,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "21000,99000,40800,100000"
st "s00_axi_aruser : (C_S00_AXI_ARUSER_WIDTH-1:0)"
blo "21000,99800"
tm "WireNameMgr"
)
)
on &72
)
*404 (Wire
uid 3108,0
shape (OrthoPolyLine
uid 3109,0
va (VaSet
vasetType 3
)
xt "30000,101000,33250,101000"
pts [
"30000,101000"
"33250,101000"
]
)
start &18
end &147
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3110,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3111,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "30000,100000,35900,101000"
st "s00_axi_arvalid"
blo "30000,100800"
tm "WireNameMgr"
)
)
on &73
)
*405 (Wire
uid 3112,0
shape (OrthoPolyLine
uid 3113,0
va (VaSet
vasetType 3
)
xt "30000,102000,33250,102000"
pts [
"30000,102000"
"33250,102000"
]
)
start &1
end &169
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3114,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3115,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "30000,101000,35800,102000"
st "s00_axi_rready"
blo "30000,101800"
tm "WireNameMgr"
)
)
on &74
)
*406 (Wire
uid 3116,0
shape (OrthoPolyLine
uid 3117,0
va (VaSet
vasetType 3
)
xt "77750,70000,82000,70000"
pts [
"77750,70000"
"82000,70000"
]
)
start &156
end &46
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3118,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3119,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "75000,69000,81400,70000"
st "s00_axi_awready"
blo "75000,69800"
tm "WireNameMgr"
)
)
on &75
)
*407 (Wire
uid 3120,0
shape (OrthoPolyLine
uid 3121,0
va (VaSet
vasetType 3
)
xt "77750,71000,82000,71000"
pts [
"77750,71000"
"82000,71000"
]
)
start &175
end &45
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3122,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3123,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "75000,70000,81000,71000"
st "s00_axi_wready"
blo "75000,70800"
tm "WireNameMgr"
)
)
on &76
)
*408 (Wire
uid 3124,0
shape (OrthoPolyLine
uid 3125,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "77750,72000,82000,72000"
pts [
"77750,72000"
"82000,72000"
]
)
start &161
end &44
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3126,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3127,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "71000,71000,86700,72000"
st "s00_axi_bid : (C_S00_AXI_ID_WIDTH-1:0)"
blo "71000,71800"
tm "WireNameMgr"
)
)
on &77
)
*409 (Wire
uid 3128,0
shape (OrthoPolyLine
uid 3129,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "77750,73000,82000,73000"
pts [
"77750,73000"
"82000,73000"
]
)
start &163
end &43
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3130,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3131,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "74000,72000,82200,73000"
st "s00_axi_bresp : (1:0)"
blo "74000,72800"
tm "WireNameMgr"
)
)
on &78
)
*410 (Wire
uid 3132,0
shape (OrthoPolyLine
uid 3133,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "77750,74000,82000,74000"
pts [
"77750,74000"
"82000,74000"
]
)
start &164
end &42
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3134,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3135,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "69000,73000,87900,74000"
st "s00_axi_buser : (C_S00_AXI_BUSER_WIDTH-1:0)"
blo "69000,73800"
tm "WireNameMgr"
)
)
on &79
)
*411 (Wire
uid 3136,0
shape (OrthoPolyLine
uid 3137,0
va (VaSet
vasetType 3
)
xt "77750,75000,82000,75000"
pts [
"77750,75000"
"82000,75000"
]
)
start &165
end &41
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3138,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3139,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "79000,74000,84600,75000"
st "s00_axi_bvalid"
blo "79000,74800"
tm "WireNameMgr"
)
)
on &80
)
*412 (Wire
uid 3140,0
shape (OrthoPolyLine
uid 3141,0
va (VaSet
vasetType 3
)
xt "77750,76000,82000,76000"
pts [
"77750,76000"
"82000,76000"
]
)
start &143
end &40
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3142,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3143,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "75000,75000,81200,76000"
st "s00_axi_arready"
blo "75000,75800"
tm "WireNameMgr"
)
)
on &81
)
*413 (Wire
uid 3144,0
shape (OrthoPolyLine
uid 3145,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "77750,77000,82000,77000"
pts [
"77750,77000"
"82000,77000"
]
)
start &167
end &39
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3146,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3147,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "71000,76000,86600,77000"
st "s00_axi_rid : (C_S00_AXI_ID_WIDTH-1:0)"
blo "71000,76800"
tm "WireNameMgr"
)
)
on &82
)
*414 (Wire
uid 3148,0
shape (OrthoPolyLine
uid 3149,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "77750,78000,82000,78000"
pts [
"77750,78000"
"82000,78000"
]
)
start &166
end &38
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3150,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3151,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "69000,77000,87100,78000"
st "s00_axi_rdata : (C_S00_AXI_DATA_WIDTH-1:0)"
blo "69000,77800"
tm "WireNameMgr"
)
)
on &83
)
*415 (Wire
uid 3152,0
shape (OrthoPolyLine
uid 3153,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "77750,79000,82000,79000"
pts [
"77750,79000"
"82000,79000"
]
)
start &170
end &37
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3154,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3155,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "74000,78000,82100,79000"
st "s00_axi_rresp : (1:0)"
blo "74000,78800"
tm "WireNameMgr"
)
)
on &84
)
*416 (Wire
uid 3156,0
shape (OrthoPolyLine
uid 3157,0
va (VaSet
vasetType 3
)
xt "77750,80000,82000,80000"
pts [
"77750,80000"
"82000,80000"
]
)
start &168
end &36
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3158,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3159,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "79000,79000,84200,80000"
st "s00_axi_rlast"
blo "79000,79800"
tm "WireNameMgr"
)
)
on &85
)
*417 (Wire
uid 3160,0
shape (OrthoPolyLine
uid 3161,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "77750,81000,82000,81000"
pts [
"77750,81000"
"82000,81000"
]
)
start &171
end &35
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3162,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3163,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "69000,80000,87900,81000"
st "s00_axi_ruser : (C_S00_AXI_RUSER_WIDTH-1:0)"
blo "69000,80800"
tm "WireNameMgr"
)
)
on &86
)
*418 (Wire
uid 3164,0
shape (OrthoPolyLine
uid 3165,0
va (VaSet
vasetType 3
)
xt "77750,82000,82000,82000"
pts [
"77750,82000"
"82000,82000"
]
)
start &172
end &34
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3166,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3167,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "79000,81000,84500,82000"
st "s00_axi_rvalid"
blo "79000,81800"
tm "WireNameMgr"
)
)
on &87
)
*419 (Wire
uid 3168,0
shape (OrthoPolyLine
uid 3169,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "77750,92000,84000,92000"
pts [
"77750,92000"
"84000,92000"
]
)
start &181
end &112
sat 32
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3170,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3171,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "78750,90000,94750,91000"
st "sbus_i_addr : (C_SLV_ADDR_WIDTH-1:0)"
blo "78750,90800"
tm "WireNameMgr"
)
)
on &88
)
*420 (Wire
uid 3172,0
shape (OrthoPolyLine
uid 3173,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "77750,93000,84000,93000"
pts [
"77750,93000"
"84000,93000"
]
)
start &183
end &112
sat 32
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3174,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3175,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "79750,92000,96050,93000"
st "sbus_i_wdata : (C_SLV_DATA_WIDTH-1:0)"
blo "79750,92800"
tm "WireNameMgr"
)
)
on &89
)
*421 (Wire
uid 3176,0
shape (OrthoPolyLine
uid 3177,0
va (VaSet
vasetType 3
)
xt "77750,97000,84000,97000"
pts [
"77750,97000"
"84000,97000"
]
)
start &184
end &112
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 3178,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3179,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "81750,96000,85750,97000"
st "sbus_i_we"
blo "81750,96800"
tm "WireNameMgr"
)
)
on &90
)
*422 (Wire
uid 3180,0
shape (OrthoPolyLine
uid 3181,0
va (VaSet
vasetType 3
)
xt "77750,94000,84000,94000"
pts [
"84000,94000"
"77750,94000"
]
)
start &112
end &186
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3182,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3183,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "71000,93000,87200,94000"
st "sbus_o_rdata : (C_SLV_DATA_WIDTH-1:0)"
blo "71000,93800"
tm "WireNameMgr"
)
)
on &91
)
*423 (Wire
uid 3184,0
shape (OrthoPolyLine
uid 3185,0
va (VaSet
vasetType 3
)
xt "77750,99000,84000,99000"
pts [
"84000,99000"
"77750,99000"
]
)
start &112
end &185
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3186,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3187,0
ro 270
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "83000,100900,84000,105700"
st "sbus_o_ack"
blo "83800,105700"
tm "WireNameMgr"
)
)
on &92
)
*424 (Wire
uid 3188,0
shape (OrthoPolyLine
uid 3189,0
va (VaSet
vasetType 3
)
xt "77750,98000,84000,98000"
pts [
"77750,98000"
"84000,98000"
]
)
start &182
end &112
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 3190,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3191,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "81750,97000,85450,98000"
st "sbus_i_rd"
blo "81750,97800"
tm "WireNameMgr"
)
)
on &93
)
*425 (Wire
uid 3192,0
shape (OrthoPolyLine
uid 3193,0
va (VaSet
vasetType 3
)
xt "77750,103000,116000,103000"
pts [
"77750,103000"
"116000,103000"
]
)
start &180
end &122
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 3194,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3195,0
va (VaSet
font "arial,8,0"
)
xt "110000,102000,112100,103000"
st "reset"
blo "110000,102800"
tm "WireNameMgr"
)
)
on &94
)
*426 (Wire
uid 3196,0
optionalChildren [
*427 (BdJunction
uid 7852,0
ps "OnConnectorStrategy"
shape (Circle
uid 7853,0
va (VaSet
vasetType 1
)
xt "89600,103600,90400,104400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 3197,0
va (VaSet
vasetType 3
)
xt "77750,104000,116000,104000"
pts [
"77750,104000"
"116000,104000"
]
)
start &179
end &122
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 3198,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3199,0
va (VaSet
font "arial,8,0"
)
xt "111000,103000,112400,104000"
st "clk"
blo "111000,103800"
tm "WireNameMgr"
)
)
on &95
)
*428 (Wire
uid 3200,0
shape (OrthoPolyLine
uid 3201,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "30000,74000,33250,74000"
pts [
"30000,74000"
"33250,74000"
]
)
start &6
end &152
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3202,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3203,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "27000,73000,35200,74000"
st "s00_axi_awlen : (7:0)"
blo "27000,73800"
tm "WireNameMgr"
)
)
on &96
)
*429 (Wire
uid 3204,0
shape (OrthoPolyLine
uid 3205,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "30000,73000,33250,73000"
pts [
"30000,73000"
"33250,73000"
]
)
start &5
end &148
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3206,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3207,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "21000,72000,40000,73000"
st "s00_axi_awaddr : (C_S00_AXI_ADDR_WIDTH-1:0)"
blo "21000,72800"
tm "WireNameMgr"
)
)
on &97
)
*430 (Wire
uid 3208,0
shape (OrthoPolyLine
uid 3209,0
va (VaSet
vasetType 3
)
xt "30000,71000,33250,71000"
pts [
"30000,71000"
"33250,71000"
]
)
start &3
end &137
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3210,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3211,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "30000,70000,36200,71000"
st "s00_axi_aresetn"
blo "30000,70800"
tm "WireNameMgr"
)
)
on &98
)
*431 (Wire
uid 3212,0
shape (OrthoPolyLine
uid 3213,0
va (VaSet
vasetType 3
)
xt "30000,70000,33250,70000"
pts [
"30000,70000"
"33250,70000"
]
)
start &2
end &133
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3214,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3215,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "28000,69000,33000,70000"
st "s00_axi_aclk"
blo "28000,69800"
tm "WireNameMgr"
)
)
on &99
)
*432 (Wire
uid 3216,0
shape (OrthoPolyLine
uid 3217,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "30000,72000,33250,72000"
pts [
"30000,72000"
"33250,72000"
]
)
start &4
end &151
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3218,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3219,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "23000,71000,39200,72000"
st "s00_axi_awid : (C_S00_AXI_ID_WIDTH-1:0)"
blo "23000,71800"
tm "WireNameMgr"
)
)
on &100
)
*433 (Wire
uid 3220,0
shape (OrthoPolyLine
uid 3221,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "30000,85000,33250,85000"
pts [
"30000,85000"
"33250,85000"
]
)
start &17
end &176
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3222,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3223,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "21000,84000,40400,85000"
st "s00_axi_wstrb : ((C_S00_AXI_DATA_WIDTH/8)-1:0)"
blo "21000,84800"
tm "WireNameMgr"
)
)
on &101
)
*434 (Wire
uid 3224,0
shape (OrthoPolyLine
uid 3225,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "30000,84000,33250,84000"
pts [
"30000,84000"
"33250,84000"
]
)
start &16
end &173
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3226,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3227,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "21000,83000,39300,84000"
st "s00_axi_wdata : (C_S00_AXI_DATA_WIDTH-1:0)"
blo "21000,83800"
tm "WireNameMgr"
)
)
on &102
)
*435 (Wire
uid 3228,0
shape (OrthoPolyLine
uid 3229,0
va (VaSet
vasetType 3
)
xt "30000,83000,33250,83000"
pts [
"30000,83000"
"33250,83000"
]
)
start &15
end &160
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3230,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3231,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "30000,82000,36100,83000"
st "s00_axi_awvalid"
blo "30000,82800"
tm "WireNameMgr"
)
)
on &103
)
*436 (Wire
uid 3232,0
shape (OrthoPolyLine
uid 3233,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "30000,82000,33250,82000"
pts [
"30000,82000"
"33250,82000"
]
)
start &14
end &159
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3234,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3235,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "21000,81000,41100,82000"
st "s00_axi_awuser : (C_S00_AXI_AWUSER_WIDTH-1:0)"
blo "21000,81800"
tm "WireNameMgr"
)
)
on &104
)
*437 (Wire
uid 3236,0
shape (OrthoPolyLine
uid 3237,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "30000,81000,33250,81000"
pts [
"30000,81000"
"33250,81000"
]
)
start &13
end &157
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3238,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3239,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "26000,80000,35400,81000"
st "s00_axi_awregion : (3:0)"
blo "26000,80800"
tm "WireNameMgr"
)
)
on &105
)
*438 (Wire
uid 3240,0
shape (OrthoPolyLine
uid 3241,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "30000,80000,33250,80000"
pts [
"30000,80000"
"33250,80000"
]
)
start &12
end &155
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3242,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3243,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "26000,79000,34500,80000"
st "s00_axi_awqos : (3:0)"
blo "26000,79800"
tm "WireNameMgr"
)
)
on &106
)
*439 (Wire
uid 3244,0
shape (OrthoPolyLine
uid 3245,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "30000,79000,33250,79000"
pts [
"30000,79000"
"33250,79000"
]
)
start &11
end &154
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3246,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3247,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "26000,78000,34500,79000"
st "s00_axi_awprot : (2:0)"
blo "26000,78800"
tm "WireNameMgr"
)
)
on &107
)
*440 (Wire
uid 3248,0
shape (OrthoPolyLine
uid 3249,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "30000,78000,33250,78000"
pts [
"30000,78000"
"33250,78000"
]
)
start &10
end &150
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3250,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3251,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "26000,77000,35200,78000"
st "s00_axi_awcache : (3:0)"
blo "26000,77800"
tm "WireNameMgr"
)
)
on &108
)
*441 (Wire
uid 3252,0
shape (OrthoPolyLine
uid 3253,0
va (VaSet
vasetType 3
)
xt "30000,77000,33250,77000"
pts [
"30000,77000"
"33250,77000"
]
)
start &9
end &153
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3254,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3255,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "30000,76000,35900,77000"
st "s00_axi_awlock"
blo "30000,76800"
tm "WireNameMgr"
)
)
on &109
)
*442 (Wire
uid 3256,0
shape (OrthoPolyLine
uid 3257,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "30000,76000,33250,76000"
pts [
"30000,76000"
"33250,76000"
]
)
start &8
end &149
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3258,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3259,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "26000,75000,34900,76000"
st "s00_axi_awburst : (1:0)"
blo "26000,75800"
tm "WireNameMgr"
)
)
on &110
)
*443 (Wire
uid 3260,0
shape (OrthoPolyLine
uid 3261,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "30000,75000,33250,75000"
pts [
"30000,75000"
"33250,75000"
]
)
start &7
end &158
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3262,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3263,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "26000,74000,34600,75000"
st "s00_axi_awsize : (2:0)"
blo "26000,74800"
tm "WireNameMgr"
)
)
on &111
)
*444 (Wire
uid 4410,0
shape (OrthoPolyLine
uid 4411,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "108750,94000,116000,94000"
pts [
"108750,94000"
"116000,94000"
]
)
start &367
end &122
sat 32
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 4416,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4417,0
va (VaSet
font "arial,8,0"
)
xt "110000,93000,112600,94000"
st "sbus_i"
blo "110000,93800"
tm "WireNameMgr"
)
)
on &116
)
*445 (Wire
uid 7812,0
shape (OrthoPolyLine
uid 7813,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "108750,95000,116000,95000"
pts [
"108750,95000"
"116000,95000"
]
)
start &368
end &122
sat 32
eat 2
sty 1
st 0
sf 1
si 0
tg (WTG
uid 7814,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7815,0
va (VaSet
font "arial,8,0"
)
xt "110000,94000,113600,95000"
st "sbus_o_0"
blo "110000,94800"
tm "WireNameMgr"
)
)
on &117
)
*446 (Wire
uid 7818,0
shape (OrthoPolyLine
uid 7819,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "108750,96000,116000,96000"
pts [
"108750,96000"
"116000,96000"
]
)
start &369
end &122
sat 32
eat 2
sty 1
st 0
sf 1
si 0
tg (WTG
uid 7822,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7823,0
va (VaSet
font "arial,8,0"
)
xt "110000,95000,113600,96000"
st "sbus_o_1"
blo "110000,95800"
tm "WireNameMgr"
)
)
on &211
)
*447 (Wire
uid 7834,0
shape (OrthoPolyLine
uid 7835,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "88000,94000,94250,94000"
pts [
"88000,94000"
"94250,94000"
]
)
start &112
end &366
sat 2
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 7838,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7839,0
va (VaSet
font "arial,8,0"
)
xt "89000,93000,92600,94000"
st "sbus_i_in"
blo "89000,93800"
tm "WireNameMgr"
)
)
on &118
)
*448 (Wire
uid 7842,0
shape (OrthoPolyLine
uid 7843,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "88000,95000,94250,95000"
pts [
"94250,95000"
"88000,95000"
]
)
start &370
end &112
sat 32
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 7846,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7847,0
va (VaSet
font "arial,8,0"
)
xt "89000,94000,94100,95000"
st "sbus_o_mux"
blo "89000,94800"
tm "WireNameMgr"
)
)
on &119
)
*449 (Wire
uid 7848,0
shape (OrthoPolyLine
uid 7849,0
va (VaSet
vasetType 3
)
xt "90000,100000,94250,104000"
pts [
"90000,104000"
"90000,100000"
"94250,100000"
]
)
start &427
end &372
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 7850,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7851,0
va (VaSet
font "arial,8,0"
)
xt "92250,99000,93650,100000"
st "clk"
blo "92250,99800"
tm "WireNameMgr"
)
)
on &95
)
*450 (Wire
uid 9599,0
shape (OrthoPolyLine
uid 9600,0
va (VaSet
vasetType 3
)
xt "134000,86000,136000,86000"
pts [
"134000,86000"
"136000,86000"
]
)
start &122
end &120
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 9601,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9602,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "134000,85000,136200,86000"
st "clk_o"
blo "134000,85800"
tm "WireNameMgr"
)
)
on &337
)
*451 (Wire
uid 9611,0
shape (OrthoPolyLine
uid 9612,0
va (VaSet
vasetType 3
)
xt "134000,87000,136000,87000"
pts [
"134000,87000"
"136000,87000"
]
)
start &122
end &121
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 9613,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9614,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "134000,86000,136900,87000"
st "reset_o"
blo "134000,86800"
tm "WireNameMgr"
)
)
on &338
)
*452 (Wire
uid 9886,0
shape (OrthoPolyLine
uid 9887,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "134000,90000,136000,90000"
pts [
"134000,90000"
"136000,90000"
]
)
start &122
end &126
sat 2
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 9890,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9891,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "130000,89000,139300,90000"
st "bus0_sbus_addr : (15:0)"
blo "130000,89800"
tm "WireNameMgr"
)
)
on &212
)
*453 (Wire
uid 9902,0
shape (OrthoPolyLine
uid 9903,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "134000,91000,136000,91000"
pts [
"134000,91000"
"136000,91000"
]
)
start &122
end &127
sat 2
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 9906,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9907,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "130000,90000,139800,91000"
st "bus0_sbus_wdata : (31:0)"
blo "130000,90800"
tm "WireNameMgr"
)
)
on &213
)
*454 (Wire
uid 9918,0
shape (OrthoPolyLine
uid 9919,0
va (VaSet
vasetType 3
)
xt "134000,92000,136000,92000"
pts [
"134000,92000"
"136000,92000"
]
)
start &122
end &128
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 9922,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9923,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "131000,91000,136800,92000"
st "bus0_sbus_we"
blo "131000,91800"
tm "WireNameMgr"
)
)
on &214
)
*455 (Wire
uid 9934,0
shape (OrthoPolyLine
uid 9935,0
va (VaSet
vasetType 3
)
xt "134000,93000,136000,93000"
pts [
"134000,93000"
"136000,93000"
]
)
start &122
end &129
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 9938,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9939,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "131000,92000,136500,93000"
st "bus0_sbus_rd"
blo "131000,92800"
tm "WireNameMgr"
)
)
on &215
)
*456 (Wire
uid 9950,0
shape (OrthoPolyLine
uid 9951,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "134000,94000,136000,94000"
pts [
"136000,94000"
"134000,94000"
]
)
start &130
end &122
sat 32
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 9954,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9955,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "130000,93000,139500,94000"
st "bus0_sbus_rdata : (31:0)"
blo "130000,93800"
tm "WireNameMgr"
)
)
on &216
)
*457 (Wire
uid 9966,0
shape (OrthoPolyLine
uid 9967,0
va (VaSet
vasetType 3
)
xt "134000,95000,136000,95000"
pts [
"136000,95000"
"134000,95000"
]
)
start &131
end &122
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 9970,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9971,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "133000,94000,139000,95000"
st "bus0_sbus_ack"
blo "133000,94800"
tm "WireNameMgr"
)
)
on &217
)
*458 (Wire
uid 12013,0
shape (OrthoPolyLine
uid 12014,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "108750,97000,116000,97000"
pts [
"108750,97000"
"116000,97000"
]
)
start &373
end &122
sat 32
eat 2
sty 1
st 0
sf 1
si 0
tg (WTG
uid 12017,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12018,0
va (VaSet
font "arial,8,0"
)
xt "110000,96000,113600,97000"
st "sbus_o_2"
blo "110000,96800"
tm "WireNameMgr"
)
)
on &191
)
*459 (Wire
uid 13687,0
shape (OrthoPolyLine
uid 13688,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "134000,97000,136000,97000"
pts [
"134000,97000"
"136000,97000"
]
)
start &122
end &193
sat 2
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 13691,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13692,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "130000,96000,139300,97000"
st "bus1_sbus_addr : (15:0)"
blo "130000,96800"
tm "WireNameMgr"
)
)
on &218
)
*460 (Wire
uid 13693,0
shape (OrthoPolyLine
uid 13694,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "134000,98000,136000,98000"
pts [
"134000,98000"
"136000,98000"
]
)
start &122
end &192
sat 2
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 13697,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13698,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "130000,97000,139800,98000"
st "bus1_sbus_wdata : (31:0)"
blo "130000,97800"
tm "WireNameMgr"
)
)
on &219
)
*461 (Wire
uid 13699,0
shape (OrthoPolyLine
uid 13700,0
va (VaSet
vasetType 3
)
xt "134000,99000,136000,99000"
pts [
"134000,99000"
"136000,99000"
]
)
start &122
end &195
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 13703,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13704,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "131000,98000,136800,99000"
st "bus1_sbus_we"
blo "131000,98800"
tm "WireNameMgr"
)
)
on &220
)
*462 (Wire
uid 13705,0
shape (OrthoPolyLine
uid 13706,0
va (VaSet
vasetType 3
)
xt "134000,100000,136000,100000"
pts [
"134000,100000"
"136000,100000"
]
)
start &122
end &194
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 13709,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13710,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "131000,99000,136500,100000"
st "bus1_sbus_rd"
blo "131000,99800"
tm "WireNameMgr"
)
)
on &221
)
*463 (Wire
uid 13711,0
shape (OrthoPolyLine
uid 13712,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "134000,101000,136000,101000"
pts [
"136000,101000"
"134000,101000"
]
)
start &196
end &122
sat 32
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 13715,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13716,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "130000,100000,139500,101000"
st "bus1_sbus_rdata : (31:0)"
blo "130000,100800"
tm "WireNameMgr"
)
)
on &222
)
*464 (Wire
uid 13717,0
shape (OrthoPolyLine
uid 13718,0
va (VaSet
vasetType 3
)
xt "134000,102000,136000,102000"
pts [
"136000,102000"
"134000,102000"
]
)
start &197
end &122
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 13721,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13722,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "133000,101000,139000,102000"
st "bus1_sbus_ack"
blo "133000,101800"
tm "WireNameMgr"
)
)
on &223
)
*465 (Wire
uid 13795,0
shape (OrthoPolyLine
uid 13796,0
va (VaSet
vasetType 3
)
xt "134000,109000,136000,109000"
pts [
"136000,109000"
"134000,109000"
]
)
start &203
end &122
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 13799,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13800,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "133000,108000,139000,109000"
st "bus2_sbus_ack"
blo "133000,108800"
tm "WireNameMgr"
)
)
on &229
)
*466 (Wire
uid 13801,0
shape (OrthoPolyLine
uid 13802,0
va (VaSet
vasetType 3
)
xt "134000,107000,136000,107000"
pts [
"134000,107000"
"136000,107000"
]
)
start &122
end &201
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 13805,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13806,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "131000,106000,136500,107000"
st "bus2_sbus_rd"
blo "131000,106800"
tm "WireNameMgr"
)
)
on &227
)
*467 (Wire
uid 13807,0
shape (OrthoPolyLine
uid 13808,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "134000,104000,136000,104000"
pts [
"134000,104000"
"136000,104000"
]
)
start &122
end &198
sat 2
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 13811,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13812,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "130000,103000,139300,104000"
st "bus2_sbus_addr : (15:0)"
blo "130000,103800"
tm "WireNameMgr"
)
)
on &224
)
*468 (Wire
uid 13813,0
shape (OrthoPolyLine
uid 13814,0
va (VaSet
vasetType 3
)
xt "134000,106000,136000,106000"
pts [
"134000,106000"
"136000,106000"
]
)
start &122
end &200
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 13817,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13818,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "131000,105000,136800,106000"
st "bus2_sbus_we"
blo "131000,105800"
tm "WireNameMgr"
)
)
on &226
)
*469 (Wire
uid 13819,0
shape (OrthoPolyLine
uid 13820,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "134000,108000,136000,108000"
pts [
"136000,108000"
"134000,108000"
]
)
start &202
end &122
sat 32
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 13823,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13824,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "130000,107000,139500,108000"
st "bus2_sbus_rdata : (31:0)"
blo "130000,107800"
tm "WireNameMgr"
)
)
on &228
)
*470 (Wire
uid 13825,0
shape (OrthoPolyLine
uid 13826,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "134000,105000,136000,105000"
pts [
"134000,105000"
"136000,105000"
]
)
start &122
end &199
sat 2
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 13829,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13830,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "130000,104000,139800,105000"
st "bus2_sbus_wdata : (31:0)"
blo "130000,104800"
tm "WireNameMgr"
)
)
on &225
)
*471 (Wire
uid 13879,0
shape (OrthoPolyLine
uid 13880,0
va (VaSet
vasetType 3
)
xt "134000,119000,136000,119000"
pts [
"136000,119000"
"134000,119000"
]
)
start &209
end &122
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 13883,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13884,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "133000,118000,139000,119000"
st "bus3_sbus_ack"
blo "133000,118800"
tm "WireNameMgr"
)
)
on &235
)
*472 (Wire
uid 13885,0
shape (OrthoPolyLine
uid 13886,0
va (VaSet
vasetType 3
)
xt "134000,117000,136000,117000"
pts [
"134000,117000"
"136000,117000"
]
)
start &122
end &207
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 13889,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13890,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "131000,116000,136500,117000"
st "bus3_sbus_rd"
blo "131000,116800"
tm "WireNameMgr"
)
)
on &233
)
*473 (Wire
uid 13891,0
shape (OrthoPolyLine
uid 13892,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "134000,113000,136000,113000"
pts [
"134000,113000"
"136000,113000"
]
)
start &122
end &204
sat 2
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 13895,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13896,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "131000,112000,140300,113000"
st "bus3_sbus_addr : (15:0)"
blo "131000,112800"
tm "WireNameMgr"
)
)
on &230
)
*474 (Wire
uid 13897,0
shape (OrthoPolyLine
uid 13898,0
va (VaSet
vasetType 3
)
xt "134000,116000,136000,116000"
pts [
"134000,116000"
"136000,116000"
]
)
start &122
end &206
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 13901,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13902,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "131000,115000,136800,116000"
st "bus3_sbus_we"
blo "131000,115800"
tm "WireNameMgr"
)
)
on &232
)
*475 (Wire
uid 13903,0
shape (OrthoPolyLine
uid 13904,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "134000,118000,136000,118000"
pts [
"136000,118000"
"134000,118000"
]
)
start &208
end &122
sat 32
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 13907,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13908,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "131000,117000,140500,118000"
st "bus3_sbus_rdata : (31:0)"
blo "131000,117800"
tm "WireNameMgr"
)
)
on &234
)
*476 (Wire
uid 13909,0
shape (OrthoPolyLine
uid 13910,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "134000,114000,136000,114000"
pts [
"134000,114000"
"136000,114000"
]
)
start &122
end &205
sat 2
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 13913,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13914,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "131000,113000,140800,114000"
st "bus3_sbus_wdata : (31:0)"
blo "131000,113800"
tm "WireNameMgr"
)
)
on &231
)
*477 (Wire
uid 13977,0
shape (OrthoPolyLine
uid 13978,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "108750,98000,116000,98000"
pts [
"108750,98000"
"116000,98000"
]
)
start &374
end &122
sat 32
eat 2
sty 1
st 0
sf 1
si 0
tg (WTG
uid 13981,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13982,0
va (VaSet
font "arial,8,0"
)
xt "110000,97000,113600,98000"
st "sbus_o_3"
blo "110000,97800"
tm "WireNameMgr"
)
)
on &210
)
*478 (Wire
uid 14115,0
shape (OrthoPolyLine
uid 14116,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "108750,99000,114000,99000"
pts [
"108750,99000"
"114000,99000"
]
)
start &375
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 14119,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14120,0
va (VaSet
font "arial,8,0"
)
xt "110000,98000,113600,99000"
st "sbus_o_4"
blo "110000,98800"
tm "WireNameMgr"
)
)
on &236
)
*479 (Wire
uid 14379,0
shape (OrthoPolyLine
uid 14380,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "146000,66000,152250,66000"
pts [
"146000,66000"
"152250,66000"
]
)
end &290
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 14381,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14382,0
va (VaSet
font "arial,8,0"
)
xt "148000,65000,150600,66000"
st "sbus_i"
blo "148000,65800"
tm "WireNameMgr"
)
)
on &116
)
*480 (Wire
uid 14383,0
shape (OrthoPolyLine
uid 14384,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "146000,67000,152250,67000"
pts [
"152250,67000"
"146000,67000"
]
)
start &291
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 14385,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14386,0
va (VaSet
font "arial,8,0"
)
xt "148000,66000,151600,67000"
st "sbus_o_4"
blo "148000,66800"
tm "WireNameMgr"
)
)
on &236
)
*481 (Wire
uid 14387,0
shape (OrthoPolyLine
uid 14388,0
va (VaSet
vasetType 3
)
xt "146000,74000,152250,74000"
pts [
"152250,74000"
"146000,74000"
]
)
start &288
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 14389,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14390,0
va (VaSet
font "arial,8,0"
)
xt "147000,73000,148400,74000"
st "clk"
blo "147000,73800"
tm "WireNameMgr"
)
)
on &95
)
*482 (Wire
uid 14391,0
shape (OrthoPolyLine
uid 14392,0
va (VaSet
vasetType 3
)
xt "146000,73000,152250,73000"
pts [
"152250,73000"
"146000,73000"
]
)
start &285
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 14393,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14394,0
va (VaSet
font "arial,8,0"
)
xt "147250,72000,149350,73000"
st "reset"
blo "147250,72800"
tm "WireNameMgr"
)
)
on &94
)
*483 (Wire
uid 14395,0
shape (OrthoPolyLine
uid 14396,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "166750,66000,183000,66000"
pts [
"166750,66000"
"183000,66000"
]
)
start &286
end &241
sat 32
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 14399,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14400,0
va (VaSet
font "arial,8,0"
)
xt "168000,65000,176100,66000"
st "reg_dout : (4*32-1:0)"
blo "168000,65800"
tm "WireNameMgr"
)
)
on &264
)
*484 (Wire
uid 14401,0
shape (OrthoPolyLine
uid 14402,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "166750,67000,183000,67000"
pts [
"183000,67000"
"166750,67000"
]
)
start &241
end &287
sat 2
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 14405,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14406,0
va (VaSet
font "arial,8,0"
)
xt "168000,66000,175700,67000"
st "reg_din : (4*32-1:0)"
blo "168000,66800"
tm "WireNameMgr"
)
)
on &263
)
*485 (Wire
uid 14407,0
shape (OrthoPolyLine
uid 14408,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "191000,66000,200000,66000"
pts [
"191000,66000"
"200000,66000"
]
)
start &241
end &245
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 14413,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14414,0
va (VaSet
font "arial,8,0"
)
xt "194000,65000,199300,66000"
st "reg00 : (31:0)"
blo "194000,65800"
tm "WireNameMgr"
)
)
on &262
)
*486 (Wire
uid 14415,0
shape (OrthoPolyLine
uid 14416,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "191000,67000,200000,67000"
pts [
"191000,67000"
"200000,67000"
]
)
start &241
end &245
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 14421,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14422,0
va (VaSet
font "arial,8,0"
)
xt "194000,66000,199300,67000"
st "reg01 : (31:0)"
blo "194000,66800"
tm "WireNameMgr"
)
)
on &265
)
*487 (Wire
uid 14423,0
shape (OrthoPolyLine
uid 14424,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "191000,68000,200000,68000"
pts [
"191000,68000"
"200000,68000"
]
)
start &241
end &245
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 14429,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14430,0
va (VaSet
font "arial,8,0"
)
xt "194000,67000,199300,68000"
st "reg02 : (31:0)"
blo "194000,67800"
tm "WireNameMgr"
)
)
on &266
)
*488 (Wire
uid 14431,0
shape (OrthoPolyLine
uid 14432,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "191000,69000,200000,69000"
pts [
"191000,69000"
"200000,69000"
]
)
start &241
end &245
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 14437,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14438,0
va (VaSet
font "arial,8,0"
)
xt "194000,68000,199300,69000"
st "reg03 : (31:0)"
blo "194000,68800"
tm "WireNameMgr"
)
)
on &267
)
*489 (Wire
uid 14455,0
shape (OrthoPolyLine
uid 14456,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "164000,79000,183000,79000"
pts [
"164000,79000"
"175000,79000"
"183000,79000"
]
)
start &237
end &241
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 14461,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14462,0
va (VaSet
font "arial,8,0"
)
xt "165000,78000,171300,79000"
st "reg00_in : (31:0)"
blo "165000,78800"
tm "WireNameMgr"
)
)
on &269
)
*490 (Wire
uid 14463,0
shape (OrthoPolyLine
uid 14464,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "164000,80000,183000,80000"
pts [
"164000,80000"
"175000,80000"
"183000,80000"
]
)
start &237
end &241
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 14469,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14470,0
va (VaSet
font "arial,8,0"
)
xt "165000,79000,171300,80000"
st "reg01_in : (31:0)"
blo "165000,79800"
tm "WireNameMgr"
)
)
on &270
)
*491 (Wire
uid 14471,0
shape (OrthoPolyLine
uid 14472,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "147000,79000,156000,79000"
pts [
"147000,79000"
"156000,79000"
]
)
end &237
sat 16
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 14477,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14478,0
va (VaSet
font "arial,8,0"
)
xt "148000,78000,155000,79000"
st "timestamp : (31:0)"
blo "148000,78800"
tm "WireNameMgr"
)
)
on &271
)
*492 (Wire
uid 14503,0
shape (OrthoPolyLine
uid 14504,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "164000,81000,183000,81000"
pts [
"164000,81000"
"175000,81000"
"183000,81000"
]
)
start &237
end &241
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 14509,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14510,0
va (VaSet
font "arial,8,0"
)
xt "165000,80000,171300,81000"
st "reg02_in : (31:0)"
blo "165000,80800"
tm "WireNameMgr"
)
)
on &272
)
*493 (Wire
uid 14535,0
shape (OrthoPolyLine
uid 14536,0
va (VaSet
vasetType 3
)
xt "89000,117000,93000,117000"
pts [
"89000,117000"
"93000,117000"
]
)
start &249
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 14541,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14542,0
va (VaSet
font "arial,8,0"
)
xt "91000,116000,92000,117000"
st "hi"
blo "91000,116800"
tm "WireNameMgr"
)
)
on &273
)
*494 (Wire
uid 14543,0
shape (OrthoPolyLine
uid 14544,0
va (VaSet
vasetType 3
)
xt "89000,119000,93000,119000"
pts [
"89000,119000"
"93000,119000"
]
)
start &249
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 14549,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14550,0
va (VaSet
font "arial,8,0"
)
xt "91000,118000,92000,119000"
st "lo"
blo "91000,118800"
tm "WireNameMgr"
)
)
on &274
)
*495 (Wire
uid 14599,0
shape (OrthoPolyLine
uid 14600,0
va (VaSet
vasetType 3
)
xt "100000,140000,104250,140000"
pts [
"104250,140000"
"100000,140000"
]
)
start &301
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 14603,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14604,0
va (VaSet
font "arial,8,0"
)
xt "101000,139000,103100,140000"
st "reset"
blo "101000,139800"
tm "WireNameMgr"
)
)
on &94
)
*496 (Wire
uid 14605,0
shape (OrthoPolyLine
uid 14606,0
va (VaSet
vasetType 3
)
xt "100000,141000,104250,141000"
pts [
"104250,141000"
"100000,141000"
]
)
start &297
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 14609,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14610,0
va (VaSet
font "arial,8,0"
)
xt "101000,140000,102400,141000"
st "clk"
blo "101000,140800"
tm "WireNameMgr"
)
)
on &95
)
*497 (Wire
uid 14611,0
shape (OrthoPolyLine
uid 14612,0
va (VaSet
vasetType 3
)
xt "93000,139000,104250,139000"
pts [
"93000,139000"
"104250,139000"
]
)
end &302
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 14615,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14616,0
va (VaSet
font "arial,8,0"
)
xt "94000,138000,100600,139000"
st "timer_cnt_enable"
blo "94000,138800"
tm "WireNameMgr"
)
)
on &275
)
*498 (Wire
uid 14625,0
shape (OrthoPolyLine
uid 14626,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "166750,69000,172000,69000"
pts [
"166750,69000"
"172000,69000"
]
)
start &292
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 14629,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14630,0
va (VaSet
font "arial,8,0"
)
xt "167000,68000,172500,69000"
st "reg_we : (3:0)"
blo "167000,68800"
tm "WireNameMgr"
)
)
on &276
)
*499 (Wire
uid 14703,0
shape (OrthoPolyLine
uid 14704,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "93000,138000,104250,138000"
pts [
"104250,138000"
"93000,138000"
]
)
start &300
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 14707,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14708,0
va (VaSet
font "arial,8,0"
)
xt "94000,137000,102900,138000"
st "timer_modulus : (31:0)"
blo "94000,137800"
tm "WireNameMgr"
)
)
on &277
)
*500 (Wire
uid 14741,0
shape (OrthoPolyLine
uid 14742,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "161000,140000,165000,140000"
pts [
"161000,140000"
"165000,140000"
]
)
start &253
end &257
sat 2
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 14745,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14746,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "161750,139000,174150,140000"
st "sync_o : (C_SYNC_WIDTH-1:0)"
blo "161750,139800"
tm "WireNameMgr"
)
)
on &281
)
*501 (Wire
uid 14747,0
shape (OrthoPolyLine
uid 14748,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "76750,138000,84000,138000"
pts [
"76750,138000"
"84000,138000"
]
)
start &320
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 14751,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14752,0
va (VaSet
font "arial,8,0"
)
xt "76750,137000,83750,138000"
st "timestamp : (31:0)"
blo "76750,137800"
tm "WireNameMgr"
)
)
on &271
)
*502 (Wire
uid 14753,0
shape (OrthoPolyLine
uid 14754,0
va (VaSet
vasetType 3
)
xt "35000,139000,38250,139000"
pts [
"38250,139000"
"35000,139000"
]
)
start &312
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 14757,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14758,0
va (VaSet
font "arial,8,0"
)
xt "36000,138000,38100,139000"
st "reset"
blo "36000,138800"
tm "WireNameMgr"
)
)
on &94
)
*503 (Wire
uid 14759,0
shape (OrthoPolyLine
uid 14760,0
va (VaSet
vasetType 3
)
xt "35000,137000,38250,137000"
pts [
"35000,137000"
"38250,137000"
]
)
end &311
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 14763,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14764,0
va (VaSet
font "arial,8,0"
)
xt "37000,136000,38000,137000"
st "hi"
blo "37000,136800"
tm "WireNameMgr"
)
)
on &273
)
*504 (Wire
uid 14765,0
shape (OrthoPolyLine
uid 14766,0
va (VaSet
vasetType 3
)
xt "62000,140000,65250,140000"
pts [
"65250,140000"
"62000,140000"
]
)
start &322
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 14769,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14770,0
va (VaSet
font "arial,8,0"
)
xt "63000,139000,65100,140000"
st "reset"
blo "63000,139800"
tm "WireNameMgr"
)
)
on &94
)
*505 (Wire
uid 14771,0
shape (OrthoPolyLine
uid 14772,0
va (VaSet
vasetType 3
)
xt "35000,140000,38250,140000"
pts [
"38250,140000"
"35000,140000"
]
)
start &308
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 14775,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14776,0
va (VaSet
font "arial,8,0"
)
xt "36000,139000,37400,140000"
st "clk"
blo "36000,139800"
tm "WireNameMgr"
)
)
on &95
)
*506 (Wire
uid 14777,0
shape (OrthoPolyLine
uid 14778,0
va (VaSet
vasetType 3
)
xt "49750,138000,65250,138000"
pts [
"49750,138000"
"65250,138000"
]
)
start &313
end &321
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 14779,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14780,0
va (VaSet
font "arial,8,0"
)
xt "51750,137000,56250,138000"
st "millisec_tc"
blo "51750,137800"
tm "WireNameMgr"
)
)
on &278
)
*507 (Wire
uid 14781,0
shape (OrthoPolyLine
uid 14782,0
va (VaSet
vasetType 3
)
xt "62000,141000,65250,141000"
pts [
"65250,141000"
"62000,141000"
]
)
start &318
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 14785,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14786,0
va (VaSet
font "arial,8,0"
)
xt "63000,140000,64400,141000"
st "clk"
blo "63000,140800"
tm "WireNameMgr"
)
)
on &95
)
*508 (Wire
uid 14787,0
shape (OrthoPolyLine
uid 14788,0
va (VaSet
vasetType 3
)
xt "126750,140000,132250,140000"
pts [
"126750,140000"
"132250,140000"
]
)
start &303
end &331
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 14789,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14790,0
va (VaSet
font "arial,8,0"
)
xt "128750,139000,131150,140000"
st "cnt_tc"
blo "128750,139800"
tm "WireNameMgr"
)
)
on &279
)
*509 (Wire
uid 14791,0
shape (OrthoPolyLine
uid 14792,0
va (VaSet
vasetType 3
)
xt "128000,142000,132250,142000"
pts [
"132250,142000"
"128000,142000"
]
)
start &332
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 14795,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14796,0
va (VaSet
font "arial,8,0"
)
xt "129000,141000,131100,142000"
st "reset"
blo "129000,141800"
tm "WireNameMgr"
)
)
on &94
)
*510 (Wire
uid 14797,0
shape (OrthoPolyLine
uid 14798,0
va (VaSet
vasetType 3
)
xt "128000,143000,132250,143000"
pts [
"132250,143000"
"128000,143000"
]
)
start &328
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 14801,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14802,0
va (VaSet
font "arial,8,0"
)
xt "129000,142000,130400,143000"
st "clk"
blo "129000,142800"
tm "WireNameMgr"
)
)
on &95
)
*511 (Wire
uid 14803,0
shape (OrthoPolyLine
uid 14804,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "143750,140000,157000,140000"
pts [
"143750,140000"
"157000,140000"
]
)
start &330
end &253
sat 32
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 14807,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14808,0
va (VaSet
font "arial,8,0"
)
xt "144000,139000,157200,140000"
st "timer_out : (C_SYNC_WIDTH-2:0)"
blo "144000,139800"
tm "WireNameMgr"
)
)
on &280
)
*512 (Wire
uid 15063,0
shape (OrthoPolyLine
uid 15064,0
va (VaSet
vasetType 3
)
xt "218000,126000,223000,126000"
pts [
"218000,126000"
"223000,126000"
]
)
start &348
end &283
es 0
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 15067,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15068,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "222000,125000,224100,126000"
st "irq_o"
blo "222000,125800"
tm "WireNameMgr"
)
)
on &339
)
*513 (Wire
uid 15567,0
shape (OrthoPolyLine
uid 15568,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "164000,82000,183000,82000"
pts [
"164000,82000"
"175000,82000"
"183000,82000"
]
)
start &237
end &241
sat 2
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 15573,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15574,0
va (VaSet
font "arial,8,0"
)
xt "165000,81000,171300,82000"
st "reg03_in : (31:0)"
blo "165000,81800"
tm "WireNameMgr"
)
)
on &268
)
*514 (Wire
uid 16567,0
shape (OrthoPolyLine
uid 16568,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "88000,91000,94000,91000"
pts [
"88000,91000"
"94000,91000"
]
)
start &112
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 16573,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16574,0
va (VaSet
font "arial,8,0"
)
xt "90000,90000,95600,91000"
st "ack_cnt : (3:0)"
blo "90000,90800"
tm "WireNameMgr"
)
)
on &342
)
*515 (Wire
uid 16579,0
shape (OrthoPolyLine
uid 16580,0
va (VaSet
vasetType 3
)
xt "88000,92000,94000,92000"
pts [
"88000,92000"
"94000,92000"
]
)
start &112
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 16585,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16586,0
va (VaSet
font "arial,8,0"
)
xt "90000,91000,93700,92000"
st "ack_force"
blo "90000,91800"
tm "WireNameMgr"
)
)
on &343
)
*516 (Wire
uid 17808,0
shape (OrthoPolyLine
uid 17809,0
va (VaSet
vasetType 3
)
xt "218000,127000,222000,127000"
pts [
"218000,127000"
"222000,127000"
]
)
start &348
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 17814,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17815,0
va (VaSet
font "arial,8,0"
)
xt "219000,126000,221900,127000"
st "irq_flag"
blo "219000,126800"
tm "WireNameMgr"
)
)
on &282
)
*517 (Wire
uid 17824,0
shape (OrthoPolyLine
uid 17825,0
va (VaSet
vasetType 3
)
xt "200000,126000,210000,126000"
pts [
"200000,126000"
"210000,126000"
]
)
start &344
end &348
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 17830,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17831,0
va (VaSet
font "arial,8,0"
)
xt "201000,125000,203800,126000"
st "irq_trig"
blo "201000,125800"
tm "WireNameMgr"
)
)
on &352
)
*518 (Wire
uid 17832,0
shape (OrthoPolyLine
uid 17833,0
va (VaSet
vasetType 3
)
xt "200000,125000,210000,125000"
pts [
"200000,125000"
"210000,125000"
]
)
start &344
end &348
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 17838,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17839,0
va (VaSet
font "arial,8,0"
)
xt "201000,124000,204600,125000"
st "irq_mask"
blo "201000,124800"
tm "WireNameMgr"
)
)
on &353
)
*519 (Wire
uid 17840,0
shape (OrthoPolyLine
uid 17841,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "184000,125000,191000,125000"
pts [
"184000,125000"
"191000,125000"
]
)
end &344
sat 16
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 17846,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17847,0
va (VaSet
font "arial,8,0"
)
xt "185000,124000,190300,125000"
st "reg02 : (31:0)"
blo "185000,124800"
tm "WireNameMgr"
)
)
on &266
)
*520 (Wire
uid 17848,0
shape (OrthoPolyLine
uid 17849,0
va (VaSet
vasetType 3
)
xt "200000,127000,210000,127000"
pts [
"200000,127000"
"210000,127000"
]
)
start &344
end &348
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 17854,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17855,0
va (VaSet
font "arial,8,0"
)
xt "201000,126000,204400,127000"
st "irq_clear"
blo "201000,126800"
tm "WireNameMgr"
)
)
on &355
)
*521 (Wire
uid 17874,0
shape (OrthoPolyLine
uid 17875,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "161000,142000,176000,142000"
pts [
"161000,142000"
"176000,142000"
]
)
start &253
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 17880,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17881,0
va (VaSet
font "arial,8,0"
)
xt "162000,141000,173600,142000"
st "sync : (C_SYNC_WIDTH-1:0)"
blo "162000,141800"
tm "WireNameMgr"
)
)
on &354
)
*522 (Wire
uid 18396,0
shape (OrthoPolyLine
uid 18397,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "208000,66000,219250,66000"
pts [
"219250,66000"
"208000,66000"
]
)
end &245
sat 16
eat 2
sty 1
st 0
sf 1
si 0
tg (WTG
uid 18402,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18403,0
va (VaSet
font "arial,8,0"
)
xt "209000,65000,217900,66000"
st "timer_modulus : (31:0)"
blo "209000,65800"
tm "WireNameMgr"
)
)
on &277
)
*523 (Wire
uid 18404,0
shape (OrthoPolyLine
uid 18405,0
va (VaSet
vasetType 3
)
xt "208000,67000,219250,67000"
pts [
"208000,67000"
"219250,67000"
]
)
start &245
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 18410,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18411,0
va (VaSet
font "arial,8,0"
)
xt "209000,66000,215600,67000"
st "timer_cnt_enable"
blo "209000,66800"
tm "WireNameMgr"
)
)
on &275
)
*524 (Wire
uid 18412,0
shape (OrthoPolyLine
uid 18413,0
va (VaSet
vasetType 3
)
xt "147000,81000,156000,81000"
pts [
"147000,81000"
"156000,81000"
]
)
end &237
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 18418,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18419,0
va (VaSet
font "arial,8,0"
)
xt "148000,80000,150900,81000"
st "irq_flag"
blo "148000,80800"
tm "WireNameMgr"
)
)
on &282
)
*525 (Wire
uid 18904,0
shape (OrthoPolyLine
uid 18905,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "77750,96000,84000,96000"
pts [
"77750,96000"
"84000,96000"
]
)
start &187
end &112
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18908,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18909,0
va (VaSet
font "arial,8,0"
)
xt "79000,95000,82800,96000"
st "sbus_i_be"
blo "79000,95800"
tm "WireNameMgr"
)
)
on &356
)
*526 (Wire
uid 18918,0
shape (OrthoPolyLine
uid 18919,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "134000,115000,136000,115000"
pts [
"134000,115000"
"136000,115000"
]
)
end &357
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 18922,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18923,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "131000,114000,139200,115000"
st "bus3_sbus_be : (3:0)"
blo "131000,114800"
tm "WireNameMgr"
)
)
on &358
)
*527 (Wire
uid 18932,0
shape (OrthoPolyLine
uid 18933,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "148000,106000,150000,106000"
pts [
"148000,106000"
"150000,106000"
]
)
end &359
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 18936,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18937,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "145000,105000,153200,106000"
st "bus2_sbus_be : (3:0)"
blo "145000,105800"
tm "WireNameMgr"
)
)
on &360
)
*528 (Wire
uid 18946,0
shape (OrthoPolyLine
uid 18947,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "148000,104000,150000,104000"
pts [
"148000,104000"
"150000,104000"
]
)
end &361
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 18950,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18951,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "145000,103000,153200,104000"
st "bus1_sbus_be : (3:0)"
blo "145000,103800"
tm "WireNameMgr"
)
)
on &362
)
*529 (Wire
uid 18960,0
shape (OrthoPolyLine
uid 18961,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "148000,102000,150000,102000"
pts [
"148000,102000"
"150000,102000"
]
)
end &363
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 18964,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18965,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "145000,101000,153200,102000"
st "bus0_sbus_be : (3:0)"
blo "145000,101800"
tm "WireNameMgr"
)
)
on &364
)
*530 (Wire
uid 19528,0
shape (OrthoPolyLine
uid 19529,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "108750,100000,114000,100000"
pts [
"108750,100000"
"114000,100000"
]
)
start &376
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 19534,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19535,0
va (VaSet
font "arial,8,0"
)
xt "110000,99000,113600,100000"
st "sbus_o_5"
blo "110000,99800"
tm "WireNameMgr"
)
)
on &380
)
*531 (Wire
uid 19566,0
shape (OrthoPolyLine
uid 19567,0
va (VaSet
vasetType 3
)
xt "110000,79000,116250,79000"
pts [
"110000,79000"
"116250,79000"
]
)
end &382
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 19570,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19571,0
va (VaSet
font "arial,8,0"
)
xt "112000,78000,113400,79000"
st "clk"
blo "112000,78800"
tm "WireNameMgr"
)
)
on &95
)
*532 (Wire
uid 19572,0
shape (OrthoPolyLine
uid 19573,0
va (VaSet
vasetType 3
)
xt "110000,78000,116250,78000"
pts [
"110000,78000"
"116250,78000"
]
)
end &383
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 19576,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19577,0
va (VaSet
font "arial,8,0"
)
xt "112000,77000,114100,78000"
st "reset"
blo "112000,77800"
tm "WireNameMgr"
)
)
on &94
)
*533 (Wire
uid 19578,0
shape (OrthoPolyLine
uid 19579,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "107750,73000,116250,73000"
pts [
"107750,73000"
"116250,73000"
]
)
end &384
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 19582,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19583,0
va (VaSet
font "arial,8,0"
)
xt "110000,72000,112600,73000"
st "sbus_i"
blo "110000,72800"
tm "WireNameMgr"
)
)
on &116
)
*534 (Wire
uid 19584,0
shape (OrthoPolyLine
uid 19585,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "108000,74000,116250,74000"
pts [
"108000,74000"
"116250,74000"
]
)
end &385
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 19588,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19589,0
va (VaSet
font "arial,8,0"
)
xt "110000,73000,113600,74000"
st "sbus_o_5"
blo "110000,73800"
tm "WireNameMgr"
)
)
on &380
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *535 (PackageList
uid 1545,0
stg "VerticalLayoutStrategy"
textVec [
*536 (Text
uid 1546,0
va (VaSet
font "arial,8,1"
)
xt "22000,50000,27400,51000"
st "Package List"
blo "22000,50800"
)
*537 (MLText
uid 1547,0
va (VaSet
font "arial,8,0"
)
xt "22000,51000,33800,57000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
library work;
use work.busdef.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 1548,0
stg "VerticalLayoutStrategy"
textVec [
*538 (Text
uid 1549,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*539 (Text
uid 1550,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*540 (MLText
uid 1551,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,2000,27600,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*541 (Text
uid 1552,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*542 (MLText
uid 1553,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*543 (Text
uid 1554,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*544 (MLText
uid 1555,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "45,15,1531,857"
viewArea "85162,63075,165359,105150"
cachedDiagramExtent "-4000,-42200,232000,211400"
pageSetupInfo (PageSetupInfo
ptrCmd "\\\\SEVILLA\\KB_Kopierer_SW,winspool,"
fileName "NUL"
toPrinter 1
paperWidth 1523
paperHeight 1077
windowsPaperWidth 1523
windowsPaperHeight 1077
paperType "A3"
windowsPaperName "A3"
windowsPaperType 8
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "-85000,0"
lastUid 19615,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2100,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*545 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*546 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*547 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*548 (Text
va (VaSet
font "arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*549 (Text
va (VaSet
font "arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*550 (Text
va (VaSet
font "arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "52224,65280,52224"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*551 (Text
va (VaSet
font "arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*552 (Text
va (VaSet
font "arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*553 (Text
va (VaSet
font "arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*554 (Text
va (VaSet
font "arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*555 (Text
va (VaSet
font "arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*556 (Text
va (VaSet
font "arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*557 (Text
va (VaSet
font "arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*558 (Text
va (VaSet
font "arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*559 (Text
va (VaSet
font "arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*560 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*561 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "arial,8,0"
)
xt "200,200,2100,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
)
second (MLText
va (VaSet
font "arial,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,12500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*562 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*563 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,7300,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*564 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*565 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "arial,8,1"
)
xt "23000,59000,28400,60000"
st "Declarations"
blo "23000,59800"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "23000,60000,25700,61000"
st "Ports:"
blo "23000,60800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "23000,59000,26800,60000"
st "Pre User:"
blo "23000,59800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "23000,59000,23000,59000"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "23000,60000,30100,61000"
st "Diagram Signals:"
blo "23000,60800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "23000,59000,27700,60000"
st "Post User:"
blo "23000,59800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "23000,59000,51500,63000"
st "-- #pragma translate_off
attribute mark_debug : string;
attribute mark_debug of sbus_i_in: signal is \"true\";
attribute mark_debug of sbus_o_mux: signal is \"true\";
-- #pragma translate_on"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 708,0
usingSuid 1
emptyRow *566 (LEmptyRow
)
uid 1558,0
optionalChildren [
*567 (RefLabelRowHdr
)
*568 (TitleRowHdr
)
*569 (FilterRowHdr
)
*570 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*571 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*572 (GroupColHdr
tm "GroupColHdrMgr"
)
*573 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*574 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*575 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*576 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*577 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*578 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*579 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_wlast"
t "std_logic"
preAdd 0
posAdd 0
o 38
suid 147,0
)
)
uid 3592,0
)
*580 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_wuser"
t "std_logic_vector"
b "(C_S00_AXI_WUSER_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 40
suid 148,0
)
)
uid 3594,0
)
*581 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_wvalid"
t "std_logic"
preAdd 0
posAdd 0
o 41
suid 149,0
)
)
uid 3596,0
)
*582 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_bready"
t "std_logic"
preAdd 0
posAdd 0
o 35
suid 150,0
)
)
uid 3598,0
)
*583 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_arid"
t "std_logic_vector"
b "(C_S00_AXI_ID_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 14
suid 151,0
)
)
uid 3600,0
)
*584 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_araddr"
t "std_logic_vector"
b "(C_S00_AXI_ADDR_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 10
suid 152,0
)
)
uid 3602,0
)
*585 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_arlen"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 15
suid 153,0
)
)
uid 3604,0
)
*586 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_arsize"
t "std_logic_vector"
b "(2 downto 0)"
preAdd 0
posAdd 0
o 20
suid 154,0
)
)
uid 3606,0
)
*587 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_arburst"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 11
suid 155,0
)
)
uid 3608,0
)
*588 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_arlock"
t "std_logic"
preAdd 0
posAdd 0
o 16
suid 156,0
)
)
uid 3610,0
)
*589 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_arcache"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 12
suid 157,0
)
)
uid 3612,0
)
*590 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_arprot"
t "std_logic_vector"
b "(2 downto 0)"
preAdd 0
posAdd 0
o 17
suid 158,0
)
)
uid 3614,0
)
*591 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_arqos"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 18
suid 159,0
)
)
uid 3616,0
)
*592 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_arregion"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 19
suid 160,0
)
)
uid 3618,0
)
*593 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_aruser"
t "std_logic_vector"
b "(C_S00_AXI_ARUSER_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 21
suid 161,0
)
)
uid 3620,0
)
*594 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_arvalid"
t "std_logic"
preAdd 0
posAdd 0
o 22
suid 162,0
)
)
uid 3622,0
)
*595 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_rready"
t "std_logic"
preAdd 0
posAdd 0
o 36
suid 163,0
)
)
uid 3624,0
)
*596 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_awready"
t "std_logic"
preAdd 0
posAdd 0
o 62
suid 164,0
)
)
uid 3626,0
)
*597 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_wready"
t "std_logic"
preAdd 0
posAdd 0
o 73
suid 165,0
)
)
uid 3628,0
)
*598 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_bid"
t "std_logic_vector"
b "(C_S00_AXI_ID_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 63
suid 166,0
)
)
uid 3630,0
)
*599 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_bresp"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 64
suid 167,0
)
)
uid 3632,0
)
*600 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_buser"
t "std_logic_vector"
b "(C_S00_AXI_BUSER_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 65
suid 168,0
)
)
uid 3634,0
)
*601 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_bvalid"
t "std_logic"
preAdd 0
posAdd 0
o 66
suid 169,0
)
)
uid 3636,0
)
*602 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_arready"
t "std_logic"
preAdd 0
posAdd 0
o 61
suid 170,0
)
)
uid 3638,0
)
*603 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_rid"
t "std_logic_vector"
b "(C_S00_AXI_ID_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 68
suid 171,0
)
)
uid 3640,0
)
*604 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_rdata"
t "std_logic_vector"
b "(C_S00_AXI_DATA_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 67
suid 172,0
)
)
uid 3642,0
)
*605 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_rresp"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 70
suid 173,0
)
)
uid 3644,0
)
*606 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_rlast"
t "std_logic"
preAdd 0
posAdd 0
o 69
suid 174,0
)
)
uid 3646,0
)
*607 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_ruser"
t "std_logic_vector"
b "(C_S00_AXI_RUSER_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 71
suid 175,0
)
)
uid 3648,0
)
*608 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_rvalid"
t "std_logic"
preAdd 0
posAdd 0
o 72
suid 176,0
)
)
uid 3650,0
)
*609 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "sbus_i_addr"
t "std_logic_vector"
b "(C_SLV_ADDR_WIDTH-1 DOWNTO 0)"
o 99
suid 177,0
)
)
uid 3652,0
)
*610 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "sbus_i_wdata"
t "std_logic_vector"
b "(C_SLV_DATA_WIDTH-1 DOWNTO 0)"
o 102
suid 178,0
)
)
uid 3654,0
)
*611 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "sbus_i_we"
t "std_logic"
prec "--      sbus_i         : out    sbus_i_t;
--      sbus_o         : in     sbus_o_t;
--      dummy          : out    std_logic;"
preAdd 0
o 103
suid 179,0
)
)
uid 3656,0
)
*612 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "sbus_o_rdata"
t "std_logic_vector"
b "(C_SLV_DATA_WIDTH-1 DOWNTO 0)"
o 111
suid 180,0
)
)
uid 3658,0
)
*613 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "sbus_o_ack"
t "std_logic"
o 109
suid 181,0
)
)
uid 3660,0
)
*614 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "sbus_i_rd"
t "std_logic"
o 101
suid 182,0
)
)
uid 3662,0
)
*615 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "reset"
t "std_logic"
posAdd 0
o 97
suid 183,0
)
)
uid 3664,0
)
*616 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "clk"
t "std_logic"
prec "-- Users to add ports here"
preAdd 0
o 77
suid 184,0
)
)
uid 3666,0
)
*617 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_awlen"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 27
suid 185,0
)
)
uid 3668,0
)
*618 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_awaddr"
t "std_logic_vector"
b "(C_S00_AXI_ADDR_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 23
suid 186,0
)
)
uid 3670,0
)
*619 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_aresetn"
t "std_logic"
preAdd 0
posAdd 0
o 13
suid 187,0
)
)
uid 3672,0
)
*620 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_aclk"
t "std_logic"
prec "-- Users to add ports here

-- User ports ends
-- Do not modify the ports beyond this line


-- Ports of Axi Slave Bus Interface S00_AXI"
preAdd 0
posAdd 0
o 9
suid 188,0
)
)
uid 3674,0
)
*621 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_awid"
t "std_logic_vector"
b "(C_S00_AXI_ID_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 26
suid 189,0
)
)
uid 3676,0
)
*622 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_wstrb"
t "std_logic_vector"
b "((C_S00_AXI_DATA_WIDTH/8)-1 downto 0)"
preAdd 0
posAdd 0
o 39
suid 190,0
)
)
uid 3678,0
)
*623 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_wdata"
t "std_logic_vector"
b "(C_S00_AXI_DATA_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 37
suid 191,0
)
)
uid 3680,0
)
*624 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_awvalid"
t "std_logic"
preAdd 0
posAdd 0
o 34
suid 192,0
)
)
uid 3682,0
)
*625 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_awuser"
t "std_logic_vector"
b "(C_S00_AXI_AWUSER_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 33
suid 193,0
)
)
uid 3684,0
)
*626 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_awregion"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 31
suid 194,0
)
)
uid 3686,0
)
*627 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_awqos"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 30
suid 195,0
)
)
uid 3688,0
)
*628 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_awprot"
t "std_logic_vector"
b "(2 downto 0)"
preAdd 0
posAdd 0
o 29
suid 196,0
)
)
uid 3690,0
)
*629 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_awcache"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 25
suid 197,0
)
)
uid 3692,0
)
*630 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_awlock"
t "std_logic"
preAdd 0
posAdd 0
o 28
suid 198,0
)
)
uid 3694,0
)
*631 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_awburst"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 24
suid 199,0
)
)
uid 3696,0
)
*632 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_awsize"
t "std_logic_vector"
b "(2 downto 0)"
preAdd 0
posAdd 0
o 32
suid 200,0
)
)
uid 3698,0
)
*633 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sbus_i"
t "sbus_i_t"
o 98
suid 237,0
)
)
uid 4458,0
)
*634 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "sbus_o_0"
t "sbus_o_t"
o 104
suid 405,0
)
)
uid 7864,0
)
*635 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "sbus_i_in"
t "sbus_i_t"
o 100
suid 407,0
)
)
uid 7868,0
)
*636 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "sbus_o_mux"
t "sbus_o_t"
o 110
suid 408,0
)
)
uid 7870,0
)
*637 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "sbus_o_2"
t "sbus_o_t"
o 106
suid 520,0
)
)
uid 12362,0
)
*638 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "sbus_o_3"
t "sbus_o_t"
o 107
suid 597,0
)
)
uid 13985,0
)
*639 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "sbus_o_1"
t "sbus_o_t"
o 105
suid 598,0
)
)
uid 13987,0
)
*640 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "bus0_sbus_addr"
t "std_logic_vector"
b "(15 downto 0)"
o 42
suid 605,0
)
)
uid 14025,0
)
*641 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "bus0_sbus_wdata"
t "std_logic_vector"
b "(31 downto 0)"
o 44
suid 606,0
)
)
uid 14027,0
)
*642 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "bus0_sbus_we"
t "std_logic"
o 45
suid 607,0
)
)
uid 14029,0
)
*643 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "bus0_sbus_rd"
t "std_logic"
o 43
suid 608,0
)
)
uid 14031,0
)
*644 (LeafLogPort
port (LogicalPort
decl (Decl
n "bus0_sbus_rdata"
t "std_logic_vector"
b "(31 downto 0)"
o 2
suid 609,0
)
)
uid 14033,0
)
*645 (LeafLogPort
port (LogicalPort
decl (Decl
n "bus0_sbus_ack"
t "std_logic"
o 1
suid 610,0
)
)
uid 14035,0
)
*646 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "bus1_sbus_addr"
t "std_logic_vector"
b "(15 downto 0)"
o 46
suid 611,0
)
)
uid 14073,0
)
*647 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "bus1_sbus_wdata"
t "std_logic_vector"
b "(31 downto 0)"
o 48
suid 612,0
)
)
uid 14075,0
)
*648 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "bus1_sbus_we"
t "std_logic"
o 49
suid 613,0
)
)
uid 14077,0
)
*649 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "bus1_sbus_rd"
t "std_logic"
o 47
suid 614,0
)
)
uid 14079,0
)
*650 (LeafLogPort
port (LogicalPort
decl (Decl
n "bus1_sbus_rdata"
t "std_logic_vector"
b "(31 downto 0)"
o 4
suid 615,0
)
)
uid 14081,0
)
*651 (LeafLogPort
port (LogicalPort
decl (Decl
n "bus1_sbus_ack"
t "std_logic"
o 3
suid 616,0
)
)
uid 14083,0
)
*652 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "bus2_sbus_addr"
t "std_logic_vector"
b "(15 downto 0)"
o 50
suid 617,0
)
)
uid 14085,0
)
*653 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "bus2_sbus_wdata"
t "std_logic_vector"
b "(31 downto 0)"
o 52
suid 618,0
)
)
uid 14087,0
)
*654 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "bus2_sbus_we"
t "std_logic"
o 53
suid 619,0
)
)
uid 14089,0
)
*655 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "bus2_sbus_rd"
t "std_logic"
o 51
suid 620,0
)
)
uid 14091,0
)
*656 (LeafLogPort
port (LogicalPort
decl (Decl
n "bus2_sbus_rdata"
t "std_logic_vector"
b "(31 downto 0)"
o 6
suid 621,0
)
)
uid 14093,0
)
*657 (LeafLogPort
port (LogicalPort
decl (Decl
n "bus2_sbus_ack"
t "std_logic"
o 5
suid 622,0
)
)
uid 14095,0
)
*658 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "bus3_sbus_addr"
t "std_logic_vector"
b "(15 downto 0)"
o 54
suid 623,0
)
)
uid 14097,0
)
*659 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "bus3_sbus_wdata"
t "std_logic_vector"
b "(31 downto 0)"
o 56
suid 624,0
)
)
uid 14099,0
)
*660 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "bus3_sbus_we"
t "std_logic"
o 57
suid 625,0
)
)
uid 14101,0
)
*661 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "bus3_sbus_rd"
t "std_logic"
o 55
suid 626,0
)
)
uid 14103,0
)
*662 (LeafLogPort
port (LogicalPort
decl (Decl
n "bus3_sbus_rdata"
t "std_logic_vector"
b "(31 downto 0)"
o 8
suid 627,0
)
)
uid 14105,0
)
*663 (LeafLogPort
port (LogicalPort
decl (Decl
n "bus3_sbus_ack"
t "std_logic"
o 7
suid 628,0
)
)
uid 14107,0
)
*664 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "sbus_o_4"
t "sbus_o_t"
o 108
suid 629,0
)
)
uid 14907,0
)
*665 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg00"
t "std_logic_vector"
b "(31 downto 0)"
o 86
suid 630,0
)
)
uid 14909,0
)
*666 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "reg_din"
t "std_logic_vector"
b "( 4*32-1 downto 0 )"
eolc "parallel input for readback"
o 94
suid 631,0
)
)
uid 14911,0
)
*667 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "reg_dout"
t "std_logic_vector"
b "( 4*32-1 downto 0 )"
eolc "parallel output of all registers"
o 95
suid 632,0
)
)
uid 14913,0
)
*668 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg01"
t "std_logic_vector"
b "(31 downto 0)"
o 88
suid 637,0
)
)
uid 14919,0
)
*669 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg02"
t "std_logic_vector"
b "(31 downto 0)"
o 90
suid 638,0
)
)
uid 14921,0
)
*670 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg03"
t "std_logic_vector"
b "(31 downto 0)"
o 92
suid 639,0
)
)
uid 14923,0
)
*671 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg03_in"
t "std_logic_vector"
b "(31 downto 0)"
o 93
suid 641,0
)
)
uid 14927,0
)
*672 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg00_in"
t "std_logic_vector"
b "(31 downto 0)"
o 87
suid 642,0
)
)
uid 14929,0
)
*673 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg01_in"
t "std_logic_vector"
b "(31 downto 0)"
o 89
suid 643,0
)
)
uid 14931,0
)
*674 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "timestamp"
t "std_logic_vector"
b "(31 downto 0)"
o 116
suid 644,0
)
)
uid 14933,0
)
*675 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg02_in"
t "std_logic_vector"
b "(31 downto 0)"
o 91
suid 648,0
)
)
uid 14941,0
)
*676 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "hi"
t "std_logic"
o 79
suid 649,0
)
)
uid 14943,0
)
*677 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "lo"
t "std_logic"
o 84
suid 650,0
)
)
uid 14945,0
)
*678 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "timer_cnt_enable"
t "std_logic"
o 113
suid 657,0
)
)
uid 14959,0
)
*679 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "reg_we"
t "std_logic_vector"
b "( 3 downto 0)"
eolc "-- active high write strobes"
posAdd 0
o 96
suid 659,0
)
)
uid 14963,0
)
*680 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "timer_modulus"
t "std_logic_vector"
b "(31 downto 0)"
o 114
suid 669,0
)
)
uid 14983,0
)
*681 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "millisec_tc"
t "std_logic"
o 85
suid 675,0
)
)
uid 14993,0
)
*682 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "cnt_tc"
t "std_logic"
o 78
suid 676,0
)
)
uid 14995,0
)
*683 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "timer_out"
t "std_logic_vector"
b "(C_SYNC_WIDTH-2 downto 0)"
o 115
suid 677,0
)
)
uid 14997,0
)
*684 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "sync_o"
t "std_logic_vector"
b "(C_SYNC_WIDTH-1 downto 0)"
o 74
suid 678,0
)
)
uid 14999,0
)
*685 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "irq_flag"
t "std_logic"
o 81
suid 680,0
)
)
uid 15033,0
)
*686 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "clk_o"
t "std_logic"
prec "-- Users to add ports here"
preAdd 0
o 58
suid 683,0
)
)
uid 15244,0
)
*687 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "reset_o"
t "std_logic"
posAdd 0
o 60
suid 684,0
)
)
uid 15246,0
)
*688 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "irq_o"
t "std_logic"
o 59
suid 685,0
)
)
uid 15250,0
)
*689 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ack_cnt"
t "std_logic_vector"
b "( 3 downto 0)"
o 75
suid 690,0
)
)
uid 16589,0
)
*690 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ack_force"
t "std_logic"
o 76
suid 692,0
)
)
uid 16591,0
)
*691 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "irq_trig"
t "std_logic"
o 83
suid 694,0
)
)
uid 17884,0
)
*692 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "irq_mask"
t "std_logic"
o 82
suid 697,0
)
)
uid 17890,0
)
*693 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "sync"
t "std_logic_vector"
b "(C_SYNC_WIDTH-1 downto 0)"
o 112
suid 699,0
)
)
uid 17892,0
)
*694 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "irq_clear"
t "std_logic"
o 80
suid 702,0
)
)
uid 17906,0
)
*695 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "sbus_i_be"
t "std_logic_vector"
b "(3 downto 0)"
o 117
suid 703,0
)
)
uid 18910,0
)
*696 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "bus3_sbus_be"
t "std_logic_vector"
b "(3 downto 0)"
o 57
suid 704,0
)
)
uid 18968,0
)
*697 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "bus2_sbus_be"
t "std_logic_vector"
b "(3 downto 0)"
o 57
suid 705,0
)
)
uid 18970,0
)
*698 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "bus1_sbus_be"
t "std_logic_vector"
b "(3 downto 0)"
o 57
suid 706,0
)
)
uid 18972,0
)
*699 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "bus0_sbus_be"
t "std_logic_vector"
b "(3 downto 0)"
o 57
suid 707,0
)
)
uid 18974,0
)
*700 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "sbus_o_5"
t "sbus_o_t"
o 108
suid 708,0
)
)
uid 19538,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 1571,0
optionalChildren [
*701 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *702 (MRCItem
litem &566
pos 122
dimension 20
)
uid 1573,0
optionalChildren [
*703 (MRCItem
litem &567
pos 0
dimension 20
uid 1574,0
)
*704 (MRCItem
litem &568
pos 1
dimension 23
uid 1575,0
)
*705 (MRCItem
litem &569
pos 2
hidden 1
dimension 20
uid 1576,0
)
*706 (MRCItem
litem &579
pos 0
dimension 20
uid 3593,0
)
*707 (MRCItem
litem &580
pos 1
dimension 20
uid 3595,0
)
*708 (MRCItem
litem &581
pos 2
dimension 20
uid 3597,0
)
*709 (MRCItem
litem &582
pos 3
dimension 20
uid 3599,0
)
*710 (MRCItem
litem &583
pos 4
dimension 20
uid 3601,0
)
*711 (MRCItem
litem &584
pos 5
dimension 20
uid 3603,0
)
*712 (MRCItem
litem &585
pos 6
dimension 20
uid 3605,0
)
*713 (MRCItem
litem &586
pos 7
dimension 20
uid 3607,0
)
*714 (MRCItem
litem &587
pos 8
dimension 20
uid 3609,0
)
*715 (MRCItem
litem &588
pos 9
dimension 20
uid 3611,0
)
*716 (MRCItem
litem &589
pos 10
dimension 20
uid 3613,0
)
*717 (MRCItem
litem &590
pos 11
dimension 20
uid 3615,0
)
*718 (MRCItem
litem &591
pos 12
dimension 20
uid 3617,0
)
*719 (MRCItem
litem &592
pos 13
dimension 20
uid 3619,0
)
*720 (MRCItem
litem &593
pos 14
dimension 20
uid 3621,0
)
*721 (MRCItem
litem &594
pos 15
dimension 20
uid 3623,0
)
*722 (MRCItem
litem &595
pos 16
dimension 20
uid 3625,0
)
*723 (MRCItem
litem &596
pos 17
dimension 20
uid 3627,0
)
*724 (MRCItem
litem &597
pos 18
dimension 20
uid 3629,0
)
*725 (MRCItem
litem &598
pos 19
dimension 20
uid 3631,0
)
*726 (MRCItem
litem &599
pos 20
dimension 20
uid 3633,0
)
*727 (MRCItem
litem &600
pos 21
dimension 20
uid 3635,0
)
*728 (MRCItem
litem &601
pos 22
dimension 20
uid 3637,0
)
*729 (MRCItem
litem &602
pos 23
dimension 20
uid 3639,0
)
*730 (MRCItem
litem &603
pos 24
dimension 20
uid 3641,0
)
*731 (MRCItem
litem &604
pos 25
dimension 20
uid 3643,0
)
*732 (MRCItem
litem &605
pos 26
dimension 20
uid 3645,0
)
*733 (MRCItem
litem &606
pos 27
dimension 20
uid 3647,0
)
*734 (MRCItem
litem &607
pos 28
dimension 20
uid 3649,0
)
*735 (MRCItem
litem &608
pos 29
dimension 20
uid 3651,0
)
*736 (MRCItem
litem &609
pos 77
dimension 20
uid 3653,0
)
*737 (MRCItem
litem &610
pos 78
dimension 20
uid 3655,0
)
*738 (MRCItem
litem &611
pos 79
dimension 20
uid 3657,0
)
*739 (MRCItem
litem &612
pos 80
dimension 20
uid 3659,0
)
*740 (MRCItem
litem &613
pos 81
dimension 20
uid 3661,0
)
*741 (MRCItem
litem &614
pos 82
dimension 20
uid 3663,0
)
*742 (MRCItem
litem &615
pos 74
dimension 20
uid 3665,0
)
*743 (MRCItem
litem &616
pos 75
dimension 20
uid 3667,0
)
*744 (MRCItem
litem &617
pos 30
dimension 20
uid 3669,0
)
*745 (MRCItem
litem &618
pos 31
dimension 20
uid 3671,0
)
*746 (MRCItem
litem &619
pos 32
dimension 20
uid 3673,0
)
*747 (MRCItem
litem &620
pos 33
dimension 20
uid 3675,0
)
*748 (MRCItem
litem &621
pos 34
dimension 20
uid 3677,0
)
*749 (MRCItem
litem &622
pos 35
dimension 20
uid 3679,0
)
*750 (MRCItem
litem &623
pos 36
dimension 20
uid 3681,0
)
*751 (MRCItem
litem &624
pos 37
dimension 20
uid 3683,0
)
*752 (MRCItem
litem &625
pos 38
dimension 20
uid 3685,0
)
*753 (MRCItem
litem &626
pos 39
dimension 20
uid 3687,0
)
*754 (MRCItem
litem &627
pos 40
dimension 20
uid 3689,0
)
*755 (MRCItem
litem &628
pos 41
dimension 20
uid 3691,0
)
*756 (MRCItem
litem &629
pos 42
dimension 20
uid 3693,0
)
*757 (MRCItem
litem &630
pos 43
dimension 20
uid 3695,0
)
*758 (MRCItem
litem &631
pos 44
dimension 20
uid 3697,0
)
*759 (MRCItem
litem &632
pos 45
dimension 20
uid 3699,0
)
*760 (MRCItem
litem &633
pos 76
dimension 20
uid 4459,0
)
*761 (MRCItem
litem &634
pos 83
dimension 20
uid 7865,0
)
*762 (MRCItem
litem &635
pos 84
dimension 20
uid 7869,0
)
*763 (MRCItem
litem &636
pos 85
dimension 20
uid 7871,0
)
*764 (MRCItem
litem &637
pos 86
dimension 20
uid 12363,0
)
*765 (MRCItem
litem &638
pos 87
dimension 20
uid 13986,0
)
*766 (MRCItem
litem &639
pos 88
dimension 20
uid 13988,0
)
*767 (MRCItem
litem &640
pos 46
dimension 20
uid 14026,0
)
*768 (MRCItem
litem &641
pos 47
dimension 20
uid 14028,0
)
*769 (MRCItem
litem &642
pos 48
dimension 20
uid 14030,0
)
*770 (MRCItem
litem &643
pos 49
dimension 20
uid 14032,0
)
*771 (MRCItem
litem &644
pos 50
dimension 20
uid 14034,0
)
*772 (MRCItem
litem &645
pos 51
dimension 20
uid 14036,0
)
*773 (MRCItem
litem &646
pos 52
dimension 20
uid 14074,0
)
*774 (MRCItem
litem &647
pos 53
dimension 20
uid 14076,0
)
*775 (MRCItem
litem &648
pos 54
dimension 20
uid 14078,0
)
*776 (MRCItem
litem &649
pos 55
dimension 20
uid 14080,0
)
*777 (MRCItem
litem &650
pos 56
dimension 20
uid 14082,0
)
*778 (MRCItem
litem &651
pos 57
dimension 20
uid 14084,0
)
*779 (MRCItem
litem &652
pos 58
dimension 20
uid 14086,0
)
*780 (MRCItem
litem &653
pos 59
dimension 20
uid 14088,0
)
*781 (MRCItem
litem &654
pos 60
dimension 20
uid 14090,0
)
*782 (MRCItem
litem &655
pos 61
dimension 20
uid 14092,0
)
*783 (MRCItem
litem &656
pos 62
dimension 20
uid 14094,0
)
*784 (MRCItem
litem &657
pos 63
dimension 20
uid 14096,0
)
*785 (MRCItem
litem &658
pos 64
dimension 20
uid 14098,0
)
*786 (MRCItem
litem &659
pos 65
dimension 20
uid 14100,0
)
*787 (MRCItem
litem &660
pos 66
dimension 20
uid 14102,0
)
*788 (MRCItem
litem &661
pos 67
dimension 20
uid 14104,0
)
*789 (MRCItem
litem &662
pos 68
dimension 20
uid 14106,0
)
*790 (MRCItem
litem &663
pos 69
dimension 20
uid 14108,0
)
*791 (MRCItem
litem &664
pos 89
dimension 20
uid 14908,0
)
*792 (MRCItem
litem &665
pos 90
dimension 20
uid 14910,0
)
*793 (MRCItem
litem &666
pos 91
dimension 20
uid 14912,0
)
*794 (MRCItem
litem &667
pos 92
dimension 20
uid 14914,0
)
*795 (MRCItem
litem &668
pos 93
dimension 20
uid 14920,0
)
*796 (MRCItem
litem &669
pos 94
dimension 20
uid 14922,0
)
*797 (MRCItem
litem &670
pos 95
dimension 20
uid 14924,0
)
*798 (MRCItem
litem &671
pos 96
dimension 20
uid 14928,0
)
*799 (MRCItem
litem &672
pos 97
dimension 20
uid 14930,0
)
*800 (MRCItem
litem &673
pos 98
dimension 20
uid 14932,0
)
*801 (MRCItem
litem &674
pos 99
dimension 20
uid 14934,0
)
*802 (MRCItem
litem &675
pos 100
dimension 20
uid 14942,0
)
*803 (MRCItem
litem &676
pos 101
dimension 20
uid 14944,0
)
*804 (MRCItem
litem &677
pos 102
dimension 20
uid 14946,0
)
*805 (MRCItem
litem &678
pos 103
dimension 20
uid 14960,0
)
*806 (MRCItem
litem &679
pos 104
dimension 20
uid 14964,0
)
*807 (MRCItem
litem &680
pos 105
dimension 20
uid 14984,0
)
*808 (MRCItem
litem &681
pos 106
dimension 20
uid 14994,0
)
*809 (MRCItem
litem &682
pos 107
dimension 20
uid 14996,0
)
*810 (MRCItem
litem &683
pos 108
dimension 20
uid 14998,0
)
*811 (MRCItem
litem &684
pos 70
dimension 20
uid 15000,0
)
*812 (MRCItem
litem &685
pos 109
dimension 20
uid 15034,0
)
*813 (MRCItem
litem &686
pos 71
dimension 20
uid 15245,0
)
*814 (MRCItem
litem &687
pos 72
dimension 20
uid 15247,0
)
*815 (MRCItem
litem &688
pos 73
dimension 20
uid 15251,0
)
*816 (MRCItem
litem &689
pos 110
dimension 20
uid 16590,0
)
*817 (MRCItem
litem &690
pos 111
dimension 20
uid 16592,0
)
*818 (MRCItem
litem &691
pos 112
dimension 20
uid 17885,0
)
*819 (MRCItem
litem &692
pos 113
dimension 20
uid 17891,0
)
*820 (MRCItem
litem &693
pos 114
dimension 20
uid 17893,0
)
*821 (MRCItem
litem &694
pos 115
dimension 20
uid 17907,0
)
*822 (MRCItem
litem &695
pos 116
dimension 20
uid 18911,0
)
*823 (MRCItem
litem &696
pos 117
dimension 20
uid 18969,0
)
*824 (MRCItem
litem &697
pos 118
dimension 20
uid 18971,0
)
*825 (MRCItem
litem &698
pos 119
dimension 20
uid 18973,0
)
*826 (MRCItem
litem &699
pos 120
dimension 20
uid 18975,0
)
*827 (MRCItem
litem &700
pos 121
dimension 20
uid 19539,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 1577,0
optionalChildren [
*828 (MRCItem
litem &570
pos 0
dimension 20
uid 1578,0
)
*829 (MRCItem
litem &572
pos 1
dimension 50
uid 1579,0
)
*830 (MRCItem
litem &573
pos 2
dimension 100
uid 1580,0
)
*831 (MRCItem
litem &574
pos 3
dimension 50
uid 1581,0
)
*832 (MRCItem
litem &575
pos 4
dimension 100
uid 1582,0
)
*833 (MRCItem
litem &576
pos 5
dimension 100
uid 1583,0
)
*834 (MRCItem
litem &577
pos 6
dimension 50
uid 1584,0
)
*835 (MRCItem
litem &578
pos 7
dimension 80
uid 1585,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 1572,0
vaOverrides [
]
)
]
)
uid 1557,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *836 (LEmptyRow
)
uid 1587,0
optionalChildren [
*837 (RefLabelRowHdr
)
*838 (TitleRowHdr
)
*839 (FilterRowHdr
)
*840 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*841 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*842 (GroupColHdr
tm "GroupColHdrMgr"
)
*843 (NameColHdr
tm "GenericNameColHdrMgr"
)
*844 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*845 (InitColHdr
tm "GenericValueColHdrMgr"
)
*846 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*847 (EolColHdr
tm "GenericEolColHdrMgr"
)
*848 (LogGeneric
generic (GiElement
name "C_S00_AXI_ADDR_WIDTH"
type "integer"
value "18"
)
uid 4113,0
)
*849 (LogGeneric
generic (GiElement
name "C_S00_AXI_ARUSER_WIDTH"
type "integer"
value "0"
)
uid 4115,0
)
*850 (LogGeneric
generic (GiElement
name "C_S00_AXI_AWUSER_WIDTH"
type "integer"
value "0"
)
uid 4117,0
)
*851 (LogGeneric
generic (GiElement
name "C_S00_AXI_BUSER_WIDTH"
type "integer"
value "0"
)
uid 4119,0
)
*852 (LogGeneric
generic (GiElement
name "C_S00_AXI_DATA_WIDTH"
type "integer"
value "32"
)
uid 4121,0
)
*853 (LogGeneric
generic (GiElement
name "C_S00_AXI_ID_WIDTH"
type "integer"
value "12"
pr "-- Users to add parameters here

-- User parameters ends
-- Do not modify the parameters beyond this line


-- Parameters of Axi Slave Bus Interface S00_AXI"
apr 0
)
uid 4123,0
)
*854 (LogGeneric
generic (GiElement
name "C_S00_AXI_RUSER_WIDTH"
type "integer"
value "0"
)
uid 4125,0
)
*855 (LogGeneric
generic (GiElement
name "C_S00_AXI_WUSER_WIDTH"
type "integer"
value "0"
)
uid 4127,0
)
*856 (LogGeneric
generic (GiElement
name "C_SLV_ADDR_WIDTH"
type "integer"
value "16"
)
uid 4152,0
)
*857 (LogGeneric
generic (GiElement
name "C_SLV_DATA_WIDTH"
type "integer"
value "32"
)
uid 4154,0
)
*858 (LogGeneric
generic (GiElement
name "C_SYNC_WIDTH"
type "integer"
value "8"
)
uid 15038,0
)
*859 (LogGeneric
generic (GiElement
name "hw_serial_number_g"
type "integer"
value "12"
)
uid 15044,0
)
*860 (LogGeneric
generic (GiElement
name "hw_version_g"
type "integer"
value "123"
)
uid 15046,0
)
*861 (LogGeneric
generic (GiElement
name "C_CORE_CLOCK_FREQ"
type "integer"
value "100000000"
)
uid 17894,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 1599,0
optionalChildren [
*862 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *863 (MRCItem
litem &836
pos 14
dimension 20
)
uid 1601,0
optionalChildren [
*864 (MRCItem
litem &837
pos 0
dimension 20
uid 1602,0
)
*865 (MRCItem
litem &838
pos 1
dimension 23
uid 1603,0
)
*866 (MRCItem
litem &839
pos 2
hidden 1
dimension 20
uid 1604,0
)
*867 (MRCItem
litem &848
pos 0
dimension 20
uid 4112,0
)
*868 (MRCItem
litem &849
pos 1
dimension 20
uid 4114,0
)
*869 (MRCItem
litem &850
pos 2
dimension 20
uid 4116,0
)
*870 (MRCItem
litem &851
pos 3
dimension 20
uid 4118,0
)
*871 (MRCItem
litem &852
pos 4
dimension 20
uid 4120,0
)
*872 (MRCItem
litem &853
pos 5
dimension 20
uid 4122,0
)
*873 (MRCItem
litem &854
pos 6
dimension 20
uid 4124,0
)
*874 (MRCItem
litem &855
pos 7
dimension 20
uid 4126,0
)
*875 (MRCItem
litem &856
pos 8
dimension 20
uid 4151,0
)
*876 (MRCItem
litem &857
pos 9
dimension 20
uid 4153,0
)
*877 (MRCItem
litem &858
pos 10
dimension 20
uid 15037,0
)
*878 (MRCItem
litem &859
pos 12
dimension 20
uid 15043,0
)
*879 (MRCItem
litem &860
pos 13
dimension 20
uid 15045,0
)
*880 (MRCItem
litem &861
pos 11
dimension 20
uid 17895,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 1605,0
optionalChildren [
*881 (MRCItem
litem &840
pos 0
dimension 20
uid 1606,0
)
*882 (MRCItem
litem &842
pos 1
dimension 50
uid 1607,0
)
*883 (MRCItem
litem &843
pos 2
dimension 223
uid 1608,0
)
*884 (MRCItem
litem &844
pos 3
dimension 100
uid 1609,0
)
*885 (MRCItem
litem &845
pos 4
dimension 50
uid 1610,0
)
*886 (MRCItem
litem &846
pos 5
dimension 50
uid 1611,0
)
*887 (MRCItem
litem &847
pos 6
dimension 80
uid 1612,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 1600,0
vaOverrides [
]
)
]
)
uid 1586,0
type 1
)
activeModelName "BlockDiag"
)
