/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  reg [4:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  reg [22:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  reg [6:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_13z = celloutsig_1_5z ? celloutsig_1_7z : celloutsig_1_9z;
  assign celloutsig_1_18z = celloutsig_1_11z ? celloutsig_1_1z : celloutsig_1_14z;
  assign celloutsig_0_8z = in_data[1] ? celloutsig_0_3z[2] : celloutsig_0_6z;
  assign celloutsig_0_10z = celloutsig_0_0z ? celloutsig_0_5z : celloutsig_0_0z;
  assign celloutsig_0_19z = celloutsig_0_6z ? in_data[56] : celloutsig_0_14z;
  assign celloutsig_0_0z = ~(in_data[23] ^ in_data[84]);
  assign celloutsig_1_3z = ~(celloutsig_1_2z ^ celloutsig_1_1z);
  assign celloutsig_1_4z = ~(celloutsig_1_0z ^ in_data[180]);
  assign celloutsig_1_11z = ~(celloutsig_1_9z ^ celloutsig_1_7z);
  assign celloutsig_1_15z = ~(celloutsig_1_13z ^ in_data[143]);
  assign celloutsig_0_6z = ~(in_data[94] ^ celloutsig_0_1z);
  assign celloutsig_1_5z = { in_data[143:140], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z } > { in_data[114:111], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_9z = { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z } > { celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_1_10z = { in_data[178:177], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_5z } > { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_7z };
  assign celloutsig_0_4z = celloutsig_0_3z[4:1] > { celloutsig_0_3z[5:3], celloutsig_0_0z };
  assign celloutsig_1_19z = { celloutsig_1_6z, celloutsig_1_15z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_2z } > { in_data[130:125], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_5z = { in_data[46:25], celloutsig_0_2z } > { in_data[73:67], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_12z = { celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_6z } > { in_data[45:38], celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_1z = in_data[43:40] > in_data[75:72];
  assign celloutsig_0_15z = celloutsig_0_3z[5:0] > { celloutsig_0_3z[4:1], celloutsig_0_10z, celloutsig_0_0z };
  assign celloutsig_0_16z = { celloutsig_0_3z[1:0], celloutsig_0_6z } > in_data[62:60];
  assign celloutsig_0_20z = { in_data[22:16], celloutsig_0_12z } > { celloutsig_0_19z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_2z = in_data[30:20] > { in_data[76:67], celloutsig_0_1z };
  assign celloutsig_0_28z = { in_data[23:12], celloutsig_0_2z, celloutsig_0_26z } > { in_data[17:6], celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_1_1z = | { in_data[170:169], in_data[144:142] };
  assign celloutsig_1_2z = | in_data[131:117];
  assign celloutsig_1_6z = | { celloutsig_1_4z, celloutsig_1_3z, in_data[170:169], in_data[144:142], in_data[114:105] };
  assign celloutsig_1_7z = | { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z, in_data[189:187], in_data[170:169], in_data[144:142], in_data[131:117], in_data[114:105] };
  assign celloutsig_1_8z = | { celloutsig_1_4z, celloutsig_1_3z, in_data[170:169], in_data[144:142], in_data[131:117] };
  assign celloutsig_1_14z = | { celloutsig_1_4z, celloutsig_1_3z, in_data[170:169], in_data[144:142], in_data[131:117], in_data[106:104] };
  assign celloutsig_0_14z = | { celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_26z = | { celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_3z[3], celloutsig_0_0z };
  assign celloutsig_0_30z = | { celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_1_0z = | in_data[144:142];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_3z = 7'h00;
    else if (!clkin_data[0]) celloutsig_0_3z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_18z = 5'h00;
    else if (clkin_data[32]) celloutsig_0_18z = { celloutsig_0_3z[3:0], celloutsig_0_1z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_29z = 23'h000000;
    else if (clkin_data[32]) celloutsig_0_29z = { in_data[68:59], celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_19z, celloutsig_0_20z, celloutsig_0_28z, celloutsig_0_12z };
  assign { out_data[128], out_data[96], out_data[54:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
