Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/cipolletta/Documenti/SSDS/assignment_gamma/lapo/incRam/test_lapo_profiling_isim_beh.exe -prj /home/cipolletta/Documenti/SSDS/assignment_gamma/lapo/incRam/test_lapo_profiling_beh.prj work.test_lapo_profiling 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/cipolletta/Documenti/SSDS/assignment_gamma/lapo/incRam/ipcore_dir/LUT_rom_2.vhd" into library work
Parsing VHDL file "/home/cipolletta/Documenti/SSDS/assignment_gamma/lapo/incRam/mux2_parallelism.vhd" into library work
Parsing VHDL file "/home/cipolletta/Documenti/SSDS/assignment_gamma/lapo/incRam/ipcore_dir/ram.vhd" into library work
Parsing VHDL file "/home/cipolletta/Documenti/SSDS/assignment_gamma/lapo/incRam/inc.vhd" into library work
Parsing VHDL file "/home/cipolletta/Documenti/SSDS/assignment_gamma/lapo/incRam/down_timer.vhd" into library work
Parsing VHDL file "/home/cipolletta/Documenti/SSDS/assignment_gamma/lapo/incRam/down_counter_genric.vhd" into library work
Parsing VHDL file "/home/cipolletta/Documenti/SSDS/assignment_gamma/lapo/incRam/DP.vhd" into library work
Parsing VHDL file "/home/cipolletta/Documenti/SSDS/assignment_gamma/lapo/incRam/CU.vhd" into library work
Parsing VHDL file "/home/cipolletta/Documenti/SSDS/assignment_gamma/lapo/incRam/controllerB.vhd" into library work
Parsing VHDL file "/home/cipolletta/Documenti/SSDS/assignment_gamma/lapo/incRam/load_reg_N.vhd" into library work
Parsing VHDL file "/home/cipolletta/Documenti/SSDS/assignment_gamma/lapo/incRam/incRam.vhd" into library work
Parsing VHDL file "/home/cipolletta/Documenti/SSDS/assignment_gamma/lapo/incRam/D_FF.vhd" into library work
Parsing VHDL file "/home/cipolletta/Documenti/SSDS/assignment_gamma/lapo/incRam/LAPO.vhd" into library work
Parsing VHDL file "/home/cipolletta/Documenti/SSDS/assignment_gamma/lapo/incRam/test_lapo_profiling.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 116308 KB
Fuse CPU Usage: 1520 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package textio
Compiling package std_logic_textio
Compiling package numeric_std
Compiling architecture behavioral of entity load_reg_N [\load_reg_N(64)\]
Compiling architecture behavioral of entity D_FF [d_ff_default]
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V7_3_output_stage [\BLK_MEM_GEN_V7_3_output_stage("...]
Compiling architecture softecc_output_reg_stage_behavioral of entity BLK_MEM_GEN_V7_3_softecc_output_reg_stage [\BLK_MEM_GEN_V7_3_softecc_output...]
Compiling architecture mem_module_behavioral of entity BLK_MEM_GEN_V7_3_mem_module [\BLK_MEM_GEN_V7_3_mem_module("bl...]
Compiling architecture behavioral of entity BLK_MEM_GEN_V7_3 [\BLK_MEM_GEN_V7_3("blk_mem_gen_v...]
Compiling architecture lut_rom_2_a of entity LUT_rom_2 [lut_rom_2_default]
Compiling package vcomponents
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V7_3_output_stage [\BLK_MEM_GEN_V7_3_output_stage("...]
Compiling architecture softecc_output_reg_stage_behavioral of entity BLK_MEM_GEN_V7_3_softecc_output_reg_stage [\BLK_MEM_GEN_V7_3_softecc_output...]
Compiling architecture mem_module_behavioral of entity BLK_MEM_GEN_V7_3_mem_module [\BLK_MEM_GEN_V7_3_mem_module("bl...]
Compiling architecture behavioral of entity BLK_MEM_GEN_V7_3 [\BLK_MEM_GEN_V7_3("blk_mem_gen_v...]
Compiling architecture ram_a of entity ram [ram_default]
Compiling architecture behavioral of entity mux2_parallelism [\mux2_parallelism(7)\]
Compiling architecture behavioral of entity mux2_parallelism [\mux2_parallelism(16)\]
Compiling architecture behavioral of entity down_counter_generic [\down_counter_generic(7)\]
Compiling architecture behavioral of entity down_timer [\down_timer(3)\]
Compiling architecture behavioral of entity inc [inc_default]
Compiling architecture structural of entity DP [\DP(7)\]
Compiling architecture behavioral of entity CU [cu_default]
Compiling architecture behavioral of entity controllerB [controllerb_default]
Compiling architecture behavioral of entity incRam [\incRam(7)\]
Compiling architecture behavioral of entity LAPO [\LAPO(64,64,7)\]
Compiling architecture behavior of entity test_lapo_profiling
Time Resolution for simulation is 1ps.
Waiting for 18 sub-compilation(s) to finish...
Compiled 53 VHDL Units
Built simulation executable /home/cipolletta/Documenti/SSDS/assignment_gamma/lapo/incRam/test_lapo_profiling_isim_beh.exe
Fuse Memory Usage: 699288 KB
Fuse CPU Usage: 1890 ms
GCC CPU Usage: 5260 ms
