#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b03070 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1adf160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x1b293c0 .functor NOT 1, L_0x1b2c0b0, C4<0>, C4<0>, C4<0>;
L_0x1b2bee0 .functor XOR 5, L_0x1b2bd10, L_0x1b2bdb0, C4<00000>, C4<00000>;
L_0x1b2bff0 .functor XOR 5, L_0x1b2bee0, L_0x1b2bf50, C4<00000>, C4<00000>;
v0x1b28740_0 .net *"_ivl_10", 4 0, L_0x1b2bf50;  1 drivers
v0x1b28840_0 .net *"_ivl_12", 4 0, L_0x1b2bff0;  1 drivers
v0x1b28920_0 .net *"_ivl_2", 4 0, L_0x1b2bc70;  1 drivers
v0x1b289e0_0 .net *"_ivl_4", 4 0, L_0x1b2bd10;  1 drivers
v0x1b28ac0_0 .net *"_ivl_6", 4 0, L_0x1b2bdb0;  1 drivers
v0x1b28bf0_0 .net *"_ivl_8", 4 0, L_0x1b2bee0;  1 drivers
v0x1b28cd0_0 .var "clk", 0 0;
v0x1b28d70_0 .var/2u "stats1", 159 0;
v0x1b28e30_0 .var/2u "strobe", 0 0;
v0x1b28f80_0 .net "sum_dut", 4 0, L_0x1b2ba80;  1 drivers
v0x1b29040_0 .net "sum_ref", 4 0, L_0x1b29730;  1 drivers
v0x1b290e0_0 .net "tb_match", 0 0, L_0x1b2c0b0;  1 drivers
v0x1b29180_0 .net "tb_mismatch", 0 0, L_0x1b293c0;  1 drivers
v0x1b29240_0 .net "x", 3 0, v0x1b24b90_0;  1 drivers
v0x1b29300_0 .net "y", 3 0, v0x1b24c50_0;  1 drivers
L_0x1b2bc70 .concat [ 5 0 0 0], L_0x1b29730;
L_0x1b2bd10 .concat [ 5 0 0 0], L_0x1b29730;
L_0x1b2bdb0 .concat [ 5 0 0 0], L_0x1b2ba80;
L_0x1b2bf50 .concat [ 5 0 0 0], L_0x1b29730;
L_0x1b2c0b0 .cmp/eeq 5, L_0x1b2bc70, L_0x1b2bff0;
S_0x1ae8d10 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x1adf160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1aeea20_0 .net *"_ivl_0", 4 0, L_0x1b29450;  1 drivers
L_0x7f80cc031018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1aec1b0_0 .net *"_ivl_3", 0 0, L_0x7f80cc031018;  1 drivers
v0x1ae9940_0 .net *"_ivl_4", 4 0, L_0x1b295b0;  1 drivers
L_0x7f80cc031060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1b24440_0 .net *"_ivl_7", 0 0, L_0x7f80cc031060;  1 drivers
v0x1b24520_0 .net "sum", 4 0, L_0x1b29730;  alias, 1 drivers
v0x1b24650_0 .net "x", 3 0, v0x1b24b90_0;  alias, 1 drivers
v0x1b24730_0 .net "y", 3 0, v0x1b24c50_0;  alias, 1 drivers
L_0x1b29450 .concat [ 4 1 0 0], v0x1b24b90_0, L_0x7f80cc031018;
L_0x1b295b0 .concat [ 4 1 0 0], v0x1b24c50_0, L_0x7f80cc031060;
L_0x1b29730 .arith/sum 5, L_0x1b29450, L_0x1b295b0;
S_0x1b24890 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x1adf160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x1b24ab0_0 .net "clk", 0 0, v0x1b28cd0_0;  1 drivers
v0x1b24b90_0 .var "x", 3 0;
v0x1b24c50_0 .var "y", 3 0;
E_0x1af2810/0 .event negedge, v0x1b24ab0_0;
E_0x1af2810/1 .event posedge, v0x1b24ab0_0;
E_0x1af2810 .event/or E_0x1af2810/0, E_0x1af2810/1;
S_0x1b24d30 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x1adf160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1b27ef0_0 .net "carry1", 0 0, L_0x1b29d90;  1 drivers
v0x1b27fb0_0 .net "carry2", 0 0, L_0x1b2a670;  1 drivers
v0x1b280c0_0 .net "carry3", 0 0, L_0x1b2ae50;  1 drivers
v0x1b281b0_0 .net "sum", 4 0, L_0x1b2ba80;  alias, 1 drivers
v0x1b28250_0 .net "x", 3 0, v0x1b24b90_0;  alias, 1 drivers
v0x1b283b0_0 .net "y", 3 0, v0x1b24c50_0;  alias, 1 drivers
L_0x1b29ea0 .part v0x1b24b90_0, 0, 1;
L_0x1b29fd0 .part v0x1b24c50_0, 0, 1;
L_0x1b2a100 .part L_0x1b2ba80, 3, 1;
L_0x1b2a780 .part v0x1b24b90_0, 1, 1;
L_0x1b2a8e0 .part v0x1b24c50_0, 1, 1;
L_0x1b2af60 .part v0x1b24b90_0, 2, 1;
L_0x1b2b0d0 .part v0x1b24c50_0, 2, 1;
L_0x1b2b750 .part v0x1b24b90_0, 3, 1;
L_0x1b2b8d0 .part v0x1b24c50_0, 3, 1;
LS_0x1b2ba80_0_0 .concat8 [ 1 1 1 1], L_0x1b298e0, L_0x1b2a2a0, L_0x1b2aa80, L_0x1b2b270;
LS_0x1b2ba80_0_4 .concat8 [ 1 0 0 0], L_0x1b2b640;
L_0x1b2ba80 .concat8 [ 4 1 0 0], LS_0x1b2ba80_0_0, LS_0x1b2ba80_0_4;
S_0x1b24f10 .scope module, "FA0" "full_adder" 4 11, 4 17 0, S_0x1b24d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x1b297d0 .functor XOR 1, L_0x1b29ea0, L_0x1b29fd0, C4<0>, C4<0>;
L_0x1b298e0 .functor XOR 1, L_0x1b297d0, L_0x1b2a100, C4<0>, C4<0>;
L_0x1b299a0 .functor AND 1, L_0x1b29ea0, L_0x1b29fd0, C4<1>, C4<1>;
L_0x1b29ae0 .functor AND 1, L_0x1b29ea0, L_0x1b2a100, C4<1>, C4<1>;
L_0x1b29bd0 .functor OR 1, L_0x1b299a0, L_0x1b29ae0, C4<0>, C4<0>;
L_0x1b29ce0 .functor AND 1, L_0x1b29fd0, L_0x1b2a100, C4<1>, C4<1>;
L_0x1b29d90 .functor OR 1, L_0x1b29bd0, L_0x1b29ce0, C4<0>, C4<0>;
v0x1b251a0_0 .net *"_ivl_0", 0 0, L_0x1b297d0;  1 drivers
v0x1b252a0_0 .net *"_ivl_10", 0 0, L_0x1b29ce0;  1 drivers
v0x1b25380_0 .net *"_ivl_4", 0 0, L_0x1b299a0;  1 drivers
v0x1b25470_0 .net *"_ivl_6", 0 0, L_0x1b29ae0;  1 drivers
v0x1b25550_0 .net *"_ivl_8", 0 0, L_0x1b29bd0;  1 drivers
v0x1b25680_0 .net "a", 0 0, L_0x1b29ea0;  1 drivers
v0x1b25740_0 .net "b", 0 0, L_0x1b29fd0;  1 drivers
v0x1b25800_0 .net "c_in", 0 0, L_0x1b2a100;  1 drivers
v0x1b258c0_0 .net "c_out", 0 0, L_0x1b29d90;  alias, 1 drivers
v0x1b25980_0 .net "sum", 0 0, L_0x1b298e0;  1 drivers
S_0x1b25ae0 .scope module, "FA1" "full_adder" 4 12, 4 17 0, S_0x1b24d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x1b2a230 .functor XOR 1, L_0x1b2a780, L_0x1b2a8e0, C4<0>, C4<0>;
L_0x1b2a2a0 .functor XOR 1, L_0x1b2a230, L_0x1b29d90, C4<0>, C4<0>;
L_0x1b2a3a0 .functor AND 1, L_0x1b2a780, L_0x1b2a8e0, C4<1>, C4<1>;
L_0x1b2a410 .functor AND 1, L_0x1b2a780, L_0x1b29d90, C4<1>, C4<1>;
L_0x1b2a4b0 .functor OR 1, L_0x1b2a3a0, L_0x1b2a410, C4<0>, C4<0>;
L_0x1b2a5c0 .functor AND 1, L_0x1b2a8e0, L_0x1b29d90, C4<1>, C4<1>;
L_0x1b2a670 .functor OR 1, L_0x1b2a4b0, L_0x1b2a5c0, C4<0>, C4<0>;
v0x1b25d40_0 .net *"_ivl_0", 0 0, L_0x1b2a230;  1 drivers
v0x1b25e20_0 .net *"_ivl_10", 0 0, L_0x1b2a5c0;  1 drivers
v0x1b25f00_0 .net *"_ivl_4", 0 0, L_0x1b2a3a0;  1 drivers
v0x1b25ff0_0 .net *"_ivl_6", 0 0, L_0x1b2a410;  1 drivers
v0x1b260d0_0 .net *"_ivl_8", 0 0, L_0x1b2a4b0;  1 drivers
v0x1b26200_0 .net "a", 0 0, L_0x1b2a780;  1 drivers
v0x1b262c0_0 .net "b", 0 0, L_0x1b2a8e0;  1 drivers
v0x1b26380_0 .net "c_in", 0 0, L_0x1b29d90;  alias, 1 drivers
v0x1b26420_0 .net "c_out", 0 0, L_0x1b2a670;  alias, 1 drivers
v0x1b26550_0 .net "sum", 0 0, L_0x1b2a2a0;  1 drivers
S_0x1b266e0 .scope module, "FA2" "full_adder" 4 13, 4 17 0, S_0x1b24d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x1b2aa10 .functor XOR 1, L_0x1b2af60, L_0x1b2b0d0, C4<0>, C4<0>;
L_0x1b2aa80 .functor XOR 1, L_0x1b2aa10, L_0x1b2a670, C4<0>, C4<0>;
L_0x1b2ab80 .functor AND 1, L_0x1b2af60, L_0x1b2b0d0, C4<1>, C4<1>;
L_0x1b2abf0 .functor AND 1, L_0x1b2af60, L_0x1b2a670, C4<1>, C4<1>;
L_0x1b2ac90 .functor OR 1, L_0x1b2ab80, L_0x1b2abf0, C4<0>, C4<0>;
L_0x1b2ada0 .functor AND 1, L_0x1b2b0d0, L_0x1b2a670, C4<1>, C4<1>;
L_0x1b2ae50 .functor OR 1, L_0x1b2ac90, L_0x1b2ada0, C4<0>, C4<0>;
v0x1b26950_0 .net *"_ivl_0", 0 0, L_0x1b2aa10;  1 drivers
v0x1b26a30_0 .net *"_ivl_10", 0 0, L_0x1b2ada0;  1 drivers
v0x1b26b10_0 .net *"_ivl_4", 0 0, L_0x1b2ab80;  1 drivers
v0x1b26c00_0 .net *"_ivl_6", 0 0, L_0x1b2abf0;  1 drivers
v0x1b26ce0_0 .net *"_ivl_8", 0 0, L_0x1b2ac90;  1 drivers
v0x1b26e10_0 .net "a", 0 0, L_0x1b2af60;  1 drivers
v0x1b26ed0_0 .net "b", 0 0, L_0x1b2b0d0;  1 drivers
v0x1b26f90_0 .net "c_in", 0 0, L_0x1b2a670;  alias, 1 drivers
v0x1b27030_0 .net "c_out", 0 0, L_0x1b2ae50;  alias, 1 drivers
v0x1b27160_0 .net "sum", 0 0, L_0x1b2aa80;  1 drivers
S_0x1b272f0 .scope module, "FA3" "full_adder" 4 14, 4 17 0, S_0x1b24d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x1b2b200 .functor XOR 1, L_0x1b2b750, L_0x1b2b8d0, C4<0>, C4<0>;
L_0x1b2b270 .functor XOR 1, L_0x1b2b200, L_0x1b2ae50, C4<0>, C4<0>;
L_0x1b2b370 .functor AND 1, L_0x1b2b750, L_0x1b2b8d0, C4<1>, C4<1>;
L_0x1b2b3e0 .functor AND 1, L_0x1b2b750, L_0x1b2ae50, C4<1>, C4<1>;
L_0x1b2b480 .functor OR 1, L_0x1b2b370, L_0x1b2b3e0, C4<0>, C4<0>;
L_0x1b2b590 .functor AND 1, L_0x1b2b8d0, L_0x1b2ae50, C4<1>, C4<1>;
L_0x1b2b640 .functor OR 1, L_0x1b2b480, L_0x1b2b590, C4<0>, C4<0>;
v0x1b27530_0 .net *"_ivl_0", 0 0, L_0x1b2b200;  1 drivers
v0x1b27630_0 .net *"_ivl_10", 0 0, L_0x1b2b590;  1 drivers
v0x1b27710_0 .net *"_ivl_4", 0 0, L_0x1b2b370;  1 drivers
v0x1b27800_0 .net *"_ivl_6", 0 0, L_0x1b2b3e0;  1 drivers
v0x1b278e0_0 .net *"_ivl_8", 0 0, L_0x1b2b480;  1 drivers
v0x1b27a10_0 .net "a", 0 0, L_0x1b2b750;  1 drivers
v0x1b27ad0_0 .net "b", 0 0, L_0x1b2b8d0;  1 drivers
v0x1b27b90_0 .net "c_in", 0 0, L_0x1b2ae50;  alias, 1 drivers
v0x1b27c30_0 .net "c_out", 0 0, L_0x1b2b640;  1 drivers
v0x1b27d60_0 .net "sum", 0 0, L_0x1b2b270;  1 drivers
S_0x1b28540 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x1adf160;
 .timescale -12 -12;
E_0x1af2cc0 .event anyedge, v0x1b28e30_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b28e30_0;
    %nor/r;
    %assign/vec4 v0x1b28e30_0, 0;
    %wait E_0x1af2cc0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b24890;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1af2810;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x1b24c50_0, 0;
    %assign/vec4 v0x1b24b90_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1adf160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b28cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b28e30_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1adf160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b28cd0_0;
    %inv;
    %store/vec4 v0x1b28cd0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1adf160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b24ab0_0, v0x1b29180_0, v0x1b29240_0, v0x1b29300_0, v0x1b29040_0, v0x1b28f80_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1adf160;
T_5 ;
    %load/vec4 v0x1b28d70_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1b28d70_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b28d70_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1b28d70_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b28d70_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b28d70_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b28d70_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1adf160;
T_6 ;
    %wait E_0x1af2810;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b28d70_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b28d70_0, 4, 32;
    %load/vec4 v0x1b290e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1b28d70_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b28d70_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b28d70_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b28d70_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1b29040_0;
    %load/vec4 v0x1b29040_0;
    %load/vec4 v0x1b28f80_0;
    %xor;
    %load/vec4 v0x1b29040_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1b28d70_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b28d70_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1b28d70_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b28d70_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/human/m2014_q4j/iter0/response12/top_module.sv";
