#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x557948cffcb0 .scope module, "Mux_3_by_1" "Mux_3_by_1" 2 25;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 32 "c";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "d";
L_0x7ffb85490018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557948d05170_0 .net/2u *"_ivl_0", 1 0, L_0x7ffb85490018;  1 drivers
v0x557948d2c7b0_0 .net *"_ivl_10", 0 0, L_0x557948d2ec50;  1 drivers
L_0x7ffb854900f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557948d2c870_0 .net/2u *"_ivl_12", 31 0, L_0x7ffb854900f0;  1 drivers
v0x557948d2c930_0 .net *"_ivl_14", 31 0, L_0x557948d3edb0;  1 drivers
v0x557948d2ca10_0 .net *"_ivl_16", 31 0, L_0x557948d3ef50;  1 drivers
v0x557948d2cb40_0 .net *"_ivl_2", 0 0, L_0x557948d2e9c0;  1 drivers
L_0x7ffb85490060 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x557948d2cc00_0 .net/2u *"_ivl_4", 1 0, L_0x7ffb85490060;  1 drivers
v0x557948d2cce0_0 .net *"_ivl_6", 0 0, L_0x557948d2eae0;  1 drivers
L_0x7ffb854900a8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x557948d2cda0_0 .net/2u *"_ivl_8", 1 0, L_0x7ffb854900a8;  1 drivers
o0x7ffb854d91c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x557948d2ce80_0 .net "a", 31 0, o0x7ffb854d91c8;  0 drivers
o0x7ffb854d91f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x557948d2cf60_0 .net "b", 31 0, o0x7ffb854d91f8;  0 drivers
o0x7ffb854d9228 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x557948d2d040_0 .net "c", 31 0, o0x7ffb854d9228;  0 drivers
v0x557948d2d120_0 .net "d", 31 0, L_0x557948d3f090;  1 drivers
o0x7ffb854d9288 .functor BUFZ 2, C4<zz>; HiZ drive
v0x557948d2d200_0 .net "s", 1 0, o0x7ffb854d9288;  0 drivers
L_0x557948d2e9c0 .cmp/eq 2, o0x7ffb854d9288, L_0x7ffb85490018;
L_0x557948d2eae0 .cmp/eq 2, o0x7ffb854d9288, L_0x7ffb85490060;
L_0x557948d2ec50 .cmp/eq 2, o0x7ffb854d9288, L_0x7ffb854900a8;
L_0x557948d3edb0 .functor MUXZ 32, L_0x7ffb854900f0, o0x7ffb854d9228, L_0x557948d2ec50, C4<>;
L_0x557948d3ef50 .functor MUXZ 32, L_0x557948d3edb0, o0x7ffb854d91f8, L_0x557948d2eae0, C4<>;
L_0x557948d3f090 .functor MUXZ 32, L_0x557948d3ef50, o0x7ffb854d91c8, L_0x557948d2e9c0, C4<>;
S_0x557948d04f40 .scope module, "writeback_cycle_tb" "writeback_cycle_tb" 3 4;
 .timescale 0 0;
P_0x557948d050d0 .param/l "CLK_PERIOD" 0 3 7, +C4<00000000000000000000000000001010>;
v0x557948d2e340_0 .var "ALU_ResultW", 31 0;
v0x557948d2e470_0 .var "PCPlus4W", 31 0;
v0x557948d2e530_0 .var "ReadDataW", 31 0;
v0x557948d2e650_0 .var "ResultSrcW", 0 0;
v0x557948d2e740_0 .net "ResultW", 31 0, L_0x557948d3f210;  1 drivers
v0x557948d2e880_0 .var "clk", 0 0;
v0x557948d2e920_0 .var "rst", 0 0;
S_0x557948d2d380 .scope module, "dut" "writeback_cycle" 3 19, 4 15 0, S_0x557948d04f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ResultSrcW";
    .port_info 3 /INPUT 32 "PCPlus4W";
    .port_info 4 /INPUT 32 "ALU_ResultW";
    .port_info 5 /INPUT 32 "ReadDataW";
    .port_info 6 /OUTPUT 32 "ResultW";
v0x557948d2dcf0_0 .net "ALU_ResultW", 31 0, v0x557948d2e340_0;  1 drivers
v0x557948d2ddd0_0 .net "PCPlus4W", 31 0, v0x557948d2e470_0;  1 drivers
v0x557948d2de90_0 .net "ReadDataW", 31 0, v0x557948d2e530_0;  1 drivers
v0x557948d2df60_0 .net "ResultSrcW", 0 0, v0x557948d2e650_0;  1 drivers
v0x557948d2e030_0 .net "ResultW", 31 0, L_0x557948d3f210;  alias, 1 drivers
v0x557948d2e120_0 .net "clk", 0 0, v0x557948d2e880_0;  1 drivers
v0x557948d2e1c0_0 .net "rst", 0 0, v0x557948d2e920_0;  1 drivers
S_0x557948d2d5e0 .scope module, "result_mux" "Mux" 4 24, 2 15 0, S_0x557948d2d380;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "c";
L_0x557948cff730 .functor NOT 1, v0x557948d2e650_0, C4<0>, C4<0>, C4<0>;
v0x557948d2d7e0_0 .net *"_ivl_0", 0 0, L_0x557948cff730;  1 drivers
v0x557948d2d8e0_0 .net "a", 31 0, v0x557948d2e340_0;  alias, 1 drivers
v0x557948d2d9c0_0 .net "b", 31 0, v0x557948d2e530_0;  alias, 1 drivers
v0x557948d2da80_0 .net "c", 31 0, L_0x557948d3f210;  alias, 1 drivers
v0x557948d2db60_0 .net "s", 0 0, v0x557948d2e650_0;  alias, 1 drivers
L_0x557948d3f210 .functor MUXZ 32, v0x557948d2e530_0, v0x557948d2e340_0, L_0x557948cff730, C4<>;
    .scope S_0x557948d04f40;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557948d2e880_0, 0, 1;
T_0.0 ;
    %delay 5, 0;
    %load/vec4 v0x557948d2e880_0;
    %inv;
    %store/vec4 v0x557948d2e880_0, 0, 1;
    %jmp T_0.0;
    %end;
    .thread T_0;
    .scope S_0x557948d04f40;
T_1 ;
    %vpi_call 3 37 "$dumpfile", "writeback_cycle_wave.vcd" {0 0 0};
    %vpi_call 3 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x557948d04f40 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x557948d04f40;
T_2 ;
    %vpi_call 3 43 "$display", "------------------------------------------------------" {0 0 0};
    %vpi_call 3 44 "$display", "Starting Writeback Cycle Testbench at %0t", $time {0 0 0};
    %vpi_call 3 45 "$display", "Waveform dumping to writeback_cycle_wave.vcd" {0 0 0};
    %vpi_call 3 46 "$display", "------------------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557948d2e920_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x557948d2e650_0, 0, 1;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x557948d2e470_0, 0, 32;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x557948d2e340_0, 0, 32;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x557948d2e530_0, 0, 32;
    %vpi_call 3 55 "$display", "[%0t] Applying Reset...", $time {0 0 0};
    %delay 15, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557948d2e920_0, 0, 1;
    %vpi_call 3 58 "$display", "[%0t] Releasing Reset.", $time {0 0 0};
    %vpi_call 3 63 "$display", "\012[%0t] Test 1: Select ALU Result (ResultSrcW = 0)", $time {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557948d2e650_0, 0, 1;
    %pushi/vec4 4100, 0, 32;
    %store/vec4 v0x557948d2e470_0, 0, 32;
    %pushi/vec4 2863311530, 0, 32;
    %store/vec4 v0x557948d2e340_0, 0, 32;
    %pushi/vec4 3149642683, 0, 32;
    %store/vec4 v0x557948d2e530_0, 0, 32;
    %delay 1, 0;
    %vpi_call 3 70 "$display", "[%0t] Inputs: ResultSrcW=%b, ALU_ResultW=%h, ReadDataW=%h", $time, v0x557948d2e650_0, v0x557948d2e340_0, v0x557948d2e530_0 {0 0 0};
    %vpi_call 3 72 "$display", "[%0t] Output: ResultW=%h (Expected %h)", $time, v0x557948d2e740_0, 32'b10101010101010101010101010101010 {0 0 0};
    %load/vec4 v0x557948d2e740_0;
    %cmpi/ne 2863311530, 0, 32;
    %jmp/0xz  T_2.0, 6;
    %vpi_call 3 74 "$display", "[%0t] ERROR: ResultW mismatch!", $time {0 0 0};
T_2.0 ;
    %delay 10, 0;
    %vpi_call 3 80 "$display", "\012[%0t] Test 2: Select Memory Data (ResultSrcW = 1)", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557948d2e650_0, 0, 1;
    %pushi/vec4 8200, 0, 32;
    %store/vec4 v0x557948d2e470_0, 0, 32;
    %pushi/vec4 3435973836, 0, 32;
    %store/vec4 v0x557948d2e340_0, 0, 32;
    %pushi/vec4 3722304989, 0, 32;
    %store/vec4 v0x557948d2e530_0, 0, 32;
    %delay 1, 0;
    %vpi_call 3 87 "$display", "[%0t] Inputs: ResultSrcW=%b, ALU_ResultW=%h, ReadDataW=%h", $time, v0x557948d2e650_0, v0x557948d2e340_0, v0x557948d2e530_0 {0 0 0};
    %vpi_call 3 89 "$display", "[%0t] Output: ResultW=%h (Expected %h)", $time, v0x557948d2e740_0, 32'b11011101110111011101110111011101 {0 0 0};
    %load/vec4 v0x557948d2e740_0;
    %cmpi/ne 3722304989, 0, 32;
    %jmp/0xz  T_2.2, 6;
    %vpi_call 3 91 "$display", "[%0t] ERROR: ResultW mismatch!", $time {0 0 0};
T_2.2 ;
    %delay 10, 0;
    %vpi_call 3 96 "$display", "\012------------------------------------------------------" {0 0 0};
    %vpi_call 3 97 "$display", "Finished Testbench at %0t", $time {0 0 0};
    %vpi_call 3 98 "$display", "------------------------------------------------------" {0 0 0};
    %delay 20, 0;
    %vpi_call 3 100 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "Mux.v";
    "writeback_cycle_tb.v";
    "Writeback_Cycle.v";
