Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul  6 10:27:51 2022
| Host         : DESKTOP-4M4BA1C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 24 register/latch pins with no clock driven by root clock pin: rst_i (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_pc/pc_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_pc/pc_reg[10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_pc/pc_reg[11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_pc/pc_reg[12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_pc/pc_reg[13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_pc/pc_reg[14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_pc/pc_reg[15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_pc/pc_reg[16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_pc/pc_reg[17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_pc/pc_reg[18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_pc/pc_reg[19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_pc/pc_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_pc/pc_reg[20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_pc/pc_reg[21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_pc/pc_reg[22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_pc/pc_reg[23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_pc/pc_reg[24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_pc/pc_reg[25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_pc/pc_reg[26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_pc/pc_reg[27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_pc/pc_reg[28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_pc/pc_reg[29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_pc/pc_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_pc/pc_reg[30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_pc/pc_reg[31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_pc/pc_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_pc/pc_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_pc/pc_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_pc/pc_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_pc/pc_reg[7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_pc/pc_reg[8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_pc/pc_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[10][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[10][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[10][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[10][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[10][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[10][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[10][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[10][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[10][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[10][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[10][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[10][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[10][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[10][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[10][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[10][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[10][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[10][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[10][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[10][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[10][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[10][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[10][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[10][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[10][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[10][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[10][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[10][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[10][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[10][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[10][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[10][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[11][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[11][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[11][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[11][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[11][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[11][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[11][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[11][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[11][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[11][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[11][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[11][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[11][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[11][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[11][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[11][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[11][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[11][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[11][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[11][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[11][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[11][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[11][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[11][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[11][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[11][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[11][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[11][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[11][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[11][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[11][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[11][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[12][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[12][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[12][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[12][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[12][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[12][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[12][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[12][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[12][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[12][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[12][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[12][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[12][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[12][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[12][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[12][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[12][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[12][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[12][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[12][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[12][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[12][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[12][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[12][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[12][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[12][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[12][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[12][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[12][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[12][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[12][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[12][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[13][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[13][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[13][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[13][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[13][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[13][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[13][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[13][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[13][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[13][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[13][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[13][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[13][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[13][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[13][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[13][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[13][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[13][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[13][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[13][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[13][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[13][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[13][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[13][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[13][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[13][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[13][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[13][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[13][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[13][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[13][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[13][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[14][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[14][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[14][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[14][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[14][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[14][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[14][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[14][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[14][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[14][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[14][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[14][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[14][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[14][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[14][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[14][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[14][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[14][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[14][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[14][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[14][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[14][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[14][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[14][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[14][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[14][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[14][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[14][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[14][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[14][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[14][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[14][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[15][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[15][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[15][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[15][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[15][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[15][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[15][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[15][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[15][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[15][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[15][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[15][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[15][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[15][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[15][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[15][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[15][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[15][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[15][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[15][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[15][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[15][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[15][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[15][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[15][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[15][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[15][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[15][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[15][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[15][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[15][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[15][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[16][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[16][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[16][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[16][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[16][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[16][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[16][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[16][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[16][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[16][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[16][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[16][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[16][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[16][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[16][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[16][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[16][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[16][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[16][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[16][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[16][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[16][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[16][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[16][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[16][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[16][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[16][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[16][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[16][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[16][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[16][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[16][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[17][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[17][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[17][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[17][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[17][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[17][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[17][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[17][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[17][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[17][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[17][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[17][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[17][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[17][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[17][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[17][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[17][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[17][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[17][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[17][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[17][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[17][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[17][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[17][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[17][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[17][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[17][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[17][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[17][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[17][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[17][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[17][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[18][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[18][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[18][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[18][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[18][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[18][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[18][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[18][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[18][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[18][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[18][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[18][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[18][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[18][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[18][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[18][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[18][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[18][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[18][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[18][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[18][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[18][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[18][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[18][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[18][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[18][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[18][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[18][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[18][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[18][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[18][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[18][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[19][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[19][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[19][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[19][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[19][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[19][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[19][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[19][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[19][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[19][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[19][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[19][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[19][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[19][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[19][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[19][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[19][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[19][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[19][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[19][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[19][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[19][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[19][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[19][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[19][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[19][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[19][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[19][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[19][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[19][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[19][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[19][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[1][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[1][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[1][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[1][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[1][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[1][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[1][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[1][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[1][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[1][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[1][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[1][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[1][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[1][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[1][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[1][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[1][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[1][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[1][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[1][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[1][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[1][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[1][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[1][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[1][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[1][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[1][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[1][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[1][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[1][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[1][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[1][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[20][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[20][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[20][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[20][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[20][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[20][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[20][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[20][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[20][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[20][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[20][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[20][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[20][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[20][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[20][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[20][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[20][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[20][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[20][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[20][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[20][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[20][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[20][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[20][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[20][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[20][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[20][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[20][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[20][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[20][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[20][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[20][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[21][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[21][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[21][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[21][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[21][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[21][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[21][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[21][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[21][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[21][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[21][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[21][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[21][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[21][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[21][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[21][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[21][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[21][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[21][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[21][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[21][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[21][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[21][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[21][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[21][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[21][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[21][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[21][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[21][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[21][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[21][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[21][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[22][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[22][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[22][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[22][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[22][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[22][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[22][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[22][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[22][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[22][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[22][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[22][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[22][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[22][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[22][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[22][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[22][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[22][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[22][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[22][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[22][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[22][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[22][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[22][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[22][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[22][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[22][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[22][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[22][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[22][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[22][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[22][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[23][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[23][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[23][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[23][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[23][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[23][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[23][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[23][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[23][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[23][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[23][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[23][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[23][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[23][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[23][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[23][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[23][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[23][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[23][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[23][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[23][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[23][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[23][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[23][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[23][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[23][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[23][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[23][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[23][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[23][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[23][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[23][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[24][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[24][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[24][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[24][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[24][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[24][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[24][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[24][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[24][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[24][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[24][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[24][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[24][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[24][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[24][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[24][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[24][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[24][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[24][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[24][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[24][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[24][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[24][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[24][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[24][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[24][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[24][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[24][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[24][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[24][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[24][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[24][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[25][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[25][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[25][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[25][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[25][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[25][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[25][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[25][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[25][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[25][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[25][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[25][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[25][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[25][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[25][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[25][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[25][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[25][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[25][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[25][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[25][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[25][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[25][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[25][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[25][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[25][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[25][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[25][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[25][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[25][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[25][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[25][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[26][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[26][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[26][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[26][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[26][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[26][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[26][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[26][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[26][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[26][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[26][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[26][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[26][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[26][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[26][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[26][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[26][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[26][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[26][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[26][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[26][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[26][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[26][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[26][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[26][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[26][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[26][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[26][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[26][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[26][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[26][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[26][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[27][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[27][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[27][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[27][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[27][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[27][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[27][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[27][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[27][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[27][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[27][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[27][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[27][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[27][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[27][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[27][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[27][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[27][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[27][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[27][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[27][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[27][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[27][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[27][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[27][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[27][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[27][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[27][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[27][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[27][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[27][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[27][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[28][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[28][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[28][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[28][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[28][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[28][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[28][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[28][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[28][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[28][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[28][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[28][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[28][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[28][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[28][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[28][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[28][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[28][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[28][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[28][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[28][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[28][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[28][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[28][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[28][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[28][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[28][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[28][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[28][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[28][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[28][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[28][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[29][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[29][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[29][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[29][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[29][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[29][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[29][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[29][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[29][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[29][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[29][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[29][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[29][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[29][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[29][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[29][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[29][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[29][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[29][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[29][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[29][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[29][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[29][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[29][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[29][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[29][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[29][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[29][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[29][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[29][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[29][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[29][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[2][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[2][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[2][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[2][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[2][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[2][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[2][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[2][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[2][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[2][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[2][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[2][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[2][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[2][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[2][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[2][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[2][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[2][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[2][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[2][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[2][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[2][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[2][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[2][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[2][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[2][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[2][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[2][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[2][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[2][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[2][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[30][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[30][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[30][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[30][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[30][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[30][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[30][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[30][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[30][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[30][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[30][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[30][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[30][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[30][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[30][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[30][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[30][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[30][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[30][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[30][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[30][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[30][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[30][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[30][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[30][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[30][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[30][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[30][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[30][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[30][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[30][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[30][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[31][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[31][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[31][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[31][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[31][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[31][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[31][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[31][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[31][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[31][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[31][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[31][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[31][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[31][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[31][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[31][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[31][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[31][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[31][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[31][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[31][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[31][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[31][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[31][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[31][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[31][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[31][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[31][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[31][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[31][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[31][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[31][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[3][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[3][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[3][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[3][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[3][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[3][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[3][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[3][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[3][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[3][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[3][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[3][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[3][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[3][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[3][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[3][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[3][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[3][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[3][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[3][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[3][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[3][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[3][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[3][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[3][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[3][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[3][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[3][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[3][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[3][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[3][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[3][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[4][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[4][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[4][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[4][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[4][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[4][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[4][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[4][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[4][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[4][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[4][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[4][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[4][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[4][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[4][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[4][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[4][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[4][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[4][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[4][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[4][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[4][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[4][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[4][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[4][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[4][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[4][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[4][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[4][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[4][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[4][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[4][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[5][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[5][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[5][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[5][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[5][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[5][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[5][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[5][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[5][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[5][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[5][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[5][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[5][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[5][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[5][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[5][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[5][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[5][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[5][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[5][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[5][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[5][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[5][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[5][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[5][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[5][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[5][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[5][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[5][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[5][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[5][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[5][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[6][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[6][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[6][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[6][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[6][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[6][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[6][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[6][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[6][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[6][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[6][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[6][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[6][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[6][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[6][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[6][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[6][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[6][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[6][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[6][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[6][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[6][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[6][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[6][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[6][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[6][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[6][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[6][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[6][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[6][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[6][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[6][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[7][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[7][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[7][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[7][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[7][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[7][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[7][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[7][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[7][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[7][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[7][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[7][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[7][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[7][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[7][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[7][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[7][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[7][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[7][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[7][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[7][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[7][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[7][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[7][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[7][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[7][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[7][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[7][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[7][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[7][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[7][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[7][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[8][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[8][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[8][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[8][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[8][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[8][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[8][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[8][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[8][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[8][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[8][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[8][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[8][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[8][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[8][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[8][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[8][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[8][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[8][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[8][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[8][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[8][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[8][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[8][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[8][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[8][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[8][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[8][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[8][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[8][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[8][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[8][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[9][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[9][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[9][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[9][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[9][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[9][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[9][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[9][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[9][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[9][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[9][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[9][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[9][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[9][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[9][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[9][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[9][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[9][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[9][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[9][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[9][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[9][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[9][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[9][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[9][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[9][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[9][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[9][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[9][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[9][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[9][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_mini_rv/u_rf/regfile_reg[9][9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.203        0.000                      0                84111        0.265        0.000                      0                84111        3.000        0.000                       0                  9318  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
clk_i              {0.000 5.000}      10.000          100.000         
  clk_out1_cpuclk  {0.000 20.000}     40.000          25.000          
  clkfbout_cpuclk  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_cpuclk        8.203        0.000                      0                84111        0.265        0.000                      0                84111       18.750        0.000                       0                  9314  
  clkfbout_cpuclk                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        8.203ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.203ns  (required time - arrival time)
  Source:                 u_mini_rv/u_pc/pc_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mini_rv/u_rf/regfile_reg[6][20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        31.507ns  (logic 7.977ns (25.317%)  route 23.530ns (74.683%))
  Logic Levels:           29  (CARRY4=6 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=11 MUXF7=3 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.896ns = ( 38.104 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  UCLK/inst/clkout1_buf/O
                         net (fo=9312, routed)        1.631    -2.360    u_mini_rv/u_pc/CLK
    SLICE_X71Y94         FDPE                                         r  u_mini_rv/u_pc/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y94         FDPE (Prop_fdpe_C_Q)         0.456    -1.904 r  u_mini_rv/u_pc/pc_reg[6]/Q
                         net (fo=57, routed)          2.002     0.098    u_imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X87Y94         LUT6 (Prop_lut6_I0_O)        0.124     0.222 r  u_imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     0.655    u_imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_2_n_0
    SLICE_X87Y94         LUT6 (Prop_lut6_I1_O)        0.124     0.779 r  u_imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_1/O
                         net (fo=1, routed)           0.402     1.181    u_imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_1_n_0
    SLICE_X87Y94         LUT5 (Prop_lut5_I2_O)        0.124     1.305 r  u_imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0/O
                         net (fo=258, routed)         2.122     3.427    u_mini_rv/u_rf/c0_carry__5[24]
    SLICE_X65Y83         LUT6 (Prop_lut6_I4_O)        0.124     3.551 f  u_mini_rv/u_rf/m_carry_i_45/O
                         net (fo=1, routed)           0.000     3.551    u_mini_rv/u_rf/m_carry_i_45_n_0
    SLICE_X65Y83         MUXF7 (Prop_muxf7_I0_O)      0.212     3.763 f  u_mini_rv/u_rf/m_carry_i_17/O
                         net (fo=1, routed)           0.766     4.529    u_mini_rv/u_rf/m_carry_i_17_n_0
    SLICE_X67Y89         LUT6 (Prop_lut6_I0_O)        0.299     4.828 r  u_mini_rv/u_rf/m_carry_i_3/O
                         net (fo=5, routed)           1.399     6.227    u_mini_rv/u_rf/m_carry_i_20_0
    SLICE_X83Y94         LUT6 (Prop_lut6_I1_O)        0.124     6.351 r  u_mini_rv/u_rf/c0_carry_i_17/O
                         net (fo=94, routed)          0.670     7.021    u_mini_rv/u_rf/u_alu/p_0_in[1]
    SLICE_X82Y97         LUT2 (Prop_lut2_I1_O)        0.124     7.145 r  u_mini_rv/u_rf/c0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.145    u_mini_rv/u_alu/S[1]
    SLICE_X82Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.695 r  u_mini_rv/u_alu/c0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.695    u_mini_rv/u_alu/c0_carry_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.809 r  u_mini_rv/u_alu/c0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.809    u_mini_rv/u_alu/c0_carry__0_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.923 r  u_mini_rv/u_alu/c0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     7.924    u_mini_rv/u_alu/c0_carry__1_n_0
    SLICE_X82Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.038 r  u_mini_rv/u_alu/c0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.038    u_mini_rv/u_alu/c0_carry__2_n_0
    SLICE_X82Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.152 r  u_mini_rv/u_alu/c0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.152    u_mini_rv/u_alu/c0_carry__3_n_0
    SLICE_X82Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.486 r  u_mini_rv/u_alu/c0_carry__4/O[1]
                         net (fo=1, routed)           0.794     9.280    u_mini_rv/u_alu/data0[21]
    SLICE_X79Y102        LUT6 (Prop_lut6_I0_O)        0.303     9.583 r  u_mini_rv/u_alu/pc[21]_i_7/O
                         net (fo=1, routed)           0.811    10.394    u_mini_rv/u_alu/pc[21]_i_7_n_0
    SLICE_X77Y104        LUT3 (Prop_lut3_I2_O)        0.124    10.518 r  u_mini_rv/u_alu/pc[21]_i_3/O
                         net (fo=1, routed)           1.056    11.574    u_mini_rv/u_rf/pc_reg[21]_1
    SLICE_X82Y105        LUT6 (Prop_lut6_I0_O)        0.124    11.698 f  u_mini_rv/u_rf/pc[21]_i_2/O
                         net (fo=3, routed)           1.238    12.936    u_mini_rv/u_rf/pc[21]_i_2_n_0
    SLICE_X72Y107        LUT4 (Prop_lut4_I2_O)        0.124    13.060 f  u_mini_rv/u_rf/regfile[31][31]_i_8/O
                         net (fo=1, routed)           0.162    13.222    u_mini_rv/u_rf/regfile[31][31]_i_8_n_0
    SLICE_X72Y107        LUT6 (Prop_lut6_I1_O)        0.124    13.346 r  u_mini_rv/u_rf/regfile[31][31]_i_4/O
                         net (fo=111, routed)         1.498    14.844    u_mini_rv/u_rf/regfile[31][31]_i_12_0
    SLICE_X72Y91         LUT2 (Prop_lut2_I0_O)        0.152    14.996 r  u_mini_rv/u_rf/U_dram_i_11/O
                         net (fo=8192, routed)        3.300    18.296    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20/A1
    SLICE_X54Y158        RAMS64E (Prop_rams64e_ADR1_O)
                                                      2.479    20.775 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20/RAMS64E_A/O
                         net (fo=1, routed)           0.000    20.775    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20/OA
    SLICE_X54Y158        MUXF7 (Prop_muxf7_I1_O)      0.214    20.989 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20/F7.A/O
                         net (fo=1, routed)           0.000    20.989    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20/O1
    SLICE_X54Y158        MUXF8 (Prop_muxf8_I1_O)      0.088    21.077 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20/F8/O
                         net (fo=1, routed)           0.972    22.049    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20_n_0
    SLICE_X57Y155        LUT6 (Prop_lut6_I0_O)        0.319    22.368 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    22.368    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_24_n_0
    SLICE_X57Y155        MUXF7 (Prop_muxf7_I1_O)      0.217    22.585 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    22.585    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_10_n_0
    SLICE_X57Y155        MUXF8 (Prop_muxf8_I1_O)      0.094    22.679 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_3/O
                         net (fo=1, routed)           1.333    24.013    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_3_n_0
    SLICE_X57Y138        LUT6 (Prop_lut6_I3_O)        0.316    24.329 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0/O
                         net (fo=1, routed)           2.225    26.554    u_mini_rv/u_rf/spo[20]
    SLICE_X71Y102        LUT6 (Prop_lut6_I0_O)        0.124    26.678 r  u_mini_rv/u_rf/regfile[31][20]_i_2/O
                         net (fo=1, routed)           0.735    27.413    u_mini_rv/u_rf/regfile[31][20]_i_2_n_0
    SLICE_X72Y106        LUT3 (Prop_lut3_I1_O)        0.124    27.537 r  u_mini_rv/u_rf/regfile[31][20]_i_1/O
                         net (fo=31, routed)          1.610    29.147    u_mini_rv/u_rf/wb_o[20]
    SLICE_X89Y119        FDCE                                         r  u_mini_rv/u_rf/regfile_reg[6][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  UCLK/inst/clkout1_buf/O
                         net (fo=9312, routed)        1.588    38.104    u_mini_rv/u_rf/CLK
    SLICE_X89Y119        FDCE                                         r  u_mini_rv/u_rf/regfile_reg[6][20]/C
                         clock pessimism             -0.508    37.596    
                         clock uncertainty           -0.180    37.417    
    SLICE_X89Y119        FDCE (Setup_fdce_C_D)       -0.067    37.350    u_mini_rv/u_rf/regfile_reg[6][20]
  -------------------------------------------------------------------
                         required time                         37.350    
                         arrival time                         -29.147    
  -------------------------------------------------------------------
                         slack                                  8.203    

Slack (MET) :             8.204ns  (required time - arrival time)
  Source:                 u_mini_rv/u_pc/pc_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mini_rv/u_rf/regfile_reg[14][20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        31.526ns  (logic 7.977ns (25.302%)  route 23.549ns (74.698%))
  Logic Levels:           29  (CARRY4=6 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=11 MUXF7=3 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.896ns = ( 38.104 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  UCLK/inst/clkout1_buf/O
                         net (fo=9312, routed)        1.631    -2.360    u_mini_rv/u_pc/CLK
    SLICE_X71Y94         FDPE                                         r  u_mini_rv/u_pc/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y94         FDPE (Prop_fdpe_C_Q)         0.456    -1.904 r  u_mini_rv/u_pc/pc_reg[6]/Q
                         net (fo=57, routed)          2.002     0.098    u_imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X87Y94         LUT6 (Prop_lut6_I0_O)        0.124     0.222 r  u_imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     0.655    u_imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_2_n_0
    SLICE_X87Y94         LUT6 (Prop_lut6_I1_O)        0.124     0.779 r  u_imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_1/O
                         net (fo=1, routed)           0.402     1.181    u_imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_1_n_0
    SLICE_X87Y94         LUT5 (Prop_lut5_I2_O)        0.124     1.305 r  u_imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0/O
                         net (fo=258, routed)         2.122     3.427    u_mini_rv/u_rf/c0_carry__5[24]
    SLICE_X65Y83         LUT6 (Prop_lut6_I4_O)        0.124     3.551 f  u_mini_rv/u_rf/m_carry_i_45/O
                         net (fo=1, routed)           0.000     3.551    u_mini_rv/u_rf/m_carry_i_45_n_0
    SLICE_X65Y83         MUXF7 (Prop_muxf7_I0_O)      0.212     3.763 f  u_mini_rv/u_rf/m_carry_i_17/O
                         net (fo=1, routed)           0.766     4.529    u_mini_rv/u_rf/m_carry_i_17_n_0
    SLICE_X67Y89         LUT6 (Prop_lut6_I0_O)        0.299     4.828 r  u_mini_rv/u_rf/m_carry_i_3/O
                         net (fo=5, routed)           1.399     6.227    u_mini_rv/u_rf/m_carry_i_20_0
    SLICE_X83Y94         LUT6 (Prop_lut6_I1_O)        0.124     6.351 r  u_mini_rv/u_rf/c0_carry_i_17/O
                         net (fo=94, routed)          0.670     7.021    u_mini_rv/u_rf/u_alu/p_0_in[1]
    SLICE_X82Y97         LUT2 (Prop_lut2_I1_O)        0.124     7.145 r  u_mini_rv/u_rf/c0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.145    u_mini_rv/u_alu/S[1]
    SLICE_X82Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.695 r  u_mini_rv/u_alu/c0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.695    u_mini_rv/u_alu/c0_carry_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.809 r  u_mini_rv/u_alu/c0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.809    u_mini_rv/u_alu/c0_carry__0_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.923 r  u_mini_rv/u_alu/c0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     7.924    u_mini_rv/u_alu/c0_carry__1_n_0
    SLICE_X82Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.038 r  u_mini_rv/u_alu/c0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.038    u_mini_rv/u_alu/c0_carry__2_n_0
    SLICE_X82Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.152 r  u_mini_rv/u_alu/c0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.152    u_mini_rv/u_alu/c0_carry__3_n_0
    SLICE_X82Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.486 r  u_mini_rv/u_alu/c0_carry__4/O[1]
                         net (fo=1, routed)           0.794     9.280    u_mini_rv/u_alu/data0[21]
    SLICE_X79Y102        LUT6 (Prop_lut6_I0_O)        0.303     9.583 r  u_mini_rv/u_alu/pc[21]_i_7/O
                         net (fo=1, routed)           0.811    10.394    u_mini_rv/u_alu/pc[21]_i_7_n_0
    SLICE_X77Y104        LUT3 (Prop_lut3_I2_O)        0.124    10.518 r  u_mini_rv/u_alu/pc[21]_i_3/O
                         net (fo=1, routed)           1.056    11.574    u_mini_rv/u_rf/pc_reg[21]_1
    SLICE_X82Y105        LUT6 (Prop_lut6_I0_O)        0.124    11.698 f  u_mini_rv/u_rf/pc[21]_i_2/O
                         net (fo=3, routed)           1.238    12.936    u_mini_rv/u_rf/pc[21]_i_2_n_0
    SLICE_X72Y107        LUT4 (Prop_lut4_I2_O)        0.124    13.060 f  u_mini_rv/u_rf/regfile[31][31]_i_8/O
                         net (fo=1, routed)           0.162    13.222    u_mini_rv/u_rf/regfile[31][31]_i_8_n_0
    SLICE_X72Y107        LUT6 (Prop_lut6_I1_O)        0.124    13.346 r  u_mini_rv/u_rf/regfile[31][31]_i_4/O
                         net (fo=111, routed)         1.498    14.844    u_mini_rv/u_rf/regfile[31][31]_i_12_0
    SLICE_X72Y91         LUT2 (Prop_lut2_I0_O)        0.152    14.996 r  u_mini_rv/u_rf/U_dram_i_11/O
                         net (fo=8192, routed)        3.300    18.296    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20/A1
    SLICE_X54Y158        RAMS64E (Prop_rams64e_ADR1_O)
                                                      2.479    20.775 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20/RAMS64E_A/O
                         net (fo=1, routed)           0.000    20.775    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20/OA
    SLICE_X54Y158        MUXF7 (Prop_muxf7_I1_O)      0.214    20.989 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20/F7.A/O
                         net (fo=1, routed)           0.000    20.989    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20/O1
    SLICE_X54Y158        MUXF8 (Prop_muxf8_I1_O)      0.088    21.077 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20/F8/O
                         net (fo=1, routed)           0.972    22.049    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20_n_0
    SLICE_X57Y155        LUT6 (Prop_lut6_I0_O)        0.319    22.368 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    22.368    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_24_n_0
    SLICE_X57Y155        MUXF7 (Prop_muxf7_I1_O)      0.217    22.585 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    22.585    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_10_n_0
    SLICE_X57Y155        MUXF8 (Prop_muxf8_I1_O)      0.094    22.679 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_3/O
                         net (fo=1, routed)           1.333    24.013    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_3_n_0
    SLICE_X57Y138        LUT6 (Prop_lut6_I3_O)        0.316    24.329 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0/O
                         net (fo=1, routed)           2.225    26.554    u_mini_rv/u_rf/spo[20]
    SLICE_X71Y102        LUT6 (Prop_lut6_I0_O)        0.124    26.678 r  u_mini_rv/u_rf/regfile[31][20]_i_2/O
                         net (fo=1, routed)           0.735    27.413    u_mini_rv/u_rf/regfile[31][20]_i_2_n_0
    SLICE_X72Y106        LUT3 (Prop_lut3_I1_O)        0.124    27.537 r  u_mini_rv/u_rf/regfile[31][20]_i_1/O
                         net (fo=31, routed)          1.629    29.166    u_mini_rv/u_rf/wb_o[20]
    SLICE_X88Y120        FDCE                                         r  u_mini_rv/u_rf/regfile_reg[14][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  UCLK/inst/clkout1_buf/O
                         net (fo=9312, routed)        1.588    38.104    u_mini_rv/u_rf/CLK
    SLICE_X88Y120        FDCE                                         r  u_mini_rv/u_rf/regfile_reg[14][20]/C
                         clock pessimism             -0.508    37.596    
                         clock uncertainty           -0.180    37.417    
    SLICE_X88Y120        FDCE (Setup_fdce_C_D)       -0.047    37.370    u_mini_rv/u_rf/regfile_reg[14][20]
  -------------------------------------------------------------------
                         required time                         37.370    
                         arrival time                         -29.166    
  -------------------------------------------------------------------
                         slack                                  8.204    

Slack (MET) :             8.335ns  (required time - arrival time)
  Source:                 u_mini_rv/u_pc/pc_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mini_rv/u_rf/regfile_reg[22][20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        31.365ns  (logic 7.977ns (25.432%)  route 23.388ns (74.568%))
  Logic Levels:           29  (CARRY4=6 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=11 MUXF7=3 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.892ns = ( 38.108 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  UCLK/inst/clkout1_buf/O
                         net (fo=9312, routed)        1.631    -2.360    u_mini_rv/u_pc/CLK
    SLICE_X71Y94         FDPE                                         r  u_mini_rv/u_pc/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y94         FDPE (Prop_fdpe_C_Q)         0.456    -1.904 r  u_mini_rv/u_pc/pc_reg[6]/Q
                         net (fo=57, routed)          2.002     0.098    u_imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X87Y94         LUT6 (Prop_lut6_I0_O)        0.124     0.222 r  u_imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     0.655    u_imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_2_n_0
    SLICE_X87Y94         LUT6 (Prop_lut6_I1_O)        0.124     0.779 r  u_imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_1/O
                         net (fo=1, routed)           0.402     1.181    u_imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_1_n_0
    SLICE_X87Y94         LUT5 (Prop_lut5_I2_O)        0.124     1.305 r  u_imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0/O
                         net (fo=258, routed)         2.122     3.427    u_mini_rv/u_rf/c0_carry__5[24]
    SLICE_X65Y83         LUT6 (Prop_lut6_I4_O)        0.124     3.551 f  u_mini_rv/u_rf/m_carry_i_45/O
                         net (fo=1, routed)           0.000     3.551    u_mini_rv/u_rf/m_carry_i_45_n_0
    SLICE_X65Y83         MUXF7 (Prop_muxf7_I0_O)      0.212     3.763 f  u_mini_rv/u_rf/m_carry_i_17/O
                         net (fo=1, routed)           0.766     4.529    u_mini_rv/u_rf/m_carry_i_17_n_0
    SLICE_X67Y89         LUT6 (Prop_lut6_I0_O)        0.299     4.828 r  u_mini_rv/u_rf/m_carry_i_3/O
                         net (fo=5, routed)           1.399     6.227    u_mini_rv/u_rf/m_carry_i_20_0
    SLICE_X83Y94         LUT6 (Prop_lut6_I1_O)        0.124     6.351 r  u_mini_rv/u_rf/c0_carry_i_17/O
                         net (fo=94, routed)          0.670     7.021    u_mini_rv/u_rf/u_alu/p_0_in[1]
    SLICE_X82Y97         LUT2 (Prop_lut2_I1_O)        0.124     7.145 r  u_mini_rv/u_rf/c0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.145    u_mini_rv/u_alu/S[1]
    SLICE_X82Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.695 r  u_mini_rv/u_alu/c0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.695    u_mini_rv/u_alu/c0_carry_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.809 r  u_mini_rv/u_alu/c0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.809    u_mini_rv/u_alu/c0_carry__0_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.923 r  u_mini_rv/u_alu/c0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     7.924    u_mini_rv/u_alu/c0_carry__1_n_0
    SLICE_X82Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.038 r  u_mini_rv/u_alu/c0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.038    u_mini_rv/u_alu/c0_carry__2_n_0
    SLICE_X82Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.152 r  u_mini_rv/u_alu/c0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.152    u_mini_rv/u_alu/c0_carry__3_n_0
    SLICE_X82Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.486 r  u_mini_rv/u_alu/c0_carry__4/O[1]
                         net (fo=1, routed)           0.794     9.280    u_mini_rv/u_alu/data0[21]
    SLICE_X79Y102        LUT6 (Prop_lut6_I0_O)        0.303     9.583 r  u_mini_rv/u_alu/pc[21]_i_7/O
                         net (fo=1, routed)           0.811    10.394    u_mini_rv/u_alu/pc[21]_i_7_n_0
    SLICE_X77Y104        LUT3 (Prop_lut3_I2_O)        0.124    10.518 r  u_mini_rv/u_alu/pc[21]_i_3/O
                         net (fo=1, routed)           1.056    11.574    u_mini_rv/u_rf/pc_reg[21]_1
    SLICE_X82Y105        LUT6 (Prop_lut6_I0_O)        0.124    11.698 f  u_mini_rv/u_rf/pc[21]_i_2/O
                         net (fo=3, routed)           1.238    12.936    u_mini_rv/u_rf/pc[21]_i_2_n_0
    SLICE_X72Y107        LUT4 (Prop_lut4_I2_O)        0.124    13.060 f  u_mini_rv/u_rf/regfile[31][31]_i_8/O
                         net (fo=1, routed)           0.162    13.222    u_mini_rv/u_rf/regfile[31][31]_i_8_n_0
    SLICE_X72Y107        LUT6 (Prop_lut6_I1_O)        0.124    13.346 r  u_mini_rv/u_rf/regfile[31][31]_i_4/O
                         net (fo=111, routed)         1.498    14.844    u_mini_rv/u_rf/regfile[31][31]_i_12_0
    SLICE_X72Y91         LUT2 (Prop_lut2_I0_O)        0.152    14.996 r  u_mini_rv/u_rf/U_dram_i_11/O
                         net (fo=8192, routed)        3.300    18.296    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20/A1
    SLICE_X54Y158        RAMS64E (Prop_rams64e_ADR1_O)
                                                      2.479    20.775 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20/RAMS64E_A/O
                         net (fo=1, routed)           0.000    20.775    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20/OA
    SLICE_X54Y158        MUXF7 (Prop_muxf7_I1_O)      0.214    20.989 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20/F7.A/O
                         net (fo=1, routed)           0.000    20.989    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20/O1
    SLICE_X54Y158        MUXF8 (Prop_muxf8_I1_O)      0.088    21.077 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20/F8/O
                         net (fo=1, routed)           0.972    22.049    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20_n_0
    SLICE_X57Y155        LUT6 (Prop_lut6_I0_O)        0.319    22.368 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    22.368    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_24_n_0
    SLICE_X57Y155        MUXF7 (Prop_muxf7_I1_O)      0.217    22.585 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    22.585    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_10_n_0
    SLICE_X57Y155        MUXF8 (Prop_muxf8_I1_O)      0.094    22.679 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_3/O
                         net (fo=1, routed)           1.333    24.013    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_3_n_0
    SLICE_X57Y138        LUT6 (Prop_lut6_I3_O)        0.316    24.329 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0/O
                         net (fo=1, routed)           2.225    26.554    u_mini_rv/u_rf/spo[20]
    SLICE_X71Y102        LUT6 (Prop_lut6_I0_O)        0.124    26.678 r  u_mini_rv/u_rf/regfile[31][20]_i_2/O
                         net (fo=1, routed)           0.735    27.413    u_mini_rv/u_rf/regfile[31][20]_i_2_n_0
    SLICE_X72Y106        LUT3 (Prop_lut3_I1_O)        0.124    27.537 r  u_mini_rv/u_rf/regfile[31][20]_i_1/O
                         net (fo=31, routed)          1.468    29.005    u_mini_rv/u_rf/wb_o[20]
    SLICE_X87Y116        FDCE                                         r  u_mini_rv/u_rf/regfile_reg[22][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  UCLK/inst/clkout1_buf/O
                         net (fo=9312, routed)        1.592    38.108    u_mini_rv/u_rf/CLK
    SLICE_X87Y116        FDCE                                         r  u_mini_rv/u_rf/regfile_reg[22][20]/C
                         clock pessimism             -0.508    37.600    
                         clock uncertainty           -0.180    37.421    
    SLICE_X87Y116        FDCE (Setup_fdce_C_D)       -0.081    37.340    u_mini_rv/u_rf/regfile_reg[22][20]
  -------------------------------------------------------------------
                         required time                         37.340    
                         arrival time                         -29.005    
  -------------------------------------------------------------------
                         slack                                  8.335    

Slack (MET) :             8.351ns  (required time - arrival time)
  Source:                 u_mini_rv/u_pc/pc_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mini_rv/u_rf/regfile_reg[8][20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        31.335ns  (logic 7.977ns (25.455%)  route 23.359ns (74.545%))
  Logic Levels:           29  (CARRY4=6 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=11 MUXF7=3 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.893ns = ( 38.107 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  UCLK/inst/clkout1_buf/O
                         net (fo=9312, routed)        1.631    -2.360    u_mini_rv/u_pc/CLK
    SLICE_X71Y94         FDPE                                         r  u_mini_rv/u_pc/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y94         FDPE (Prop_fdpe_C_Q)         0.456    -1.904 r  u_mini_rv/u_pc/pc_reg[6]/Q
                         net (fo=57, routed)          2.002     0.098    u_imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X87Y94         LUT6 (Prop_lut6_I0_O)        0.124     0.222 r  u_imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     0.655    u_imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_2_n_0
    SLICE_X87Y94         LUT6 (Prop_lut6_I1_O)        0.124     0.779 r  u_imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_1/O
                         net (fo=1, routed)           0.402     1.181    u_imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_1_n_0
    SLICE_X87Y94         LUT5 (Prop_lut5_I2_O)        0.124     1.305 r  u_imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0/O
                         net (fo=258, routed)         2.122     3.427    u_mini_rv/u_rf/c0_carry__5[24]
    SLICE_X65Y83         LUT6 (Prop_lut6_I4_O)        0.124     3.551 f  u_mini_rv/u_rf/m_carry_i_45/O
                         net (fo=1, routed)           0.000     3.551    u_mini_rv/u_rf/m_carry_i_45_n_0
    SLICE_X65Y83         MUXF7 (Prop_muxf7_I0_O)      0.212     3.763 f  u_mini_rv/u_rf/m_carry_i_17/O
                         net (fo=1, routed)           0.766     4.529    u_mini_rv/u_rf/m_carry_i_17_n_0
    SLICE_X67Y89         LUT6 (Prop_lut6_I0_O)        0.299     4.828 r  u_mini_rv/u_rf/m_carry_i_3/O
                         net (fo=5, routed)           1.399     6.227    u_mini_rv/u_rf/m_carry_i_20_0
    SLICE_X83Y94         LUT6 (Prop_lut6_I1_O)        0.124     6.351 r  u_mini_rv/u_rf/c0_carry_i_17/O
                         net (fo=94, routed)          0.670     7.021    u_mini_rv/u_rf/u_alu/p_0_in[1]
    SLICE_X82Y97         LUT2 (Prop_lut2_I1_O)        0.124     7.145 r  u_mini_rv/u_rf/c0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.145    u_mini_rv/u_alu/S[1]
    SLICE_X82Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.695 r  u_mini_rv/u_alu/c0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.695    u_mini_rv/u_alu/c0_carry_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.809 r  u_mini_rv/u_alu/c0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.809    u_mini_rv/u_alu/c0_carry__0_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.923 r  u_mini_rv/u_alu/c0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     7.924    u_mini_rv/u_alu/c0_carry__1_n_0
    SLICE_X82Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.038 r  u_mini_rv/u_alu/c0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.038    u_mini_rv/u_alu/c0_carry__2_n_0
    SLICE_X82Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.152 r  u_mini_rv/u_alu/c0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.152    u_mini_rv/u_alu/c0_carry__3_n_0
    SLICE_X82Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.486 r  u_mini_rv/u_alu/c0_carry__4/O[1]
                         net (fo=1, routed)           0.794     9.280    u_mini_rv/u_alu/data0[21]
    SLICE_X79Y102        LUT6 (Prop_lut6_I0_O)        0.303     9.583 r  u_mini_rv/u_alu/pc[21]_i_7/O
                         net (fo=1, routed)           0.811    10.394    u_mini_rv/u_alu/pc[21]_i_7_n_0
    SLICE_X77Y104        LUT3 (Prop_lut3_I2_O)        0.124    10.518 r  u_mini_rv/u_alu/pc[21]_i_3/O
                         net (fo=1, routed)           1.056    11.574    u_mini_rv/u_rf/pc_reg[21]_1
    SLICE_X82Y105        LUT6 (Prop_lut6_I0_O)        0.124    11.698 f  u_mini_rv/u_rf/pc[21]_i_2/O
                         net (fo=3, routed)           1.238    12.936    u_mini_rv/u_rf/pc[21]_i_2_n_0
    SLICE_X72Y107        LUT4 (Prop_lut4_I2_O)        0.124    13.060 f  u_mini_rv/u_rf/regfile[31][31]_i_8/O
                         net (fo=1, routed)           0.162    13.222    u_mini_rv/u_rf/regfile[31][31]_i_8_n_0
    SLICE_X72Y107        LUT6 (Prop_lut6_I1_O)        0.124    13.346 r  u_mini_rv/u_rf/regfile[31][31]_i_4/O
                         net (fo=111, routed)         1.498    14.844    u_mini_rv/u_rf/regfile[31][31]_i_12_0
    SLICE_X72Y91         LUT2 (Prop_lut2_I0_O)        0.152    14.996 r  u_mini_rv/u_rf/U_dram_i_11/O
                         net (fo=8192, routed)        3.300    18.296    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20/A1
    SLICE_X54Y158        RAMS64E (Prop_rams64e_ADR1_O)
                                                      2.479    20.775 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20/RAMS64E_A/O
                         net (fo=1, routed)           0.000    20.775    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20/OA
    SLICE_X54Y158        MUXF7 (Prop_muxf7_I1_O)      0.214    20.989 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20/F7.A/O
                         net (fo=1, routed)           0.000    20.989    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20/O1
    SLICE_X54Y158        MUXF8 (Prop_muxf8_I1_O)      0.088    21.077 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20/F8/O
                         net (fo=1, routed)           0.972    22.049    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20_n_0
    SLICE_X57Y155        LUT6 (Prop_lut6_I0_O)        0.319    22.368 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    22.368    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_24_n_0
    SLICE_X57Y155        MUXF7 (Prop_muxf7_I1_O)      0.217    22.585 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    22.585    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_10_n_0
    SLICE_X57Y155        MUXF8 (Prop_muxf8_I1_O)      0.094    22.679 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_3/O
                         net (fo=1, routed)           1.333    24.013    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_3_n_0
    SLICE_X57Y138        LUT6 (Prop_lut6_I3_O)        0.316    24.329 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0/O
                         net (fo=1, routed)           2.225    26.554    u_mini_rv/u_rf/spo[20]
    SLICE_X71Y102        LUT6 (Prop_lut6_I0_O)        0.124    26.678 r  u_mini_rv/u_rf/regfile[31][20]_i_2/O
                         net (fo=1, routed)           0.735    27.413    u_mini_rv/u_rf/regfile[31][20]_i_2_n_0
    SLICE_X72Y106        LUT3 (Prop_lut3_I1_O)        0.124    27.537 r  u_mini_rv/u_rf/regfile[31][20]_i_1/O
                         net (fo=31, routed)          1.439    28.976    u_mini_rv/u_rf/wb_o[20]
    SLICE_X87Y117        FDCE                                         r  u_mini_rv/u_rf/regfile_reg[8][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  UCLK/inst/clkout1_buf/O
                         net (fo=9312, routed)        1.591    38.107    u_mini_rv/u_rf/CLK
    SLICE_X87Y117        FDCE                                         r  u_mini_rv/u_rf/regfile_reg[8][20]/C
                         clock pessimism             -0.508    37.599    
                         clock uncertainty           -0.180    37.420    
    SLICE_X87Y117        FDCE (Setup_fdce_C_D)       -0.093    37.327    u_mini_rv/u_rf/regfile_reg[8][20]
  -------------------------------------------------------------------
                         required time                         37.327    
                         arrival time                         -28.976    
  -------------------------------------------------------------------
                         slack                                  8.351    

Slack (MET) :             8.355ns  (required time - arrival time)
  Source:                 u_mini_rv/u_pc/pc_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mini_rv/u_rf/regfile_reg[31][20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        31.347ns  (logic 7.977ns (25.446%)  route 23.371ns (74.554%))
  Logic Levels:           29  (CARRY4=6 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=11 MUXF7=3 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.889ns = ( 38.111 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  UCLK/inst/clkout1_buf/O
                         net (fo=9312, routed)        1.631    -2.360    u_mini_rv/u_pc/CLK
    SLICE_X71Y94         FDPE                                         r  u_mini_rv/u_pc/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y94         FDPE (Prop_fdpe_C_Q)         0.456    -1.904 r  u_mini_rv/u_pc/pc_reg[6]/Q
                         net (fo=57, routed)          2.002     0.098    u_imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X87Y94         LUT6 (Prop_lut6_I0_O)        0.124     0.222 r  u_imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     0.655    u_imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_2_n_0
    SLICE_X87Y94         LUT6 (Prop_lut6_I1_O)        0.124     0.779 r  u_imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_1/O
                         net (fo=1, routed)           0.402     1.181    u_imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_1_n_0
    SLICE_X87Y94         LUT5 (Prop_lut5_I2_O)        0.124     1.305 r  u_imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0/O
                         net (fo=258, routed)         2.122     3.427    u_mini_rv/u_rf/c0_carry__5[24]
    SLICE_X65Y83         LUT6 (Prop_lut6_I4_O)        0.124     3.551 f  u_mini_rv/u_rf/m_carry_i_45/O
                         net (fo=1, routed)           0.000     3.551    u_mini_rv/u_rf/m_carry_i_45_n_0
    SLICE_X65Y83         MUXF7 (Prop_muxf7_I0_O)      0.212     3.763 f  u_mini_rv/u_rf/m_carry_i_17/O
                         net (fo=1, routed)           0.766     4.529    u_mini_rv/u_rf/m_carry_i_17_n_0
    SLICE_X67Y89         LUT6 (Prop_lut6_I0_O)        0.299     4.828 r  u_mini_rv/u_rf/m_carry_i_3/O
                         net (fo=5, routed)           1.399     6.227    u_mini_rv/u_rf/m_carry_i_20_0
    SLICE_X83Y94         LUT6 (Prop_lut6_I1_O)        0.124     6.351 r  u_mini_rv/u_rf/c0_carry_i_17/O
                         net (fo=94, routed)          0.670     7.021    u_mini_rv/u_rf/u_alu/p_0_in[1]
    SLICE_X82Y97         LUT2 (Prop_lut2_I1_O)        0.124     7.145 r  u_mini_rv/u_rf/c0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.145    u_mini_rv/u_alu/S[1]
    SLICE_X82Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.695 r  u_mini_rv/u_alu/c0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.695    u_mini_rv/u_alu/c0_carry_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.809 r  u_mini_rv/u_alu/c0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.809    u_mini_rv/u_alu/c0_carry__0_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.923 r  u_mini_rv/u_alu/c0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     7.924    u_mini_rv/u_alu/c0_carry__1_n_0
    SLICE_X82Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.038 r  u_mini_rv/u_alu/c0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.038    u_mini_rv/u_alu/c0_carry__2_n_0
    SLICE_X82Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.152 r  u_mini_rv/u_alu/c0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.152    u_mini_rv/u_alu/c0_carry__3_n_0
    SLICE_X82Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.486 r  u_mini_rv/u_alu/c0_carry__4/O[1]
                         net (fo=1, routed)           0.794     9.280    u_mini_rv/u_alu/data0[21]
    SLICE_X79Y102        LUT6 (Prop_lut6_I0_O)        0.303     9.583 r  u_mini_rv/u_alu/pc[21]_i_7/O
                         net (fo=1, routed)           0.811    10.394    u_mini_rv/u_alu/pc[21]_i_7_n_0
    SLICE_X77Y104        LUT3 (Prop_lut3_I2_O)        0.124    10.518 r  u_mini_rv/u_alu/pc[21]_i_3/O
                         net (fo=1, routed)           1.056    11.574    u_mini_rv/u_rf/pc_reg[21]_1
    SLICE_X82Y105        LUT6 (Prop_lut6_I0_O)        0.124    11.698 f  u_mini_rv/u_rf/pc[21]_i_2/O
                         net (fo=3, routed)           1.238    12.936    u_mini_rv/u_rf/pc[21]_i_2_n_0
    SLICE_X72Y107        LUT4 (Prop_lut4_I2_O)        0.124    13.060 f  u_mini_rv/u_rf/regfile[31][31]_i_8/O
                         net (fo=1, routed)           0.162    13.222    u_mini_rv/u_rf/regfile[31][31]_i_8_n_0
    SLICE_X72Y107        LUT6 (Prop_lut6_I1_O)        0.124    13.346 r  u_mini_rv/u_rf/regfile[31][31]_i_4/O
                         net (fo=111, routed)         1.498    14.844    u_mini_rv/u_rf/regfile[31][31]_i_12_0
    SLICE_X72Y91         LUT2 (Prop_lut2_I0_O)        0.152    14.996 r  u_mini_rv/u_rf/U_dram_i_11/O
                         net (fo=8192, routed)        3.300    18.296    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20/A1
    SLICE_X54Y158        RAMS64E (Prop_rams64e_ADR1_O)
                                                      2.479    20.775 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20/RAMS64E_A/O
                         net (fo=1, routed)           0.000    20.775    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20/OA
    SLICE_X54Y158        MUXF7 (Prop_muxf7_I1_O)      0.214    20.989 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20/F7.A/O
                         net (fo=1, routed)           0.000    20.989    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20/O1
    SLICE_X54Y158        MUXF8 (Prop_muxf8_I1_O)      0.088    21.077 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20/F8/O
                         net (fo=1, routed)           0.972    22.049    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20_n_0
    SLICE_X57Y155        LUT6 (Prop_lut6_I0_O)        0.319    22.368 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    22.368    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_24_n_0
    SLICE_X57Y155        MUXF7 (Prop_muxf7_I1_O)      0.217    22.585 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    22.585    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_10_n_0
    SLICE_X57Y155        MUXF8 (Prop_muxf8_I1_O)      0.094    22.679 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_3/O
                         net (fo=1, routed)           1.333    24.013    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_3_n_0
    SLICE_X57Y138        LUT6 (Prop_lut6_I3_O)        0.316    24.329 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0/O
                         net (fo=1, routed)           2.225    26.554    u_mini_rv/u_rf/spo[20]
    SLICE_X71Y102        LUT6 (Prop_lut6_I0_O)        0.124    26.678 r  u_mini_rv/u_rf/regfile[31][20]_i_2/O
                         net (fo=1, routed)           0.735    27.413    u_mini_rv/u_rf/regfile[31][20]_i_2_n_0
    SLICE_X72Y106        LUT3 (Prop_lut3_I1_O)        0.124    27.537 r  u_mini_rv/u_rf/regfile[31][20]_i_1/O
                         net (fo=31, routed)          1.451    28.987    u_mini_rv/u_rf/wb_o[20]
    SLICE_X89Y112        FDCE                                         r  u_mini_rv/u_rf/regfile_reg[31][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  UCLK/inst/clkout1_buf/O
                         net (fo=9312, routed)        1.595    38.111    u_mini_rv/u_rf/CLK
    SLICE_X89Y112        FDCE                                         r  u_mini_rv/u_rf/regfile_reg[31][20]/C
                         clock pessimism             -0.508    37.603    
                         clock uncertainty           -0.180    37.424    
    SLICE_X89Y112        FDCE (Setup_fdce_C_D)       -0.081    37.343    u_mini_rv/u_rf/regfile_reg[31][20]
  -------------------------------------------------------------------
                         required time                         37.343    
                         arrival time                         -28.987    
  -------------------------------------------------------------------
                         slack                                  8.355    

Slack (MET) :             8.391ns  (required time - arrival time)
  Source:                 u_mini_rv/u_pc/pc_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mini_rv/u_rf/regfile_reg[10][20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        31.293ns  (logic 7.977ns (25.490%)  route 23.317ns (74.510%))
  Logic Levels:           29  (CARRY4=6 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=11 MUXF7=3 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.893ns = ( 38.107 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  UCLK/inst/clkout1_buf/O
                         net (fo=9312, routed)        1.631    -2.360    u_mini_rv/u_pc/CLK
    SLICE_X71Y94         FDPE                                         r  u_mini_rv/u_pc/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y94         FDPE (Prop_fdpe_C_Q)         0.456    -1.904 r  u_mini_rv/u_pc/pc_reg[6]/Q
                         net (fo=57, routed)          2.002     0.098    u_imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X87Y94         LUT6 (Prop_lut6_I0_O)        0.124     0.222 r  u_imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     0.655    u_imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_2_n_0
    SLICE_X87Y94         LUT6 (Prop_lut6_I1_O)        0.124     0.779 r  u_imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_1/O
                         net (fo=1, routed)           0.402     1.181    u_imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_1_n_0
    SLICE_X87Y94         LUT5 (Prop_lut5_I2_O)        0.124     1.305 r  u_imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0/O
                         net (fo=258, routed)         2.122     3.427    u_mini_rv/u_rf/c0_carry__5[24]
    SLICE_X65Y83         LUT6 (Prop_lut6_I4_O)        0.124     3.551 f  u_mini_rv/u_rf/m_carry_i_45/O
                         net (fo=1, routed)           0.000     3.551    u_mini_rv/u_rf/m_carry_i_45_n_0
    SLICE_X65Y83         MUXF7 (Prop_muxf7_I0_O)      0.212     3.763 f  u_mini_rv/u_rf/m_carry_i_17/O
                         net (fo=1, routed)           0.766     4.529    u_mini_rv/u_rf/m_carry_i_17_n_0
    SLICE_X67Y89         LUT6 (Prop_lut6_I0_O)        0.299     4.828 r  u_mini_rv/u_rf/m_carry_i_3/O
                         net (fo=5, routed)           1.399     6.227    u_mini_rv/u_rf/m_carry_i_20_0
    SLICE_X83Y94         LUT6 (Prop_lut6_I1_O)        0.124     6.351 r  u_mini_rv/u_rf/c0_carry_i_17/O
                         net (fo=94, routed)          0.670     7.021    u_mini_rv/u_rf/u_alu/p_0_in[1]
    SLICE_X82Y97         LUT2 (Prop_lut2_I1_O)        0.124     7.145 r  u_mini_rv/u_rf/c0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.145    u_mini_rv/u_alu/S[1]
    SLICE_X82Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.695 r  u_mini_rv/u_alu/c0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.695    u_mini_rv/u_alu/c0_carry_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.809 r  u_mini_rv/u_alu/c0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.809    u_mini_rv/u_alu/c0_carry__0_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.923 r  u_mini_rv/u_alu/c0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     7.924    u_mini_rv/u_alu/c0_carry__1_n_0
    SLICE_X82Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.038 r  u_mini_rv/u_alu/c0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.038    u_mini_rv/u_alu/c0_carry__2_n_0
    SLICE_X82Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.152 r  u_mini_rv/u_alu/c0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.152    u_mini_rv/u_alu/c0_carry__3_n_0
    SLICE_X82Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.486 r  u_mini_rv/u_alu/c0_carry__4/O[1]
                         net (fo=1, routed)           0.794     9.280    u_mini_rv/u_alu/data0[21]
    SLICE_X79Y102        LUT6 (Prop_lut6_I0_O)        0.303     9.583 r  u_mini_rv/u_alu/pc[21]_i_7/O
                         net (fo=1, routed)           0.811    10.394    u_mini_rv/u_alu/pc[21]_i_7_n_0
    SLICE_X77Y104        LUT3 (Prop_lut3_I2_O)        0.124    10.518 r  u_mini_rv/u_alu/pc[21]_i_3/O
                         net (fo=1, routed)           1.056    11.574    u_mini_rv/u_rf/pc_reg[21]_1
    SLICE_X82Y105        LUT6 (Prop_lut6_I0_O)        0.124    11.698 f  u_mini_rv/u_rf/pc[21]_i_2/O
                         net (fo=3, routed)           1.238    12.936    u_mini_rv/u_rf/pc[21]_i_2_n_0
    SLICE_X72Y107        LUT4 (Prop_lut4_I2_O)        0.124    13.060 f  u_mini_rv/u_rf/regfile[31][31]_i_8/O
                         net (fo=1, routed)           0.162    13.222    u_mini_rv/u_rf/regfile[31][31]_i_8_n_0
    SLICE_X72Y107        LUT6 (Prop_lut6_I1_O)        0.124    13.346 r  u_mini_rv/u_rf/regfile[31][31]_i_4/O
                         net (fo=111, routed)         1.498    14.844    u_mini_rv/u_rf/regfile[31][31]_i_12_0
    SLICE_X72Y91         LUT2 (Prop_lut2_I0_O)        0.152    14.996 r  u_mini_rv/u_rf/U_dram_i_11/O
                         net (fo=8192, routed)        3.300    18.296    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20/A1
    SLICE_X54Y158        RAMS64E (Prop_rams64e_ADR1_O)
                                                      2.479    20.775 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20/RAMS64E_A/O
                         net (fo=1, routed)           0.000    20.775    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20/OA
    SLICE_X54Y158        MUXF7 (Prop_muxf7_I1_O)      0.214    20.989 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20/F7.A/O
                         net (fo=1, routed)           0.000    20.989    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20/O1
    SLICE_X54Y158        MUXF8 (Prop_muxf8_I1_O)      0.088    21.077 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20/F8/O
                         net (fo=1, routed)           0.972    22.049    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20_n_0
    SLICE_X57Y155        LUT6 (Prop_lut6_I0_O)        0.319    22.368 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    22.368    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_24_n_0
    SLICE_X57Y155        MUXF7 (Prop_muxf7_I1_O)      0.217    22.585 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    22.585    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_10_n_0
    SLICE_X57Y155        MUXF8 (Prop_muxf8_I1_O)      0.094    22.679 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_3/O
                         net (fo=1, routed)           1.333    24.013    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_3_n_0
    SLICE_X57Y138        LUT6 (Prop_lut6_I3_O)        0.316    24.329 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0/O
                         net (fo=1, routed)           2.225    26.554    u_mini_rv/u_rf/spo[20]
    SLICE_X71Y102        LUT6 (Prop_lut6_I0_O)        0.124    26.678 r  u_mini_rv/u_rf/regfile[31][20]_i_2/O
                         net (fo=1, routed)           0.735    27.413    u_mini_rv/u_rf/regfile[31][20]_i_2_n_0
    SLICE_X72Y106        LUT3 (Prop_lut3_I1_O)        0.124    27.537 r  u_mini_rv/u_rf/regfile[31][20]_i_1/O
                         net (fo=31, routed)          1.397    28.933    u_mini_rv/u_rf/wb_o[20]
    SLICE_X86Y117        FDCE                                         r  u_mini_rv/u_rf/regfile_reg[10][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  UCLK/inst/clkout1_buf/O
                         net (fo=9312, routed)        1.591    38.107    u_mini_rv/u_rf/CLK
    SLICE_X86Y117        FDCE                                         r  u_mini_rv/u_rf/regfile_reg[10][20]/C
                         clock pessimism             -0.508    37.599    
                         clock uncertainty           -0.180    37.420    
    SLICE_X86Y117        FDCE (Setup_fdce_C_D)       -0.095    37.325    u_mini_rv/u_rf/regfile_reg[10][20]
  -------------------------------------------------------------------
                         required time                         37.325    
                         arrival time                         -28.933    
  -------------------------------------------------------------------
                         slack                                  8.391    

Slack (MET) :             8.479ns  (required time - arrival time)
  Source:                 u_mini_rv/u_pc/pc_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mini_rv/u_rf/regfile_reg[23][20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        31.229ns  (logic 7.977ns (25.542%)  route 23.253ns (74.458%))
  Logic Levels:           29  (CARRY4=6 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=11 MUXF7=3 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.897ns = ( 38.103 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  UCLK/inst/clkout1_buf/O
                         net (fo=9312, routed)        1.631    -2.360    u_mini_rv/u_pc/CLK
    SLICE_X71Y94         FDPE                                         r  u_mini_rv/u_pc/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y94         FDPE (Prop_fdpe_C_Q)         0.456    -1.904 r  u_mini_rv/u_pc/pc_reg[6]/Q
                         net (fo=57, routed)          2.002     0.098    u_imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X87Y94         LUT6 (Prop_lut6_I0_O)        0.124     0.222 r  u_imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     0.655    u_imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_2_n_0
    SLICE_X87Y94         LUT6 (Prop_lut6_I1_O)        0.124     0.779 r  u_imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_1/O
                         net (fo=1, routed)           0.402     1.181    u_imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_1_n_0
    SLICE_X87Y94         LUT5 (Prop_lut5_I2_O)        0.124     1.305 r  u_imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0/O
                         net (fo=258, routed)         2.122     3.427    u_mini_rv/u_rf/c0_carry__5[24]
    SLICE_X65Y83         LUT6 (Prop_lut6_I4_O)        0.124     3.551 f  u_mini_rv/u_rf/m_carry_i_45/O
                         net (fo=1, routed)           0.000     3.551    u_mini_rv/u_rf/m_carry_i_45_n_0
    SLICE_X65Y83         MUXF7 (Prop_muxf7_I0_O)      0.212     3.763 f  u_mini_rv/u_rf/m_carry_i_17/O
                         net (fo=1, routed)           0.766     4.529    u_mini_rv/u_rf/m_carry_i_17_n_0
    SLICE_X67Y89         LUT6 (Prop_lut6_I0_O)        0.299     4.828 r  u_mini_rv/u_rf/m_carry_i_3/O
                         net (fo=5, routed)           1.399     6.227    u_mini_rv/u_rf/m_carry_i_20_0
    SLICE_X83Y94         LUT6 (Prop_lut6_I1_O)        0.124     6.351 r  u_mini_rv/u_rf/c0_carry_i_17/O
                         net (fo=94, routed)          0.670     7.021    u_mini_rv/u_rf/u_alu/p_0_in[1]
    SLICE_X82Y97         LUT2 (Prop_lut2_I1_O)        0.124     7.145 r  u_mini_rv/u_rf/c0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.145    u_mini_rv/u_alu/S[1]
    SLICE_X82Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.695 r  u_mini_rv/u_alu/c0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.695    u_mini_rv/u_alu/c0_carry_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.809 r  u_mini_rv/u_alu/c0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.809    u_mini_rv/u_alu/c0_carry__0_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.923 r  u_mini_rv/u_alu/c0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     7.924    u_mini_rv/u_alu/c0_carry__1_n_0
    SLICE_X82Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.038 r  u_mini_rv/u_alu/c0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.038    u_mini_rv/u_alu/c0_carry__2_n_0
    SLICE_X82Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.152 r  u_mini_rv/u_alu/c0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.152    u_mini_rv/u_alu/c0_carry__3_n_0
    SLICE_X82Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.486 r  u_mini_rv/u_alu/c0_carry__4/O[1]
                         net (fo=1, routed)           0.794     9.280    u_mini_rv/u_alu/data0[21]
    SLICE_X79Y102        LUT6 (Prop_lut6_I0_O)        0.303     9.583 r  u_mini_rv/u_alu/pc[21]_i_7/O
                         net (fo=1, routed)           0.811    10.394    u_mini_rv/u_alu/pc[21]_i_7_n_0
    SLICE_X77Y104        LUT3 (Prop_lut3_I2_O)        0.124    10.518 r  u_mini_rv/u_alu/pc[21]_i_3/O
                         net (fo=1, routed)           1.056    11.574    u_mini_rv/u_rf/pc_reg[21]_1
    SLICE_X82Y105        LUT6 (Prop_lut6_I0_O)        0.124    11.698 f  u_mini_rv/u_rf/pc[21]_i_2/O
                         net (fo=3, routed)           1.238    12.936    u_mini_rv/u_rf/pc[21]_i_2_n_0
    SLICE_X72Y107        LUT4 (Prop_lut4_I2_O)        0.124    13.060 f  u_mini_rv/u_rf/regfile[31][31]_i_8/O
                         net (fo=1, routed)           0.162    13.222    u_mini_rv/u_rf/regfile[31][31]_i_8_n_0
    SLICE_X72Y107        LUT6 (Prop_lut6_I1_O)        0.124    13.346 r  u_mini_rv/u_rf/regfile[31][31]_i_4/O
                         net (fo=111, routed)         1.498    14.844    u_mini_rv/u_rf/regfile[31][31]_i_12_0
    SLICE_X72Y91         LUT2 (Prop_lut2_I0_O)        0.152    14.996 r  u_mini_rv/u_rf/U_dram_i_11/O
                         net (fo=8192, routed)        3.300    18.296    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20/A1
    SLICE_X54Y158        RAMS64E (Prop_rams64e_ADR1_O)
                                                      2.479    20.775 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20/RAMS64E_A/O
                         net (fo=1, routed)           0.000    20.775    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20/OA
    SLICE_X54Y158        MUXF7 (Prop_muxf7_I1_O)      0.214    20.989 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20/F7.A/O
                         net (fo=1, routed)           0.000    20.989    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20/O1
    SLICE_X54Y158        MUXF8 (Prop_muxf8_I1_O)      0.088    21.077 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20/F8/O
                         net (fo=1, routed)           0.972    22.049    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20_n_0
    SLICE_X57Y155        LUT6 (Prop_lut6_I0_O)        0.319    22.368 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    22.368    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_24_n_0
    SLICE_X57Y155        MUXF7 (Prop_muxf7_I1_O)      0.217    22.585 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    22.585    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_10_n_0
    SLICE_X57Y155        MUXF8 (Prop_muxf8_I1_O)      0.094    22.679 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_3/O
                         net (fo=1, routed)           1.333    24.013    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_3_n_0
    SLICE_X57Y138        LUT6 (Prop_lut6_I3_O)        0.316    24.329 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0/O
                         net (fo=1, routed)           2.225    26.554    u_mini_rv/u_rf/spo[20]
    SLICE_X71Y102        LUT6 (Prop_lut6_I0_O)        0.124    26.678 r  u_mini_rv/u_rf/regfile[31][20]_i_2/O
                         net (fo=1, routed)           0.735    27.413    u_mini_rv/u_rf/regfile[31][20]_i_2_n_0
    SLICE_X72Y106        LUT3 (Prop_lut3_I1_O)        0.124    27.537 r  u_mini_rv/u_rf/regfile[31][20]_i_1/O
                         net (fo=31, routed)          1.333    28.869    u_mini_rv/u_rf/wb_o[20]
    SLICE_X87Y121        FDCE                                         r  u_mini_rv/u_rf/regfile_reg[23][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  UCLK/inst/clkout1_buf/O
                         net (fo=9312, routed)        1.587    38.103    u_mini_rv/u_rf/CLK
    SLICE_X87Y121        FDCE                                         r  u_mini_rv/u_rf/regfile_reg[23][20]/C
                         clock pessimism             -0.508    37.595    
                         clock uncertainty           -0.180    37.416    
    SLICE_X87Y121        FDCE (Setup_fdce_C_D)       -0.067    37.349    u_mini_rv/u_rf/regfile_reg[23][20]
  -------------------------------------------------------------------
                         required time                         37.349    
                         arrival time                         -28.869    
  -------------------------------------------------------------------
                         slack                                  8.479    

Slack (MET) :             8.491ns  (required time - arrival time)
  Source:                 u_mini_rv/u_pc/pc_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mini_rv/u_rf/regfile_reg[30][20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        31.209ns  (logic 7.977ns (25.558%)  route 23.233ns (74.442%))
  Logic Levels:           29  (CARRY4=6 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=11 MUXF7=3 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.891ns = ( 38.109 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  UCLK/inst/clkout1_buf/O
                         net (fo=9312, routed)        1.631    -2.360    u_mini_rv/u_pc/CLK
    SLICE_X71Y94         FDPE                                         r  u_mini_rv/u_pc/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y94         FDPE (Prop_fdpe_C_Q)         0.456    -1.904 r  u_mini_rv/u_pc/pc_reg[6]/Q
                         net (fo=57, routed)          2.002     0.098    u_imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X87Y94         LUT6 (Prop_lut6_I0_O)        0.124     0.222 r  u_imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     0.655    u_imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_2_n_0
    SLICE_X87Y94         LUT6 (Prop_lut6_I1_O)        0.124     0.779 r  u_imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_1/O
                         net (fo=1, routed)           0.402     1.181    u_imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_1_n_0
    SLICE_X87Y94         LUT5 (Prop_lut5_I2_O)        0.124     1.305 r  u_imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0/O
                         net (fo=258, routed)         2.122     3.427    u_mini_rv/u_rf/c0_carry__5[24]
    SLICE_X65Y83         LUT6 (Prop_lut6_I4_O)        0.124     3.551 f  u_mini_rv/u_rf/m_carry_i_45/O
                         net (fo=1, routed)           0.000     3.551    u_mini_rv/u_rf/m_carry_i_45_n_0
    SLICE_X65Y83         MUXF7 (Prop_muxf7_I0_O)      0.212     3.763 f  u_mini_rv/u_rf/m_carry_i_17/O
                         net (fo=1, routed)           0.766     4.529    u_mini_rv/u_rf/m_carry_i_17_n_0
    SLICE_X67Y89         LUT6 (Prop_lut6_I0_O)        0.299     4.828 r  u_mini_rv/u_rf/m_carry_i_3/O
                         net (fo=5, routed)           1.399     6.227    u_mini_rv/u_rf/m_carry_i_20_0
    SLICE_X83Y94         LUT6 (Prop_lut6_I1_O)        0.124     6.351 r  u_mini_rv/u_rf/c0_carry_i_17/O
                         net (fo=94, routed)          0.670     7.021    u_mini_rv/u_rf/u_alu/p_0_in[1]
    SLICE_X82Y97         LUT2 (Prop_lut2_I1_O)        0.124     7.145 r  u_mini_rv/u_rf/c0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.145    u_mini_rv/u_alu/S[1]
    SLICE_X82Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.695 r  u_mini_rv/u_alu/c0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.695    u_mini_rv/u_alu/c0_carry_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.809 r  u_mini_rv/u_alu/c0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.809    u_mini_rv/u_alu/c0_carry__0_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.923 r  u_mini_rv/u_alu/c0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     7.924    u_mini_rv/u_alu/c0_carry__1_n_0
    SLICE_X82Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.038 r  u_mini_rv/u_alu/c0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.038    u_mini_rv/u_alu/c0_carry__2_n_0
    SLICE_X82Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.152 r  u_mini_rv/u_alu/c0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.152    u_mini_rv/u_alu/c0_carry__3_n_0
    SLICE_X82Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.486 r  u_mini_rv/u_alu/c0_carry__4/O[1]
                         net (fo=1, routed)           0.794     9.280    u_mini_rv/u_alu/data0[21]
    SLICE_X79Y102        LUT6 (Prop_lut6_I0_O)        0.303     9.583 r  u_mini_rv/u_alu/pc[21]_i_7/O
                         net (fo=1, routed)           0.811    10.394    u_mini_rv/u_alu/pc[21]_i_7_n_0
    SLICE_X77Y104        LUT3 (Prop_lut3_I2_O)        0.124    10.518 r  u_mini_rv/u_alu/pc[21]_i_3/O
                         net (fo=1, routed)           1.056    11.574    u_mini_rv/u_rf/pc_reg[21]_1
    SLICE_X82Y105        LUT6 (Prop_lut6_I0_O)        0.124    11.698 f  u_mini_rv/u_rf/pc[21]_i_2/O
                         net (fo=3, routed)           1.238    12.936    u_mini_rv/u_rf/pc[21]_i_2_n_0
    SLICE_X72Y107        LUT4 (Prop_lut4_I2_O)        0.124    13.060 f  u_mini_rv/u_rf/regfile[31][31]_i_8/O
                         net (fo=1, routed)           0.162    13.222    u_mini_rv/u_rf/regfile[31][31]_i_8_n_0
    SLICE_X72Y107        LUT6 (Prop_lut6_I1_O)        0.124    13.346 r  u_mini_rv/u_rf/regfile[31][31]_i_4/O
                         net (fo=111, routed)         1.498    14.844    u_mini_rv/u_rf/regfile[31][31]_i_12_0
    SLICE_X72Y91         LUT2 (Prop_lut2_I0_O)        0.152    14.996 r  u_mini_rv/u_rf/U_dram_i_11/O
                         net (fo=8192, routed)        3.300    18.296    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20/A1
    SLICE_X54Y158        RAMS64E (Prop_rams64e_ADR1_O)
                                                      2.479    20.775 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20/RAMS64E_A/O
                         net (fo=1, routed)           0.000    20.775    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20/OA
    SLICE_X54Y158        MUXF7 (Prop_muxf7_I1_O)      0.214    20.989 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20/F7.A/O
                         net (fo=1, routed)           0.000    20.989    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20/O1
    SLICE_X54Y158        MUXF8 (Prop_muxf8_I1_O)      0.088    21.077 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20/F8/O
                         net (fo=1, routed)           0.972    22.049    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20_n_0
    SLICE_X57Y155        LUT6 (Prop_lut6_I0_O)        0.319    22.368 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    22.368    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_24_n_0
    SLICE_X57Y155        MUXF7 (Prop_muxf7_I1_O)      0.217    22.585 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    22.585    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_10_n_0
    SLICE_X57Y155        MUXF8 (Prop_muxf8_I1_O)      0.094    22.679 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_3/O
                         net (fo=1, routed)           1.333    24.013    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_3_n_0
    SLICE_X57Y138        LUT6 (Prop_lut6_I3_O)        0.316    24.329 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0/O
                         net (fo=1, routed)           2.225    26.554    u_mini_rv/u_rf/spo[20]
    SLICE_X71Y102        LUT6 (Prop_lut6_I0_O)        0.124    26.678 r  u_mini_rv/u_rf/regfile[31][20]_i_2/O
                         net (fo=1, routed)           0.735    27.413    u_mini_rv/u_rf/regfile[31][20]_i_2_n_0
    SLICE_X72Y106        LUT3 (Prop_lut3_I1_O)        0.124    27.537 r  u_mini_rv/u_rf/regfile[31][20]_i_1/O
                         net (fo=31, routed)          1.313    28.849    u_mini_rv/u_rf/wb_o[20]
    SLICE_X89Y115        FDCE                                         r  u_mini_rv/u_rf/regfile_reg[30][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  UCLK/inst/clkout1_buf/O
                         net (fo=9312, routed)        1.593    38.109    u_mini_rv/u_rf/CLK
    SLICE_X89Y115        FDCE                                         r  u_mini_rv/u_rf/regfile_reg[30][20]/C
                         clock pessimism             -0.508    37.601    
                         clock uncertainty           -0.180    37.422    
    SLICE_X89Y115        FDCE (Setup_fdce_C_D)       -0.081    37.341    u_mini_rv/u_rf/regfile_reg[30][20]
  -------------------------------------------------------------------
                         required time                         37.341    
                         arrival time                         -28.849    
  -------------------------------------------------------------------
                         slack                                  8.491    

Slack (MET) :             8.493ns  (required time - arrival time)
  Source:                 u_mini_rv/u_pc/pc_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mini_rv/u_rf/regfile_reg[24][20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        31.228ns  (logic 7.977ns (25.543%)  route 23.252ns (74.457%))
  Logic Levels:           29  (CARRY4=6 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=11 MUXF7=3 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.890ns = ( 38.110 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  UCLK/inst/clkout1_buf/O
                         net (fo=9312, routed)        1.631    -2.360    u_mini_rv/u_pc/CLK
    SLICE_X71Y94         FDPE                                         r  u_mini_rv/u_pc/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y94         FDPE (Prop_fdpe_C_Q)         0.456    -1.904 r  u_mini_rv/u_pc/pc_reg[6]/Q
                         net (fo=57, routed)          2.002     0.098    u_imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X87Y94         LUT6 (Prop_lut6_I0_O)        0.124     0.222 r  u_imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     0.655    u_imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_2_n_0
    SLICE_X87Y94         LUT6 (Prop_lut6_I1_O)        0.124     0.779 r  u_imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_1/O
                         net (fo=1, routed)           0.402     1.181    u_imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_1_n_0
    SLICE_X87Y94         LUT5 (Prop_lut5_I2_O)        0.124     1.305 r  u_imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0/O
                         net (fo=258, routed)         2.122     3.427    u_mini_rv/u_rf/c0_carry__5[24]
    SLICE_X65Y83         LUT6 (Prop_lut6_I4_O)        0.124     3.551 f  u_mini_rv/u_rf/m_carry_i_45/O
                         net (fo=1, routed)           0.000     3.551    u_mini_rv/u_rf/m_carry_i_45_n_0
    SLICE_X65Y83         MUXF7 (Prop_muxf7_I0_O)      0.212     3.763 f  u_mini_rv/u_rf/m_carry_i_17/O
                         net (fo=1, routed)           0.766     4.529    u_mini_rv/u_rf/m_carry_i_17_n_0
    SLICE_X67Y89         LUT6 (Prop_lut6_I0_O)        0.299     4.828 r  u_mini_rv/u_rf/m_carry_i_3/O
                         net (fo=5, routed)           1.399     6.227    u_mini_rv/u_rf/m_carry_i_20_0
    SLICE_X83Y94         LUT6 (Prop_lut6_I1_O)        0.124     6.351 r  u_mini_rv/u_rf/c0_carry_i_17/O
                         net (fo=94, routed)          0.670     7.021    u_mini_rv/u_rf/u_alu/p_0_in[1]
    SLICE_X82Y97         LUT2 (Prop_lut2_I1_O)        0.124     7.145 r  u_mini_rv/u_rf/c0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.145    u_mini_rv/u_alu/S[1]
    SLICE_X82Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.695 r  u_mini_rv/u_alu/c0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.695    u_mini_rv/u_alu/c0_carry_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.809 r  u_mini_rv/u_alu/c0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.809    u_mini_rv/u_alu/c0_carry__0_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.923 r  u_mini_rv/u_alu/c0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     7.924    u_mini_rv/u_alu/c0_carry__1_n_0
    SLICE_X82Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.038 r  u_mini_rv/u_alu/c0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.038    u_mini_rv/u_alu/c0_carry__2_n_0
    SLICE_X82Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.152 r  u_mini_rv/u_alu/c0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.152    u_mini_rv/u_alu/c0_carry__3_n_0
    SLICE_X82Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.486 r  u_mini_rv/u_alu/c0_carry__4/O[1]
                         net (fo=1, routed)           0.794     9.280    u_mini_rv/u_alu/data0[21]
    SLICE_X79Y102        LUT6 (Prop_lut6_I0_O)        0.303     9.583 r  u_mini_rv/u_alu/pc[21]_i_7/O
                         net (fo=1, routed)           0.811    10.394    u_mini_rv/u_alu/pc[21]_i_7_n_0
    SLICE_X77Y104        LUT3 (Prop_lut3_I2_O)        0.124    10.518 r  u_mini_rv/u_alu/pc[21]_i_3/O
                         net (fo=1, routed)           1.056    11.574    u_mini_rv/u_rf/pc_reg[21]_1
    SLICE_X82Y105        LUT6 (Prop_lut6_I0_O)        0.124    11.698 f  u_mini_rv/u_rf/pc[21]_i_2/O
                         net (fo=3, routed)           1.238    12.936    u_mini_rv/u_rf/pc[21]_i_2_n_0
    SLICE_X72Y107        LUT4 (Prop_lut4_I2_O)        0.124    13.060 f  u_mini_rv/u_rf/regfile[31][31]_i_8/O
                         net (fo=1, routed)           0.162    13.222    u_mini_rv/u_rf/regfile[31][31]_i_8_n_0
    SLICE_X72Y107        LUT6 (Prop_lut6_I1_O)        0.124    13.346 r  u_mini_rv/u_rf/regfile[31][31]_i_4/O
                         net (fo=111, routed)         1.498    14.844    u_mini_rv/u_rf/regfile[31][31]_i_12_0
    SLICE_X72Y91         LUT2 (Prop_lut2_I0_O)        0.152    14.996 r  u_mini_rv/u_rf/U_dram_i_11/O
                         net (fo=8192, routed)        3.300    18.296    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20/A1
    SLICE_X54Y158        RAMS64E (Prop_rams64e_ADR1_O)
                                                      2.479    20.775 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20/RAMS64E_A/O
                         net (fo=1, routed)           0.000    20.775    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20/OA
    SLICE_X54Y158        MUXF7 (Prop_muxf7_I1_O)      0.214    20.989 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20/F7.A/O
                         net (fo=1, routed)           0.000    20.989    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20/O1
    SLICE_X54Y158        MUXF8 (Prop_muxf8_I1_O)      0.088    21.077 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20/F8/O
                         net (fo=1, routed)           0.972    22.049    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20_n_0
    SLICE_X57Y155        LUT6 (Prop_lut6_I0_O)        0.319    22.368 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    22.368    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_24_n_0
    SLICE_X57Y155        MUXF7 (Prop_muxf7_I1_O)      0.217    22.585 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    22.585    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_10_n_0
    SLICE_X57Y155        MUXF8 (Prop_muxf8_I1_O)      0.094    22.679 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_3/O
                         net (fo=1, routed)           1.333    24.013    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_3_n_0
    SLICE_X57Y138        LUT6 (Prop_lut6_I3_O)        0.316    24.329 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0/O
                         net (fo=1, routed)           2.225    26.554    u_mini_rv/u_rf/spo[20]
    SLICE_X71Y102        LUT6 (Prop_lut6_I0_O)        0.124    26.678 r  u_mini_rv/u_rf/regfile[31][20]_i_2/O
                         net (fo=1, routed)           0.735    27.413    u_mini_rv/u_rf/regfile[31][20]_i_2_n_0
    SLICE_X72Y106        LUT3 (Prop_lut3_I1_O)        0.124    27.537 r  u_mini_rv/u_rf/regfile[31][20]_i_1/O
                         net (fo=31, routed)          1.332    28.868    u_mini_rv/u_rf/wb_o[20]
    SLICE_X86Y113        FDCE                                         r  u_mini_rv/u_rf/regfile_reg[24][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  UCLK/inst/clkout1_buf/O
                         net (fo=9312, routed)        1.594    38.110    u_mini_rv/u_rf/CLK
    SLICE_X86Y113        FDCE                                         r  u_mini_rv/u_rf/regfile_reg[24][20]/C
                         clock pessimism             -0.508    37.602    
                         clock uncertainty           -0.180    37.423    
    SLICE_X86Y113        FDCE (Setup_fdce_C_D)       -0.061    37.362    u_mini_rv/u_rf/regfile_reg[24][20]
  -------------------------------------------------------------------
                         required time                         37.362    
                         arrival time                         -28.868    
  -------------------------------------------------------------------
                         slack                                  8.493    

Slack (MET) :             8.496ns  (required time - arrival time)
  Source:                 u_mini_rv/u_pc/pc_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mini_rv/u_rf/regfile_reg[12][20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        31.225ns  (logic 7.977ns (25.545%)  route 23.249ns (74.455%))
  Logic Levels:           29  (CARRY4=6 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=11 MUXF7=3 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.890ns = ( 38.110 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  UCLK/inst/clkout1_buf/O
                         net (fo=9312, routed)        1.631    -2.360    u_mini_rv/u_pc/CLK
    SLICE_X71Y94         FDPE                                         r  u_mini_rv/u_pc/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y94         FDPE (Prop_fdpe_C_Q)         0.456    -1.904 r  u_mini_rv/u_pc/pc_reg[6]/Q
                         net (fo=57, routed)          2.002     0.098    u_imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X87Y94         LUT6 (Prop_lut6_I0_O)        0.124     0.222 r  u_imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_2/O
                         net (fo=1, routed)           0.433     0.655    u_imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_2_n_0
    SLICE_X87Y94         LUT6 (Prop_lut6_I1_O)        0.124     0.779 r  u_imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_1/O
                         net (fo=1, routed)           0.402     1.181    u_imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0_i_1_n_0
    SLICE_X87Y94         LUT5 (Prop_lut5_I2_O)        0.124     1.305 r  u_imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[24]_INST_0/O
                         net (fo=258, routed)         2.122     3.427    u_mini_rv/u_rf/c0_carry__5[24]
    SLICE_X65Y83         LUT6 (Prop_lut6_I4_O)        0.124     3.551 f  u_mini_rv/u_rf/m_carry_i_45/O
                         net (fo=1, routed)           0.000     3.551    u_mini_rv/u_rf/m_carry_i_45_n_0
    SLICE_X65Y83         MUXF7 (Prop_muxf7_I0_O)      0.212     3.763 f  u_mini_rv/u_rf/m_carry_i_17/O
                         net (fo=1, routed)           0.766     4.529    u_mini_rv/u_rf/m_carry_i_17_n_0
    SLICE_X67Y89         LUT6 (Prop_lut6_I0_O)        0.299     4.828 r  u_mini_rv/u_rf/m_carry_i_3/O
                         net (fo=5, routed)           1.399     6.227    u_mini_rv/u_rf/m_carry_i_20_0
    SLICE_X83Y94         LUT6 (Prop_lut6_I1_O)        0.124     6.351 r  u_mini_rv/u_rf/c0_carry_i_17/O
                         net (fo=94, routed)          0.670     7.021    u_mini_rv/u_rf/u_alu/p_0_in[1]
    SLICE_X82Y97         LUT2 (Prop_lut2_I1_O)        0.124     7.145 r  u_mini_rv/u_rf/c0_carry_i_7/O
                         net (fo=1, routed)           0.000     7.145    u_mini_rv/u_alu/S[1]
    SLICE_X82Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.695 r  u_mini_rv/u_alu/c0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.695    u_mini_rv/u_alu/c0_carry_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.809 r  u_mini_rv/u_alu/c0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.809    u_mini_rv/u_alu/c0_carry__0_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.923 r  u_mini_rv/u_alu/c0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     7.924    u_mini_rv/u_alu/c0_carry__1_n_0
    SLICE_X82Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.038 r  u_mini_rv/u_alu/c0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.038    u_mini_rv/u_alu/c0_carry__2_n_0
    SLICE_X82Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.152 r  u_mini_rv/u_alu/c0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.152    u_mini_rv/u_alu/c0_carry__3_n_0
    SLICE_X82Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.486 r  u_mini_rv/u_alu/c0_carry__4/O[1]
                         net (fo=1, routed)           0.794     9.280    u_mini_rv/u_alu/data0[21]
    SLICE_X79Y102        LUT6 (Prop_lut6_I0_O)        0.303     9.583 r  u_mini_rv/u_alu/pc[21]_i_7/O
                         net (fo=1, routed)           0.811    10.394    u_mini_rv/u_alu/pc[21]_i_7_n_0
    SLICE_X77Y104        LUT3 (Prop_lut3_I2_O)        0.124    10.518 r  u_mini_rv/u_alu/pc[21]_i_3/O
                         net (fo=1, routed)           1.056    11.574    u_mini_rv/u_rf/pc_reg[21]_1
    SLICE_X82Y105        LUT6 (Prop_lut6_I0_O)        0.124    11.698 f  u_mini_rv/u_rf/pc[21]_i_2/O
                         net (fo=3, routed)           1.238    12.936    u_mini_rv/u_rf/pc[21]_i_2_n_0
    SLICE_X72Y107        LUT4 (Prop_lut4_I2_O)        0.124    13.060 f  u_mini_rv/u_rf/regfile[31][31]_i_8/O
                         net (fo=1, routed)           0.162    13.222    u_mini_rv/u_rf/regfile[31][31]_i_8_n_0
    SLICE_X72Y107        LUT6 (Prop_lut6_I1_O)        0.124    13.346 r  u_mini_rv/u_rf/regfile[31][31]_i_4/O
                         net (fo=111, routed)         1.498    14.844    u_mini_rv/u_rf/regfile[31][31]_i_12_0
    SLICE_X72Y91         LUT2 (Prop_lut2_I0_O)        0.152    14.996 r  u_mini_rv/u_rf/U_dram_i_11/O
                         net (fo=8192, routed)        3.300    18.296    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20/A1
    SLICE_X54Y158        RAMS64E (Prop_rams64e_ADR1_O)
                                                      2.479    20.775 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20/RAMS64E_A/O
                         net (fo=1, routed)           0.000    20.775    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20/OA
    SLICE_X54Y158        MUXF7 (Prop_muxf7_I1_O)      0.214    20.989 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20/F7.A/O
                         net (fo=1, routed)           0.000    20.989    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20/O1
    SLICE_X54Y158        MUXF8 (Prop_muxf8_I1_O)      0.088    21.077 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20/F8/O
                         net (fo=1, routed)           0.972    22.049    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_20_20_n_0
    SLICE_X57Y155        LUT6 (Prop_lut6_I0_O)        0.319    22.368 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    22.368    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_24_n_0
    SLICE_X57Y155        MUXF7 (Prop_muxf7_I1_O)      0.217    22.585 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    22.585    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_10_n_0
    SLICE_X57Y155        MUXF8 (Prop_muxf8_I1_O)      0.094    22.679 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_3/O
                         net (fo=1, routed)           1.333    24.013    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_3_n_0
    SLICE_X57Y138        LUT6 (Prop_lut6_I3_O)        0.316    24.329 r  U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0/O
                         net (fo=1, routed)           2.225    26.554    u_mini_rv/u_rf/spo[20]
    SLICE_X71Y102        LUT6 (Prop_lut6_I0_O)        0.124    26.678 r  u_mini_rv/u_rf/regfile[31][20]_i_2/O
                         net (fo=1, routed)           0.735    27.413    u_mini_rv/u_rf/regfile[31][20]_i_2_n_0
    SLICE_X72Y106        LUT3 (Prop_lut3_I1_O)        0.124    27.537 r  u_mini_rv/u_rf/regfile[31][20]_i_1/O
                         net (fo=31, routed)          1.329    28.865    u_mini_rv/u_rf/wb_o[20]
    SLICE_X87Y113        FDCE                                         r  u_mini_rv/u_rf/regfile_reg[12][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  UCLK/inst/clkout1_buf/O
                         net (fo=9312, routed)        1.594    38.110    u_mini_rv/u_rf/CLK
    SLICE_X87Y113        FDCE                                         r  u_mini_rv/u_rf/regfile_reg[12][20]/C
                         clock pessimism             -0.508    37.602    
                         clock uncertainty           -0.180    37.423    
    SLICE_X87Y113        FDCE (Setup_fdce_C_D)       -0.061    37.362    u_mini_rv/u_rf/regfile_reg[12][20]
  -------------------------------------------------------------------
                         required time                         37.362    
                         arrival time                         -28.865    
  -------------------------------------------------------------------
                         slack                                  8.496    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 u_digitaldisplay/led_num_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_digitaldisplay/led_en_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.031%)  route 0.186ns (49.969%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  UCLK/inst/clkout1_buf/O
                         net (fo=9312, routed)        0.560    -0.491    u_digitaldisplay/clk_out1
    SLICE_X53Y105        FDPE                                         r  u_digitaldisplay/led_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y105        FDPE (Prop_fdpe_C_Q)         0.141    -0.350 r  u_digitaldisplay/led_num_reg[1]/Q
                         net (fo=18, routed)          0.186    -0.164    u_digitaldisplay/led_num_reg_n_0_[1]
    SLICE_X53Y106        LUT4 (Prop_lut4_I3_O)        0.045    -0.119 r  u_digitaldisplay/led_en[1]_i_1/O
                         net (fo=2, routed)           0.000    -0.119    u_digitaldisplay/led_en[1]_i_1_n_0
    SLICE_X53Y106        FDPE                                         r  u_digitaldisplay/led_en_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  UCLK/inst/clkout1_buf/O
                         net (fo=9312, routed)        0.829    -0.261    u_digitaldisplay/clk_out1
    SLICE_X53Y106        FDPE                                         r  u_digitaldisplay/led_en_reg[1]/C
                         clock pessimism             -0.213    -0.475    
    SLICE_X53Y106        FDPE (Hold_fdpe_C_D)         0.091    -0.384    u_digitaldisplay/led_en_reg[1]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 u_digitaldisplay/led_num_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_digitaldisplay/led_num_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.183ns (48.438%)  route 0.195ns (51.562%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  UCLK/inst/clkout1_buf/O
                         net (fo=9312, routed)        0.560    -0.491    u_digitaldisplay/clk_out1
    SLICE_X53Y105        FDPE                                         r  u_digitaldisplay/led_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y105        FDPE (Prop_fdpe_C_Q)         0.141    -0.350 r  u_digitaldisplay/led_num_reg[1]/Q
                         net (fo=18, routed)          0.195    -0.155    u_digitaldisplay/led_num_reg_n_0_[1]
    SLICE_X53Y105        LUT4 (Prop_lut4_I1_O)        0.042    -0.113 r  u_digitaldisplay/led_num[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.113    u_digitaldisplay/led_num[2]_i_1_n_0
    SLICE_X53Y105        FDPE                                         r  u_digitaldisplay/led_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  UCLK/inst/clkout1_buf/O
                         net (fo=9312, routed)        0.829    -0.261    u_digitaldisplay/clk_out1
    SLICE_X53Y105        FDPE                                         r  u_digitaldisplay/led_num_reg[2]/C
                         clock pessimism             -0.229    -0.491    
    SLICE_X53Y105        FDPE (Hold_fdpe_C_D)         0.107    -0.384    u_digitaldisplay/led_num_reg[2]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 u_mini_rv/u_pc/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mini_rv/u_pc/pc_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.630%)  route 0.181ns (49.370%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  UCLK/inst/clkout1_buf/O
                         net (fo=9312, routed)        0.592    -0.459    u_mini_rv/u_pc/CLK
    SLICE_X73Y92         FDCE                                         r  u_mini_rv/u_pc/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.318 r  u_mini_rv/u_pc/pc_reg[0]/Q
                         net (fo=3, routed)           0.181    -0.136    u_mini_rv/u_pc/Q[0]
    SLICE_X73Y92         LUT3 (Prop_lut3_I0_O)        0.045    -0.091 r  u_mini_rv/u_pc/pc[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.091    u_mini_rv/u_pc/npc_npc[0]
    SLICE_X73Y92         FDCE                                         r  u_mini_rv/u_pc/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  UCLK/inst/clkout1_buf/O
                         net (fo=9312, routed)        0.864    -0.227    u_mini_rv/u_pc/CLK
    SLICE_X73Y92         FDCE                                         r  u_mini_rv/u_pc/pc_reg[0]/C
                         clock pessimism             -0.231    -0.459    
    SLICE_X73Y92         FDCE (Hold_fdce_C_D)         0.091    -0.368    u_mini_rv/u_pc/pc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 u_digitaldisplay/led_num_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_digitaldisplay/led_num_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.844%)  route 0.195ns (51.156%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  UCLK/inst/clkout1_buf/O
                         net (fo=9312, routed)        0.560    -0.491    u_digitaldisplay/clk_out1
    SLICE_X53Y105        FDPE                                         r  u_digitaldisplay/led_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y105        FDPE (Prop_fdpe_C_Q)         0.141    -0.350 r  u_digitaldisplay/led_num_reg[1]/Q
                         net (fo=18, routed)          0.195    -0.155    u_digitaldisplay/led_num_reg_n_0_[1]
    SLICE_X53Y105        LUT3 (Prop_lut3_I2_O)        0.045    -0.110 r  u_digitaldisplay/led_num[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.110    u_digitaldisplay/led_num[1]_i_1_n_0
    SLICE_X53Y105        FDPE                                         r  u_digitaldisplay/led_num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  UCLK/inst/clkout1_buf/O
                         net (fo=9312, routed)        0.829    -0.261    u_digitaldisplay/clk_out1
    SLICE_X53Y105        FDPE                                         r  u_digitaldisplay/led_num_reg[1]/C
                         clock pessimism             -0.229    -0.491    
    SLICE_X53Y105        FDPE (Hold_fdpe_C_D)         0.091    -0.400    u_digitaldisplay/led_num_reg[1]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 u_digitaldisplay/led_num_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_digitaldisplay/led_en_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.981%)  route 0.247ns (57.019%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  UCLK/inst/clkout1_buf/O
                         net (fo=9312, routed)        0.560    -0.491    u_digitaldisplay/clk_out1
    SLICE_X53Y105        FDPE                                         r  u_digitaldisplay/led_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y105        FDPE (Prop_fdpe_C_Q)         0.141    -0.350 r  u_digitaldisplay/led_num_reg[1]/Q
                         net (fo=18, routed)          0.186    -0.164    u_digitaldisplay/led_num_reg_n_0_[1]
    SLICE_X53Y106        LUT4 (Prop_lut4_I3_O)        0.045    -0.119 r  u_digitaldisplay/led_en[1]_i_1/O
                         net (fo=2, routed)           0.061    -0.058    u_digitaldisplay/led_en[1]_i_1_n_0
    SLICE_X52Y106        FDPE                                         r  u_digitaldisplay/led_en_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  UCLK/inst/clkout1_buf/O
                         net (fo=9312, routed)        0.829    -0.261    u_digitaldisplay/clk_out1
    SLICE_X52Y106        FDPE                                         r  u_digitaldisplay/led_en_reg[1]_lopt_replica/C
                         clock pessimism             -0.213    -0.475    
    SLICE_X52Y106        FDPE (Hold_fdpe_C_D)         0.070    -0.405    u_digitaldisplay/led_en_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 u_digitaldisplay/led_num_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_digitaldisplay/led_num_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (42.014%)  route 0.257ns (57.986%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  UCLK/inst/clkout1_buf/O
                         net (fo=9312, routed)        0.560    -0.491    u_digitaldisplay/clk_out1
    SLICE_X53Y105        FDPE                                         r  u_digitaldisplay/led_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y105        FDPE (Prop_fdpe_C_Q)         0.141    -0.350 r  u_digitaldisplay/led_num_reg[0]/Q
                         net (fo=19, routed)          0.257    -0.093    u_digitaldisplay/led_num_reg_n_0_[0]
    SLICE_X53Y105        LUT2 (Prop_lut2_I1_O)        0.045    -0.048 r  u_digitaldisplay/led_num[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.048    u_digitaldisplay/led_num[0]_i_1_n_0
    SLICE_X53Y105        FDPE                                         r  u_digitaldisplay/led_num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  UCLK/inst/clkout1_buf/O
                         net (fo=9312, routed)        0.829    -0.261    u_digitaldisplay/clk_out1
    SLICE_X53Y105        FDPE                                         r  u_digitaldisplay/led_num_reg[0]/C
                         clock pessimism             -0.229    -0.491    
    SLICE_X53Y105        FDPE (Hold_fdpe_C_D)         0.092    -0.399    u_digitaldisplay/led_num_reg[0]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 u_digitaldisplay/led_num_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_digitaldisplay/led_en_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.372%)  route 0.312ns (62.628%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  UCLK/inst/clkout1_buf/O
                         net (fo=9312, routed)        0.560    -0.491    u_digitaldisplay/clk_out1
    SLICE_X53Y105        FDPE                                         r  u_digitaldisplay/led_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y105        FDPE (Prop_fdpe_C_Q)         0.141    -0.350 r  u_digitaldisplay/led_num_reg[1]/Q
                         net (fo=18, routed)          0.189    -0.160    u_digitaldisplay/led_num_reg_n_0_[1]
    SLICE_X53Y107        LUT4 (Prop_lut4_I3_O)        0.045    -0.115 r  u_digitaldisplay/led_en[2]_i_1/O
                         net (fo=2, routed)           0.122     0.007    u_digitaldisplay/led_en[2]_i_1_n_0
    SLICE_X53Y106        FDPE                                         r  u_digitaldisplay/led_en_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  UCLK/inst/clkout1_buf/O
                         net (fo=9312, routed)        0.829    -0.261    u_digitaldisplay/clk_out1
    SLICE_X53Y106        FDPE                                         r  u_digitaldisplay/led_en_reg[2]/C
                         clock pessimism             -0.213    -0.475    
    SLICE_X53Y106        FDPE (Hold_fdpe_C_D)         0.066    -0.409    u_digitaldisplay/led_en_reg[2]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 u_digitaldisplay/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_digitaldisplay/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.237ns (43.646%)  route 0.306ns (56.354%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  UCLK/inst/clkout1_buf/O
                         net (fo=9312, routed)        0.560    -0.491    u_digitaldisplay/clk_out1
    SLICE_X53Y104        FDCE                                         r  u_digitaldisplay/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.350 f  u_digitaldisplay/cnt_reg[12]/Q
                         net (fo=3, routed)           0.128    -0.221    u_digitaldisplay/cnt[12]
    SLICE_X53Y103        LUT6 (Prop_lut6_I4_O)        0.045    -0.176 f  u_digitaldisplay/cnt[13]_i_3/O
                         net (fo=14, routed)          0.178     0.001    u_digitaldisplay/cnt[13]_i_3_n_0
    SLICE_X53Y102        LUT2 (Prop_lut2_I1_O)        0.051     0.052 r  u_digitaldisplay/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.052    u_digitaldisplay/cnt[3]_i_1_n_0
    SLICE_X53Y102        FDCE                                         r  u_digitaldisplay/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  UCLK/inst/clkout1_buf/O
                         net (fo=9312, routed)        0.830    -0.260    u_digitaldisplay/clk_out1
    SLICE_X53Y102        FDCE                                         r  u_digitaldisplay/cnt_reg[3]/C
                         clock pessimism             -0.213    -0.474    
    SLICE_X53Y102        FDCE (Hold_fdce_C_D)         0.107    -0.367    u_digitaldisplay/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 u_digitaldisplay/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_digitaldisplay/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.231ns (43.016%)  route 0.306ns (56.984%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  UCLK/inst/clkout1_buf/O
                         net (fo=9312, routed)        0.560    -0.491    u_digitaldisplay/clk_out1
    SLICE_X53Y104        FDCE                                         r  u_digitaldisplay/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.350 f  u_digitaldisplay/cnt_reg[12]/Q
                         net (fo=3, routed)           0.128    -0.221    u_digitaldisplay/cnt[12]
    SLICE_X53Y103        LUT6 (Prop_lut6_I4_O)        0.045    -0.176 f  u_digitaldisplay/cnt[13]_i_3/O
                         net (fo=14, routed)          0.178     0.001    u_digitaldisplay/cnt[13]_i_3_n_0
    SLICE_X53Y102        LUT2 (Prop_lut2_I1_O)        0.045     0.046 r  u_digitaldisplay/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.046    u_digitaldisplay/cnt[2]_i_1_n_0
    SLICE_X53Y102        FDCE                                         r  u_digitaldisplay/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  UCLK/inst/clkout1_buf/O
                         net (fo=9312, routed)        0.830    -0.260    u_digitaldisplay/clk_out1
    SLICE_X53Y102        FDCE                                         r  u_digitaldisplay/cnt_reg[2]/C
                         clock pessimism             -0.213    -0.474    
    SLICE_X53Y102        FDCE (Hold_fdce_C_D)         0.092    -0.382    u_digitaldisplay/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 u_digitaldisplay/led_en_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_digitaldisplay/led_en_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.186ns (33.630%)  route 0.367ns (66.370%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  UCLK/inst/clkout1_buf/O
                         net (fo=9312, routed)        0.559    -0.492    u_digitaldisplay/clk_out1
    SLICE_X53Y107        FDPE                                         r  u_digitaldisplay/led_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y107        FDPE (Prop_fdpe_C_Q)         0.141    -0.351 r  u_digitaldisplay/led_en_reg[6]/Q
                         net (fo=1, routed)           0.191    -0.159    u_digitaldisplay/Q[6]
    SLICE_X53Y107        LUT4 (Prop_lut4_I0_O)        0.045    -0.114 r  u_digitaldisplay/led_en[5]_i_1/O
                         net (fo=2, routed)           0.176     0.062    u_digitaldisplay/led_en[5]_i_1_n_0
    SLICE_X53Y106        FDPE                                         r  u_digitaldisplay/led_en_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  UCLK/inst/clkout1_buf/O
                         net (fo=9312, routed)        0.829    -0.261    u_digitaldisplay/clk_out1
    SLICE_X53Y106        FDPE                                         r  u_digitaldisplay/led_en_reg[5]/C
                         clock pessimism             -0.213    -0.475    
    SLICE_X53Y106        FDPE (Hold_fdpe_C_D)         0.070    -0.405    u_digitaldisplay/led_en_reg[5]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.466    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { UCLK/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0   UCLK/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X73Y92    u_mini_rv/u_pc/pc_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         40.000      39.000     SLICE_X72Y96    u_mini_rv/u_pc/pc_reg[10]/C
Min Period        n/a     FDPE/C             n/a            1.000         40.000      39.000     SLICE_X72Y94    u_mini_rv/u_pc/pc_reg[11]/C
Min Period        n/a     FDPE/C             n/a            1.000         40.000      39.000     SLICE_X69Y101   u_mini_rv/u_pc/pc_reg[12]/C
Min Period        n/a     FDPE/C             n/a            1.000         40.000      39.000     SLICE_X72Y102   u_mini_rv/u_pc/pc_reg[13]/C
Min Period        n/a     FDPE/C             n/a            1.000         40.000      39.000     SLICE_X72Y100   u_mini_rv/u_pc/pc_reg[14]/C
Min Period        n/a     FDPE/C             n/a            1.000         40.000      39.000     SLICE_X72Y102   u_mini_rv/u_pc/pc_reg[15]/C
Min Period        n/a     FDPE/C             n/a            1.000         40.000      39.000     SLICE_X69Y101   u_mini_rv/u_pc/pc_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y153   U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_17_17/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y153   U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_17_17/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y153   U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_17_17/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y153   U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_17_17/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X66Y124   U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8448_8703_27_27/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X66Y124   U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8448_8703_27_27/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X66Y124   U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8448_8703_27_27/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X66Y124   U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8448_8703_27_27/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X70Y124   U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_21_21/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X70Y124   U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_21_21/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X60Y141   U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_20_20/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X60Y141   U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_20_20/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X60Y141   U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_20_20/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X60Y141   U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_20_20/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X60Y141   U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_20_20/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X60Y141   U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_20_20/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X60Y141   U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_20_20/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X60Y141   U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_20_20/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X62Y119   U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_21_21/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X70Y91    U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_3_3/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { UCLK/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1   UCLK/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKFBOUT



