
always @(posedge clk) begin
  if (L) begin
    Q <= R;
  end else if (E) begin
    Q <= w;
  end
  // When neither L nor E is asserted, hold current value
end
endmodule