
cv08.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003738  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000128  080037f8  080037f8  000137f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003920  08003920  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  08003920  08003920  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003920  08003920  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003920  08003920  00013920  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003924  08003924  00013924  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08003928  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000100  20000074  0800399c  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000174  0800399c  00020174  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b3f0  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000019fd  00000000  00000000  0002b48c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000bb0  00000000  00000000  0002ce90  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000b08  00000000  00000000  0002da40  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00011150  00000000  00000000  0002e548  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000962f  00000000  00000000  0003f698  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00065cff  00000000  00000000  00048cc7  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000ae9c6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000030f4  00000000  00000000  000aea44  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000074 	.word	0x20000074
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080037e0 	.word	0x080037e0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000078 	.word	0x20000078
 8000104:	080037e0 	.word	0x080037e0

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <_write>:
static void MX_USART2_UART_Init(void);
static void MX_TIM3_Init(void);
/* USER CODE BEGIN PFP */

int _write(int file, char const *buf, int n)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b084      	sub	sp, #16
 8000224:	af00      	add	r7, sp, #0
 8000226:	60f8      	str	r0, [r7, #12]
 8000228:	60b9      	str	r1, [r7, #8]
 800022a:	607a      	str	r2, [r7, #4]
	/* stdout redirection to UART2 */
	HAL_UART_Transmit(&huart2, (uint8_t*)(buf), n, HAL_MAX_DELAY);
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	b29a      	uxth	r2, r3
 8000230:	2301      	movs	r3, #1
 8000232:	425b      	negs	r3, r3
 8000234:	68b9      	ldr	r1, [r7, #8]
 8000236:	4804      	ldr	r0, [pc, #16]	; (8000248 <_write+0x28>)
 8000238:	f001 ffba 	bl	80021b0 <HAL_UART_Transmit>
	return n;
 800023c:	687b      	ldr	r3, [r7, #4]
}
 800023e:	0018      	movs	r0, r3
 8000240:	46bd      	mov	sp, r7
 8000242:	b004      	add	sp, #16
 8000244:	bd80      	pop	{r7, pc}
 8000246:	46c0      	nop			; (mov r8, r8)
 8000248:	200000e8 	.word	0x200000e8

0800024c <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800024c:	b580      	push	{r7, lr}
 800024e:	b082      	sub	sp, #8
 8000250:	af00      	add	r7, sp, #0
 8000252:	6078      	str	r0, [r7, #4]
	static const int keyboard[4][4] = {
			{ 1, 2, 3, 21 },
			{ 4, 5, 6, 22 },
			{ 7, 8, 9, 23 },
			{ 11, 0, 12, 24 }, };
	if (key == -1) {
 8000254:	4b51      	ldr	r3, [pc, #324]	; (800039c <HAL_TIM_PeriodElapsedCallback+0x150>)
 8000256:	781b      	ldrb	r3, [r3, #0]
 8000258:	b25b      	sxtb	r3, r3
 800025a:	3301      	adds	r3, #1
 800025c:	d148      	bne.n	80002f0 <HAL_TIM_PeriodElapsedCallback+0xa4>
		if (HAL_GPIO_ReadPin(Col1_GPIO_Port, Col1_Pin) == GPIO_PIN_RESET)
 800025e:	2380      	movs	r3, #128	; 0x80
 8000260:	00db      	lsls	r3, r3, #3
 8000262:	4a4f      	ldr	r2, [pc, #316]	; (80003a0 <HAL_TIM_PeriodElapsedCallback+0x154>)
 8000264:	0019      	movs	r1, r3
 8000266:	0010      	movs	r0, r2
 8000268:	f000 fe9e 	bl	8000fa8 <HAL_GPIO_ReadPin>
 800026c:	1e03      	subs	r3, r0, #0
 800026e:	d107      	bne.n	8000280 <HAL_TIM_PeriodElapsedCallback+0x34>
			key = keyboard[row][0];
 8000270:	4b4c      	ldr	r3, [pc, #304]	; (80003a4 <HAL_TIM_PeriodElapsedCallback+0x158>)
 8000272:	681a      	ldr	r2, [r3, #0]
 8000274:	4b4c      	ldr	r3, [pc, #304]	; (80003a8 <HAL_TIM_PeriodElapsedCallback+0x15c>)
 8000276:	0112      	lsls	r2, r2, #4
 8000278:	58d3      	ldr	r3, [r2, r3]
 800027a:	b25a      	sxtb	r2, r3
 800027c:	4b47      	ldr	r3, [pc, #284]	; (800039c <HAL_TIM_PeriodElapsedCallback+0x150>)
 800027e:	701a      	strb	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(Col2_GPIO_Port, Col2_Pin) == GPIO_PIN_RESET)
 8000280:	2380      	movs	r3, #128	; 0x80
 8000282:	005a      	lsls	r2, r3, #1
 8000284:	2390      	movs	r3, #144	; 0x90
 8000286:	05db      	lsls	r3, r3, #23
 8000288:	0011      	movs	r1, r2
 800028a:	0018      	movs	r0, r3
 800028c:	f000 fe8c 	bl	8000fa8 <HAL_GPIO_ReadPin>
 8000290:	1e03      	subs	r3, r0, #0
 8000292:	d109      	bne.n	80002a8 <HAL_TIM_PeriodElapsedCallback+0x5c>
			key = keyboard[row][1];
 8000294:	4b43      	ldr	r3, [pc, #268]	; (80003a4 <HAL_TIM_PeriodElapsedCallback+0x158>)
 8000296:	681b      	ldr	r3, [r3, #0]
 8000298:	4a43      	ldr	r2, [pc, #268]	; (80003a8 <HAL_TIM_PeriodElapsedCallback+0x15c>)
 800029a:	011b      	lsls	r3, r3, #4
 800029c:	18d3      	adds	r3, r2, r3
 800029e:	3304      	adds	r3, #4
 80002a0:	681b      	ldr	r3, [r3, #0]
 80002a2:	b25a      	sxtb	r2, r3
 80002a4:	4b3d      	ldr	r3, [pc, #244]	; (800039c <HAL_TIM_PeriodElapsedCallback+0x150>)
 80002a6:	701a      	strb	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(Col3_GPIO_Port, Col3_Pin) == GPIO_PIN_RESET)
 80002a8:	2380      	movs	r3, #128	; 0x80
 80002aa:	009a      	lsls	r2, r3, #2
 80002ac:	2390      	movs	r3, #144	; 0x90
 80002ae:	05db      	lsls	r3, r3, #23
 80002b0:	0011      	movs	r1, r2
 80002b2:	0018      	movs	r0, r3
 80002b4:	f000 fe78 	bl	8000fa8 <HAL_GPIO_ReadPin>
 80002b8:	1e03      	subs	r3, r0, #0
 80002ba:	d109      	bne.n	80002d0 <HAL_TIM_PeriodElapsedCallback+0x84>
			key = keyboard[row][3];
 80002bc:	4b39      	ldr	r3, [pc, #228]	; (80003a4 <HAL_TIM_PeriodElapsedCallback+0x158>)
 80002be:	681b      	ldr	r3, [r3, #0]
 80002c0:	4a39      	ldr	r2, [pc, #228]	; (80003a8 <HAL_TIM_PeriodElapsedCallback+0x15c>)
 80002c2:	011b      	lsls	r3, r3, #4
 80002c4:	18d3      	adds	r3, r2, r3
 80002c6:	330c      	adds	r3, #12
 80002c8:	681b      	ldr	r3, [r3, #0]
 80002ca:	b25a      	sxtb	r2, r3
 80002cc:	4b33      	ldr	r3, [pc, #204]	; (800039c <HAL_TIM_PeriodElapsedCallback+0x150>)
 80002ce:	701a      	strb	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(Col4_GPIO_Port, Col4_Pin) == GPIO_PIN_RESET)
 80002d0:	4b36      	ldr	r3, [pc, #216]	; (80003ac <HAL_TIM_PeriodElapsedCallback+0x160>)
 80002d2:	2180      	movs	r1, #128	; 0x80
 80002d4:	0018      	movs	r0, r3
 80002d6:	f000 fe67 	bl	8000fa8 <HAL_GPIO_ReadPin>
 80002da:	1e03      	subs	r3, r0, #0
 80002dc:	d108      	bne.n	80002f0 <HAL_TIM_PeriodElapsedCallback+0xa4>
			key = keyboard[row][4];
 80002de:	4b31      	ldr	r3, [pc, #196]	; (80003a4 <HAL_TIM_PeriodElapsedCallback+0x158>)
 80002e0:	681a      	ldr	r2, [r3, #0]
 80002e2:	4b31      	ldr	r3, [pc, #196]	; (80003a8 <HAL_TIM_PeriodElapsedCallback+0x15c>)
 80002e4:	3201      	adds	r2, #1
 80002e6:	0112      	lsls	r2, r2, #4
 80002e8:	58d3      	ldr	r3, [r2, r3]
 80002ea:	b25a      	sxtb	r2, r3
 80002ec:	4b2b      	ldr	r3, [pc, #172]	; (800039c <HAL_TIM_PeriodElapsedCallback+0x150>)
 80002ee:	701a      	strb	r2, [r3, #0]
	}
	HAL_GPIO_WritePin(Row1_GPIO_Port, Row1_Pin, GPIO_PIN_SET);
 80002f0:	2380      	movs	r3, #128	; 0x80
 80002f2:	00d9      	lsls	r1, r3, #3
 80002f4:	2390      	movs	r3, #144	; 0x90
 80002f6:	05db      	lsls	r3, r3, #23
 80002f8:	2201      	movs	r2, #1
 80002fa:	0018      	movs	r0, r3
 80002fc:	f000 fe71 	bl	8000fe2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Row2_GPIO_Port, Row2_Pin, GPIO_PIN_SET);
 8000300:	4b27      	ldr	r3, [pc, #156]	; (80003a0 <HAL_TIM_PeriodElapsedCallback+0x154>)
 8000302:	2201      	movs	r2, #1
 8000304:	2108      	movs	r1, #8
 8000306:	0018      	movs	r0, r3
 8000308:	f000 fe6b 	bl	8000fe2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Row3_GPIO_Port, Row3_Pin, GPIO_PIN_SET);
 800030c:	4b24      	ldr	r3, [pc, #144]	; (80003a0 <HAL_TIM_PeriodElapsedCallback+0x154>)
 800030e:	2201      	movs	r2, #1
 8000310:	2120      	movs	r1, #32
 8000312:	0018      	movs	r0, r3
 8000314:	f000 fe65 	bl	8000fe2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Row4_GPIO_Port, Row4_Pin, GPIO_PIN_SET);
 8000318:	4b21      	ldr	r3, [pc, #132]	; (80003a0 <HAL_TIM_PeriodElapsedCallback+0x154>)
 800031a:	2201      	movs	r2, #1
 800031c:	2110      	movs	r1, #16
 800031e:	0018      	movs	r0, r3
 8000320:	f000 fe5f 	bl	8000fe2 <HAL_GPIO_WritePin>
	switch (row) {
 8000324:	4b1f      	ldr	r3, [pc, #124]	; (80003a4 <HAL_TIM_PeriodElapsedCallback+0x158>)
 8000326:	681b      	ldr	r3, [r3, #0]
 8000328:	2b01      	cmp	r3, #1
 800032a:	d012      	beq.n	8000352 <HAL_TIM_PeriodElapsedCallback+0x106>
 800032c:	dc02      	bgt.n	8000334 <HAL_TIM_PeriodElapsedCallback+0xe8>
 800032e:	2b00      	cmp	r3, #0
 8000330:	d005      	beq.n	800033e <HAL_TIM_PeriodElapsedCallback+0xf2>
	case 3:
		row = 0;
		HAL_GPIO_WritePin(Row1_GPIO_Port, Row1_Pin, GPIO_PIN_RESET);
		break;
	}
}
 8000332:	e02e      	b.n	8000392 <HAL_TIM_PeriodElapsedCallback+0x146>
	switch (row) {
 8000334:	2b02      	cmp	r3, #2
 8000336:	d016      	beq.n	8000366 <HAL_TIM_PeriodElapsedCallback+0x11a>
 8000338:	2b03      	cmp	r3, #3
 800033a:	d01e      	beq.n	800037a <HAL_TIM_PeriodElapsedCallback+0x12e>
}
 800033c:	e029      	b.n	8000392 <HAL_TIM_PeriodElapsedCallback+0x146>
		row = 1;
 800033e:	4b19      	ldr	r3, [pc, #100]	; (80003a4 <HAL_TIM_PeriodElapsedCallback+0x158>)
 8000340:	2201      	movs	r2, #1
 8000342:	601a      	str	r2, [r3, #0]
		HAL_GPIO_WritePin(Row2_GPIO_Port, Row2_Pin, GPIO_PIN_RESET);
 8000344:	4b16      	ldr	r3, [pc, #88]	; (80003a0 <HAL_TIM_PeriodElapsedCallback+0x154>)
 8000346:	2200      	movs	r2, #0
 8000348:	2108      	movs	r1, #8
 800034a:	0018      	movs	r0, r3
 800034c:	f000 fe49 	bl	8000fe2 <HAL_GPIO_WritePin>
		break;
 8000350:	e01f      	b.n	8000392 <HAL_TIM_PeriodElapsedCallback+0x146>
		row = 2;
 8000352:	4b14      	ldr	r3, [pc, #80]	; (80003a4 <HAL_TIM_PeriodElapsedCallback+0x158>)
 8000354:	2202      	movs	r2, #2
 8000356:	601a      	str	r2, [r3, #0]
		HAL_GPIO_WritePin(Row3_GPIO_Port, Row3_Pin, GPIO_PIN_RESET);
 8000358:	4b11      	ldr	r3, [pc, #68]	; (80003a0 <HAL_TIM_PeriodElapsedCallback+0x154>)
 800035a:	2200      	movs	r2, #0
 800035c:	2120      	movs	r1, #32
 800035e:	0018      	movs	r0, r3
 8000360:	f000 fe3f 	bl	8000fe2 <HAL_GPIO_WritePin>
		break;
 8000364:	e015      	b.n	8000392 <HAL_TIM_PeriodElapsedCallback+0x146>
		row = 3;
 8000366:	4b0f      	ldr	r3, [pc, #60]	; (80003a4 <HAL_TIM_PeriodElapsedCallback+0x158>)
 8000368:	2203      	movs	r2, #3
 800036a:	601a      	str	r2, [r3, #0]
		HAL_GPIO_WritePin(Row4_GPIO_Port, Row4_Pin, GPIO_PIN_RESET);
 800036c:	4b0c      	ldr	r3, [pc, #48]	; (80003a0 <HAL_TIM_PeriodElapsedCallback+0x154>)
 800036e:	2200      	movs	r2, #0
 8000370:	2110      	movs	r1, #16
 8000372:	0018      	movs	r0, r3
 8000374:	f000 fe35 	bl	8000fe2 <HAL_GPIO_WritePin>
		break;
 8000378:	e00b      	b.n	8000392 <HAL_TIM_PeriodElapsedCallback+0x146>
		row = 0;
 800037a:	4b0a      	ldr	r3, [pc, #40]	; (80003a4 <HAL_TIM_PeriodElapsedCallback+0x158>)
 800037c:	2200      	movs	r2, #0
 800037e:	601a      	str	r2, [r3, #0]
		HAL_GPIO_WritePin(Row1_GPIO_Port, Row1_Pin, GPIO_PIN_RESET);
 8000380:	2380      	movs	r3, #128	; 0x80
 8000382:	00d9      	lsls	r1, r3, #3
 8000384:	2390      	movs	r3, #144	; 0x90
 8000386:	05db      	lsls	r3, r3, #23
 8000388:	2200      	movs	r2, #0
 800038a:	0018      	movs	r0, r3
 800038c:	f000 fe29 	bl	8000fe2 <HAL_GPIO_WritePin>
		break;
 8000390:	46c0      	nop			; (mov r8, r8)
}
 8000392:	46c0      	nop			; (mov r8, r8)
 8000394:	46bd      	mov	sp, r7
 8000396:	b002      	add	sp, #8
 8000398:	bd80      	pop	{r7, pc}
 800039a:	46c0      	nop			; (mov r8, r8)
 800039c:	20000000 	.word	0x20000000
 80003a0:	48000400 	.word	0x48000400
 80003a4:	20000090 	.word	0x20000090
 80003a8:	08003830 	.word	0x08003830
 80003ac:	48000800 	.word	0x48000800

080003b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003b0:	b580      	push	{r7, lr}
 80003b2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003b4:	f000 fb46 	bl	8000a44 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80003b8:	f000 f828 	bl	800040c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80003bc:	f000 f8f6 	bl	80005ac <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80003c0:	f000 f8c4 	bl	800054c <MX_USART2_UART_Init>
  MX_TIM3_Init();
 80003c4:	f000 f86c 	bl	80004a0 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim3);
 80003c8:	4b0c      	ldr	r3, [pc, #48]	; (80003fc <main+0x4c>)
 80003ca:	0018      	movs	r0, r3
 80003cc:	f001 fae4 	bl	8001998 <HAL_TIM_Base_Start_IT>
  printf("test\n");
 80003d0:	4b0b      	ldr	r3, [pc, #44]	; (8000400 <main+0x50>)
 80003d2:	0018      	movs	r0, r3
 80003d4:	f002 fafc 	bl	80029d0 <puts>
	  /*
	  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
	  HAL_Delay(250);
	  */

	  if(key != -1)
 80003d8:	4b0a      	ldr	r3, [pc, #40]	; (8000404 <main+0x54>)
 80003da:	781b      	ldrb	r3, [r3, #0]
 80003dc:	b25b      	sxtb	r3, r3
 80003de:	3301      	adds	r3, #1
 80003e0:	d0fa      	beq.n	80003d8 <main+0x28>
	  {
		  printf("stisknuto: %d\n", key);
 80003e2:	4b08      	ldr	r3, [pc, #32]	; (8000404 <main+0x54>)
 80003e4:	781b      	ldrb	r3, [r3, #0]
 80003e6:	b25b      	sxtb	r3, r3
 80003e8:	001a      	movs	r2, r3
 80003ea:	4b07      	ldr	r3, [pc, #28]	; (8000408 <main+0x58>)
 80003ec:	0011      	movs	r1, r2
 80003ee:	0018      	movs	r0, r3
 80003f0:	f002 fa74 	bl	80028dc <iprintf>
		  key = -1;
 80003f4:	4b03      	ldr	r3, [pc, #12]	; (8000404 <main+0x54>)
 80003f6:	22ff      	movs	r2, #255	; 0xff
 80003f8:	701a      	strb	r2, [r3, #0]
	  if(key != -1)
 80003fa:	e7ed      	b.n	80003d8 <main+0x28>
 80003fc:	200000a0 	.word	0x200000a0
 8000400:	080037f8 	.word	0x080037f8
 8000404:	20000000 	.word	0x20000000
 8000408:	08003800 	.word	0x08003800

0800040c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800040c:	b590      	push	{r4, r7, lr}
 800040e:	b091      	sub	sp, #68	; 0x44
 8000410:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000412:	2410      	movs	r4, #16
 8000414:	193b      	adds	r3, r7, r4
 8000416:	0018      	movs	r0, r3
 8000418:	2330      	movs	r3, #48	; 0x30
 800041a:	001a      	movs	r2, r3
 800041c:	2100      	movs	r1, #0
 800041e:	f002 fa55 	bl	80028cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000422:	003b      	movs	r3, r7
 8000424:	0018      	movs	r0, r3
 8000426:	2310      	movs	r3, #16
 8000428:	001a      	movs	r2, r3
 800042a:	2100      	movs	r1, #0
 800042c:	f002 fa4e 	bl	80028cc <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000430:	0021      	movs	r1, r4
 8000432:	187b      	adds	r3, r7, r1
 8000434:	2202      	movs	r2, #2
 8000436:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000438:	187b      	adds	r3, r7, r1
 800043a:	2201      	movs	r2, #1
 800043c:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800043e:	187b      	adds	r3, r7, r1
 8000440:	2210      	movs	r2, #16
 8000442:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000444:	187b      	adds	r3, r7, r1
 8000446:	2202      	movs	r2, #2
 8000448:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800044a:	187b      	adds	r3, r7, r1
 800044c:	2200      	movs	r2, #0
 800044e:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000450:	187b      	adds	r3, r7, r1
 8000452:	22a0      	movs	r2, #160	; 0xa0
 8000454:	0392      	lsls	r2, r2, #14
 8000456:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000458:	187b      	adds	r3, r7, r1
 800045a:	2200      	movs	r2, #0
 800045c:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800045e:	187b      	adds	r3, r7, r1
 8000460:	0018      	movs	r0, r3
 8000462:	f000 fddb 	bl	800101c <HAL_RCC_OscConfig>
 8000466:	1e03      	subs	r3, r0, #0
 8000468:	d001      	beq.n	800046e <SystemClock_Config+0x62>
  {
    Error_Handler();
 800046a:	f000 f97d 	bl	8000768 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800046e:	003b      	movs	r3, r7
 8000470:	2207      	movs	r2, #7
 8000472:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000474:	003b      	movs	r3, r7
 8000476:	2202      	movs	r2, #2
 8000478:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800047a:	003b      	movs	r3, r7
 800047c:	2200      	movs	r2, #0
 800047e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000480:	003b      	movs	r3, r7
 8000482:	2200      	movs	r2, #0
 8000484:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000486:	003b      	movs	r3, r7
 8000488:	2101      	movs	r1, #1
 800048a:	0018      	movs	r0, r3
 800048c:	f001 f8e2 	bl	8001654 <HAL_RCC_ClockConfig>
 8000490:	1e03      	subs	r3, r0, #0
 8000492:	d001      	beq.n	8000498 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000494:	f000 f968 	bl	8000768 <Error_Handler>
  }
}
 8000498:	46c0      	nop			; (mov r8, r8)
 800049a:	46bd      	mov	sp, r7
 800049c:	b011      	add	sp, #68	; 0x44
 800049e:	bd90      	pop	{r4, r7, pc}

080004a0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80004a0:	b580      	push	{r7, lr}
 80004a2:	b086      	sub	sp, #24
 80004a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80004a6:	2308      	movs	r3, #8
 80004a8:	18fb      	adds	r3, r7, r3
 80004aa:	0018      	movs	r0, r3
 80004ac:	2310      	movs	r3, #16
 80004ae:	001a      	movs	r2, r3
 80004b0:	2100      	movs	r1, #0
 80004b2:	f002 fa0b 	bl	80028cc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80004b6:	003b      	movs	r3, r7
 80004b8:	0018      	movs	r0, r3
 80004ba:	2308      	movs	r3, #8
 80004bc:	001a      	movs	r2, r3
 80004be:	2100      	movs	r1, #0
 80004c0:	f002 fa04 	bl	80028cc <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80004c4:	4b1e      	ldr	r3, [pc, #120]	; (8000540 <MX_TIM3_Init+0xa0>)
 80004c6:	4a1f      	ldr	r2, [pc, #124]	; (8000544 <MX_TIM3_Init+0xa4>)
 80004c8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 4799;
 80004ca:	4b1d      	ldr	r3, [pc, #116]	; (8000540 <MX_TIM3_Init+0xa0>)
 80004cc:	4a1e      	ldr	r2, [pc, #120]	; (8000548 <MX_TIM3_Init+0xa8>)
 80004ce:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80004d0:	4b1b      	ldr	r3, [pc, #108]	; (8000540 <MX_TIM3_Init+0xa0>)
 80004d2:	2200      	movs	r2, #0
 80004d4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 80004d6:	4b1a      	ldr	r3, [pc, #104]	; (8000540 <MX_TIM3_Init+0xa0>)
 80004d8:	2263      	movs	r2, #99	; 0x63
 80004da:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80004dc:	4b18      	ldr	r3, [pc, #96]	; (8000540 <MX_TIM3_Init+0xa0>)
 80004de:	2200      	movs	r2, #0
 80004e0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80004e2:	4b17      	ldr	r3, [pc, #92]	; (8000540 <MX_TIM3_Init+0xa0>)
 80004e4:	2280      	movs	r2, #128	; 0x80
 80004e6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80004e8:	4b15      	ldr	r3, [pc, #84]	; (8000540 <MX_TIM3_Init+0xa0>)
 80004ea:	0018      	movs	r0, r3
 80004ec:	f001 fa04 	bl	80018f8 <HAL_TIM_Base_Init>
 80004f0:	1e03      	subs	r3, r0, #0
 80004f2:	d001      	beq.n	80004f8 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80004f4:	f000 f938 	bl	8000768 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80004f8:	2108      	movs	r1, #8
 80004fa:	187b      	adds	r3, r7, r1
 80004fc:	2280      	movs	r2, #128	; 0x80
 80004fe:	0152      	lsls	r2, r2, #5
 8000500:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000502:	187a      	adds	r2, r7, r1
 8000504:	4b0e      	ldr	r3, [pc, #56]	; (8000540 <MX_TIM3_Init+0xa0>)
 8000506:	0011      	movs	r1, r2
 8000508:	0018      	movs	r0, r3
 800050a:	f001 fba7 	bl	8001c5c <HAL_TIM_ConfigClockSource>
 800050e:	1e03      	subs	r3, r0, #0
 8000510:	d001      	beq.n	8000516 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8000512:	f000 f929 	bl	8000768 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000516:	003b      	movs	r3, r7
 8000518:	2200      	movs	r2, #0
 800051a:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800051c:	003b      	movs	r3, r7
 800051e:	2200      	movs	r2, #0
 8000520:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000522:	003a      	movs	r2, r7
 8000524:	4b06      	ldr	r3, [pc, #24]	; (8000540 <MX_TIM3_Init+0xa0>)
 8000526:	0011      	movs	r1, r2
 8000528:	0018      	movs	r0, r3
 800052a:	f001 fd85 	bl	8002038 <HAL_TIMEx_MasterConfigSynchronization>
 800052e:	1e03      	subs	r3, r0, #0
 8000530:	d001      	beq.n	8000536 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8000532:	f000 f919 	bl	8000768 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000536:	46c0      	nop			; (mov r8, r8)
 8000538:	46bd      	mov	sp, r7
 800053a:	b006      	add	sp, #24
 800053c:	bd80      	pop	{r7, pc}
 800053e:	46c0      	nop			; (mov r8, r8)
 8000540:	200000a0 	.word	0x200000a0
 8000544:	40000400 	.word	0x40000400
 8000548:	000012bf 	.word	0x000012bf

0800054c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800054c:	b580      	push	{r7, lr}
 800054e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000550:	4b14      	ldr	r3, [pc, #80]	; (80005a4 <MX_USART2_UART_Init+0x58>)
 8000552:	4a15      	ldr	r2, [pc, #84]	; (80005a8 <MX_USART2_UART_Init+0x5c>)
 8000554:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8000556:	4b13      	ldr	r3, [pc, #76]	; (80005a4 <MX_USART2_UART_Init+0x58>)
 8000558:	2296      	movs	r2, #150	; 0x96
 800055a:	0212      	lsls	r2, r2, #8
 800055c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800055e:	4b11      	ldr	r3, [pc, #68]	; (80005a4 <MX_USART2_UART_Init+0x58>)
 8000560:	2200      	movs	r2, #0
 8000562:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000564:	4b0f      	ldr	r3, [pc, #60]	; (80005a4 <MX_USART2_UART_Init+0x58>)
 8000566:	2200      	movs	r2, #0
 8000568:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800056a:	4b0e      	ldr	r3, [pc, #56]	; (80005a4 <MX_USART2_UART_Init+0x58>)
 800056c:	2200      	movs	r2, #0
 800056e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000570:	4b0c      	ldr	r3, [pc, #48]	; (80005a4 <MX_USART2_UART_Init+0x58>)
 8000572:	220c      	movs	r2, #12
 8000574:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000576:	4b0b      	ldr	r3, [pc, #44]	; (80005a4 <MX_USART2_UART_Init+0x58>)
 8000578:	2200      	movs	r2, #0
 800057a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800057c:	4b09      	ldr	r3, [pc, #36]	; (80005a4 <MX_USART2_UART_Init+0x58>)
 800057e:	2200      	movs	r2, #0
 8000580:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000582:	4b08      	ldr	r3, [pc, #32]	; (80005a4 <MX_USART2_UART_Init+0x58>)
 8000584:	2200      	movs	r2, #0
 8000586:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000588:	4b06      	ldr	r3, [pc, #24]	; (80005a4 <MX_USART2_UART_Init+0x58>)
 800058a:	2200      	movs	r2, #0
 800058c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800058e:	4b05      	ldr	r3, [pc, #20]	; (80005a4 <MX_USART2_UART_Init+0x58>)
 8000590:	0018      	movs	r0, r3
 8000592:	f001 fdb9 	bl	8002108 <HAL_UART_Init>
 8000596:	1e03      	subs	r3, r0, #0
 8000598:	d001      	beq.n	800059e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800059a:	f000 f8e5 	bl	8000768 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800059e:	46c0      	nop			; (mov r8, r8)
 80005a0:	46bd      	mov	sp, r7
 80005a2:	bd80      	pop	{r7, pc}
 80005a4:	200000e8 	.word	0x200000e8
 80005a8:	40004400 	.word	0x40004400

080005ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80005ac:	b590      	push	{r4, r7, lr}
 80005ae:	b08b      	sub	sp, #44	; 0x2c
 80005b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005b2:	2414      	movs	r4, #20
 80005b4:	193b      	adds	r3, r7, r4
 80005b6:	0018      	movs	r0, r3
 80005b8:	2314      	movs	r3, #20
 80005ba:	001a      	movs	r2, r3
 80005bc:	2100      	movs	r1, #0
 80005be:	f002 f985 	bl	80028cc <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005c2:	4b65      	ldr	r3, [pc, #404]	; (8000758 <MX_GPIO_Init+0x1ac>)
 80005c4:	695a      	ldr	r2, [r3, #20]
 80005c6:	4b64      	ldr	r3, [pc, #400]	; (8000758 <MX_GPIO_Init+0x1ac>)
 80005c8:	2180      	movs	r1, #128	; 0x80
 80005ca:	0309      	lsls	r1, r1, #12
 80005cc:	430a      	orrs	r2, r1
 80005ce:	615a      	str	r2, [r3, #20]
 80005d0:	4b61      	ldr	r3, [pc, #388]	; (8000758 <MX_GPIO_Init+0x1ac>)
 80005d2:	695a      	ldr	r2, [r3, #20]
 80005d4:	2380      	movs	r3, #128	; 0x80
 80005d6:	031b      	lsls	r3, r3, #12
 80005d8:	4013      	ands	r3, r2
 80005da:	613b      	str	r3, [r7, #16]
 80005dc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80005de:	4b5e      	ldr	r3, [pc, #376]	; (8000758 <MX_GPIO_Init+0x1ac>)
 80005e0:	695a      	ldr	r2, [r3, #20]
 80005e2:	4b5d      	ldr	r3, [pc, #372]	; (8000758 <MX_GPIO_Init+0x1ac>)
 80005e4:	2180      	movs	r1, #128	; 0x80
 80005e6:	03c9      	lsls	r1, r1, #15
 80005e8:	430a      	orrs	r2, r1
 80005ea:	615a      	str	r2, [r3, #20]
 80005ec:	4b5a      	ldr	r3, [pc, #360]	; (8000758 <MX_GPIO_Init+0x1ac>)
 80005ee:	695a      	ldr	r2, [r3, #20]
 80005f0:	2380      	movs	r3, #128	; 0x80
 80005f2:	03db      	lsls	r3, r3, #15
 80005f4:	4013      	ands	r3, r2
 80005f6:	60fb      	str	r3, [r7, #12]
 80005f8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005fa:	4b57      	ldr	r3, [pc, #348]	; (8000758 <MX_GPIO_Init+0x1ac>)
 80005fc:	695a      	ldr	r2, [r3, #20]
 80005fe:	4b56      	ldr	r3, [pc, #344]	; (8000758 <MX_GPIO_Init+0x1ac>)
 8000600:	2180      	movs	r1, #128	; 0x80
 8000602:	0289      	lsls	r1, r1, #10
 8000604:	430a      	orrs	r2, r1
 8000606:	615a      	str	r2, [r3, #20]
 8000608:	4b53      	ldr	r3, [pc, #332]	; (8000758 <MX_GPIO_Init+0x1ac>)
 800060a:	695a      	ldr	r2, [r3, #20]
 800060c:	2380      	movs	r3, #128	; 0x80
 800060e:	029b      	lsls	r3, r3, #10
 8000610:	4013      	ands	r3, r2
 8000612:	60bb      	str	r3, [r7, #8]
 8000614:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000616:	4b50      	ldr	r3, [pc, #320]	; (8000758 <MX_GPIO_Init+0x1ac>)
 8000618:	695a      	ldr	r2, [r3, #20]
 800061a:	4b4f      	ldr	r3, [pc, #316]	; (8000758 <MX_GPIO_Init+0x1ac>)
 800061c:	2180      	movs	r1, #128	; 0x80
 800061e:	02c9      	lsls	r1, r1, #11
 8000620:	430a      	orrs	r2, r1
 8000622:	615a      	str	r2, [r3, #20]
 8000624:	4b4c      	ldr	r3, [pc, #304]	; (8000758 <MX_GPIO_Init+0x1ac>)
 8000626:	695a      	ldr	r2, [r3, #20]
 8000628:	2380      	movs	r3, #128	; 0x80
 800062a:	02db      	lsls	r3, r3, #11
 800062c:	4013      	ands	r3, r2
 800062e:	607b      	str	r3, [r7, #4]
 8000630:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|Row1_Pin, GPIO_PIN_RESET);
 8000632:	2384      	movs	r3, #132	; 0x84
 8000634:	00d9      	lsls	r1, r3, #3
 8000636:	2390      	movs	r3, #144	; 0x90
 8000638:	05db      	lsls	r3, r3, #23
 800063a:	2200      	movs	r2, #0
 800063c:	0018      	movs	r0, r3
 800063e:	f000 fcd0 	bl	8000fe2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Row2_Pin|Row4_Pin|Row3_Pin, GPIO_PIN_RESET);
 8000642:	4b46      	ldr	r3, [pc, #280]	; (800075c <MX_GPIO_Init+0x1b0>)
 8000644:	2200      	movs	r2, #0
 8000646:	2138      	movs	r1, #56	; 0x38
 8000648:	0018      	movs	r0, r3
 800064a:	f000 fcca 	bl	8000fe2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800064e:	193b      	adds	r3, r7, r4
 8000650:	2280      	movs	r2, #128	; 0x80
 8000652:	0192      	lsls	r2, r2, #6
 8000654:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000656:	193b      	adds	r3, r7, r4
 8000658:	4a41      	ldr	r2, [pc, #260]	; (8000760 <MX_GPIO_Init+0x1b4>)
 800065a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800065c:	193b      	adds	r3, r7, r4
 800065e:	2200      	movs	r2, #0
 8000660:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000662:	193b      	adds	r3, r7, r4
 8000664:	4a3f      	ldr	r2, [pc, #252]	; (8000764 <MX_GPIO_Init+0x1b8>)
 8000666:	0019      	movs	r1, r3
 8000668:	0010      	movs	r0, r2
 800066a:	f000 fb2d 	bl	8000cc8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800066e:	0021      	movs	r1, r4
 8000670:	187b      	adds	r3, r7, r1
 8000672:	2220      	movs	r2, #32
 8000674:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000676:	187b      	adds	r3, r7, r1
 8000678:	2201      	movs	r2, #1
 800067a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800067c:	187b      	adds	r3, r7, r1
 800067e:	2200      	movs	r2, #0
 8000680:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000682:	187b      	adds	r3, r7, r1
 8000684:	2200      	movs	r2, #0
 8000686:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000688:	000c      	movs	r4, r1
 800068a:	187a      	adds	r2, r7, r1
 800068c:	2390      	movs	r3, #144	; 0x90
 800068e:	05db      	lsls	r3, r3, #23
 8000690:	0011      	movs	r1, r2
 8000692:	0018      	movs	r0, r3
 8000694:	f000 fb18 	bl	8000cc8 <HAL_GPIO_Init>

  /*Configure GPIO pin : Col1_Pin */
  GPIO_InitStruct.Pin = Col1_Pin;
 8000698:	0021      	movs	r1, r4
 800069a:	187b      	adds	r3, r7, r1
 800069c:	2280      	movs	r2, #128	; 0x80
 800069e:	00d2      	lsls	r2, r2, #3
 80006a0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006a2:	000c      	movs	r4, r1
 80006a4:	193b      	adds	r3, r7, r4
 80006a6:	2200      	movs	r2, #0
 80006a8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80006aa:	193b      	adds	r3, r7, r4
 80006ac:	2201      	movs	r2, #1
 80006ae:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(Col1_GPIO_Port, &GPIO_InitStruct);
 80006b0:	193b      	adds	r3, r7, r4
 80006b2:	4a2a      	ldr	r2, [pc, #168]	; (800075c <MX_GPIO_Init+0x1b0>)
 80006b4:	0019      	movs	r1, r3
 80006b6:	0010      	movs	r0, r2
 80006b8:	f000 fb06 	bl	8000cc8 <HAL_GPIO_Init>

  /*Configure GPIO pin : Col4_Pin */
  GPIO_InitStruct.Pin = Col4_Pin;
 80006bc:	193b      	adds	r3, r7, r4
 80006be:	2280      	movs	r2, #128	; 0x80
 80006c0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006c2:	193b      	adds	r3, r7, r4
 80006c4:	2200      	movs	r2, #0
 80006c6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80006c8:	193b      	adds	r3, r7, r4
 80006ca:	2201      	movs	r2, #1
 80006cc:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(Col4_GPIO_Port, &GPIO_InitStruct);
 80006ce:	193b      	adds	r3, r7, r4
 80006d0:	4a24      	ldr	r2, [pc, #144]	; (8000764 <MX_GPIO_Init+0x1b8>)
 80006d2:	0019      	movs	r1, r3
 80006d4:	0010      	movs	r0, r2
 80006d6:	f000 faf7 	bl	8000cc8 <HAL_GPIO_Init>

  /*Configure GPIO pins : Col2_Pin Col3_Pin */
  GPIO_InitStruct.Pin = Col2_Pin|Col3_Pin;
 80006da:	193b      	adds	r3, r7, r4
 80006dc:	22c0      	movs	r2, #192	; 0xc0
 80006de:	0092      	lsls	r2, r2, #2
 80006e0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006e2:	193b      	adds	r3, r7, r4
 80006e4:	2200      	movs	r2, #0
 80006e6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80006e8:	193b      	adds	r3, r7, r4
 80006ea:	2201      	movs	r2, #1
 80006ec:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006ee:	193a      	adds	r2, r7, r4
 80006f0:	2390      	movs	r3, #144	; 0x90
 80006f2:	05db      	lsls	r3, r3, #23
 80006f4:	0011      	movs	r1, r2
 80006f6:	0018      	movs	r0, r3
 80006f8:	f000 fae6 	bl	8000cc8 <HAL_GPIO_Init>

  /*Configure GPIO pin : Row1_Pin */
  GPIO_InitStruct.Pin = Row1_Pin;
 80006fc:	0021      	movs	r1, r4
 80006fe:	187b      	adds	r3, r7, r1
 8000700:	2280      	movs	r2, #128	; 0x80
 8000702:	00d2      	lsls	r2, r2, #3
 8000704:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000706:	187b      	adds	r3, r7, r1
 8000708:	2211      	movs	r2, #17
 800070a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800070c:	187b      	adds	r3, r7, r1
 800070e:	2200      	movs	r2, #0
 8000710:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000712:	187b      	adds	r3, r7, r1
 8000714:	2200      	movs	r2, #0
 8000716:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(Row1_GPIO_Port, &GPIO_InitStruct);
 8000718:	000c      	movs	r4, r1
 800071a:	187a      	adds	r2, r7, r1
 800071c:	2390      	movs	r3, #144	; 0x90
 800071e:	05db      	lsls	r3, r3, #23
 8000720:	0011      	movs	r1, r2
 8000722:	0018      	movs	r0, r3
 8000724:	f000 fad0 	bl	8000cc8 <HAL_GPIO_Init>

  /*Configure GPIO pins : Row2_Pin Row4_Pin Row3_Pin */
  GPIO_InitStruct.Pin = Row2_Pin|Row4_Pin|Row3_Pin;
 8000728:	0021      	movs	r1, r4
 800072a:	187b      	adds	r3, r7, r1
 800072c:	2238      	movs	r2, #56	; 0x38
 800072e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000730:	187b      	adds	r3, r7, r1
 8000732:	2211      	movs	r2, #17
 8000734:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000736:	187b      	adds	r3, r7, r1
 8000738:	2200      	movs	r2, #0
 800073a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800073c:	187b      	adds	r3, r7, r1
 800073e:	2200      	movs	r2, #0
 8000740:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000742:	187b      	adds	r3, r7, r1
 8000744:	4a05      	ldr	r2, [pc, #20]	; (800075c <MX_GPIO_Init+0x1b0>)
 8000746:	0019      	movs	r1, r3
 8000748:	0010      	movs	r0, r2
 800074a:	f000 fabd 	bl	8000cc8 <HAL_GPIO_Init>

}
 800074e:	46c0      	nop			; (mov r8, r8)
 8000750:	46bd      	mov	sp, r7
 8000752:	b00b      	add	sp, #44	; 0x2c
 8000754:	bd90      	pop	{r4, r7, pc}
 8000756:	46c0      	nop			; (mov r8, r8)
 8000758:	40021000 	.word	0x40021000
 800075c:	48000400 	.word	0x48000400
 8000760:	10210000 	.word	0x10210000
 8000764:	48000800 	.word	0x48000800

08000768 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800076c:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800076e:	e7fe      	b.n	800076e <Error_Handler+0x6>

08000770 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b082      	sub	sp, #8
 8000774:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000776:	4b0f      	ldr	r3, [pc, #60]	; (80007b4 <HAL_MspInit+0x44>)
 8000778:	699a      	ldr	r2, [r3, #24]
 800077a:	4b0e      	ldr	r3, [pc, #56]	; (80007b4 <HAL_MspInit+0x44>)
 800077c:	2101      	movs	r1, #1
 800077e:	430a      	orrs	r2, r1
 8000780:	619a      	str	r2, [r3, #24]
 8000782:	4b0c      	ldr	r3, [pc, #48]	; (80007b4 <HAL_MspInit+0x44>)
 8000784:	699b      	ldr	r3, [r3, #24]
 8000786:	2201      	movs	r2, #1
 8000788:	4013      	ands	r3, r2
 800078a:	607b      	str	r3, [r7, #4]
 800078c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800078e:	4b09      	ldr	r3, [pc, #36]	; (80007b4 <HAL_MspInit+0x44>)
 8000790:	69da      	ldr	r2, [r3, #28]
 8000792:	4b08      	ldr	r3, [pc, #32]	; (80007b4 <HAL_MspInit+0x44>)
 8000794:	2180      	movs	r1, #128	; 0x80
 8000796:	0549      	lsls	r1, r1, #21
 8000798:	430a      	orrs	r2, r1
 800079a:	61da      	str	r2, [r3, #28]
 800079c:	4b05      	ldr	r3, [pc, #20]	; (80007b4 <HAL_MspInit+0x44>)
 800079e:	69da      	ldr	r2, [r3, #28]
 80007a0:	2380      	movs	r3, #128	; 0x80
 80007a2:	055b      	lsls	r3, r3, #21
 80007a4:	4013      	ands	r3, r2
 80007a6:	603b      	str	r3, [r7, #0]
 80007a8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007aa:	46c0      	nop			; (mov r8, r8)
 80007ac:	46bd      	mov	sp, r7
 80007ae:	b002      	add	sp, #8
 80007b0:	bd80      	pop	{r7, pc}
 80007b2:	46c0      	nop			; (mov r8, r8)
 80007b4:	40021000 	.word	0x40021000

080007b8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b084      	sub	sp, #16
 80007bc:	af00      	add	r7, sp, #0
 80007be:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	4a0d      	ldr	r2, [pc, #52]	; (80007fc <HAL_TIM_Base_MspInit+0x44>)
 80007c6:	4293      	cmp	r3, r2
 80007c8:	d113      	bne.n	80007f2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80007ca:	4b0d      	ldr	r3, [pc, #52]	; (8000800 <HAL_TIM_Base_MspInit+0x48>)
 80007cc:	69da      	ldr	r2, [r3, #28]
 80007ce:	4b0c      	ldr	r3, [pc, #48]	; (8000800 <HAL_TIM_Base_MspInit+0x48>)
 80007d0:	2102      	movs	r1, #2
 80007d2:	430a      	orrs	r2, r1
 80007d4:	61da      	str	r2, [r3, #28]
 80007d6:	4b0a      	ldr	r3, [pc, #40]	; (8000800 <HAL_TIM_Base_MspInit+0x48>)
 80007d8:	69db      	ldr	r3, [r3, #28]
 80007da:	2202      	movs	r2, #2
 80007dc:	4013      	ands	r3, r2
 80007de:	60fb      	str	r3, [r7, #12]
 80007e0:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80007e2:	2200      	movs	r2, #0
 80007e4:	2100      	movs	r1, #0
 80007e6:	2010      	movs	r0, #16
 80007e8:	f000 fa3c 	bl	8000c64 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80007ec:	2010      	movs	r0, #16
 80007ee:	f000 fa4e 	bl	8000c8e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80007f2:	46c0      	nop			; (mov r8, r8)
 80007f4:	46bd      	mov	sp, r7
 80007f6:	b004      	add	sp, #16
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	46c0      	nop			; (mov r8, r8)
 80007fc:	40000400 	.word	0x40000400
 8000800:	40021000 	.word	0x40021000

08000804 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b08a      	sub	sp, #40	; 0x28
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800080c:	2314      	movs	r3, #20
 800080e:	18fb      	adds	r3, r7, r3
 8000810:	0018      	movs	r0, r3
 8000812:	2314      	movs	r3, #20
 8000814:	001a      	movs	r2, r3
 8000816:	2100      	movs	r1, #0
 8000818:	f002 f858 	bl	80028cc <memset>
  if(huart->Instance==USART2)
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	4a1c      	ldr	r2, [pc, #112]	; (8000894 <HAL_UART_MspInit+0x90>)
 8000822:	4293      	cmp	r3, r2
 8000824:	d132      	bne.n	800088c <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000826:	4b1c      	ldr	r3, [pc, #112]	; (8000898 <HAL_UART_MspInit+0x94>)
 8000828:	69da      	ldr	r2, [r3, #28]
 800082a:	4b1b      	ldr	r3, [pc, #108]	; (8000898 <HAL_UART_MspInit+0x94>)
 800082c:	2180      	movs	r1, #128	; 0x80
 800082e:	0289      	lsls	r1, r1, #10
 8000830:	430a      	orrs	r2, r1
 8000832:	61da      	str	r2, [r3, #28]
 8000834:	4b18      	ldr	r3, [pc, #96]	; (8000898 <HAL_UART_MspInit+0x94>)
 8000836:	69da      	ldr	r2, [r3, #28]
 8000838:	2380      	movs	r3, #128	; 0x80
 800083a:	029b      	lsls	r3, r3, #10
 800083c:	4013      	ands	r3, r2
 800083e:	613b      	str	r3, [r7, #16]
 8000840:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000842:	4b15      	ldr	r3, [pc, #84]	; (8000898 <HAL_UART_MspInit+0x94>)
 8000844:	695a      	ldr	r2, [r3, #20]
 8000846:	4b14      	ldr	r3, [pc, #80]	; (8000898 <HAL_UART_MspInit+0x94>)
 8000848:	2180      	movs	r1, #128	; 0x80
 800084a:	0289      	lsls	r1, r1, #10
 800084c:	430a      	orrs	r2, r1
 800084e:	615a      	str	r2, [r3, #20]
 8000850:	4b11      	ldr	r3, [pc, #68]	; (8000898 <HAL_UART_MspInit+0x94>)
 8000852:	695a      	ldr	r2, [r3, #20]
 8000854:	2380      	movs	r3, #128	; 0x80
 8000856:	029b      	lsls	r3, r3, #10
 8000858:	4013      	ands	r3, r2
 800085a:	60fb      	str	r3, [r7, #12]
 800085c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800085e:	2114      	movs	r1, #20
 8000860:	187b      	adds	r3, r7, r1
 8000862:	220c      	movs	r2, #12
 8000864:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000866:	187b      	adds	r3, r7, r1
 8000868:	2202      	movs	r2, #2
 800086a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800086c:	187b      	adds	r3, r7, r1
 800086e:	2200      	movs	r2, #0
 8000870:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000872:	187b      	adds	r3, r7, r1
 8000874:	2200      	movs	r2, #0
 8000876:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000878:	187b      	adds	r3, r7, r1
 800087a:	2201      	movs	r2, #1
 800087c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800087e:	187a      	adds	r2, r7, r1
 8000880:	2390      	movs	r3, #144	; 0x90
 8000882:	05db      	lsls	r3, r3, #23
 8000884:	0011      	movs	r1, r2
 8000886:	0018      	movs	r0, r3
 8000888:	f000 fa1e 	bl	8000cc8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800088c:	46c0      	nop			; (mov r8, r8)
 800088e:	46bd      	mov	sp, r7
 8000890:	b00a      	add	sp, #40	; 0x28
 8000892:	bd80      	pop	{r7, pc}
 8000894:	40004400 	.word	0x40004400
 8000898:	40021000 	.word	0x40021000

0800089c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80008a0:	e7fe      	b.n	80008a0 <NMI_Handler+0x4>

080008a2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008a2:	b580      	push	{r7, lr}
 80008a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008a6:	e7fe      	b.n	80008a6 <HardFault_Handler+0x4>

080008a8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80008ac:	46c0      	nop			; (mov r8, r8)
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bd80      	pop	{r7, pc}

080008b2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008b2:	b580      	push	{r7, lr}
 80008b4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008b6:	46c0      	nop			; (mov r8, r8)
 80008b8:	46bd      	mov	sp, r7
 80008ba:	bd80      	pop	{r7, pc}

080008bc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008c0:	f000 f908 	bl	8000ad4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008c4:	46c0      	nop			; (mov r8, r8)
 80008c6:	46bd      	mov	sp, r7
 80008c8:	bd80      	pop	{r7, pc}
	...

080008cc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80008d0:	4b03      	ldr	r3, [pc, #12]	; (80008e0 <TIM3_IRQHandler+0x14>)
 80008d2:	0018      	movs	r0, r3
 80008d4:	f001 f8ac 	bl	8001a30 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80008d8:	46c0      	nop			; (mov r8, r8)
 80008da:	46bd      	mov	sp, r7
 80008dc:	bd80      	pop	{r7, pc}
 80008de:	46c0      	nop			; (mov r8, r8)
 80008e0:	200000a0 	.word	0x200000a0

080008e4 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b086      	sub	sp, #24
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	60f8      	str	r0, [r7, #12]
 80008ec:	60b9      	str	r1, [r7, #8]
 80008ee:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008f0:	2300      	movs	r3, #0
 80008f2:	617b      	str	r3, [r7, #20]
 80008f4:	e00a      	b.n	800090c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80008f6:	e000      	b.n	80008fa <_read+0x16>
 80008f8:	bf00      	nop
 80008fa:	0001      	movs	r1, r0
 80008fc:	68bb      	ldr	r3, [r7, #8]
 80008fe:	1c5a      	adds	r2, r3, #1
 8000900:	60ba      	str	r2, [r7, #8]
 8000902:	b2ca      	uxtb	r2, r1
 8000904:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000906:	697b      	ldr	r3, [r7, #20]
 8000908:	3301      	adds	r3, #1
 800090a:	617b      	str	r3, [r7, #20]
 800090c:	697a      	ldr	r2, [r7, #20]
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	429a      	cmp	r2, r3
 8000912:	dbf0      	blt.n	80008f6 <_read+0x12>
	}

return len;
 8000914:	687b      	ldr	r3, [r7, #4]
}
 8000916:	0018      	movs	r0, r3
 8000918:	46bd      	mov	sp, r7
 800091a:	b006      	add	sp, #24
 800091c:	bd80      	pop	{r7, pc}

0800091e <_close>:
	}
	return len;
}

int _close(int file)
{
 800091e:	b580      	push	{r7, lr}
 8000920:	b082      	sub	sp, #8
 8000922:	af00      	add	r7, sp, #0
 8000924:	6078      	str	r0, [r7, #4]
	return -1;
 8000926:	2301      	movs	r3, #1
 8000928:	425b      	negs	r3, r3
}
 800092a:	0018      	movs	r0, r3
 800092c:	46bd      	mov	sp, r7
 800092e:	b002      	add	sp, #8
 8000930:	bd80      	pop	{r7, pc}

08000932 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000932:	b580      	push	{r7, lr}
 8000934:	b082      	sub	sp, #8
 8000936:	af00      	add	r7, sp, #0
 8000938:	6078      	str	r0, [r7, #4]
 800093a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800093c:	683b      	ldr	r3, [r7, #0]
 800093e:	2280      	movs	r2, #128	; 0x80
 8000940:	0192      	lsls	r2, r2, #6
 8000942:	605a      	str	r2, [r3, #4]
	return 0;
 8000944:	2300      	movs	r3, #0
}
 8000946:	0018      	movs	r0, r3
 8000948:	46bd      	mov	sp, r7
 800094a:	b002      	add	sp, #8
 800094c:	bd80      	pop	{r7, pc}

0800094e <_isatty>:

int _isatty(int file)
{
 800094e:	b580      	push	{r7, lr}
 8000950:	b082      	sub	sp, #8
 8000952:	af00      	add	r7, sp, #0
 8000954:	6078      	str	r0, [r7, #4]
	return 1;
 8000956:	2301      	movs	r3, #1
}
 8000958:	0018      	movs	r0, r3
 800095a:	46bd      	mov	sp, r7
 800095c:	b002      	add	sp, #8
 800095e:	bd80      	pop	{r7, pc}

08000960 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b084      	sub	sp, #16
 8000964:	af00      	add	r7, sp, #0
 8000966:	60f8      	str	r0, [r7, #12]
 8000968:	60b9      	str	r1, [r7, #8]
 800096a:	607a      	str	r2, [r7, #4]
	return 0;
 800096c:	2300      	movs	r3, #0
}
 800096e:	0018      	movs	r0, r3
 8000970:	46bd      	mov	sp, r7
 8000972:	b004      	add	sp, #16
 8000974:	bd80      	pop	{r7, pc}
	...

08000978 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	b086      	sub	sp, #24
 800097c:	af00      	add	r7, sp, #0
 800097e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000980:	4a14      	ldr	r2, [pc, #80]	; (80009d4 <_sbrk+0x5c>)
 8000982:	4b15      	ldr	r3, [pc, #84]	; (80009d8 <_sbrk+0x60>)
 8000984:	1ad3      	subs	r3, r2, r3
 8000986:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000988:	697b      	ldr	r3, [r7, #20]
 800098a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800098c:	4b13      	ldr	r3, [pc, #76]	; (80009dc <_sbrk+0x64>)
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	2b00      	cmp	r3, #0
 8000992:	d102      	bne.n	800099a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000994:	4b11      	ldr	r3, [pc, #68]	; (80009dc <_sbrk+0x64>)
 8000996:	4a12      	ldr	r2, [pc, #72]	; (80009e0 <_sbrk+0x68>)
 8000998:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800099a:	4b10      	ldr	r3, [pc, #64]	; (80009dc <_sbrk+0x64>)
 800099c:	681a      	ldr	r2, [r3, #0]
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	18d3      	adds	r3, r2, r3
 80009a2:	693a      	ldr	r2, [r7, #16]
 80009a4:	429a      	cmp	r2, r3
 80009a6:	d207      	bcs.n	80009b8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80009a8:	f001 ff66 	bl	8002878 <__errno>
 80009ac:	0003      	movs	r3, r0
 80009ae:	220c      	movs	r2, #12
 80009b0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80009b2:	2301      	movs	r3, #1
 80009b4:	425b      	negs	r3, r3
 80009b6:	e009      	b.n	80009cc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80009b8:	4b08      	ldr	r3, [pc, #32]	; (80009dc <_sbrk+0x64>)
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80009be:	4b07      	ldr	r3, [pc, #28]	; (80009dc <_sbrk+0x64>)
 80009c0:	681a      	ldr	r2, [r3, #0]
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	18d2      	adds	r2, r2, r3
 80009c6:	4b05      	ldr	r3, [pc, #20]	; (80009dc <_sbrk+0x64>)
 80009c8:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80009ca:	68fb      	ldr	r3, [r7, #12]
}
 80009cc:	0018      	movs	r0, r3
 80009ce:	46bd      	mov	sp, r7
 80009d0:	b006      	add	sp, #24
 80009d2:	bd80      	pop	{r7, pc}
 80009d4:	20002000 	.word	0x20002000
 80009d8:	00000400 	.word	0x00000400
 80009dc:	20000094 	.word	0x20000094
 80009e0:	20000178 	.word	0x20000178

080009e4 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80009e8:	46c0      	nop			; (mov r8, r8)
 80009ea:	46bd      	mov	sp, r7
 80009ec:	bd80      	pop	{r7, pc}
	...

080009f0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80009f0:	480d      	ldr	r0, [pc, #52]	; (8000a28 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80009f2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80009f4:	480d      	ldr	r0, [pc, #52]	; (8000a2c <LoopForever+0x6>)
  ldr r1, =_edata
 80009f6:	490e      	ldr	r1, [pc, #56]	; (8000a30 <LoopForever+0xa>)
  ldr r2, =_sidata
 80009f8:	4a0e      	ldr	r2, [pc, #56]	; (8000a34 <LoopForever+0xe>)
  movs r3, #0
 80009fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009fc:	e002      	b.n	8000a04 <LoopCopyDataInit>

080009fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a00:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a02:	3304      	adds	r3, #4

08000a04 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a04:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a06:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a08:	d3f9      	bcc.n	80009fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a0a:	4a0b      	ldr	r2, [pc, #44]	; (8000a38 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000a0c:	4c0b      	ldr	r4, [pc, #44]	; (8000a3c <LoopForever+0x16>)
  movs r3, #0
 8000a0e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a10:	e001      	b.n	8000a16 <LoopFillZerobss>

08000a12 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a12:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a14:	3204      	adds	r2, #4

08000a16 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a16:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a18:	d3fb      	bcc.n	8000a12 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000a1a:	f7ff ffe3 	bl	80009e4 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000a1e:	f001 ff31 	bl	8002884 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000a22:	f7ff fcc5 	bl	80003b0 <main>

08000a26 <LoopForever>:

LoopForever:
    b LoopForever
 8000a26:	e7fe      	b.n	8000a26 <LoopForever>
  ldr   r0, =_estack
 8000a28:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000a2c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a30:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000a34:	08003928 	.word	0x08003928
  ldr r2, =_sbss
 8000a38:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000a3c:	20000174 	.word	0x20000174

08000a40 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a40:	e7fe      	b.n	8000a40 <ADC1_IRQHandler>
	...

08000a44 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a48:	4b07      	ldr	r3, [pc, #28]	; (8000a68 <HAL_Init+0x24>)
 8000a4a:	681a      	ldr	r2, [r3, #0]
 8000a4c:	4b06      	ldr	r3, [pc, #24]	; (8000a68 <HAL_Init+0x24>)
 8000a4e:	2110      	movs	r1, #16
 8000a50:	430a      	orrs	r2, r1
 8000a52:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000a54:	2000      	movs	r0, #0
 8000a56:	f000 f809 	bl	8000a6c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a5a:	f7ff fe89 	bl	8000770 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a5e:	2300      	movs	r3, #0
}
 8000a60:	0018      	movs	r0, r3
 8000a62:	46bd      	mov	sp, r7
 8000a64:	bd80      	pop	{r7, pc}
 8000a66:	46c0      	nop			; (mov r8, r8)
 8000a68:	40022000 	.word	0x40022000

08000a6c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a6c:	b590      	push	{r4, r7, lr}
 8000a6e:	b083      	sub	sp, #12
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a74:	4b14      	ldr	r3, [pc, #80]	; (8000ac8 <HAL_InitTick+0x5c>)
 8000a76:	681c      	ldr	r4, [r3, #0]
 8000a78:	4b14      	ldr	r3, [pc, #80]	; (8000acc <HAL_InitTick+0x60>)
 8000a7a:	781b      	ldrb	r3, [r3, #0]
 8000a7c:	0019      	movs	r1, r3
 8000a7e:	23fa      	movs	r3, #250	; 0xfa
 8000a80:	0098      	lsls	r0, r3, #2
 8000a82:	f7ff fb41 	bl	8000108 <__udivsi3>
 8000a86:	0003      	movs	r3, r0
 8000a88:	0019      	movs	r1, r3
 8000a8a:	0020      	movs	r0, r4
 8000a8c:	f7ff fb3c 	bl	8000108 <__udivsi3>
 8000a90:	0003      	movs	r3, r0
 8000a92:	0018      	movs	r0, r3
 8000a94:	f000 f90b 	bl	8000cae <HAL_SYSTICK_Config>
 8000a98:	1e03      	subs	r3, r0, #0
 8000a9a:	d001      	beq.n	8000aa0 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000a9c:	2301      	movs	r3, #1
 8000a9e:	e00f      	b.n	8000ac0 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	2b03      	cmp	r3, #3
 8000aa4:	d80b      	bhi.n	8000abe <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000aa6:	6879      	ldr	r1, [r7, #4]
 8000aa8:	2301      	movs	r3, #1
 8000aaa:	425b      	negs	r3, r3
 8000aac:	2200      	movs	r2, #0
 8000aae:	0018      	movs	r0, r3
 8000ab0:	f000 f8d8 	bl	8000c64 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ab4:	4b06      	ldr	r3, [pc, #24]	; (8000ad0 <HAL_InitTick+0x64>)
 8000ab6:	687a      	ldr	r2, [r7, #4]
 8000ab8:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000aba:	2300      	movs	r3, #0
 8000abc:	e000      	b.n	8000ac0 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000abe:	2301      	movs	r3, #1
}
 8000ac0:	0018      	movs	r0, r3
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	b003      	add	sp, #12
 8000ac6:	bd90      	pop	{r4, r7, pc}
 8000ac8:	20000004 	.word	0x20000004
 8000acc:	2000000c 	.word	0x2000000c
 8000ad0:	20000008 	.word	0x20000008

08000ad4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ad8:	4b05      	ldr	r3, [pc, #20]	; (8000af0 <HAL_IncTick+0x1c>)
 8000ada:	781b      	ldrb	r3, [r3, #0]
 8000adc:	001a      	movs	r2, r3
 8000ade:	4b05      	ldr	r3, [pc, #20]	; (8000af4 <HAL_IncTick+0x20>)
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	18d2      	adds	r2, r2, r3
 8000ae4:	4b03      	ldr	r3, [pc, #12]	; (8000af4 <HAL_IncTick+0x20>)
 8000ae6:	601a      	str	r2, [r3, #0]
}
 8000ae8:	46c0      	nop			; (mov r8, r8)
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bd80      	pop	{r7, pc}
 8000aee:	46c0      	nop			; (mov r8, r8)
 8000af0:	2000000c 	.word	0x2000000c
 8000af4:	2000016c 	.word	0x2000016c

08000af8 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	af00      	add	r7, sp, #0
  return uwTick;
 8000afc:	4b02      	ldr	r3, [pc, #8]	; (8000b08 <HAL_GetTick+0x10>)
 8000afe:	681b      	ldr	r3, [r3, #0]
}
 8000b00:	0018      	movs	r0, r3
 8000b02:	46bd      	mov	sp, r7
 8000b04:	bd80      	pop	{r7, pc}
 8000b06:	46c0      	nop			; (mov r8, r8)
 8000b08:	2000016c 	.word	0x2000016c

08000b0c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b082      	sub	sp, #8
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	0002      	movs	r2, r0
 8000b14:	1dfb      	adds	r3, r7, #7
 8000b16:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000b18:	1dfb      	adds	r3, r7, #7
 8000b1a:	781b      	ldrb	r3, [r3, #0]
 8000b1c:	2b7f      	cmp	r3, #127	; 0x7f
 8000b1e:	d809      	bhi.n	8000b34 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b20:	1dfb      	adds	r3, r7, #7
 8000b22:	781b      	ldrb	r3, [r3, #0]
 8000b24:	001a      	movs	r2, r3
 8000b26:	231f      	movs	r3, #31
 8000b28:	401a      	ands	r2, r3
 8000b2a:	4b04      	ldr	r3, [pc, #16]	; (8000b3c <__NVIC_EnableIRQ+0x30>)
 8000b2c:	2101      	movs	r1, #1
 8000b2e:	4091      	lsls	r1, r2
 8000b30:	000a      	movs	r2, r1
 8000b32:	601a      	str	r2, [r3, #0]
  }
}
 8000b34:	46c0      	nop			; (mov r8, r8)
 8000b36:	46bd      	mov	sp, r7
 8000b38:	b002      	add	sp, #8
 8000b3a:	bd80      	pop	{r7, pc}
 8000b3c:	e000e100 	.word	0xe000e100

08000b40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b40:	b590      	push	{r4, r7, lr}
 8000b42:	b083      	sub	sp, #12
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	0002      	movs	r2, r0
 8000b48:	6039      	str	r1, [r7, #0]
 8000b4a:	1dfb      	adds	r3, r7, #7
 8000b4c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000b4e:	1dfb      	adds	r3, r7, #7
 8000b50:	781b      	ldrb	r3, [r3, #0]
 8000b52:	2b7f      	cmp	r3, #127	; 0x7f
 8000b54:	d828      	bhi.n	8000ba8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b56:	4a2f      	ldr	r2, [pc, #188]	; (8000c14 <__NVIC_SetPriority+0xd4>)
 8000b58:	1dfb      	adds	r3, r7, #7
 8000b5a:	781b      	ldrb	r3, [r3, #0]
 8000b5c:	b25b      	sxtb	r3, r3
 8000b5e:	089b      	lsrs	r3, r3, #2
 8000b60:	33c0      	adds	r3, #192	; 0xc0
 8000b62:	009b      	lsls	r3, r3, #2
 8000b64:	589b      	ldr	r3, [r3, r2]
 8000b66:	1dfa      	adds	r2, r7, #7
 8000b68:	7812      	ldrb	r2, [r2, #0]
 8000b6a:	0011      	movs	r1, r2
 8000b6c:	2203      	movs	r2, #3
 8000b6e:	400a      	ands	r2, r1
 8000b70:	00d2      	lsls	r2, r2, #3
 8000b72:	21ff      	movs	r1, #255	; 0xff
 8000b74:	4091      	lsls	r1, r2
 8000b76:	000a      	movs	r2, r1
 8000b78:	43d2      	mvns	r2, r2
 8000b7a:	401a      	ands	r2, r3
 8000b7c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000b7e:	683b      	ldr	r3, [r7, #0]
 8000b80:	019b      	lsls	r3, r3, #6
 8000b82:	22ff      	movs	r2, #255	; 0xff
 8000b84:	401a      	ands	r2, r3
 8000b86:	1dfb      	adds	r3, r7, #7
 8000b88:	781b      	ldrb	r3, [r3, #0]
 8000b8a:	0018      	movs	r0, r3
 8000b8c:	2303      	movs	r3, #3
 8000b8e:	4003      	ands	r3, r0
 8000b90:	00db      	lsls	r3, r3, #3
 8000b92:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b94:	481f      	ldr	r0, [pc, #124]	; (8000c14 <__NVIC_SetPriority+0xd4>)
 8000b96:	1dfb      	adds	r3, r7, #7
 8000b98:	781b      	ldrb	r3, [r3, #0]
 8000b9a:	b25b      	sxtb	r3, r3
 8000b9c:	089b      	lsrs	r3, r3, #2
 8000b9e:	430a      	orrs	r2, r1
 8000ba0:	33c0      	adds	r3, #192	; 0xc0
 8000ba2:	009b      	lsls	r3, r3, #2
 8000ba4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000ba6:	e031      	b.n	8000c0c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ba8:	4a1b      	ldr	r2, [pc, #108]	; (8000c18 <__NVIC_SetPriority+0xd8>)
 8000baa:	1dfb      	adds	r3, r7, #7
 8000bac:	781b      	ldrb	r3, [r3, #0]
 8000bae:	0019      	movs	r1, r3
 8000bb0:	230f      	movs	r3, #15
 8000bb2:	400b      	ands	r3, r1
 8000bb4:	3b08      	subs	r3, #8
 8000bb6:	089b      	lsrs	r3, r3, #2
 8000bb8:	3306      	adds	r3, #6
 8000bba:	009b      	lsls	r3, r3, #2
 8000bbc:	18d3      	adds	r3, r2, r3
 8000bbe:	3304      	adds	r3, #4
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	1dfa      	adds	r2, r7, #7
 8000bc4:	7812      	ldrb	r2, [r2, #0]
 8000bc6:	0011      	movs	r1, r2
 8000bc8:	2203      	movs	r2, #3
 8000bca:	400a      	ands	r2, r1
 8000bcc:	00d2      	lsls	r2, r2, #3
 8000bce:	21ff      	movs	r1, #255	; 0xff
 8000bd0:	4091      	lsls	r1, r2
 8000bd2:	000a      	movs	r2, r1
 8000bd4:	43d2      	mvns	r2, r2
 8000bd6:	401a      	ands	r2, r3
 8000bd8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000bda:	683b      	ldr	r3, [r7, #0]
 8000bdc:	019b      	lsls	r3, r3, #6
 8000bde:	22ff      	movs	r2, #255	; 0xff
 8000be0:	401a      	ands	r2, r3
 8000be2:	1dfb      	adds	r3, r7, #7
 8000be4:	781b      	ldrb	r3, [r3, #0]
 8000be6:	0018      	movs	r0, r3
 8000be8:	2303      	movs	r3, #3
 8000bea:	4003      	ands	r3, r0
 8000bec:	00db      	lsls	r3, r3, #3
 8000bee:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000bf0:	4809      	ldr	r0, [pc, #36]	; (8000c18 <__NVIC_SetPriority+0xd8>)
 8000bf2:	1dfb      	adds	r3, r7, #7
 8000bf4:	781b      	ldrb	r3, [r3, #0]
 8000bf6:	001c      	movs	r4, r3
 8000bf8:	230f      	movs	r3, #15
 8000bfa:	4023      	ands	r3, r4
 8000bfc:	3b08      	subs	r3, #8
 8000bfe:	089b      	lsrs	r3, r3, #2
 8000c00:	430a      	orrs	r2, r1
 8000c02:	3306      	adds	r3, #6
 8000c04:	009b      	lsls	r3, r3, #2
 8000c06:	18c3      	adds	r3, r0, r3
 8000c08:	3304      	adds	r3, #4
 8000c0a:	601a      	str	r2, [r3, #0]
}
 8000c0c:	46c0      	nop			; (mov r8, r8)
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	b003      	add	sp, #12
 8000c12:	bd90      	pop	{r4, r7, pc}
 8000c14:	e000e100 	.word	0xe000e100
 8000c18:	e000ed00 	.word	0xe000ed00

08000c1c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b082      	sub	sp, #8
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	3b01      	subs	r3, #1
 8000c28:	4a0c      	ldr	r2, [pc, #48]	; (8000c5c <SysTick_Config+0x40>)
 8000c2a:	4293      	cmp	r3, r2
 8000c2c:	d901      	bls.n	8000c32 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c2e:	2301      	movs	r3, #1
 8000c30:	e010      	b.n	8000c54 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c32:	4b0b      	ldr	r3, [pc, #44]	; (8000c60 <SysTick_Config+0x44>)
 8000c34:	687a      	ldr	r2, [r7, #4]
 8000c36:	3a01      	subs	r2, #1
 8000c38:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c3a:	2301      	movs	r3, #1
 8000c3c:	425b      	negs	r3, r3
 8000c3e:	2103      	movs	r1, #3
 8000c40:	0018      	movs	r0, r3
 8000c42:	f7ff ff7d 	bl	8000b40 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c46:	4b06      	ldr	r3, [pc, #24]	; (8000c60 <SysTick_Config+0x44>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c4c:	4b04      	ldr	r3, [pc, #16]	; (8000c60 <SysTick_Config+0x44>)
 8000c4e:	2207      	movs	r2, #7
 8000c50:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c52:	2300      	movs	r3, #0
}
 8000c54:	0018      	movs	r0, r3
 8000c56:	46bd      	mov	sp, r7
 8000c58:	b002      	add	sp, #8
 8000c5a:	bd80      	pop	{r7, pc}
 8000c5c:	00ffffff 	.word	0x00ffffff
 8000c60:	e000e010 	.word	0xe000e010

08000c64 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b084      	sub	sp, #16
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	60b9      	str	r1, [r7, #8]
 8000c6c:	607a      	str	r2, [r7, #4]
 8000c6e:	210f      	movs	r1, #15
 8000c70:	187b      	adds	r3, r7, r1
 8000c72:	1c02      	adds	r2, r0, #0
 8000c74:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000c76:	68ba      	ldr	r2, [r7, #8]
 8000c78:	187b      	adds	r3, r7, r1
 8000c7a:	781b      	ldrb	r3, [r3, #0]
 8000c7c:	b25b      	sxtb	r3, r3
 8000c7e:	0011      	movs	r1, r2
 8000c80:	0018      	movs	r0, r3
 8000c82:	f7ff ff5d 	bl	8000b40 <__NVIC_SetPriority>
}
 8000c86:	46c0      	nop			; (mov r8, r8)
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	b004      	add	sp, #16
 8000c8c:	bd80      	pop	{r7, pc}

08000c8e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c8e:	b580      	push	{r7, lr}
 8000c90:	b082      	sub	sp, #8
 8000c92:	af00      	add	r7, sp, #0
 8000c94:	0002      	movs	r2, r0
 8000c96:	1dfb      	adds	r3, r7, #7
 8000c98:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c9a:	1dfb      	adds	r3, r7, #7
 8000c9c:	781b      	ldrb	r3, [r3, #0]
 8000c9e:	b25b      	sxtb	r3, r3
 8000ca0:	0018      	movs	r0, r3
 8000ca2:	f7ff ff33 	bl	8000b0c <__NVIC_EnableIRQ>
}
 8000ca6:	46c0      	nop			; (mov r8, r8)
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	b002      	add	sp, #8
 8000cac:	bd80      	pop	{r7, pc}

08000cae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000cae:	b580      	push	{r7, lr}
 8000cb0:	b082      	sub	sp, #8
 8000cb2:	af00      	add	r7, sp, #0
 8000cb4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	0018      	movs	r0, r3
 8000cba:	f7ff ffaf 	bl	8000c1c <SysTick_Config>
 8000cbe:	0003      	movs	r3, r0
}
 8000cc0:	0018      	movs	r0, r3
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	b002      	add	sp, #8
 8000cc6:	bd80      	pop	{r7, pc}

08000cc8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b086      	sub	sp, #24
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
 8000cd0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000cd6:	e14f      	b.n	8000f78 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000cd8:	683b      	ldr	r3, [r7, #0]
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	2101      	movs	r1, #1
 8000cde:	697a      	ldr	r2, [r7, #20]
 8000ce0:	4091      	lsls	r1, r2
 8000ce2:	000a      	movs	r2, r1
 8000ce4:	4013      	ands	r3, r2
 8000ce6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000ce8:	68fb      	ldr	r3, [r7, #12]
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d100      	bne.n	8000cf0 <HAL_GPIO_Init+0x28>
 8000cee:	e140      	b.n	8000f72 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000cf0:	683b      	ldr	r3, [r7, #0]
 8000cf2:	685b      	ldr	r3, [r3, #4]
 8000cf4:	2b01      	cmp	r3, #1
 8000cf6:	d00b      	beq.n	8000d10 <HAL_GPIO_Init+0x48>
 8000cf8:	683b      	ldr	r3, [r7, #0]
 8000cfa:	685b      	ldr	r3, [r3, #4]
 8000cfc:	2b02      	cmp	r3, #2
 8000cfe:	d007      	beq.n	8000d10 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000d00:	683b      	ldr	r3, [r7, #0]
 8000d02:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000d04:	2b11      	cmp	r3, #17
 8000d06:	d003      	beq.n	8000d10 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000d08:	683b      	ldr	r3, [r7, #0]
 8000d0a:	685b      	ldr	r3, [r3, #4]
 8000d0c:	2b12      	cmp	r3, #18
 8000d0e:	d130      	bne.n	8000d72 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	689b      	ldr	r3, [r3, #8]
 8000d14:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000d16:	697b      	ldr	r3, [r7, #20]
 8000d18:	005b      	lsls	r3, r3, #1
 8000d1a:	2203      	movs	r2, #3
 8000d1c:	409a      	lsls	r2, r3
 8000d1e:	0013      	movs	r3, r2
 8000d20:	43da      	mvns	r2, r3
 8000d22:	693b      	ldr	r3, [r7, #16]
 8000d24:	4013      	ands	r3, r2
 8000d26:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000d28:	683b      	ldr	r3, [r7, #0]
 8000d2a:	68da      	ldr	r2, [r3, #12]
 8000d2c:	697b      	ldr	r3, [r7, #20]
 8000d2e:	005b      	lsls	r3, r3, #1
 8000d30:	409a      	lsls	r2, r3
 8000d32:	0013      	movs	r3, r2
 8000d34:	693a      	ldr	r2, [r7, #16]
 8000d36:	4313      	orrs	r3, r2
 8000d38:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	693a      	ldr	r2, [r7, #16]
 8000d3e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	685b      	ldr	r3, [r3, #4]
 8000d44:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000d46:	2201      	movs	r2, #1
 8000d48:	697b      	ldr	r3, [r7, #20]
 8000d4a:	409a      	lsls	r2, r3
 8000d4c:	0013      	movs	r3, r2
 8000d4e:	43da      	mvns	r2, r3
 8000d50:	693b      	ldr	r3, [r7, #16]
 8000d52:	4013      	ands	r3, r2
 8000d54:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000d56:	683b      	ldr	r3, [r7, #0]
 8000d58:	685b      	ldr	r3, [r3, #4]
 8000d5a:	091b      	lsrs	r3, r3, #4
 8000d5c:	2201      	movs	r2, #1
 8000d5e:	401a      	ands	r2, r3
 8000d60:	697b      	ldr	r3, [r7, #20]
 8000d62:	409a      	lsls	r2, r3
 8000d64:	0013      	movs	r3, r2
 8000d66:	693a      	ldr	r2, [r7, #16]
 8000d68:	4313      	orrs	r3, r2
 8000d6a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	693a      	ldr	r2, [r7, #16]
 8000d70:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	68db      	ldr	r3, [r3, #12]
 8000d76:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000d78:	697b      	ldr	r3, [r7, #20]
 8000d7a:	005b      	lsls	r3, r3, #1
 8000d7c:	2203      	movs	r2, #3
 8000d7e:	409a      	lsls	r2, r3
 8000d80:	0013      	movs	r3, r2
 8000d82:	43da      	mvns	r2, r3
 8000d84:	693b      	ldr	r3, [r7, #16]
 8000d86:	4013      	ands	r3, r2
 8000d88:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000d8a:	683b      	ldr	r3, [r7, #0]
 8000d8c:	689a      	ldr	r2, [r3, #8]
 8000d8e:	697b      	ldr	r3, [r7, #20]
 8000d90:	005b      	lsls	r3, r3, #1
 8000d92:	409a      	lsls	r2, r3
 8000d94:	0013      	movs	r3, r2
 8000d96:	693a      	ldr	r2, [r7, #16]
 8000d98:	4313      	orrs	r3, r2
 8000d9a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	693a      	ldr	r2, [r7, #16]
 8000da0:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000da2:	683b      	ldr	r3, [r7, #0]
 8000da4:	685b      	ldr	r3, [r3, #4]
 8000da6:	2b02      	cmp	r3, #2
 8000da8:	d003      	beq.n	8000db2 <HAL_GPIO_Init+0xea>
 8000daa:	683b      	ldr	r3, [r7, #0]
 8000dac:	685b      	ldr	r3, [r3, #4]
 8000dae:	2b12      	cmp	r3, #18
 8000db0:	d123      	bne.n	8000dfa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000db2:	697b      	ldr	r3, [r7, #20]
 8000db4:	08da      	lsrs	r2, r3, #3
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	3208      	adds	r2, #8
 8000dba:	0092      	lsls	r2, r2, #2
 8000dbc:	58d3      	ldr	r3, [r2, r3]
 8000dbe:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000dc0:	697b      	ldr	r3, [r7, #20]
 8000dc2:	2207      	movs	r2, #7
 8000dc4:	4013      	ands	r3, r2
 8000dc6:	009b      	lsls	r3, r3, #2
 8000dc8:	220f      	movs	r2, #15
 8000dca:	409a      	lsls	r2, r3
 8000dcc:	0013      	movs	r3, r2
 8000dce:	43da      	mvns	r2, r3
 8000dd0:	693b      	ldr	r3, [r7, #16]
 8000dd2:	4013      	ands	r3, r2
 8000dd4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000dd6:	683b      	ldr	r3, [r7, #0]
 8000dd8:	691a      	ldr	r2, [r3, #16]
 8000dda:	697b      	ldr	r3, [r7, #20]
 8000ddc:	2107      	movs	r1, #7
 8000dde:	400b      	ands	r3, r1
 8000de0:	009b      	lsls	r3, r3, #2
 8000de2:	409a      	lsls	r2, r3
 8000de4:	0013      	movs	r3, r2
 8000de6:	693a      	ldr	r2, [r7, #16]
 8000de8:	4313      	orrs	r3, r2
 8000dea:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000dec:	697b      	ldr	r3, [r7, #20]
 8000dee:	08da      	lsrs	r2, r3, #3
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	3208      	adds	r2, #8
 8000df4:	0092      	lsls	r2, r2, #2
 8000df6:	6939      	ldr	r1, [r7, #16]
 8000df8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000e00:	697b      	ldr	r3, [r7, #20]
 8000e02:	005b      	lsls	r3, r3, #1
 8000e04:	2203      	movs	r2, #3
 8000e06:	409a      	lsls	r2, r3
 8000e08:	0013      	movs	r3, r2
 8000e0a:	43da      	mvns	r2, r3
 8000e0c:	693b      	ldr	r3, [r7, #16]
 8000e0e:	4013      	ands	r3, r2
 8000e10:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000e12:	683b      	ldr	r3, [r7, #0]
 8000e14:	685b      	ldr	r3, [r3, #4]
 8000e16:	2203      	movs	r2, #3
 8000e18:	401a      	ands	r2, r3
 8000e1a:	697b      	ldr	r3, [r7, #20]
 8000e1c:	005b      	lsls	r3, r3, #1
 8000e1e:	409a      	lsls	r2, r3
 8000e20:	0013      	movs	r3, r2
 8000e22:	693a      	ldr	r2, [r7, #16]
 8000e24:	4313      	orrs	r3, r2
 8000e26:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	693a      	ldr	r2, [r7, #16]
 8000e2c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000e2e:	683b      	ldr	r3, [r7, #0]
 8000e30:	685a      	ldr	r2, [r3, #4]
 8000e32:	2380      	movs	r3, #128	; 0x80
 8000e34:	055b      	lsls	r3, r3, #21
 8000e36:	4013      	ands	r3, r2
 8000e38:	d100      	bne.n	8000e3c <HAL_GPIO_Init+0x174>
 8000e3a:	e09a      	b.n	8000f72 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e3c:	4b54      	ldr	r3, [pc, #336]	; (8000f90 <HAL_GPIO_Init+0x2c8>)
 8000e3e:	699a      	ldr	r2, [r3, #24]
 8000e40:	4b53      	ldr	r3, [pc, #332]	; (8000f90 <HAL_GPIO_Init+0x2c8>)
 8000e42:	2101      	movs	r1, #1
 8000e44:	430a      	orrs	r2, r1
 8000e46:	619a      	str	r2, [r3, #24]
 8000e48:	4b51      	ldr	r3, [pc, #324]	; (8000f90 <HAL_GPIO_Init+0x2c8>)
 8000e4a:	699b      	ldr	r3, [r3, #24]
 8000e4c:	2201      	movs	r2, #1
 8000e4e:	4013      	ands	r3, r2
 8000e50:	60bb      	str	r3, [r7, #8]
 8000e52:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000e54:	4a4f      	ldr	r2, [pc, #316]	; (8000f94 <HAL_GPIO_Init+0x2cc>)
 8000e56:	697b      	ldr	r3, [r7, #20]
 8000e58:	089b      	lsrs	r3, r3, #2
 8000e5a:	3302      	adds	r3, #2
 8000e5c:	009b      	lsls	r3, r3, #2
 8000e5e:	589b      	ldr	r3, [r3, r2]
 8000e60:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000e62:	697b      	ldr	r3, [r7, #20]
 8000e64:	2203      	movs	r2, #3
 8000e66:	4013      	ands	r3, r2
 8000e68:	009b      	lsls	r3, r3, #2
 8000e6a:	220f      	movs	r2, #15
 8000e6c:	409a      	lsls	r2, r3
 8000e6e:	0013      	movs	r3, r2
 8000e70:	43da      	mvns	r2, r3
 8000e72:	693b      	ldr	r3, [r7, #16]
 8000e74:	4013      	ands	r3, r2
 8000e76:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000e78:	687a      	ldr	r2, [r7, #4]
 8000e7a:	2390      	movs	r3, #144	; 0x90
 8000e7c:	05db      	lsls	r3, r3, #23
 8000e7e:	429a      	cmp	r2, r3
 8000e80:	d013      	beq.n	8000eaa <HAL_GPIO_Init+0x1e2>
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	4a44      	ldr	r2, [pc, #272]	; (8000f98 <HAL_GPIO_Init+0x2d0>)
 8000e86:	4293      	cmp	r3, r2
 8000e88:	d00d      	beq.n	8000ea6 <HAL_GPIO_Init+0x1de>
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	4a43      	ldr	r2, [pc, #268]	; (8000f9c <HAL_GPIO_Init+0x2d4>)
 8000e8e:	4293      	cmp	r3, r2
 8000e90:	d007      	beq.n	8000ea2 <HAL_GPIO_Init+0x1da>
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	4a42      	ldr	r2, [pc, #264]	; (8000fa0 <HAL_GPIO_Init+0x2d8>)
 8000e96:	4293      	cmp	r3, r2
 8000e98:	d101      	bne.n	8000e9e <HAL_GPIO_Init+0x1d6>
 8000e9a:	2303      	movs	r3, #3
 8000e9c:	e006      	b.n	8000eac <HAL_GPIO_Init+0x1e4>
 8000e9e:	2305      	movs	r3, #5
 8000ea0:	e004      	b.n	8000eac <HAL_GPIO_Init+0x1e4>
 8000ea2:	2302      	movs	r3, #2
 8000ea4:	e002      	b.n	8000eac <HAL_GPIO_Init+0x1e4>
 8000ea6:	2301      	movs	r3, #1
 8000ea8:	e000      	b.n	8000eac <HAL_GPIO_Init+0x1e4>
 8000eaa:	2300      	movs	r3, #0
 8000eac:	697a      	ldr	r2, [r7, #20]
 8000eae:	2103      	movs	r1, #3
 8000eb0:	400a      	ands	r2, r1
 8000eb2:	0092      	lsls	r2, r2, #2
 8000eb4:	4093      	lsls	r3, r2
 8000eb6:	693a      	ldr	r2, [r7, #16]
 8000eb8:	4313      	orrs	r3, r2
 8000eba:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000ebc:	4935      	ldr	r1, [pc, #212]	; (8000f94 <HAL_GPIO_Init+0x2cc>)
 8000ebe:	697b      	ldr	r3, [r7, #20]
 8000ec0:	089b      	lsrs	r3, r3, #2
 8000ec2:	3302      	adds	r3, #2
 8000ec4:	009b      	lsls	r3, r3, #2
 8000ec6:	693a      	ldr	r2, [r7, #16]
 8000ec8:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000eca:	4b36      	ldr	r3, [pc, #216]	; (8000fa4 <HAL_GPIO_Init+0x2dc>)
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ed0:	68fb      	ldr	r3, [r7, #12]
 8000ed2:	43da      	mvns	r2, r3
 8000ed4:	693b      	ldr	r3, [r7, #16]
 8000ed6:	4013      	ands	r3, r2
 8000ed8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000eda:	683b      	ldr	r3, [r7, #0]
 8000edc:	685a      	ldr	r2, [r3, #4]
 8000ede:	2380      	movs	r3, #128	; 0x80
 8000ee0:	025b      	lsls	r3, r3, #9
 8000ee2:	4013      	ands	r3, r2
 8000ee4:	d003      	beq.n	8000eee <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8000ee6:	693a      	ldr	r2, [r7, #16]
 8000ee8:	68fb      	ldr	r3, [r7, #12]
 8000eea:	4313      	orrs	r3, r2
 8000eec:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000eee:	4b2d      	ldr	r3, [pc, #180]	; (8000fa4 <HAL_GPIO_Init+0x2dc>)
 8000ef0:	693a      	ldr	r2, [r7, #16]
 8000ef2:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8000ef4:	4b2b      	ldr	r3, [pc, #172]	; (8000fa4 <HAL_GPIO_Init+0x2dc>)
 8000ef6:	685b      	ldr	r3, [r3, #4]
 8000ef8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000efa:	68fb      	ldr	r3, [r7, #12]
 8000efc:	43da      	mvns	r2, r3
 8000efe:	693b      	ldr	r3, [r7, #16]
 8000f00:	4013      	ands	r3, r2
 8000f02:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000f04:	683b      	ldr	r3, [r7, #0]
 8000f06:	685a      	ldr	r2, [r3, #4]
 8000f08:	2380      	movs	r3, #128	; 0x80
 8000f0a:	029b      	lsls	r3, r3, #10
 8000f0c:	4013      	ands	r3, r2
 8000f0e:	d003      	beq.n	8000f18 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8000f10:	693a      	ldr	r2, [r7, #16]
 8000f12:	68fb      	ldr	r3, [r7, #12]
 8000f14:	4313      	orrs	r3, r2
 8000f16:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000f18:	4b22      	ldr	r3, [pc, #136]	; (8000fa4 <HAL_GPIO_Init+0x2dc>)
 8000f1a:	693a      	ldr	r2, [r7, #16]
 8000f1c:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000f1e:	4b21      	ldr	r3, [pc, #132]	; (8000fa4 <HAL_GPIO_Init+0x2dc>)
 8000f20:	689b      	ldr	r3, [r3, #8]
 8000f22:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f24:	68fb      	ldr	r3, [r7, #12]
 8000f26:	43da      	mvns	r2, r3
 8000f28:	693b      	ldr	r3, [r7, #16]
 8000f2a:	4013      	ands	r3, r2
 8000f2c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000f2e:	683b      	ldr	r3, [r7, #0]
 8000f30:	685a      	ldr	r2, [r3, #4]
 8000f32:	2380      	movs	r3, #128	; 0x80
 8000f34:	035b      	lsls	r3, r3, #13
 8000f36:	4013      	ands	r3, r2
 8000f38:	d003      	beq.n	8000f42 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8000f3a:	693a      	ldr	r2, [r7, #16]
 8000f3c:	68fb      	ldr	r3, [r7, #12]
 8000f3e:	4313      	orrs	r3, r2
 8000f40:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000f42:	4b18      	ldr	r3, [pc, #96]	; (8000fa4 <HAL_GPIO_Init+0x2dc>)
 8000f44:	693a      	ldr	r2, [r7, #16]
 8000f46:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000f48:	4b16      	ldr	r3, [pc, #88]	; (8000fa4 <HAL_GPIO_Init+0x2dc>)
 8000f4a:	68db      	ldr	r3, [r3, #12]
 8000f4c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f4e:	68fb      	ldr	r3, [r7, #12]
 8000f50:	43da      	mvns	r2, r3
 8000f52:	693b      	ldr	r3, [r7, #16]
 8000f54:	4013      	ands	r3, r2
 8000f56:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000f58:	683b      	ldr	r3, [r7, #0]
 8000f5a:	685a      	ldr	r2, [r3, #4]
 8000f5c:	2380      	movs	r3, #128	; 0x80
 8000f5e:	039b      	lsls	r3, r3, #14
 8000f60:	4013      	ands	r3, r2
 8000f62:	d003      	beq.n	8000f6c <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8000f64:	693a      	ldr	r2, [r7, #16]
 8000f66:	68fb      	ldr	r3, [r7, #12]
 8000f68:	4313      	orrs	r3, r2
 8000f6a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000f6c:	4b0d      	ldr	r3, [pc, #52]	; (8000fa4 <HAL_GPIO_Init+0x2dc>)
 8000f6e:	693a      	ldr	r2, [r7, #16]
 8000f70:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8000f72:	697b      	ldr	r3, [r7, #20]
 8000f74:	3301      	adds	r3, #1
 8000f76:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f78:	683b      	ldr	r3, [r7, #0]
 8000f7a:	681a      	ldr	r2, [r3, #0]
 8000f7c:	697b      	ldr	r3, [r7, #20]
 8000f7e:	40da      	lsrs	r2, r3
 8000f80:	1e13      	subs	r3, r2, #0
 8000f82:	d000      	beq.n	8000f86 <HAL_GPIO_Init+0x2be>
 8000f84:	e6a8      	b.n	8000cd8 <HAL_GPIO_Init+0x10>
  } 
}
 8000f86:	46c0      	nop			; (mov r8, r8)
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	b006      	add	sp, #24
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	46c0      	nop			; (mov r8, r8)
 8000f90:	40021000 	.word	0x40021000
 8000f94:	40010000 	.word	0x40010000
 8000f98:	48000400 	.word	0x48000400
 8000f9c:	48000800 	.word	0x48000800
 8000fa0:	48000c00 	.word	0x48000c00
 8000fa4:	40010400 	.word	0x40010400

08000fa8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b084      	sub	sp, #16
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
 8000fb0:	000a      	movs	r2, r1
 8000fb2:	1cbb      	adds	r3, r7, #2
 8000fb4:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	691b      	ldr	r3, [r3, #16]
 8000fba:	1cba      	adds	r2, r7, #2
 8000fbc:	8812      	ldrh	r2, [r2, #0]
 8000fbe:	4013      	ands	r3, r2
 8000fc0:	d004      	beq.n	8000fcc <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8000fc2:	230f      	movs	r3, #15
 8000fc4:	18fb      	adds	r3, r7, r3
 8000fc6:	2201      	movs	r2, #1
 8000fc8:	701a      	strb	r2, [r3, #0]
 8000fca:	e003      	b.n	8000fd4 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000fcc:	230f      	movs	r3, #15
 8000fce:	18fb      	adds	r3, r7, r3
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8000fd4:	230f      	movs	r3, #15
 8000fd6:	18fb      	adds	r3, r7, r3
 8000fd8:	781b      	ldrb	r3, [r3, #0]
  }
 8000fda:	0018      	movs	r0, r3
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	b004      	add	sp, #16
 8000fe0:	bd80      	pop	{r7, pc}

08000fe2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000fe2:	b580      	push	{r7, lr}
 8000fe4:	b082      	sub	sp, #8
 8000fe6:	af00      	add	r7, sp, #0
 8000fe8:	6078      	str	r0, [r7, #4]
 8000fea:	0008      	movs	r0, r1
 8000fec:	0011      	movs	r1, r2
 8000fee:	1cbb      	adds	r3, r7, #2
 8000ff0:	1c02      	adds	r2, r0, #0
 8000ff2:	801a      	strh	r2, [r3, #0]
 8000ff4:	1c7b      	adds	r3, r7, #1
 8000ff6:	1c0a      	adds	r2, r1, #0
 8000ff8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000ffa:	1c7b      	adds	r3, r7, #1
 8000ffc:	781b      	ldrb	r3, [r3, #0]
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d004      	beq.n	800100c <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001002:	1cbb      	adds	r3, r7, #2
 8001004:	881a      	ldrh	r2, [r3, #0]
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800100a:	e003      	b.n	8001014 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800100c:	1cbb      	adds	r3, r7, #2
 800100e:	881a      	ldrh	r2, [r3, #0]
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001014:	46c0      	nop			; (mov r8, r8)
 8001016:	46bd      	mov	sp, r7
 8001018:	b002      	add	sp, #8
 800101a:	bd80      	pop	{r7, pc}

0800101c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b088      	sub	sp, #32
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	2b00      	cmp	r3, #0
 8001028:	d101      	bne.n	800102e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800102a:	2301      	movs	r3, #1
 800102c:	e303      	b.n	8001636 <HAL_RCC_OscConfig+0x61a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	2201      	movs	r2, #1
 8001034:	4013      	ands	r3, r2
 8001036:	d100      	bne.n	800103a <HAL_RCC_OscConfig+0x1e>
 8001038:	e08d      	b.n	8001156 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800103a:	4bc4      	ldr	r3, [pc, #784]	; (800134c <HAL_RCC_OscConfig+0x330>)
 800103c:	685b      	ldr	r3, [r3, #4]
 800103e:	220c      	movs	r2, #12
 8001040:	4013      	ands	r3, r2
 8001042:	2b04      	cmp	r3, #4
 8001044:	d00e      	beq.n	8001064 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001046:	4bc1      	ldr	r3, [pc, #772]	; (800134c <HAL_RCC_OscConfig+0x330>)
 8001048:	685b      	ldr	r3, [r3, #4]
 800104a:	220c      	movs	r2, #12
 800104c:	4013      	ands	r3, r2
 800104e:	2b08      	cmp	r3, #8
 8001050:	d116      	bne.n	8001080 <HAL_RCC_OscConfig+0x64>
 8001052:	4bbe      	ldr	r3, [pc, #760]	; (800134c <HAL_RCC_OscConfig+0x330>)
 8001054:	685a      	ldr	r2, [r3, #4]
 8001056:	2380      	movs	r3, #128	; 0x80
 8001058:	025b      	lsls	r3, r3, #9
 800105a:	401a      	ands	r2, r3
 800105c:	2380      	movs	r3, #128	; 0x80
 800105e:	025b      	lsls	r3, r3, #9
 8001060:	429a      	cmp	r2, r3
 8001062:	d10d      	bne.n	8001080 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001064:	4bb9      	ldr	r3, [pc, #740]	; (800134c <HAL_RCC_OscConfig+0x330>)
 8001066:	681a      	ldr	r2, [r3, #0]
 8001068:	2380      	movs	r3, #128	; 0x80
 800106a:	029b      	lsls	r3, r3, #10
 800106c:	4013      	ands	r3, r2
 800106e:	d100      	bne.n	8001072 <HAL_RCC_OscConfig+0x56>
 8001070:	e070      	b.n	8001154 <HAL_RCC_OscConfig+0x138>
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	685b      	ldr	r3, [r3, #4]
 8001076:	2b00      	cmp	r3, #0
 8001078:	d000      	beq.n	800107c <HAL_RCC_OscConfig+0x60>
 800107a:	e06b      	b.n	8001154 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 800107c:	2301      	movs	r3, #1
 800107e:	e2da      	b.n	8001636 <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	685b      	ldr	r3, [r3, #4]
 8001084:	2b01      	cmp	r3, #1
 8001086:	d107      	bne.n	8001098 <HAL_RCC_OscConfig+0x7c>
 8001088:	4bb0      	ldr	r3, [pc, #704]	; (800134c <HAL_RCC_OscConfig+0x330>)
 800108a:	681a      	ldr	r2, [r3, #0]
 800108c:	4baf      	ldr	r3, [pc, #700]	; (800134c <HAL_RCC_OscConfig+0x330>)
 800108e:	2180      	movs	r1, #128	; 0x80
 8001090:	0249      	lsls	r1, r1, #9
 8001092:	430a      	orrs	r2, r1
 8001094:	601a      	str	r2, [r3, #0]
 8001096:	e02f      	b.n	80010f8 <HAL_RCC_OscConfig+0xdc>
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	685b      	ldr	r3, [r3, #4]
 800109c:	2b00      	cmp	r3, #0
 800109e:	d10c      	bne.n	80010ba <HAL_RCC_OscConfig+0x9e>
 80010a0:	4baa      	ldr	r3, [pc, #680]	; (800134c <HAL_RCC_OscConfig+0x330>)
 80010a2:	681a      	ldr	r2, [r3, #0]
 80010a4:	4ba9      	ldr	r3, [pc, #676]	; (800134c <HAL_RCC_OscConfig+0x330>)
 80010a6:	49aa      	ldr	r1, [pc, #680]	; (8001350 <HAL_RCC_OscConfig+0x334>)
 80010a8:	400a      	ands	r2, r1
 80010aa:	601a      	str	r2, [r3, #0]
 80010ac:	4ba7      	ldr	r3, [pc, #668]	; (800134c <HAL_RCC_OscConfig+0x330>)
 80010ae:	681a      	ldr	r2, [r3, #0]
 80010b0:	4ba6      	ldr	r3, [pc, #664]	; (800134c <HAL_RCC_OscConfig+0x330>)
 80010b2:	49a8      	ldr	r1, [pc, #672]	; (8001354 <HAL_RCC_OscConfig+0x338>)
 80010b4:	400a      	ands	r2, r1
 80010b6:	601a      	str	r2, [r3, #0]
 80010b8:	e01e      	b.n	80010f8 <HAL_RCC_OscConfig+0xdc>
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	685b      	ldr	r3, [r3, #4]
 80010be:	2b05      	cmp	r3, #5
 80010c0:	d10e      	bne.n	80010e0 <HAL_RCC_OscConfig+0xc4>
 80010c2:	4ba2      	ldr	r3, [pc, #648]	; (800134c <HAL_RCC_OscConfig+0x330>)
 80010c4:	681a      	ldr	r2, [r3, #0]
 80010c6:	4ba1      	ldr	r3, [pc, #644]	; (800134c <HAL_RCC_OscConfig+0x330>)
 80010c8:	2180      	movs	r1, #128	; 0x80
 80010ca:	02c9      	lsls	r1, r1, #11
 80010cc:	430a      	orrs	r2, r1
 80010ce:	601a      	str	r2, [r3, #0]
 80010d0:	4b9e      	ldr	r3, [pc, #632]	; (800134c <HAL_RCC_OscConfig+0x330>)
 80010d2:	681a      	ldr	r2, [r3, #0]
 80010d4:	4b9d      	ldr	r3, [pc, #628]	; (800134c <HAL_RCC_OscConfig+0x330>)
 80010d6:	2180      	movs	r1, #128	; 0x80
 80010d8:	0249      	lsls	r1, r1, #9
 80010da:	430a      	orrs	r2, r1
 80010dc:	601a      	str	r2, [r3, #0]
 80010de:	e00b      	b.n	80010f8 <HAL_RCC_OscConfig+0xdc>
 80010e0:	4b9a      	ldr	r3, [pc, #616]	; (800134c <HAL_RCC_OscConfig+0x330>)
 80010e2:	681a      	ldr	r2, [r3, #0]
 80010e4:	4b99      	ldr	r3, [pc, #612]	; (800134c <HAL_RCC_OscConfig+0x330>)
 80010e6:	499a      	ldr	r1, [pc, #616]	; (8001350 <HAL_RCC_OscConfig+0x334>)
 80010e8:	400a      	ands	r2, r1
 80010ea:	601a      	str	r2, [r3, #0]
 80010ec:	4b97      	ldr	r3, [pc, #604]	; (800134c <HAL_RCC_OscConfig+0x330>)
 80010ee:	681a      	ldr	r2, [r3, #0]
 80010f0:	4b96      	ldr	r3, [pc, #600]	; (800134c <HAL_RCC_OscConfig+0x330>)
 80010f2:	4998      	ldr	r1, [pc, #608]	; (8001354 <HAL_RCC_OscConfig+0x338>)
 80010f4:	400a      	ands	r2, r1
 80010f6:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	685b      	ldr	r3, [r3, #4]
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d014      	beq.n	800112a <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001100:	f7ff fcfa 	bl	8000af8 <HAL_GetTick>
 8001104:	0003      	movs	r3, r0
 8001106:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001108:	e008      	b.n	800111c <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800110a:	f7ff fcf5 	bl	8000af8 <HAL_GetTick>
 800110e:	0002      	movs	r2, r0
 8001110:	69bb      	ldr	r3, [r7, #24]
 8001112:	1ad3      	subs	r3, r2, r3
 8001114:	2b64      	cmp	r3, #100	; 0x64
 8001116:	d901      	bls.n	800111c <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8001118:	2303      	movs	r3, #3
 800111a:	e28c      	b.n	8001636 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800111c:	4b8b      	ldr	r3, [pc, #556]	; (800134c <HAL_RCC_OscConfig+0x330>)
 800111e:	681a      	ldr	r2, [r3, #0]
 8001120:	2380      	movs	r3, #128	; 0x80
 8001122:	029b      	lsls	r3, r3, #10
 8001124:	4013      	ands	r3, r2
 8001126:	d0f0      	beq.n	800110a <HAL_RCC_OscConfig+0xee>
 8001128:	e015      	b.n	8001156 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800112a:	f7ff fce5 	bl	8000af8 <HAL_GetTick>
 800112e:	0003      	movs	r3, r0
 8001130:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001132:	e008      	b.n	8001146 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001134:	f7ff fce0 	bl	8000af8 <HAL_GetTick>
 8001138:	0002      	movs	r2, r0
 800113a:	69bb      	ldr	r3, [r7, #24]
 800113c:	1ad3      	subs	r3, r2, r3
 800113e:	2b64      	cmp	r3, #100	; 0x64
 8001140:	d901      	bls.n	8001146 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8001142:	2303      	movs	r3, #3
 8001144:	e277      	b.n	8001636 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001146:	4b81      	ldr	r3, [pc, #516]	; (800134c <HAL_RCC_OscConfig+0x330>)
 8001148:	681a      	ldr	r2, [r3, #0]
 800114a:	2380      	movs	r3, #128	; 0x80
 800114c:	029b      	lsls	r3, r3, #10
 800114e:	4013      	ands	r3, r2
 8001150:	d1f0      	bne.n	8001134 <HAL_RCC_OscConfig+0x118>
 8001152:	e000      	b.n	8001156 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001154:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	2202      	movs	r2, #2
 800115c:	4013      	ands	r3, r2
 800115e:	d100      	bne.n	8001162 <HAL_RCC_OscConfig+0x146>
 8001160:	e069      	b.n	8001236 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001162:	4b7a      	ldr	r3, [pc, #488]	; (800134c <HAL_RCC_OscConfig+0x330>)
 8001164:	685b      	ldr	r3, [r3, #4]
 8001166:	220c      	movs	r2, #12
 8001168:	4013      	ands	r3, r2
 800116a:	d00b      	beq.n	8001184 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800116c:	4b77      	ldr	r3, [pc, #476]	; (800134c <HAL_RCC_OscConfig+0x330>)
 800116e:	685b      	ldr	r3, [r3, #4]
 8001170:	220c      	movs	r2, #12
 8001172:	4013      	ands	r3, r2
 8001174:	2b08      	cmp	r3, #8
 8001176:	d11c      	bne.n	80011b2 <HAL_RCC_OscConfig+0x196>
 8001178:	4b74      	ldr	r3, [pc, #464]	; (800134c <HAL_RCC_OscConfig+0x330>)
 800117a:	685a      	ldr	r2, [r3, #4]
 800117c:	2380      	movs	r3, #128	; 0x80
 800117e:	025b      	lsls	r3, r3, #9
 8001180:	4013      	ands	r3, r2
 8001182:	d116      	bne.n	80011b2 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001184:	4b71      	ldr	r3, [pc, #452]	; (800134c <HAL_RCC_OscConfig+0x330>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	2202      	movs	r2, #2
 800118a:	4013      	ands	r3, r2
 800118c:	d005      	beq.n	800119a <HAL_RCC_OscConfig+0x17e>
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	68db      	ldr	r3, [r3, #12]
 8001192:	2b01      	cmp	r3, #1
 8001194:	d001      	beq.n	800119a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8001196:	2301      	movs	r3, #1
 8001198:	e24d      	b.n	8001636 <HAL_RCC_OscConfig+0x61a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800119a:	4b6c      	ldr	r3, [pc, #432]	; (800134c <HAL_RCC_OscConfig+0x330>)
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	22f8      	movs	r2, #248	; 0xf8
 80011a0:	4393      	bics	r3, r2
 80011a2:	0019      	movs	r1, r3
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	691b      	ldr	r3, [r3, #16]
 80011a8:	00da      	lsls	r2, r3, #3
 80011aa:	4b68      	ldr	r3, [pc, #416]	; (800134c <HAL_RCC_OscConfig+0x330>)
 80011ac:	430a      	orrs	r2, r1
 80011ae:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011b0:	e041      	b.n	8001236 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	68db      	ldr	r3, [r3, #12]
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d024      	beq.n	8001204 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80011ba:	4b64      	ldr	r3, [pc, #400]	; (800134c <HAL_RCC_OscConfig+0x330>)
 80011bc:	681a      	ldr	r2, [r3, #0]
 80011be:	4b63      	ldr	r3, [pc, #396]	; (800134c <HAL_RCC_OscConfig+0x330>)
 80011c0:	2101      	movs	r1, #1
 80011c2:	430a      	orrs	r2, r1
 80011c4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011c6:	f7ff fc97 	bl	8000af8 <HAL_GetTick>
 80011ca:	0003      	movs	r3, r0
 80011cc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011ce:	e008      	b.n	80011e2 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80011d0:	f7ff fc92 	bl	8000af8 <HAL_GetTick>
 80011d4:	0002      	movs	r2, r0
 80011d6:	69bb      	ldr	r3, [r7, #24]
 80011d8:	1ad3      	subs	r3, r2, r3
 80011da:	2b02      	cmp	r3, #2
 80011dc:	d901      	bls.n	80011e2 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 80011de:	2303      	movs	r3, #3
 80011e0:	e229      	b.n	8001636 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011e2:	4b5a      	ldr	r3, [pc, #360]	; (800134c <HAL_RCC_OscConfig+0x330>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	2202      	movs	r2, #2
 80011e8:	4013      	ands	r3, r2
 80011ea:	d0f1      	beq.n	80011d0 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011ec:	4b57      	ldr	r3, [pc, #348]	; (800134c <HAL_RCC_OscConfig+0x330>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	22f8      	movs	r2, #248	; 0xf8
 80011f2:	4393      	bics	r3, r2
 80011f4:	0019      	movs	r1, r3
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	691b      	ldr	r3, [r3, #16]
 80011fa:	00da      	lsls	r2, r3, #3
 80011fc:	4b53      	ldr	r3, [pc, #332]	; (800134c <HAL_RCC_OscConfig+0x330>)
 80011fe:	430a      	orrs	r2, r1
 8001200:	601a      	str	r2, [r3, #0]
 8001202:	e018      	b.n	8001236 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001204:	4b51      	ldr	r3, [pc, #324]	; (800134c <HAL_RCC_OscConfig+0x330>)
 8001206:	681a      	ldr	r2, [r3, #0]
 8001208:	4b50      	ldr	r3, [pc, #320]	; (800134c <HAL_RCC_OscConfig+0x330>)
 800120a:	2101      	movs	r1, #1
 800120c:	438a      	bics	r2, r1
 800120e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001210:	f7ff fc72 	bl	8000af8 <HAL_GetTick>
 8001214:	0003      	movs	r3, r0
 8001216:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001218:	e008      	b.n	800122c <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800121a:	f7ff fc6d 	bl	8000af8 <HAL_GetTick>
 800121e:	0002      	movs	r2, r0
 8001220:	69bb      	ldr	r3, [r7, #24]
 8001222:	1ad3      	subs	r3, r2, r3
 8001224:	2b02      	cmp	r3, #2
 8001226:	d901      	bls.n	800122c <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8001228:	2303      	movs	r3, #3
 800122a:	e204      	b.n	8001636 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800122c:	4b47      	ldr	r3, [pc, #284]	; (800134c <HAL_RCC_OscConfig+0x330>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	2202      	movs	r2, #2
 8001232:	4013      	ands	r3, r2
 8001234:	d1f1      	bne.n	800121a <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	2208      	movs	r2, #8
 800123c:	4013      	ands	r3, r2
 800123e:	d036      	beq.n	80012ae <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	69db      	ldr	r3, [r3, #28]
 8001244:	2b00      	cmp	r3, #0
 8001246:	d019      	beq.n	800127c <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001248:	4b40      	ldr	r3, [pc, #256]	; (800134c <HAL_RCC_OscConfig+0x330>)
 800124a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800124c:	4b3f      	ldr	r3, [pc, #252]	; (800134c <HAL_RCC_OscConfig+0x330>)
 800124e:	2101      	movs	r1, #1
 8001250:	430a      	orrs	r2, r1
 8001252:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001254:	f7ff fc50 	bl	8000af8 <HAL_GetTick>
 8001258:	0003      	movs	r3, r0
 800125a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800125c:	e008      	b.n	8001270 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800125e:	f7ff fc4b 	bl	8000af8 <HAL_GetTick>
 8001262:	0002      	movs	r2, r0
 8001264:	69bb      	ldr	r3, [r7, #24]
 8001266:	1ad3      	subs	r3, r2, r3
 8001268:	2b02      	cmp	r3, #2
 800126a:	d901      	bls.n	8001270 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 800126c:	2303      	movs	r3, #3
 800126e:	e1e2      	b.n	8001636 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001270:	4b36      	ldr	r3, [pc, #216]	; (800134c <HAL_RCC_OscConfig+0x330>)
 8001272:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001274:	2202      	movs	r2, #2
 8001276:	4013      	ands	r3, r2
 8001278:	d0f1      	beq.n	800125e <HAL_RCC_OscConfig+0x242>
 800127a:	e018      	b.n	80012ae <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800127c:	4b33      	ldr	r3, [pc, #204]	; (800134c <HAL_RCC_OscConfig+0x330>)
 800127e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001280:	4b32      	ldr	r3, [pc, #200]	; (800134c <HAL_RCC_OscConfig+0x330>)
 8001282:	2101      	movs	r1, #1
 8001284:	438a      	bics	r2, r1
 8001286:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001288:	f7ff fc36 	bl	8000af8 <HAL_GetTick>
 800128c:	0003      	movs	r3, r0
 800128e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001290:	e008      	b.n	80012a4 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001292:	f7ff fc31 	bl	8000af8 <HAL_GetTick>
 8001296:	0002      	movs	r2, r0
 8001298:	69bb      	ldr	r3, [r7, #24]
 800129a:	1ad3      	subs	r3, r2, r3
 800129c:	2b02      	cmp	r3, #2
 800129e:	d901      	bls.n	80012a4 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 80012a0:	2303      	movs	r3, #3
 80012a2:	e1c8      	b.n	8001636 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012a4:	4b29      	ldr	r3, [pc, #164]	; (800134c <HAL_RCC_OscConfig+0x330>)
 80012a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012a8:	2202      	movs	r2, #2
 80012aa:	4013      	ands	r3, r2
 80012ac:	d1f1      	bne.n	8001292 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	2204      	movs	r2, #4
 80012b4:	4013      	ands	r3, r2
 80012b6:	d100      	bne.n	80012ba <HAL_RCC_OscConfig+0x29e>
 80012b8:	e0b6      	b.n	8001428 <HAL_RCC_OscConfig+0x40c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80012ba:	231f      	movs	r3, #31
 80012bc:	18fb      	adds	r3, r7, r3
 80012be:	2200      	movs	r2, #0
 80012c0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80012c2:	4b22      	ldr	r3, [pc, #136]	; (800134c <HAL_RCC_OscConfig+0x330>)
 80012c4:	69da      	ldr	r2, [r3, #28]
 80012c6:	2380      	movs	r3, #128	; 0x80
 80012c8:	055b      	lsls	r3, r3, #21
 80012ca:	4013      	ands	r3, r2
 80012cc:	d111      	bne.n	80012f2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80012ce:	4b1f      	ldr	r3, [pc, #124]	; (800134c <HAL_RCC_OscConfig+0x330>)
 80012d0:	69da      	ldr	r2, [r3, #28]
 80012d2:	4b1e      	ldr	r3, [pc, #120]	; (800134c <HAL_RCC_OscConfig+0x330>)
 80012d4:	2180      	movs	r1, #128	; 0x80
 80012d6:	0549      	lsls	r1, r1, #21
 80012d8:	430a      	orrs	r2, r1
 80012da:	61da      	str	r2, [r3, #28]
 80012dc:	4b1b      	ldr	r3, [pc, #108]	; (800134c <HAL_RCC_OscConfig+0x330>)
 80012de:	69da      	ldr	r2, [r3, #28]
 80012e0:	2380      	movs	r3, #128	; 0x80
 80012e2:	055b      	lsls	r3, r3, #21
 80012e4:	4013      	ands	r3, r2
 80012e6:	60fb      	str	r3, [r7, #12]
 80012e8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80012ea:	231f      	movs	r3, #31
 80012ec:	18fb      	adds	r3, r7, r3
 80012ee:	2201      	movs	r2, #1
 80012f0:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012f2:	4b19      	ldr	r3, [pc, #100]	; (8001358 <HAL_RCC_OscConfig+0x33c>)
 80012f4:	681a      	ldr	r2, [r3, #0]
 80012f6:	2380      	movs	r3, #128	; 0x80
 80012f8:	005b      	lsls	r3, r3, #1
 80012fa:	4013      	ands	r3, r2
 80012fc:	d11a      	bne.n	8001334 <HAL_RCC_OscConfig+0x318>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80012fe:	4b16      	ldr	r3, [pc, #88]	; (8001358 <HAL_RCC_OscConfig+0x33c>)
 8001300:	681a      	ldr	r2, [r3, #0]
 8001302:	4b15      	ldr	r3, [pc, #84]	; (8001358 <HAL_RCC_OscConfig+0x33c>)
 8001304:	2180      	movs	r1, #128	; 0x80
 8001306:	0049      	lsls	r1, r1, #1
 8001308:	430a      	orrs	r2, r1
 800130a:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800130c:	f7ff fbf4 	bl	8000af8 <HAL_GetTick>
 8001310:	0003      	movs	r3, r0
 8001312:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001314:	e008      	b.n	8001328 <HAL_RCC_OscConfig+0x30c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001316:	f7ff fbef 	bl	8000af8 <HAL_GetTick>
 800131a:	0002      	movs	r2, r0
 800131c:	69bb      	ldr	r3, [r7, #24]
 800131e:	1ad3      	subs	r3, r2, r3
 8001320:	2b64      	cmp	r3, #100	; 0x64
 8001322:	d901      	bls.n	8001328 <HAL_RCC_OscConfig+0x30c>
        {
          return HAL_TIMEOUT;
 8001324:	2303      	movs	r3, #3
 8001326:	e186      	b.n	8001636 <HAL_RCC_OscConfig+0x61a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001328:	4b0b      	ldr	r3, [pc, #44]	; (8001358 <HAL_RCC_OscConfig+0x33c>)
 800132a:	681a      	ldr	r2, [r3, #0]
 800132c:	2380      	movs	r3, #128	; 0x80
 800132e:	005b      	lsls	r3, r3, #1
 8001330:	4013      	ands	r3, r2
 8001332:	d0f0      	beq.n	8001316 <HAL_RCC_OscConfig+0x2fa>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	689b      	ldr	r3, [r3, #8]
 8001338:	2b01      	cmp	r3, #1
 800133a:	d10f      	bne.n	800135c <HAL_RCC_OscConfig+0x340>
 800133c:	4b03      	ldr	r3, [pc, #12]	; (800134c <HAL_RCC_OscConfig+0x330>)
 800133e:	6a1a      	ldr	r2, [r3, #32]
 8001340:	4b02      	ldr	r3, [pc, #8]	; (800134c <HAL_RCC_OscConfig+0x330>)
 8001342:	2101      	movs	r1, #1
 8001344:	430a      	orrs	r2, r1
 8001346:	621a      	str	r2, [r3, #32]
 8001348:	e036      	b.n	80013b8 <HAL_RCC_OscConfig+0x39c>
 800134a:	46c0      	nop			; (mov r8, r8)
 800134c:	40021000 	.word	0x40021000
 8001350:	fffeffff 	.word	0xfffeffff
 8001354:	fffbffff 	.word	0xfffbffff
 8001358:	40007000 	.word	0x40007000
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	689b      	ldr	r3, [r3, #8]
 8001360:	2b00      	cmp	r3, #0
 8001362:	d10c      	bne.n	800137e <HAL_RCC_OscConfig+0x362>
 8001364:	4bb6      	ldr	r3, [pc, #728]	; (8001640 <HAL_RCC_OscConfig+0x624>)
 8001366:	6a1a      	ldr	r2, [r3, #32]
 8001368:	4bb5      	ldr	r3, [pc, #724]	; (8001640 <HAL_RCC_OscConfig+0x624>)
 800136a:	2101      	movs	r1, #1
 800136c:	438a      	bics	r2, r1
 800136e:	621a      	str	r2, [r3, #32]
 8001370:	4bb3      	ldr	r3, [pc, #716]	; (8001640 <HAL_RCC_OscConfig+0x624>)
 8001372:	6a1a      	ldr	r2, [r3, #32]
 8001374:	4bb2      	ldr	r3, [pc, #712]	; (8001640 <HAL_RCC_OscConfig+0x624>)
 8001376:	2104      	movs	r1, #4
 8001378:	438a      	bics	r2, r1
 800137a:	621a      	str	r2, [r3, #32]
 800137c:	e01c      	b.n	80013b8 <HAL_RCC_OscConfig+0x39c>
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	689b      	ldr	r3, [r3, #8]
 8001382:	2b05      	cmp	r3, #5
 8001384:	d10c      	bne.n	80013a0 <HAL_RCC_OscConfig+0x384>
 8001386:	4bae      	ldr	r3, [pc, #696]	; (8001640 <HAL_RCC_OscConfig+0x624>)
 8001388:	6a1a      	ldr	r2, [r3, #32]
 800138a:	4bad      	ldr	r3, [pc, #692]	; (8001640 <HAL_RCC_OscConfig+0x624>)
 800138c:	2104      	movs	r1, #4
 800138e:	430a      	orrs	r2, r1
 8001390:	621a      	str	r2, [r3, #32]
 8001392:	4bab      	ldr	r3, [pc, #684]	; (8001640 <HAL_RCC_OscConfig+0x624>)
 8001394:	6a1a      	ldr	r2, [r3, #32]
 8001396:	4baa      	ldr	r3, [pc, #680]	; (8001640 <HAL_RCC_OscConfig+0x624>)
 8001398:	2101      	movs	r1, #1
 800139a:	430a      	orrs	r2, r1
 800139c:	621a      	str	r2, [r3, #32]
 800139e:	e00b      	b.n	80013b8 <HAL_RCC_OscConfig+0x39c>
 80013a0:	4ba7      	ldr	r3, [pc, #668]	; (8001640 <HAL_RCC_OscConfig+0x624>)
 80013a2:	6a1a      	ldr	r2, [r3, #32]
 80013a4:	4ba6      	ldr	r3, [pc, #664]	; (8001640 <HAL_RCC_OscConfig+0x624>)
 80013a6:	2101      	movs	r1, #1
 80013a8:	438a      	bics	r2, r1
 80013aa:	621a      	str	r2, [r3, #32]
 80013ac:	4ba4      	ldr	r3, [pc, #656]	; (8001640 <HAL_RCC_OscConfig+0x624>)
 80013ae:	6a1a      	ldr	r2, [r3, #32]
 80013b0:	4ba3      	ldr	r3, [pc, #652]	; (8001640 <HAL_RCC_OscConfig+0x624>)
 80013b2:	2104      	movs	r1, #4
 80013b4:	438a      	bics	r2, r1
 80013b6:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	689b      	ldr	r3, [r3, #8]
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d014      	beq.n	80013ea <HAL_RCC_OscConfig+0x3ce>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013c0:	f7ff fb9a 	bl	8000af8 <HAL_GetTick>
 80013c4:	0003      	movs	r3, r0
 80013c6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013c8:	e009      	b.n	80013de <HAL_RCC_OscConfig+0x3c2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80013ca:	f7ff fb95 	bl	8000af8 <HAL_GetTick>
 80013ce:	0002      	movs	r2, r0
 80013d0:	69bb      	ldr	r3, [r7, #24]
 80013d2:	1ad3      	subs	r3, r2, r3
 80013d4:	4a9b      	ldr	r2, [pc, #620]	; (8001644 <HAL_RCC_OscConfig+0x628>)
 80013d6:	4293      	cmp	r3, r2
 80013d8:	d901      	bls.n	80013de <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 80013da:	2303      	movs	r3, #3
 80013dc:	e12b      	b.n	8001636 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013de:	4b98      	ldr	r3, [pc, #608]	; (8001640 <HAL_RCC_OscConfig+0x624>)
 80013e0:	6a1b      	ldr	r3, [r3, #32]
 80013e2:	2202      	movs	r2, #2
 80013e4:	4013      	ands	r3, r2
 80013e6:	d0f0      	beq.n	80013ca <HAL_RCC_OscConfig+0x3ae>
 80013e8:	e013      	b.n	8001412 <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013ea:	f7ff fb85 	bl	8000af8 <HAL_GetTick>
 80013ee:	0003      	movs	r3, r0
 80013f0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80013f2:	e009      	b.n	8001408 <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80013f4:	f7ff fb80 	bl	8000af8 <HAL_GetTick>
 80013f8:	0002      	movs	r2, r0
 80013fa:	69bb      	ldr	r3, [r7, #24]
 80013fc:	1ad3      	subs	r3, r2, r3
 80013fe:	4a91      	ldr	r2, [pc, #580]	; (8001644 <HAL_RCC_OscConfig+0x628>)
 8001400:	4293      	cmp	r3, r2
 8001402:	d901      	bls.n	8001408 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8001404:	2303      	movs	r3, #3
 8001406:	e116      	b.n	8001636 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001408:	4b8d      	ldr	r3, [pc, #564]	; (8001640 <HAL_RCC_OscConfig+0x624>)
 800140a:	6a1b      	ldr	r3, [r3, #32]
 800140c:	2202      	movs	r2, #2
 800140e:	4013      	ands	r3, r2
 8001410:	d1f0      	bne.n	80013f4 <HAL_RCC_OscConfig+0x3d8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001412:	231f      	movs	r3, #31
 8001414:	18fb      	adds	r3, r7, r3
 8001416:	781b      	ldrb	r3, [r3, #0]
 8001418:	2b01      	cmp	r3, #1
 800141a:	d105      	bne.n	8001428 <HAL_RCC_OscConfig+0x40c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800141c:	4b88      	ldr	r3, [pc, #544]	; (8001640 <HAL_RCC_OscConfig+0x624>)
 800141e:	69da      	ldr	r2, [r3, #28]
 8001420:	4b87      	ldr	r3, [pc, #540]	; (8001640 <HAL_RCC_OscConfig+0x624>)
 8001422:	4989      	ldr	r1, [pc, #548]	; (8001648 <HAL_RCC_OscConfig+0x62c>)
 8001424:	400a      	ands	r2, r1
 8001426:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	2210      	movs	r2, #16
 800142e:	4013      	ands	r3, r2
 8001430:	d063      	beq.n	80014fa <HAL_RCC_OscConfig+0x4de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	695b      	ldr	r3, [r3, #20]
 8001436:	2b01      	cmp	r3, #1
 8001438:	d12a      	bne.n	8001490 <HAL_RCC_OscConfig+0x474>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800143a:	4b81      	ldr	r3, [pc, #516]	; (8001640 <HAL_RCC_OscConfig+0x624>)
 800143c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800143e:	4b80      	ldr	r3, [pc, #512]	; (8001640 <HAL_RCC_OscConfig+0x624>)
 8001440:	2104      	movs	r1, #4
 8001442:	430a      	orrs	r2, r1
 8001444:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001446:	4b7e      	ldr	r3, [pc, #504]	; (8001640 <HAL_RCC_OscConfig+0x624>)
 8001448:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800144a:	4b7d      	ldr	r3, [pc, #500]	; (8001640 <HAL_RCC_OscConfig+0x624>)
 800144c:	2101      	movs	r1, #1
 800144e:	430a      	orrs	r2, r1
 8001450:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001452:	f7ff fb51 	bl	8000af8 <HAL_GetTick>
 8001456:	0003      	movs	r3, r0
 8001458:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800145a:	e008      	b.n	800146e <HAL_RCC_OscConfig+0x452>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800145c:	f7ff fb4c 	bl	8000af8 <HAL_GetTick>
 8001460:	0002      	movs	r2, r0
 8001462:	69bb      	ldr	r3, [r7, #24]
 8001464:	1ad3      	subs	r3, r2, r3
 8001466:	2b02      	cmp	r3, #2
 8001468:	d901      	bls.n	800146e <HAL_RCC_OscConfig+0x452>
        {
          return HAL_TIMEOUT;
 800146a:	2303      	movs	r3, #3
 800146c:	e0e3      	b.n	8001636 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800146e:	4b74      	ldr	r3, [pc, #464]	; (8001640 <HAL_RCC_OscConfig+0x624>)
 8001470:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001472:	2202      	movs	r2, #2
 8001474:	4013      	ands	r3, r2
 8001476:	d0f1      	beq.n	800145c <HAL_RCC_OscConfig+0x440>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001478:	4b71      	ldr	r3, [pc, #452]	; (8001640 <HAL_RCC_OscConfig+0x624>)
 800147a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800147c:	22f8      	movs	r2, #248	; 0xf8
 800147e:	4393      	bics	r3, r2
 8001480:	0019      	movs	r1, r3
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	699b      	ldr	r3, [r3, #24]
 8001486:	00da      	lsls	r2, r3, #3
 8001488:	4b6d      	ldr	r3, [pc, #436]	; (8001640 <HAL_RCC_OscConfig+0x624>)
 800148a:	430a      	orrs	r2, r1
 800148c:	635a      	str	r2, [r3, #52]	; 0x34
 800148e:	e034      	b.n	80014fa <HAL_RCC_OscConfig+0x4de>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	695b      	ldr	r3, [r3, #20]
 8001494:	3305      	adds	r3, #5
 8001496:	d111      	bne.n	80014bc <HAL_RCC_OscConfig+0x4a0>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001498:	4b69      	ldr	r3, [pc, #420]	; (8001640 <HAL_RCC_OscConfig+0x624>)
 800149a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800149c:	4b68      	ldr	r3, [pc, #416]	; (8001640 <HAL_RCC_OscConfig+0x624>)
 800149e:	2104      	movs	r1, #4
 80014a0:	438a      	bics	r2, r1
 80014a2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80014a4:	4b66      	ldr	r3, [pc, #408]	; (8001640 <HAL_RCC_OscConfig+0x624>)
 80014a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80014a8:	22f8      	movs	r2, #248	; 0xf8
 80014aa:	4393      	bics	r3, r2
 80014ac:	0019      	movs	r1, r3
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	699b      	ldr	r3, [r3, #24]
 80014b2:	00da      	lsls	r2, r3, #3
 80014b4:	4b62      	ldr	r3, [pc, #392]	; (8001640 <HAL_RCC_OscConfig+0x624>)
 80014b6:	430a      	orrs	r2, r1
 80014b8:	635a      	str	r2, [r3, #52]	; 0x34
 80014ba:	e01e      	b.n	80014fa <HAL_RCC_OscConfig+0x4de>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80014bc:	4b60      	ldr	r3, [pc, #384]	; (8001640 <HAL_RCC_OscConfig+0x624>)
 80014be:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80014c0:	4b5f      	ldr	r3, [pc, #380]	; (8001640 <HAL_RCC_OscConfig+0x624>)
 80014c2:	2104      	movs	r1, #4
 80014c4:	430a      	orrs	r2, r1
 80014c6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80014c8:	4b5d      	ldr	r3, [pc, #372]	; (8001640 <HAL_RCC_OscConfig+0x624>)
 80014ca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80014cc:	4b5c      	ldr	r3, [pc, #368]	; (8001640 <HAL_RCC_OscConfig+0x624>)
 80014ce:	2101      	movs	r1, #1
 80014d0:	438a      	bics	r2, r1
 80014d2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014d4:	f7ff fb10 	bl	8000af8 <HAL_GetTick>
 80014d8:	0003      	movs	r3, r0
 80014da:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80014dc:	e008      	b.n	80014f0 <HAL_RCC_OscConfig+0x4d4>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80014de:	f7ff fb0b 	bl	8000af8 <HAL_GetTick>
 80014e2:	0002      	movs	r2, r0
 80014e4:	69bb      	ldr	r3, [r7, #24]
 80014e6:	1ad3      	subs	r3, r2, r3
 80014e8:	2b02      	cmp	r3, #2
 80014ea:	d901      	bls.n	80014f0 <HAL_RCC_OscConfig+0x4d4>
        {
          return HAL_TIMEOUT;
 80014ec:	2303      	movs	r3, #3
 80014ee:	e0a2      	b.n	8001636 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80014f0:	4b53      	ldr	r3, [pc, #332]	; (8001640 <HAL_RCC_OscConfig+0x624>)
 80014f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80014f4:	2202      	movs	r2, #2
 80014f6:	4013      	ands	r3, r2
 80014f8:	d1f1      	bne.n	80014de <HAL_RCC_OscConfig+0x4c2>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	6a1b      	ldr	r3, [r3, #32]
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d100      	bne.n	8001504 <HAL_RCC_OscConfig+0x4e8>
 8001502:	e097      	b.n	8001634 <HAL_RCC_OscConfig+0x618>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001504:	4b4e      	ldr	r3, [pc, #312]	; (8001640 <HAL_RCC_OscConfig+0x624>)
 8001506:	685b      	ldr	r3, [r3, #4]
 8001508:	220c      	movs	r2, #12
 800150a:	4013      	ands	r3, r2
 800150c:	2b08      	cmp	r3, #8
 800150e:	d100      	bne.n	8001512 <HAL_RCC_OscConfig+0x4f6>
 8001510:	e06b      	b.n	80015ea <HAL_RCC_OscConfig+0x5ce>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	6a1b      	ldr	r3, [r3, #32]
 8001516:	2b02      	cmp	r3, #2
 8001518:	d14c      	bne.n	80015b4 <HAL_RCC_OscConfig+0x598>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800151a:	4b49      	ldr	r3, [pc, #292]	; (8001640 <HAL_RCC_OscConfig+0x624>)
 800151c:	681a      	ldr	r2, [r3, #0]
 800151e:	4b48      	ldr	r3, [pc, #288]	; (8001640 <HAL_RCC_OscConfig+0x624>)
 8001520:	494a      	ldr	r1, [pc, #296]	; (800164c <HAL_RCC_OscConfig+0x630>)
 8001522:	400a      	ands	r2, r1
 8001524:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001526:	f7ff fae7 	bl	8000af8 <HAL_GetTick>
 800152a:	0003      	movs	r3, r0
 800152c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800152e:	e008      	b.n	8001542 <HAL_RCC_OscConfig+0x526>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001530:	f7ff fae2 	bl	8000af8 <HAL_GetTick>
 8001534:	0002      	movs	r2, r0
 8001536:	69bb      	ldr	r3, [r7, #24]
 8001538:	1ad3      	subs	r3, r2, r3
 800153a:	2b02      	cmp	r3, #2
 800153c:	d901      	bls.n	8001542 <HAL_RCC_OscConfig+0x526>
          {
            return HAL_TIMEOUT;
 800153e:	2303      	movs	r3, #3
 8001540:	e079      	b.n	8001636 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001542:	4b3f      	ldr	r3, [pc, #252]	; (8001640 <HAL_RCC_OscConfig+0x624>)
 8001544:	681a      	ldr	r2, [r3, #0]
 8001546:	2380      	movs	r3, #128	; 0x80
 8001548:	049b      	lsls	r3, r3, #18
 800154a:	4013      	ands	r3, r2
 800154c:	d1f0      	bne.n	8001530 <HAL_RCC_OscConfig+0x514>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800154e:	4b3c      	ldr	r3, [pc, #240]	; (8001640 <HAL_RCC_OscConfig+0x624>)
 8001550:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001552:	220f      	movs	r2, #15
 8001554:	4393      	bics	r3, r2
 8001556:	0019      	movs	r1, r3
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800155c:	4b38      	ldr	r3, [pc, #224]	; (8001640 <HAL_RCC_OscConfig+0x624>)
 800155e:	430a      	orrs	r2, r1
 8001560:	62da      	str	r2, [r3, #44]	; 0x2c
 8001562:	4b37      	ldr	r3, [pc, #220]	; (8001640 <HAL_RCC_OscConfig+0x624>)
 8001564:	685b      	ldr	r3, [r3, #4]
 8001566:	4a3a      	ldr	r2, [pc, #232]	; (8001650 <HAL_RCC_OscConfig+0x634>)
 8001568:	4013      	ands	r3, r2
 800156a:	0019      	movs	r1, r3
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001574:	431a      	orrs	r2, r3
 8001576:	4b32      	ldr	r3, [pc, #200]	; (8001640 <HAL_RCC_OscConfig+0x624>)
 8001578:	430a      	orrs	r2, r1
 800157a:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800157c:	4b30      	ldr	r3, [pc, #192]	; (8001640 <HAL_RCC_OscConfig+0x624>)
 800157e:	681a      	ldr	r2, [r3, #0]
 8001580:	4b2f      	ldr	r3, [pc, #188]	; (8001640 <HAL_RCC_OscConfig+0x624>)
 8001582:	2180      	movs	r1, #128	; 0x80
 8001584:	0449      	lsls	r1, r1, #17
 8001586:	430a      	orrs	r2, r1
 8001588:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800158a:	f7ff fab5 	bl	8000af8 <HAL_GetTick>
 800158e:	0003      	movs	r3, r0
 8001590:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001592:	e008      	b.n	80015a6 <HAL_RCC_OscConfig+0x58a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001594:	f7ff fab0 	bl	8000af8 <HAL_GetTick>
 8001598:	0002      	movs	r2, r0
 800159a:	69bb      	ldr	r3, [r7, #24]
 800159c:	1ad3      	subs	r3, r2, r3
 800159e:	2b02      	cmp	r3, #2
 80015a0:	d901      	bls.n	80015a6 <HAL_RCC_OscConfig+0x58a>
          {
            return HAL_TIMEOUT;
 80015a2:	2303      	movs	r3, #3
 80015a4:	e047      	b.n	8001636 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80015a6:	4b26      	ldr	r3, [pc, #152]	; (8001640 <HAL_RCC_OscConfig+0x624>)
 80015a8:	681a      	ldr	r2, [r3, #0]
 80015aa:	2380      	movs	r3, #128	; 0x80
 80015ac:	049b      	lsls	r3, r3, #18
 80015ae:	4013      	ands	r3, r2
 80015b0:	d0f0      	beq.n	8001594 <HAL_RCC_OscConfig+0x578>
 80015b2:	e03f      	b.n	8001634 <HAL_RCC_OscConfig+0x618>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015b4:	4b22      	ldr	r3, [pc, #136]	; (8001640 <HAL_RCC_OscConfig+0x624>)
 80015b6:	681a      	ldr	r2, [r3, #0]
 80015b8:	4b21      	ldr	r3, [pc, #132]	; (8001640 <HAL_RCC_OscConfig+0x624>)
 80015ba:	4924      	ldr	r1, [pc, #144]	; (800164c <HAL_RCC_OscConfig+0x630>)
 80015bc:	400a      	ands	r2, r1
 80015be:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015c0:	f7ff fa9a 	bl	8000af8 <HAL_GetTick>
 80015c4:	0003      	movs	r3, r0
 80015c6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015c8:	e008      	b.n	80015dc <HAL_RCC_OscConfig+0x5c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015ca:	f7ff fa95 	bl	8000af8 <HAL_GetTick>
 80015ce:	0002      	movs	r2, r0
 80015d0:	69bb      	ldr	r3, [r7, #24]
 80015d2:	1ad3      	subs	r3, r2, r3
 80015d4:	2b02      	cmp	r3, #2
 80015d6:	d901      	bls.n	80015dc <HAL_RCC_OscConfig+0x5c0>
          {
            return HAL_TIMEOUT;
 80015d8:	2303      	movs	r3, #3
 80015da:	e02c      	b.n	8001636 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015dc:	4b18      	ldr	r3, [pc, #96]	; (8001640 <HAL_RCC_OscConfig+0x624>)
 80015de:	681a      	ldr	r2, [r3, #0]
 80015e0:	2380      	movs	r3, #128	; 0x80
 80015e2:	049b      	lsls	r3, r3, #18
 80015e4:	4013      	ands	r3, r2
 80015e6:	d1f0      	bne.n	80015ca <HAL_RCC_OscConfig+0x5ae>
 80015e8:	e024      	b.n	8001634 <HAL_RCC_OscConfig+0x618>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	6a1b      	ldr	r3, [r3, #32]
 80015ee:	2b01      	cmp	r3, #1
 80015f0:	d101      	bne.n	80015f6 <HAL_RCC_OscConfig+0x5da>
      {
        return HAL_ERROR;
 80015f2:	2301      	movs	r3, #1
 80015f4:	e01f      	b.n	8001636 <HAL_RCC_OscConfig+0x61a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80015f6:	4b12      	ldr	r3, [pc, #72]	; (8001640 <HAL_RCC_OscConfig+0x624>)
 80015f8:	685b      	ldr	r3, [r3, #4]
 80015fa:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80015fc:	4b10      	ldr	r3, [pc, #64]	; (8001640 <HAL_RCC_OscConfig+0x624>)
 80015fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001600:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001602:	697a      	ldr	r2, [r7, #20]
 8001604:	2380      	movs	r3, #128	; 0x80
 8001606:	025b      	lsls	r3, r3, #9
 8001608:	401a      	ands	r2, r3
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800160e:	429a      	cmp	r2, r3
 8001610:	d10e      	bne.n	8001630 <HAL_RCC_OscConfig+0x614>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001612:	693b      	ldr	r3, [r7, #16]
 8001614:	220f      	movs	r2, #15
 8001616:	401a      	ands	r2, r3
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800161c:	429a      	cmp	r2, r3
 800161e:	d107      	bne.n	8001630 <HAL_RCC_OscConfig+0x614>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001620:	697a      	ldr	r2, [r7, #20]
 8001622:	23f0      	movs	r3, #240	; 0xf0
 8001624:	039b      	lsls	r3, r3, #14
 8001626:	401a      	ands	r2, r3
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800162c:	429a      	cmp	r2, r3
 800162e:	d001      	beq.n	8001634 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_ERROR;
 8001630:	2301      	movs	r3, #1
 8001632:	e000      	b.n	8001636 <HAL_RCC_OscConfig+0x61a>
        }
      }
    }
  }

  return HAL_OK;
 8001634:	2300      	movs	r3, #0
}
 8001636:	0018      	movs	r0, r3
 8001638:	46bd      	mov	sp, r7
 800163a:	b008      	add	sp, #32
 800163c:	bd80      	pop	{r7, pc}
 800163e:	46c0      	nop			; (mov r8, r8)
 8001640:	40021000 	.word	0x40021000
 8001644:	00001388 	.word	0x00001388
 8001648:	efffffff 	.word	0xefffffff
 800164c:	feffffff 	.word	0xfeffffff
 8001650:	ffc2ffff 	.word	0xffc2ffff

08001654 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b084      	sub	sp, #16
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
 800165c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	2b00      	cmp	r3, #0
 8001662:	d101      	bne.n	8001668 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001664:	2301      	movs	r3, #1
 8001666:	e0b3      	b.n	80017d0 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001668:	4b5b      	ldr	r3, [pc, #364]	; (80017d8 <HAL_RCC_ClockConfig+0x184>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	2201      	movs	r2, #1
 800166e:	4013      	ands	r3, r2
 8001670:	683a      	ldr	r2, [r7, #0]
 8001672:	429a      	cmp	r2, r3
 8001674:	d911      	bls.n	800169a <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001676:	4b58      	ldr	r3, [pc, #352]	; (80017d8 <HAL_RCC_ClockConfig+0x184>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	2201      	movs	r2, #1
 800167c:	4393      	bics	r3, r2
 800167e:	0019      	movs	r1, r3
 8001680:	4b55      	ldr	r3, [pc, #340]	; (80017d8 <HAL_RCC_ClockConfig+0x184>)
 8001682:	683a      	ldr	r2, [r7, #0]
 8001684:	430a      	orrs	r2, r1
 8001686:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001688:	4b53      	ldr	r3, [pc, #332]	; (80017d8 <HAL_RCC_ClockConfig+0x184>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	2201      	movs	r2, #1
 800168e:	4013      	ands	r3, r2
 8001690:	683a      	ldr	r2, [r7, #0]
 8001692:	429a      	cmp	r2, r3
 8001694:	d001      	beq.n	800169a <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001696:	2301      	movs	r3, #1
 8001698:	e09a      	b.n	80017d0 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	2202      	movs	r2, #2
 80016a0:	4013      	ands	r3, r2
 80016a2:	d015      	beq.n	80016d0 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	2204      	movs	r2, #4
 80016aa:	4013      	ands	r3, r2
 80016ac:	d006      	beq.n	80016bc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80016ae:	4b4b      	ldr	r3, [pc, #300]	; (80017dc <HAL_RCC_ClockConfig+0x188>)
 80016b0:	685a      	ldr	r2, [r3, #4]
 80016b2:	4b4a      	ldr	r3, [pc, #296]	; (80017dc <HAL_RCC_ClockConfig+0x188>)
 80016b4:	21e0      	movs	r1, #224	; 0xe0
 80016b6:	00c9      	lsls	r1, r1, #3
 80016b8:	430a      	orrs	r2, r1
 80016ba:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80016bc:	4b47      	ldr	r3, [pc, #284]	; (80017dc <HAL_RCC_ClockConfig+0x188>)
 80016be:	685b      	ldr	r3, [r3, #4]
 80016c0:	22f0      	movs	r2, #240	; 0xf0
 80016c2:	4393      	bics	r3, r2
 80016c4:	0019      	movs	r1, r3
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	689a      	ldr	r2, [r3, #8]
 80016ca:	4b44      	ldr	r3, [pc, #272]	; (80017dc <HAL_RCC_ClockConfig+0x188>)
 80016cc:	430a      	orrs	r2, r1
 80016ce:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	2201      	movs	r2, #1
 80016d6:	4013      	ands	r3, r2
 80016d8:	d040      	beq.n	800175c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	685b      	ldr	r3, [r3, #4]
 80016de:	2b01      	cmp	r3, #1
 80016e0:	d107      	bne.n	80016f2 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016e2:	4b3e      	ldr	r3, [pc, #248]	; (80017dc <HAL_RCC_ClockConfig+0x188>)
 80016e4:	681a      	ldr	r2, [r3, #0]
 80016e6:	2380      	movs	r3, #128	; 0x80
 80016e8:	029b      	lsls	r3, r3, #10
 80016ea:	4013      	ands	r3, r2
 80016ec:	d114      	bne.n	8001718 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80016ee:	2301      	movs	r3, #1
 80016f0:	e06e      	b.n	80017d0 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	685b      	ldr	r3, [r3, #4]
 80016f6:	2b02      	cmp	r3, #2
 80016f8:	d107      	bne.n	800170a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016fa:	4b38      	ldr	r3, [pc, #224]	; (80017dc <HAL_RCC_ClockConfig+0x188>)
 80016fc:	681a      	ldr	r2, [r3, #0]
 80016fe:	2380      	movs	r3, #128	; 0x80
 8001700:	049b      	lsls	r3, r3, #18
 8001702:	4013      	ands	r3, r2
 8001704:	d108      	bne.n	8001718 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001706:	2301      	movs	r3, #1
 8001708:	e062      	b.n	80017d0 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800170a:	4b34      	ldr	r3, [pc, #208]	; (80017dc <HAL_RCC_ClockConfig+0x188>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	2202      	movs	r2, #2
 8001710:	4013      	ands	r3, r2
 8001712:	d101      	bne.n	8001718 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001714:	2301      	movs	r3, #1
 8001716:	e05b      	b.n	80017d0 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001718:	4b30      	ldr	r3, [pc, #192]	; (80017dc <HAL_RCC_ClockConfig+0x188>)
 800171a:	685b      	ldr	r3, [r3, #4]
 800171c:	2203      	movs	r2, #3
 800171e:	4393      	bics	r3, r2
 8001720:	0019      	movs	r1, r3
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	685a      	ldr	r2, [r3, #4]
 8001726:	4b2d      	ldr	r3, [pc, #180]	; (80017dc <HAL_RCC_ClockConfig+0x188>)
 8001728:	430a      	orrs	r2, r1
 800172a:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800172c:	f7ff f9e4 	bl	8000af8 <HAL_GetTick>
 8001730:	0003      	movs	r3, r0
 8001732:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001734:	e009      	b.n	800174a <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001736:	f7ff f9df 	bl	8000af8 <HAL_GetTick>
 800173a:	0002      	movs	r2, r0
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	1ad3      	subs	r3, r2, r3
 8001740:	4a27      	ldr	r2, [pc, #156]	; (80017e0 <HAL_RCC_ClockConfig+0x18c>)
 8001742:	4293      	cmp	r3, r2
 8001744:	d901      	bls.n	800174a <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8001746:	2303      	movs	r3, #3
 8001748:	e042      	b.n	80017d0 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800174a:	4b24      	ldr	r3, [pc, #144]	; (80017dc <HAL_RCC_ClockConfig+0x188>)
 800174c:	685b      	ldr	r3, [r3, #4]
 800174e:	220c      	movs	r2, #12
 8001750:	401a      	ands	r2, r3
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	685b      	ldr	r3, [r3, #4]
 8001756:	009b      	lsls	r3, r3, #2
 8001758:	429a      	cmp	r2, r3
 800175a:	d1ec      	bne.n	8001736 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800175c:	4b1e      	ldr	r3, [pc, #120]	; (80017d8 <HAL_RCC_ClockConfig+0x184>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	2201      	movs	r2, #1
 8001762:	4013      	ands	r3, r2
 8001764:	683a      	ldr	r2, [r7, #0]
 8001766:	429a      	cmp	r2, r3
 8001768:	d211      	bcs.n	800178e <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800176a:	4b1b      	ldr	r3, [pc, #108]	; (80017d8 <HAL_RCC_ClockConfig+0x184>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	2201      	movs	r2, #1
 8001770:	4393      	bics	r3, r2
 8001772:	0019      	movs	r1, r3
 8001774:	4b18      	ldr	r3, [pc, #96]	; (80017d8 <HAL_RCC_ClockConfig+0x184>)
 8001776:	683a      	ldr	r2, [r7, #0]
 8001778:	430a      	orrs	r2, r1
 800177a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800177c:	4b16      	ldr	r3, [pc, #88]	; (80017d8 <HAL_RCC_ClockConfig+0x184>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	2201      	movs	r2, #1
 8001782:	4013      	ands	r3, r2
 8001784:	683a      	ldr	r2, [r7, #0]
 8001786:	429a      	cmp	r2, r3
 8001788:	d001      	beq.n	800178e <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 800178a:	2301      	movs	r3, #1
 800178c:	e020      	b.n	80017d0 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	2204      	movs	r2, #4
 8001794:	4013      	ands	r3, r2
 8001796:	d009      	beq.n	80017ac <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001798:	4b10      	ldr	r3, [pc, #64]	; (80017dc <HAL_RCC_ClockConfig+0x188>)
 800179a:	685b      	ldr	r3, [r3, #4]
 800179c:	4a11      	ldr	r2, [pc, #68]	; (80017e4 <HAL_RCC_ClockConfig+0x190>)
 800179e:	4013      	ands	r3, r2
 80017a0:	0019      	movs	r1, r3
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	68da      	ldr	r2, [r3, #12]
 80017a6:	4b0d      	ldr	r3, [pc, #52]	; (80017dc <HAL_RCC_ClockConfig+0x188>)
 80017a8:	430a      	orrs	r2, r1
 80017aa:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80017ac:	f000 f820 	bl	80017f0 <HAL_RCC_GetSysClockFreq>
 80017b0:	0001      	movs	r1, r0
 80017b2:	4b0a      	ldr	r3, [pc, #40]	; (80017dc <HAL_RCC_ClockConfig+0x188>)
 80017b4:	685b      	ldr	r3, [r3, #4]
 80017b6:	091b      	lsrs	r3, r3, #4
 80017b8:	220f      	movs	r2, #15
 80017ba:	4013      	ands	r3, r2
 80017bc:	4a0a      	ldr	r2, [pc, #40]	; (80017e8 <HAL_RCC_ClockConfig+0x194>)
 80017be:	5cd3      	ldrb	r3, [r2, r3]
 80017c0:	000a      	movs	r2, r1
 80017c2:	40da      	lsrs	r2, r3
 80017c4:	4b09      	ldr	r3, [pc, #36]	; (80017ec <HAL_RCC_ClockConfig+0x198>)
 80017c6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80017c8:	2000      	movs	r0, #0
 80017ca:	f7ff f94f 	bl	8000a6c <HAL_InitTick>
  
  return HAL_OK;
 80017ce:	2300      	movs	r3, #0
}
 80017d0:	0018      	movs	r0, r3
 80017d2:	46bd      	mov	sp, r7
 80017d4:	b004      	add	sp, #16
 80017d6:	bd80      	pop	{r7, pc}
 80017d8:	40022000 	.word	0x40022000
 80017dc:	40021000 	.word	0x40021000
 80017e0:	00001388 	.word	0x00001388
 80017e4:	fffff8ff 	.word	0xfffff8ff
 80017e8:	08003870 	.word	0x08003870
 80017ec:	20000004 	.word	0x20000004

080017f0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80017f0:	b590      	push	{r4, r7, lr}
 80017f2:	b08f      	sub	sp, #60	; 0x3c
 80017f4:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80017f6:	2314      	movs	r3, #20
 80017f8:	18fb      	adds	r3, r7, r3
 80017fa:	4a2b      	ldr	r2, [pc, #172]	; (80018a8 <HAL_RCC_GetSysClockFreq+0xb8>)
 80017fc:	ca13      	ldmia	r2!, {r0, r1, r4}
 80017fe:	c313      	stmia	r3!, {r0, r1, r4}
 8001800:	6812      	ldr	r2, [r2, #0]
 8001802:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8001804:	1d3b      	adds	r3, r7, #4
 8001806:	4a29      	ldr	r2, [pc, #164]	; (80018ac <HAL_RCC_GetSysClockFreq+0xbc>)
 8001808:	ca13      	ldmia	r2!, {r0, r1, r4}
 800180a:	c313      	stmia	r3!, {r0, r1, r4}
 800180c:	6812      	ldr	r2, [r2, #0]
 800180e:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001810:	2300      	movs	r3, #0
 8001812:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001814:	2300      	movs	r3, #0
 8001816:	62bb      	str	r3, [r7, #40]	; 0x28
 8001818:	2300      	movs	r3, #0
 800181a:	637b      	str	r3, [r7, #52]	; 0x34
 800181c:	2300      	movs	r3, #0
 800181e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8001820:	2300      	movs	r3, #0
 8001822:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8001824:	4b22      	ldr	r3, [pc, #136]	; (80018b0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001826:	685b      	ldr	r3, [r3, #4]
 8001828:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800182a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800182c:	220c      	movs	r2, #12
 800182e:	4013      	ands	r3, r2
 8001830:	2b04      	cmp	r3, #4
 8001832:	d002      	beq.n	800183a <HAL_RCC_GetSysClockFreq+0x4a>
 8001834:	2b08      	cmp	r3, #8
 8001836:	d003      	beq.n	8001840 <HAL_RCC_GetSysClockFreq+0x50>
 8001838:	e02d      	b.n	8001896 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800183a:	4b1e      	ldr	r3, [pc, #120]	; (80018b4 <HAL_RCC_GetSysClockFreq+0xc4>)
 800183c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800183e:	e02d      	b.n	800189c <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001840:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001842:	0c9b      	lsrs	r3, r3, #18
 8001844:	220f      	movs	r2, #15
 8001846:	4013      	ands	r3, r2
 8001848:	2214      	movs	r2, #20
 800184a:	18ba      	adds	r2, r7, r2
 800184c:	5cd3      	ldrb	r3, [r2, r3]
 800184e:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001850:	4b17      	ldr	r3, [pc, #92]	; (80018b0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001852:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001854:	220f      	movs	r2, #15
 8001856:	4013      	ands	r3, r2
 8001858:	1d3a      	adds	r2, r7, #4
 800185a:	5cd3      	ldrb	r3, [r2, r3]
 800185c:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800185e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001860:	2380      	movs	r3, #128	; 0x80
 8001862:	025b      	lsls	r3, r3, #9
 8001864:	4013      	ands	r3, r2
 8001866:	d009      	beq.n	800187c <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001868:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800186a:	4812      	ldr	r0, [pc, #72]	; (80018b4 <HAL_RCC_GetSysClockFreq+0xc4>)
 800186c:	f7fe fc4c 	bl	8000108 <__udivsi3>
 8001870:	0003      	movs	r3, r0
 8001872:	001a      	movs	r2, r3
 8001874:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001876:	4353      	muls	r3, r2
 8001878:	637b      	str	r3, [r7, #52]	; 0x34
 800187a:	e009      	b.n	8001890 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800187c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800187e:	000a      	movs	r2, r1
 8001880:	0152      	lsls	r2, r2, #5
 8001882:	1a52      	subs	r2, r2, r1
 8001884:	0193      	lsls	r3, r2, #6
 8001886:	1a9b      	subs	r3, r3, r2
 8001888:	00db      	lsls	r3, r3, #3
 800188a:	185b      	adds	r3, r3, r1
 800188c:	021b      	lsls	r3, r3, #8
 800188e:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8001890:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001892:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001894:	e002      	b.n	800189c <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001896:	4b07      	ldr	r3, [pc, #28]	; (80018b4 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001898:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800189a:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800189c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800189e:	0018      	movs	r0, r3
 80018a0:	46bd      	mov	sp, r7
 80018a2:	b00f      	add	sp, #60	; 0x3c
 80018a4:	bd90      	pop	{r4, r7, pc}
 80018a6:	46c0      	nop			; (mov r8, r8)
 80018a8:	08003810 	.word	0x08003810
 80018ac:	08003820 	.word	0x08003820
 80018b0:	40021000 	.word	0x40021000
 80018b4:	007a1200 	.word	0x007a1200

080018b8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80018bc:	4b02      	ldr	r3, [pc, #8]	; (80018c8 <HAL_RCC_GetHCLKFreq+0x10>)
 80018be:	681b      	ldr	r3, [r3, #0]
}
 80018c0:	0018      	movs	r0, r3
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	46c0      	nop			; (mov r8, r8)
 80018c8:	20000004 	.word	0x20000004

080018cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80018d0:	f7ff fff2 	bl	80018b8 <HAL_RCC_GetHCLKFreq>
 80018d4:	0001      	movs	r1, r0
 80018d6:	4b06      	ldr	r3, [pc, #24]	; (80018f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80018d8:	685b      	ldr	r3, [r3, #4]
 80018da:	0a1b      	lsrs	r3, r3, #8
 80018dc:	2207      	movs	r2, #7
 80018de:	4013      	ands	r3, r2
 80018e0:	4a04      	ldr	r2, [pc, #16]	; (80018f4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80018e2:	5cd3      	ldrb	r3, [r2, r3]
 80018e4:	40d9      	lsrs	r1, r3
 80018e6:	000b      	movs	r3, r1
}    
 80018e8:	0018      	movs	r0, r3
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd80      	pop	{r7, pc}
 80018ee:	46c0      	nop			; (mov r8, r8)
 80018f0:	40021000 	.word	0x40021000
 80018f4:	08003880 	.word	0x08003880

080018f8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b082      	sub	sp, #8
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	2b00      	cmp	r3, #0
 8001904:	d101      	bne.n	800190a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001906:	2301      	movs	r3, #1
 8001908:	e042      	b.n	8001990 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	223d      	movs	r2, #61	; 0x3d
 800190e:	5c9b      	ldrb	r3, [r3, r2]
 8001910:	b2db      	uxtb	r3, r3
 8001912:	2b00      	cmp	r3, #0
 8001914:	d107      	bne.n	8001926 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	223c      	movs	r2, #60	; 0x3c
 800191a:	2100      	movs	r1, #0
 800191c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	0018      	movs	r0, r3
 8001922:	f7fe ff49 	bl	80007b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	223d      	movs	r2, #61	; 0x3d
 800192a:	2102      	movs	r1, #2
 800192c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681a      	ldr	r2, [r3, #0]
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	3304      	adds	r3, #4
 8001936:	0019      	movs	r1, r3
 8001938:	0010      	movs	r0, r2
 800193a:	f000 fa6d 	bl	8001e18 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	2246      	movs	r2, #70	; 0x46
 8001942:	2101      	movs	r1, #1
 8001944:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	223e      	movs	r2, #62	; 0x3e
 800194a:	2101      	movs	r1, #1
 800194c:	5499      	strb	r1, [r3, r2]
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	223f      	movs	r2, #63	; 0x3f
 8001952:	2101      	movs	r1, #1
 8001954:	5499      	strb	r1, [r3, r2]
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	2240      	movs	r2, #64	; 0x40
 800195a:	2101      	movs	r1, #1
 800195c:	5499      	strb	r1, [r3, r2]
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	2241      	movs	r2, #65	; 0x41
 8001962:	2101      	movs	r1, #1
 8001964:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	2242      	movs	r2, #66	; 0x42
 800196a:	2101      	movs	r1, #1
 800196c:	5499      	strb	r1, [r3, r2]
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	2243      	movs	r2, #67	; 0x43
 8001972:	2101      	movs	r1, #1
 8001974:	5499      	strb	r1, [r3, r2]
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	2244      	movs	r2, #68	; 0x44
 800197a:	2101      	movs	r1, #1
 800197c:	5499      	strb	r1, [r3, r2]
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	2245      	movs	r2, #69	; 0x45
 8001982:	2101      	movs	r1, #1
 8001984:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	223d      	movs	r2, #61	; 0x3d
 800198a:	2101      	movs	r1, #1
 800198c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800198e:	2300      	movs	r3, #0
}
 8001990:	0018      	movs	r0, r3
 8001992:	46bd      	mov	sp, r7
 8001994:	b002      	add	sp, #8
 8001996:	bd80      	pop	{r7, pc}

08001998 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b084      	sub	sp, #16
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	223d      	movs	r2, #61	; 0x3d
 80019a4:	5c9b      	ldrb	r3, [r3, r2]
 80019a6:	b2db      	uxtb	r3, r3
 80019a8:	2b01      	cmp	r3, #1
 80019aa:	d001      	beq.n	80019b0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80019ac:	2301      	movs	r3, #1
 80019ae:	e035      	b.n	8001a1c <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	223d      	movs	r2, #61	; 0x3d
 80019b4:	2102      	movs	r1, #2
 80019b6:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	68da      	ldr	r2, [r3, #12]
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	2101      	movs	r1, #1
 80019c4:	430a      	orrs	r2, r1
 80019c6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	4a15      	ldr	r2, [pc, #84]	; (8001a24 <HAL_TIM_Base_Start_IT+0x8c>)
 80019ce:	4293      	cmp	r3, r2
 80019d0:	d009      	beq.n	80019e6 <HAL_TIM_Base_Start_IT+0x4e>
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	4a14      	ldr	r2, [pc, #80]	; (8001a28 <HAL_TIM_Base_Start_IT+0x90>)
 80019d8:	4293      	cmp	r3, r2
 80019da:	d004      	beq.n	80019e6 <HAL_TIM_Base_Start_IT+0x4e>
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	4a12      	ldr	r2, [pc, #72]	; (8001a2c <HAL_TIM_Base_Start_IT+0x94>)
 80019e2:	4293      	cmp	r3, r2
 80019e4:	d111      	bne.n	8001a0a <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	689b      	ldr	r3, [r3, #8]
 80019ec:	2207      	movs	r2, #7
 80019ee:	4013      	ands	r3, r2
 80019f0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	2b06      	cmp	r3, #6
 80019f6:	d010      	beq.n	8001a1a <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	681a      	ldr	r2, [r3, #0]
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	2101      	movs	r1, #1
 8001a04:	430a      	orrs	r2, r1
 8001a06:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001a08:	e007      	b.n	8001a1a <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	681a      	ldr	r2, [r3, #0]
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	2101      	movs	r1, #1
 8001a16:	430a      	orrs	r2, r1
 8001a18:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001a1a:	2300      	movs	r3, #0
}
 8001a1c:	0018      	movs	r0, r3
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	b004      	add	sp, #16
 8001a22:	bd80      	pop	{r7, pc}
 8001a24:	40012c00 	.word	0x40012c00
 8001a28:	40000400 	.word	0x40000400
 8001a2c:	40014000 	.word	0x40014000

08001a30 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b082      	sub	sp, #8
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	691b      	ldr	r3, [r3, #16]
 8001a3e:	2202      	movs	r2, #2
 8001a40:	4013      	ands	r3, r2
 8001a42:	2b02      	cmp	r3, #2
 8001a44:	d124      	bne.n	8001a90 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	68db      	ldr	r3, [r3, #12]
 8001a4c:	2202      	movs	r2, #2
 8001a4e:	4013      	ands	r3, r2
 8001a50:	2b02      	cmp	r3, #2
 8001a52:	d11d      	bne.n	8001a90 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	2203      	movs	r2, #3
 8001a5a:	4252      	negs	r2, r2
 8001a5c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	2201      	movs	r2, #1
 8001a62:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	699b      	ldr	r3, [r3, #24]
 8001a6a:	2203      	movs	r2, #3
 8001a6c:	4013      	ands	r3, r2
 8001a6e:	d004      	beq.n	8001a7a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	0018      	movs	r0, r3
 8001a74:	f000 f9b8 	bl	8001de8 <HAL_TIM_IC_CaptureCallback>
 8001a78:	e007      	b.n	8001a8a <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	0018      	movs	r0, r3
 8001a7e:	f000 f9ab 	bl	8001dd8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	0018      	movs	r0, r3
 8001a86:	f000 f9b7 	bl	8001df8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	691b      	ldr	r3, [r3, #16]
 8001a96:	2204      	movs	r2, #4
 8001a98:	4013      	ands	r3, r2
 8001a9a:	2b04      	cmp	r3, #4
 8001a9c:	d125      	bne.n	8001aea <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	68db      	ldr	r3, [r3, #12]
 8001aa4:	2204      	movs	r2, #4
 8001aa6:	4013      	ands	r3, r2
 8001aa8:	2b04      	cmp	r3, #4
 8001aaa:	d11e      	bne.n	8001aea <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	2205      	movs	r2, #5
 8001ab2:	4252      	negs	r2, r2
 8001ab4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	2202      	movs	r2, #2
 8001aba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	699a      	ldr	r2, [r3, #24]
 8001ac2:	23c0      	movs	r3, #192	; 0xc0
 8001ac4:	009b      	lsls	r3, r3, #2
 8001ac6:	4013      	ands	r3, r2
 8001ac8:	d004      	beq.n	8001ad4 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	0018      	movs	r0, r3
 8001ace:	f000 f98b 	bl	8001de8 <HAL_TIM_IC_CaptureCallback>
 8001ad2:	e007      	b.n	8001ae4 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	0018      	movs	r0, r3
 8001ad8:	f000 f97e 	bl	8001dd8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	0018      	movs	r0, r3
 8001ae0:	f000 f98a 	bl	8001df8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	691b      	ldr	r3, [r3, #16]
 8001af0:	2208      	movs	r2, #8
 8001af2:	4013      	ands	r3, r2
 8001af4:	2b08      	cmp	r3, #8
 8001af6:	d124      	bne.n	8001b42 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	68db      	ldr	r3, [r3, #12]
 8001afe:	2208      	movs	r2, #8
 8001b00:	4013      	ands	r3, r2
 8001b02:	2b08      	cmp	r3, #8
 8001b04:	d11d      	bne.n	8001b42 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	2209      	movs	r2, #9
 8001b0c:	4252      	negs	r2, r2
 8001b0e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	2204      	movs	r2, #4
 8001b14:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	69db      	ldr	r3, [r3, #28]
 8001b1c:	2203      	movs	r2, #3
 8001b1e:	4013      	ands	r3, r2
 8001b20:	d004      	beq.n	8001b2c <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	0018      	movs	r0, r3
 8001b26:	f000 f95f 	bl	8001de8 <HAL_TIM_IC_CaptureCallback>
 8001b2a:	e007      	b.n	8001b3c <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	0018      	movs	r0, r3
 8001b30:	f000 f952 	bl	8001dd8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	0018      	movs	r0, r3
 8001b38:	f000 f95e 	bl	8001df8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	2200      	movs	r2, #0
 8001b40:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	691b      	ldr	r3, [r3, #16]
 8001b48:	2210      	movs	r2, #16
 8001b4a:	4013      	ands	r3, r2
 8001b4c:	2b10      	cmp	r3, #16
 8001b4e:	d125      	bne.n	8001b9c <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	68db      	ldr	r3, [r3, #12]
 8001b56:	2210      	movs	r2, #16
 8001b58:	4013      	ands	r3, r2
 8001b5a:	2b10      	cmp	r3, #16
 8001b5c:	d11e      	bne.n	8001b9c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	2211      	movs	r2, #17
 8001b64:	4252      	negs	r2, r2
 8001b66:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	2208      	movs	r2, #8
 8001b6c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	69da      	ldr	r2, [r3, #28]
 8001b74:	23c0      	movs	r3, #192	; 0xc0
 8001b76:	009b      	lsls	r3, r3, #2
 8001b78:	4013      	ands	r3, r2
 8001b7a:	d004      	beq.n	8001b86 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	0018      	movs	r0, r3
 8001b80:	f000 f932 	bl	8001de8 <HAL_TIM_IC_CaptureCallback>
 8001b84:	e007      	b.n	8001b96 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	0018      	movs	r0, r3
 8001b8a:	f000 f925 	bl	8001dd8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	0018      	movs	r0, r3
 8001b92:	f000 f931 	bl	8001df8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	2200      	movs	r2, #0
 8001b9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	691b      	ldr	r3, [r3, #16]
 8001ba2:	2201      	movs	r2, #1
 8001ba4:	4013      	ands	r3, r2
 8001ba6:	2b01      	cmp	r3, #1
 8001ba8:	d10f      	bne.n	8001bca <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	68db      	ldr	r3, [r3, #12]
 8001bb0:	2201      	movs	r2, #1
 8001bb2:	4013      	ands	r3, r2
 8001bb4:	2b01      	cmp	r3, #1
 8001bb6:	d108      	bne.n	8001bca <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	2202      	movs	r2, #2
 8001bbe:	4252      	negs	r2, r2
 8001bc0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	0018      	movs	r0, r3
 8001bc6:	f7fe fb41 	bl	800024c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	691b      	ldr	r3, [r3, #16]
 8001bd0:	2280      	movs	r2, #128	; 0x80
 8001bd2:	4013      	ands	r3, r2
 8001bd4:	2b80      	cmp	r3, #128	; 0x80
 8001bd6:	d10f      	bne.n	8001bf8 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	68db      	ldr	r3, [r3, #12]
 8001bde:	2280      	movs	r2, #128	; 0x80
 8001be0:	4013      	ands	r3, r2
 8001be2:	2b80      	cmp	r3, #128	; 0x80
 8001be4:	d108      	bne.n	8001bf8 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	2281      	movs	r2, #129	; 0x81
 8001bec:	4252      	negs	r2, r2
 8001bee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	0018      	movs	r0, r3
 8001bf4:	f000 fa80 	bl	80020f8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	691b      	ldr	r3, [r3, #16]
 8001bfe:	2240      	movs	r2, #64	; 0x40
 8001c00:	4013      	ands	r3, r2
 8001c02:	2b40      	cmp	r3, #64	; 0x40
 8001c04:	d10f      	bne.n	8001c26 <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	68db      	ldr	r3, [r3, #12]
 8001c0c:	2240      	movs	r2, #64	; 0x40
 8001c0e:	4013      	ands	r3, r2
 8001c10:	2b40      	cmp	r3, #64	; 0x40
 8001c12:	d108      	bne.n	8001c26 <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	2241      	movs	r2, #65	; 0x41
 8001c1a:	4252      	negs	r2, r2
 8001c1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	0018      	movs	r0, r3
 8001c22:	f000 f8f1 	bl	8001e08 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	691b      	ldr	r3, [r3, #16]
 8001c2c:	2220      	movs	r2, #32
 8001c2e:	4013      	ands	r3, r2
 8001c30:	2b20      	cmp	r3, #32
 8001c32:	d10f      	bne.n	8001c54 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	68db      	ldr	r3, [r3, #12]
 8001c3a:	2220      	movs	r2, #32
 8001c3c:	4013      	ands	r3, r2
 8001c3e:	2b20      	cmp	r3, #32
 8001c40:	d108      	bne.n	8001c54 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	2221      	movs	r2, #33	; 0x21
 8001c48:	4252      	negs	r2, r2
 8001c4a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	0018      	movs	r0, r3
 8001c50:	f000 fa4a 	bl	80020e8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001c54:	46c0      	nop			; (mov r8, r8)
 8001c56:	46bd      	mov	sp, r7
 8001c58:	b002      	add	sp, #8
 8001c5a:	bd80      	pop	{r7, pc}

08001c5c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b084      	sub	sp, #16
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
 8001c64:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	223c      	movs	r2, #60	; 0x3c
 8001c6a:	5c9b      	ldrb	r3, [r3, r2]
 8001c6c:	2b01      	cmp	r3, #1
 8001c6e:	d101      	bne.n	8001c74 <HAL_TIM_ConfigClockSource+0x18>
 8001c70:	2302      	movs	r3, #2
 8001c72:	e0ab      	b.n	8001dcc <HAL_TIM_ConfigClockSource+0x170>
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	223c      	movs	r2, #60	; 0x3c
 8001c78:	2101      	movs	r1, #1
 8001c7a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	223d      	movs	r2, #61	; 0x3d
 8001c80:	2102      	movs	r1, #2
 8001c82:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	689b      	ldr	r3, [r3, #8]
 8001c8a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	2277      	movs	r2, #119	; 0x77
 8001c90:	4393      	bics	r3, r2
 8001c92:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	4a4f      	ldr	r2, [pc, #316]	; (8001dd4 <HAL_TIM_ConfigClockSource+0x178>)
 8001c98:	4013      	ands	r3, r2
 8001c9a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	68fa      	ldr	r2, [r7, #12]
 8001ca2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001ca4:	683b      	ldr	r3, [r7, #0]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	2b40      	cmp	r3, #64	; 0x40
 8001caa:	d100      	bne.n	8001cae <HAL_TIM_ConfigClockSource+0x52>
 8001cac:	e06b      	b.n	8001d86 <HAL_TIM_ConfigClockSource+0x12a>
 8001cae:	d80e      	bhi.n	8001cce <HAL_TIM_ConfigClockSource+0x72>
 8001cb0:	2b10      	cmp	r3, #16
 8001cb2:	d100      	bne.n	8001cb6 <HAL_TIM_ConfigClockSource+0x5a>
 8001cb4:	e077      	b.n	8001da6 <HAL_TIM_ConfigClockSource+0x14a>
 8001cb6:	d803      	bhi.n	8001cc0 <HAL_TIM_ConfigClockSource+0x64>
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d100      	bne.n	8001cbe <HAL_TIM_ConfigClockSource+0x62>
 8001cbc:	e073      	b.n	8001da6 <HAL_TIM_ConfigClockSource+0x14a>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8001cbe:	e07c      	b.n	8001dba <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8001cc0:	2b20      	cmp	r3, #32
 8001cc2:	d100      	bne.n	8001cc6 <HAL_TIM_ConfigClockSource+0x6a>
 8001cc4:	e06f      	b.n	8001da6 <HAL_TIM_ConfigClockSource+0x14a>
 8001cc6:	2b30      	cmp	r3, #48	; 0x30
 8001cc8:	d100      	bne.n	8001ccc <HAL_TIM_ConfigClockSource+0x70>
 8001cca:	e06c      	b.n	8001da6 <HAL_TIM_ConfigClockSource+0x14a>
      break;
 8001ccc:	e075      	b.n	8001dba <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8001cce:	2b70      	cmp	r3, #112	; 0x70
 8001cd0:	d00e      	beq.n	8001cf0 <HAL_TIM_ConfigClockSource+0x94>
 8001cd2:	d804      	bhi.n	8001cde <HAL_TIM_ConfigClockSource+0x82>
 8001cd4:	2b50      	cmp	r3, #80	; 0x50
 8001cd6:	d036      	beq.n	8001d46 <HAL_TIM_ConfigClockSource+0xea>
 8001cd8:	2b60      	cmp	r3, #96	; 0x60
 8001cda:	d044      	beq.n	8001d66 <HAL_TIM_ConfigClockSource+0x10a>
      break;
 8001cdc:	e06d      	b.n	8001dba <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8001cde:	2280      	movs	r2, #128	; 0x80
 8001ce0:	0152      	lsls	r2, r2, #5
 8001ce2:	4293      	cmp	r3, r2
 8001ce4:	d068      	beq.n	8001db8 <HAL_TIM_ConfigClockSource+0x15c>
 8001ce6:	2280      	movs	r2, #128	; 0x80
 8001ce8:	0192      	lsls	r2, r2, #6
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d017      	beq.n	8001d1e <HAL_TIM_ConfigClockSource+0xc2>
      break;
 8001cee:	e064      	b.n	8001dba <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	6818      	ldr	r0, [r3, #0]
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	6899      	ldr	r1, [r3, #8]
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	685a      	ldr	r2, [r3, #4]
 8001cfc:	683b      	ldr	r3, [r7, #0]
 8001cfe:	68db      	ldr	r3, [r3, #12]
 8001d00:	f000 f97a 	bl	8001ff8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	689b      	ldr	r3, [r3, #8]
 8001d0a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	2277      	movs	r2, #119	; 0x77
 8001d10:	4313      	orrs	r3, r2
 8001d12:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	68fa      	ldr	r2, [r7, #12]
 8001d1a:	609a      	str	r2, [r3, #8]
      break;
 8001d1c:	e04d      	b.n	8001dba <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	6818      	ldr	r0, [r3, #0]
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	6899      	ldr	r1, [r3, #8]
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	685a      	ldr	r2, [r3, #4]
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	68db      	ldr	r3, [r3, #12]
 8001d2e:	f000 f963 	bl	8001ff8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	689a      	ldr	r2, [r3, #8]
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	2180      	movs	r1, #128	; 0x80
 8001d3e:	01c9      	lsls	r1, r1, #7
 8001d40:	430a      	orrs	r2, r1
 8001d42:	609a      	str	r2, [r3, #8]
      break;
 8001d44:	e039      	b.n	8001dba <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	6818      	ldr	r0, [r3, #0]
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	6859      	ldr	r1, [r3, #4]
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	68db      	ldr	r3, [r3, #12]
 8001d52:	001a      	movs	r2, r3
 8001d54:	f000 f8d6 	bl	8001f04 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	2150      	movs	r1, #80	; 0x50
 8001d5e:	0018      	movs	r0, r3
 8001d60:	f000 f930 	bl	8001fc4 <TIM_ITRx_SetConfig>
      break;
 8001d64:	e029      	b.n	8001dba <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	6818      	ldr	r0, [r3, #0]
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	6859      	ldr	r1, [r3, #4]
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	68db      	ldr	r3, [r3, #12]
 8001d72:	001a      	movs	r2, r3
 8001d74:	f000 f8f4 	bl	8001f60 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	2160      	movs	r1, #96	; 0x60
 8001d7e:	0018      	movs	r0, r3
 8001d80:	f000 f920 	bl	8001fc4 <TIM_ITRx_SetConfig>
      break;
 8001d84:	e019      	b.n	8001dba <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	6818      	ldr	r0, [r3, #0]
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	6859      	ldr	r1, [r3, #4]
 8001d8e:	683b      	ldr	r3, [r7, #0]
 8001d90:	68db      	ldr	r3, [r3, #12]
 8001d92:	001a      	movs	r2, r3
 8001d94:	f000 f8b6 	bl	8001f04 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	2140      	movs	r1, #64	; 0x40
 8001d9e:	0018      	movs	r0, r3
 8001da0:	f000 f910 	bl	8001fc4 <TIM_ITRx_SetConfig>
      break;
 8001da4:	e009      	b.n	8001dba <HAL_TIM_ConfigClockSource+0x15e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681a      	ldr	r2, [r3, #0]
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	0019      	movs	r1, r3
 8001db0:	0010      	movs	r0, r2
 8001db2:	f000 f907 	bl	8001fc4 <TIM_ITRx_SetConfig>
        break;
 8001db6:	e000      	b.n	8001dba <HAL_TIM_ConfigClockSource+0x15e>
      break;
 8001db8:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	223d      	movs	r2, #61	; 0x3d
 8001dbe:	2101      	movs	r1, #1
 8001dc0:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	223c      	movs	r2, #60	; 0x3c
 8001dc6:	2100      	movs	r1, #0
 8001dc8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001dca:	2300      	movs	r3, #0
}
 8001dcc:	0018      	movs	r0, r3
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	b004      	add	sp, #16
 8001dd2:	bd80      	pop	{r7, pc}
 8001dd4:	ffff00ff 	.word	0xffff00ff

08001dd8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b082      	sub	sp, #8
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001de0:	46c0      	nop			; (mov r8, r8)
 8001de2:	46bd      	mov	sp, r7
 8001de4:	b002      	add	sp, #8
 8001de6:	bd80      	pop	{r7, pc}

08001de8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b082      	sub	sp, #8
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001df0:	46c0      	nop			; (mov r8, r8)
 8001df2:	46bd      	mov	sp, r7
 8001df4:	b002      	add	sp, #8
 8001df6:	bd80      	pop	{r7, pc}

08001df8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b082      	sub	sp, #8
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001e00:	46c0      	nop			; (mov r8, r8)
 8001e02:	46bd      	mov	sp, r7
 8001e04:	b002      	add	sp, #8
 8001e06:	bd80      	pop	{r7, pc}

08001e08 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b082      	sub	sp, #8
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001e10:	46c0      	nop			; (mov r8, r8)
 8001e12:	46bd      	mov	sp, r7
 8001e14:	b002      	add	sp, #8
 8001e16:	bd80      	pop	{r7, pc}

08001e18 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b084      	sub	sp, #16
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
 8001e20:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	4a2f      	ldr	r2, [pc, #188]	; (8001ee8 <TIM_Base_SetConfig+0xd0>)
 8001e2c:	4293      	cmp	r3, r2
 8001e2e:	d003      	beq.n	8001e38 <TIM_Base_SetConfig+0x20>
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	4a2e      	ldr	r2, [pc, #184]	; (8001eec <TIM_Base_SetConfig+0xd4>)
 8001e34:	4293      	cmp	r3, r2
 8001e36:	d108      	bne.n	8001e4a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	2270      	movs	r2, #112	; 0x70
 8001e3c:	4393      	bics	r3, r2
 8001e3e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	68fa      	ldr	r2, [r7, #12]
 8001e46:	4313      	orrs	r3, r2
 8001e48:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	4a26      	ldr	r2, [pc, #152]	; (8001ee8 <TIM_Base_SetConfig+0xd0>)
 8001e4e:	4293      	cmp	r3, r2
 8001e50:	d013      	beq.n	8001e7a <TIM_Base_SetConfig+0x62>
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	4a25      	ldr	r2, [pc, #148]	; (8001eec <TIM_Base_SetConfig+0xd4>)
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d00f      	beq.n	8001e7a <TIM_Base_SetConfig+0x62>
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	4a24      	ldr	r2, [pc, #144]	; (8001ef0 <TIM_Base_SetConfig+0xd8>)
 8001e5e:	4293      	cmp	r3, r2
 8001e60:	d00b      	beq.n	8001e7a <TIM_Base_SetConfig+0x62>
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	4a23      	ldr	r2, [pc, #140]	; (8001ef4 <TIM_Base_SetConfig+0xdc>)
 8001e66:	4293      	cmp	r3, r2
 8001e68:	d007      	beq.n	8001e7a <TIM_Base_SetConfig+0x62>
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	4a22      	ldr	r2, [pc, #136]	; (8001ef8 <TIM_Base_SetConfig+0xe0>)
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	d003      	beq.n	8001e7a <TIM_Base_SetConfig+0x62>
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	4a21      	ldr	r2, [pc, #132]	; (8001efc <TIM_Base_SetConfig+0xe4>)
 8001e76:	4293      	cmp	r3, r2
 8001e78:	d108      	bne.n	8001e8c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	4a20      	ldr	r2, [pc, #128]	; (8001f00 <TIM_Base_SetConfig+0xe8>)
 8001e7e:	4013      	ands	r3, r2
 8001e80:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	68db      	ldr	r3, [r3, #12]
 8001e86:	68fa      	ldr	r2, [r7, #12]
 8001e88:	4313      	orrs	r3, r2
 8001e8a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	2280      	movs	r2, #128	; 0x80
 8001e90:	4393      	bics	r3, r2
 8001e92:	001a      	movs	r2, r3
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	695b      	ldr	r3, [r3, #20]
 8001e98:	4313      	orrs	r3, r2
 8001e9a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	68fa      	ldr	r2, [r7, #12]
 8001ea0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	689a      	ldr	r2, [r3, #8]
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001eaa:	683b      	ldr	r3, [r7, #0]
 8001eac:	681a      	ldr	r2, [r3, #0]
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	4a0c      	ldr	r2, [pc, #48]	; (8001ee8 <TIM_Base_SetConfig+0xd0>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d00b      	beq.n	8001ed2 <TIM_Base_SetConfig+0xba>
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	4a0d      	ldr	r2, [pc, #52]	; (8001ef4 <TIM_Base_SetConfig+0xdc>)
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d007      	beq.n	8001ed2 <TIM_Base_SetConfig+0xba>
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	4a0c      	ldr	r2, [pc, #48]	; (8001ef8 <TIM_Base_SetConfig+0xe0>)
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d003      	beq.n	8001ed2 <TIM_Base_SetConfig+0xba>
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	4a0b      	ldr	r2, [pc, #44]	; (8001efc <TIM_Base_SetConfig+0xe4>)
 8001ece:	4293      	cmp	r3, r2
 8001ed0:	d103      	bne.n	8001eda <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	691a      	ldr	r2, [r3, #16]
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	2201      	movs	r2, #1
 8001ede:	615a      	str	r2, [r3, #20]
}
 8001ee0:	46c0      	nop			; (mov r8, r8)
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	b004      	add	sp, #16
 8001ee6:	bd80      	pop	{r7, pc}
 8001ee8:	40012c00 	.word	0x40012c00
 8001eec:	40000400 	.word	0x40000400
 8001ef0:	40002000 	.word	0x40002000
 8001ef4:	40014000 	.word	0x40014000
 8001ef8:	40014400 	.word	0x40014400
 8001efc:	40014800 	.word	0x40014800
 8001f00:	fffffcff 	.word	0xfffffcff

08001f04 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b086      	sub	sp, #24
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	60f8      	str	r0, [r7, #12]
 8001f0c:	60b9      	str	r1, [r7, #8]
 8001f0e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	6a1b      	ldr	r3, [r3, #32]
 8001f14:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	6a1b      	ldr	r3, [r3, #32]
 8001f1a:	2201      	movs	r2, #1
 8001f1c:	4393      	bics	r3, r2
 8001f1e:	001a      	movs	r2, r3
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	699b      	ldr	r3, [r3, #24]
 8001f28:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001f2a:	693b      	ldr	r3, [r7, #16]
 8001f2c:	22f0      	movs	r2, #240	; 0xf0
 8001f2e:	4393      	bics	r3, r2
 8001f30:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	011b      	lsls	r3, r3, #4
 8001f36:	693a      	ldr	r2, [r7, #16]
 8001f38:	4313      	orrs	r3, r2
 8001f3a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001f3c:	697b      	ldr	r3, [r7, #20]
 8001f3e:	220a      	movs	r2, #10
 8001f40:	4393      	bics	r3, r2
 8001f42:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8001f44:	697a      	ldr	r2, [r7, #20]
 8001f46:	68bb      	ldr	r3, [r7, #8]
 8001f48:	4313      	orrs	r3, r2
 8001f4a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	693a      	ldr	r2, [r7, #16]
 8001f50:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	697a      	ldr	r2, [r7, #20]
 8001f56:	621a      	str	r2, [r3, #32]
}
 8001f58:	46c0      	nop			; (mov r8, r8)
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	b006      	add	sp, #24
 8001f5e:	bd80      	pop	{r7, pc}

08001f60 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b086      	sub	sp, #24
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	60f8      	str	r0, [r7, #12]
 8001f68:	60b9      	str	r1, [r7, #8]
 8001f6a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	6a1b      	ldr	r3, [r3, #32]
 8001f70:	2210      	movs	r2, #16
 8001f72:	4393      	bics	r3, r2
 8001f74:	001a      	movs	r2, r3
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	699b      	ldr	r3, [r3, #24]
 8001f7e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	6a1b      	ldr	r3, [r3, #32]
 8001f84:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001f86:	697b      	ldr	r3, [r7, #20]
 8001f88:	4a0d      	ldr	r2, [pc, #52]	; (8001fc0 <TIM_TI2_ConfigInputStage+0x60>)
 8001f8a:	4013      	ands	r3, r2
 8001f8c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	031b      	lsls	r3, r3, #12
 8001f92:	697a      	ldr	r2, [r7, #20]
 8001f94:	4313      	orrs	r3, r2
 8001f96:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001f98:	693b      	ldr	r3, [r7, #16]
 8001f9a:	22a0      	movs	r2, #160	; 0xa0
 8001f9c:	4393      	bics	r3, r2
 8001f9e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8001fa0:	68bb      	ldr	r3, [r7, #8]
 8001fa2:	011b      	lsls	r3, r3, #4
 8001fa4:	693a      	ldr	r2, [r7, #16]
 8001fa6:	4313      	orrs	r3, r2
 8001fa8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	697a      	ldr	r2, [r7, #20]
 8001fae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	693a      	ldr	r2, [r7, #16]
 8001fb4:	621a      	str	r2, [r3, #32]
}
 8001fb6:	46c0      	nop			; (mov r8, r8)
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	b006      	add	sp, #24
 8001fbc:	bd80      	pop	{r7, pc}
 8001fbe:	46c0      	nop			; (mov r8, r8)
 8001fc0:	ffff0fff 	.word	0xffff0fff

08001fc4 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b084      	sub	sp, #16
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
 8001fcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	689b      	ldr	r3, [r3, #8]
 8001fd2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	2270      	movs	r2, #112	; 0x70
 8001fd8:	4393      	bics	r3, r2
 8001fda:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001fdc:	683a      	ldr	r2, [r7, #0]
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	4313      	orrs	r3, r2
 8001fe2:	2207      	movs	r2, #7
 8001fe4:	4313      	orrs	r3, r2
 8001fe6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	68fa      	ldr	r2, [r7, #12]
 8001fec:	609a      	str	r2, [r3, #8]
}
 8001fee:	46c0      	nop			; (mov r8, r8)
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	b004      	add	sp, #16
 8001ff4:	bd80      	pop	{r7, pc}
	...

08001ff8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b086      	sub	sp, #24
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	60f8      	str	r0, [r7, #12]
 8002000:	60b9      	str	r1, [r7, #8]
 8002002:	607a      	str	r2, [r7, #4]
 8002004:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	689b      	ldr	r3, [r3, #8]
 800200a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800200c:	697b      	ldr	r3, [r7, #20]
 800200e:	4a09      	ldr	r2, [pc, #36]	; (8002034 <TIM_ETR_SetConfig+0x3c>)
 8002010:	4013      	ands	r3, r2
 8002012:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	021a      	lsls	r2, r3, #8
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	431a      	orrs	r2, r3
 800201c:	68bb      	ldr	r3, [r7, #8]
 800201e:	4313      	orrs	r3, r2
 8002020:	697a      	ldr	r2, [r7, #20]
 8002022:	4313      	orrs	r3, r2
 8002024:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	697a      	ldr	r2, [r7, #20]
 800202a:	609a      	str	r2, [r3, #8]
}
 800202c:	46c0      	nop			; (mov r8, r8)
 800202e:	46bd      	mov	sp, r7
 8002030:	b006      	add	sp, #24
 8002032:	bd80      	pop	{r7, pc}
 8002034:	ffff00ff 	.word	0xffff00ff

08002038 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b084      	sub	sp, #16
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
 8002040:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	223c      	movs	r2, #60	; 0x3c
 8002046:	5c9b      	ldrb	r3, [r3, r2]
 8002048:	2b01      	cmp	r3, #1
 800204a:	d101      	bne.n	8002050 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800204c:	2302      	movs	r3, #2
 800204e:	e041      	b.n	80020d4 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	223c      	movs	r2, #60	; 0x3c
 8002054:	2101      	movs	r1, #1
 8002056:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	223d      	movs	r2, #61	; 0x3d
 800205c:	2102      	movs	r1, #2
 800205e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	685b      	ldr	r3, [r3, #4]
 8002066:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	689b      	ldr	r3, [r3, #8]
 800206e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	2270      	movs	r2, #112	; 0x70
 8002074:	4393      	bics	r3, r2
 8002076:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	68fa      	ldr	r2, [r7, #12]
 800207e:	4313      	orrs	r3, r2
 8002080:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	68fa      	ldr	r2, [r7, #12]
 8002088:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	4a13      	ldr	r2, [pc, #76]	; (80020dc <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
 8002090:	4293      	cmp	r3, r2
 8002092:	d009      	beq.n	80020a8 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	4a11      	ldr	r2, [pc, #68]	; (80020e0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 800209a:	4293      	cmp	r3, r2
 800209c:	d004      	beq.n	80020a8 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	4a10      	ldr	r2, [pc, #64]	; (80020e4 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80020a4:	4293      	cmp	r3, r2
 80020a6:	d10c      	bne.n	80020c2 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80020a8:	68bb      	ldr	r3, [r7, #8]
 80020aa:	2280      	movs	r2, #128	; 0x80
 80020ac:	4393      	bics	r3, r2
 80020ae:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	685b      	ldr	r3, [r3, #4]
 80020b4:	68ba      	ldr	r2, [r7, #8]
 80020b6:	4313      	orrs	r3, r2
 80020b8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	68ba      	ldr	r2, [r7, #8]
 80020c0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	223d      	movs	r2, #61	; 0x3d
 80020c6:	2101      	movs	r1, #1
 80020c8:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	223c      	movs	r2, #60	; 0x3c
 80020ce:	2100      	movs	r1, #0
 80020d0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80020d2:	2300      	movs	r3, #0
}
 80020d4:	0018      	movs	r0, r3
 80020d6:	46bd      	mov	sp, r7
 80020d8:	b004      	add	sp, #16
 80020da:	bd80      	pop	{r7, pc}
 80020dc:	40012c00 	.word	0x40012c00
 80020e0:	40000400 	.word	0x40000400
 80020e4:	40014000 	.word	0x40014000

080020e8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b082      	sub	sp, #8
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80020f0:	46c0      	nop			; (mov r8, r8)
 80020f2:	46bd      	mov	sp, r7
 80020f4:	b002      	add	sp, #8
 80020f6:	bd80      	pop	{r7, pc}

080020f8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b082      	sub	sp, #8
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002100:	46c0      	nop			; (mov r8, r8)
 8002102:	46bd      	mov	sp, r7
 8002104:	b002      	add	sp, #8
 8002106:	bd80      	pop	{r7, pc}

08002108 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b082      	sub	sp, #8
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	2b00      	cmp	r3, #0
 8002114:	d101      	bne.n	800211a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002116:	2301      	movs	r3, #1
 8002118:	e044      	b.n	80021a4 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800211e:	2b00      	cmp	r3, #0
 8002120:	d107      	bne.n	8002132 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	2274      	movs	r2, #116	; 0x74
 8002126:	2100      	movs	r1, #0
 8002128:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	0018      	movs	r0, r3
 800212e:	f7fe fb69 	bl	8000804 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	2224      	movs	r2, #36	; 0x24
 8002136:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	681a      	ldr	r2, [r3, #0]
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	2101      	movs	r1, #1
 8002144:	438a      	bics	r2, r1
 8002146:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	0018      	movs	r0, r3
 800214c:	f000 f8da 	bl	8002304 <UART_SetConfig>
 8002150:	0003      	movs	r3, r0
 8002152:	2b01      	cmp	r3, #1
 8002154:	d101      	bne.n	800215a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8002156:	2301      	movs	r3, #1
 8002158:	e024      	b.n	80021a4 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800215e:	2b00      	cmp	r3, #0
 8002160:	d003      	beq.n	800216a <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	0018      	movs	r0, r3
 8002166:	f000 fa0b 	bl	8002580 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	685a      	ldr	r2, [r3, #4]
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	490d      	ldr	r1, [pc, #52]	; (80021ac <HAL_UART_Init+0xa4>)
 8002176:	400a      	ands	r2, r1
 8002178:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	689a      	ldr	r2, [r3, #8]
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	2108      	movs	r1, #8
 8002186:	438a      	bics	r2, r1
 8002188:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	681a      	ldr	r2, [r3, #0]
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	2101      	movs	r1, #1
 8002196:	430a      	orrs	r2, r1
 8002198:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	0018      	movs	r0, r3
 800219e:	f000 faa3 	bl	80026e8 <UART_CheckIdleState>
 80021a2:	0003      	movs	r3, r0
}
 80021a4:	0018      	movs	r0, r3
 80021a6:	46bd      	mov	sp, r7
 80021a8:	b002      	add	sp, #8
 80021aa:	bd80      	pop	{r7, pc}
 80021ac:	fffff7ff 	.word	0xfffff7ff

080021b0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b08a      	sub	sp, #40	; 0x28
 80021b4:	af02      	add	r7, sp, #8
 80021b6:	60f8      	str	r0, [r7, #12]
 80021b8:	60b9      	str	r1, [r7, #8]
 80021ba:	603b      	str	r3, [r7, #0]
 80021bc:	1dbb      	adds	r3, r7, #6
 80021be:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80021c4:	2b20      	cmp	r3, #32
 80021c6:	d000      	beq.n	80021ca <HAL_UART_Transmit+0x1a>
 80021c8:	e096      	b.n	80022f8 <HAL_UART_Transmit+0x148>
  {
    if ((pData == NULL) || (Size == 0U))
 80021ca:	68bb      	ldr	r3, [r7, #8]
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d003      	beq.n	80021d8 <HAL_UART_Transmit+0x28>
 80021d0:	1dbb      	adds	r3, r7, #6
 80021d2:	881b      	ldrh	r3, [r3, #0]
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d101      	bne.n	80021dc <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80021d8:	2301      	movs	r3, #1
 80021da:	e08e      	b.n	80022fa <HAL_UART_Transmit+0x14a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	689a      	ldr	r2, [r3, #8]
 80021e0:	2380      	movs	r3, #128	; 0x80
 80021e2:	015b      	lsls	r3, r3, #5
 80021e4:	429a      	cmp	r2, r3
 80021e6:	d109      	bne.n	80021fc <HAL_UART_Transmit+0x4c>
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	691b      	ldr	r3, [r3, #16]
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d105      	bne.n	80021fc <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80021f0:	68bb      	ldr	r3, [r7, #8]
 80021f2:	2201      	movs	r2, #1
 80021f4:	4013      	ands	r3, r2
 80021f6:	d001      	beq.n	80021fc <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 80021f8:	2301      	movs	r3, #1
 80021fa:	e07e      	b.n	80022fa <HAL_UART_Transmit+0x14a>
      }
    }

    __HAL_LOCK(huart);
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	2274      	movs	r2, #116	; 0x74
 8002200:	5c9b      	ldrb	r3, [r3, r2]
 8002202:	2b01      	cmp	r3, #1
 8002204:	d101      	bne.n	800220a <HAL_UART_Transmit+0x5a>
 8002206:	2302      	movs	r3, #2
 8002208:	e077      	b.n	80022fa <HAL_UART_Transmit+0x14a>
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	2274      	movs	r2, #116	; 0x74
 800220e:	2101      	movs	r1, #1
 8002210:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	2280      	movs	r2, #128	; 0x80
 8002216:	2100      	movs	r1, #0
 8002218:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	2221      	movs	r2, #33	; 0x21
 800221e:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002220:	f7fe fc6a 	bl	8000af8 <HAL_GetTick>
 8002224:	0003      	movs	r3, r0
 8002226:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	1dba      	adds	r2, r7, #6
 800222c:	2150      	movs	r1, #80	; 0x50
 800222e:	8812      	ldrh	r2, [r2, #0]
 8002230:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	1dba      	adds	r2, r7, #6
 8002236:	2152      	movs	r1, #82	; 0x52
 8002238:	8812      	ldrh	r2, [r2, #0]
 800223a:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	689a      	ldr	r2, [r3, #8]
 8002240:	2380      	movs	r3, #128	; 0x80
 8002242:	015b      	lsls	r3, r3, #5
 8002244:	429a      	cmp	r2, r3
 8002246:	d108      	bne.n	800225a <HAL_UART_Transmit+0xaa>
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	691b      	ldr	r3, [r3, #16]
 800224c:	2b00      	cmp	r3, #0
 800224e:	d104      	bne.n	800225a <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8002250:	2300      	movs	r3, #0
 8002252:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002254:	68bb      	ldr	r3, [r7, #8]
 8002256:	61bb      	str	r3, [r7, #24]
 8002258:	e003      	b.n	8002262 <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 800225a:	68bb      	ldr	r3, [r7, #8]
 800225c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800225e:	2300      	movs	r3, #0
 8002260:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	2274      	movs	r2, #116	; 0x74
 8002266:	2100      	movs	r1, #0
 8002268:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 800226a:	e02d      	b.n	80022c8 <HAL_UART_Transmit+0x118>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800226c:	697a      	ldr	r2, [r7, #20]
 800226e:	68f8      	ldr	r0, [r7, #12]
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	9300      	str	r3, [sp, #0]
 8002274:	0013      	movs	r3, r2
 8002276:	2200      	movs	r2, #0
 8002278:	2180      	movs	r1, #128	; 0x80
 800227a:	f000 fa7f 	bl	800277c <UART_WaitOnFlagUntilTimeout>
 800227e:	1e03      	subs	r3, r0, #0
 8002280:	d001      	beq.n	8002286 <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 8002282:	2303      	movs	r3, #3
 8002284:	e039      	b.n	80022fa <HAL_UART_Transmit+0x14a>
      }
      if (pdata8bits == NULL)
 8002286:	69fb      	ldr	r3, [r7, #28]
 8002288:	2b00      	cmp	r3, #0
 800228a:	d10b      	bne.n	80022a4 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800228c:	69bb      	ldr	r3, [r7, #24]
 800228e:	881a      	ldrh	r2, [r3, #0]
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	05d2      	lsls	r2, r2, #23
 8002296:	0dd2      	lsrs	r2, r2, #23
 8002298:	b292      	uxth	r2, r2
 800229a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800229c:	69bb      	ldr	r3, [r7, #24]
 800229e:	3302      	adds	r3, #2
 80022a0:	61bb      	str	r3, [r7, #24]
 80022a2:	e008      	b.n	80022b6 <HAL_UART_Transmit+0x106>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80022a4:	69fb      	ldr	r3, [r7, #28]
 80022a6:	781a      	ldrb	r2, [r3, #0]
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	b292      	uxth	r2, r2
 80022ae:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80022b0:	69fb      	ldr	r3, [r7, #28]
 80022b2:	3301      	adds	r3, #1
 80022b4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	2252      	movs	r2, #82	; 0x52
 80022ba:	5a9b      	ldrh	r3, [r3, r2]
 80022bc:	b29b      	uxth	r3, r3
 80022be:	3b01      	subs	r3, #1
 80022c0:	b299      	uxth	r1, r3
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	2252      	movs	r2, #82	; 0x52
 80022c6:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	2252      	movs	r2, #82	; 0x52
 80022cc:	5a9b      	ldrh	r3, [r3, r2]
 80022ce:	b29b      	uxth	r3, r3
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d1cb      	bne.n	800226c <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80022d4:	697a      	ldr	r2, [r7, #20]
 80022d6:	68f8      	ldr	r0, [r7, #12]
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	9300      	str	r3, [sp, #0]
 80022dc:	0013      	movs	r3, r2
 80022de:	2200      	movs	r2, #0
 80022e0:	2140      	movs	r1, #64	; 0x40
 80022e2:	f000 fa4b 	bl	800277c <UART_WaitOnFlagUntilTimeout>
 80022e6:	1e03      	subs	r3, r0, #0
 80022e8:	d001      	beq.n	80022ee <HAL_UART_Transmit+0x13e>
    {
      return HAL_TIMEOUT;
 80022ea:	2303      	movs	r3, #3
 80022ec:	e005      	b.n	80022fa <HAL_UART_Transmit+0x14a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	2220      	movs	r2, #32
 80022f2:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80022f4:	2300      	movs	r3, #0
 80022f6:	e000      	b.n	80022fa <HAL_UART_Transmit+0x14a>
  }
  else
  {
    return HAL_BUSY;
 80022f8:	2302      	movs	r3, #2
  }
}
 80022fa:	0018      	movs	r0, r3
 80022fc:	46bd      	mov	sp, r7
 80022fe:	b008      	add	sp, #32
 8002300:	bd80      	pop	{r7, pc}
	...

08002304 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b088      	sub	sp, #32
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800230c:	231e      	movs	r3, #30
 800230e:	18fb      	adds	r3, r7, r3
 8002310:	2200      	movs	r2, #0
 8002312:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	689a      	ldr	r2, [r3, #8]
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	691b      	ldr	r3, [r3, #16]
 800231c:	431a      	orrs	r2, r3
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	695b      	ldr	r3, [r3, #20]
 8002322:	431a      	orrs	r2, r3
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	69db      	ldr	r3, [r3, #28]
 8002328:	4313      	orrs	r3, r2
 800232a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	4a8b      	ldr	r2, [pc, #556]	; (8002560 <UART_SetConfig+0x25c>)
 8002334:	4013      	ands	r3, r2
 8002336:	0019      	movs	r1, r3
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	697a      	ldr	r2, [r7, #20]
 800233e:	430a      	orrs	r2, r1
 8002340:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	4a86      	ldr	r2, [pc, #536]	; (8002564 <UART_SetConfig+0x260>)
 800234a:	4013      	ands	r3, r2
 800234c:	0019      	movs	r1, r3
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	68da      	ldr	r2, [r3, #12]
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	430a      	orrs	r2, r1
 8002358:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	699b      	ldr	r3, [r3, #24]
 800235e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	6a1b      	ldr	r3, [r3, #32]
 8002364:	697a      	ldr	r2, [r7, #20]
 8002366:	4313      	orrs	r3, r2
 8002368:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	689b      	ldr	r3, [r3, #8]
 8002370:	4a7d      	ldr	r2, [pc, #500]	; (8002568 <UART_SetConfig+0x264>)
 8002372:	4013      	ands	r3, r2
 8002374:	0019      	movs	r1, r3
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	697a      	ldr	r2, [r7, #20]
 800237c:	430a      	orrs	r2, r1
 800237e:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4a79      	ldr	r2, [pc, #484]	; (800256c <UART_SetConfig+0x268>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d125      	bne.n	80023d6 <UART_SetConfig+0xd2>
 800238a:	4b79      	ldr	r3, [pc, #484]	; (8002570 <UART_SetConfig+0x26c>)
 800238c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800238e:	2203      	movs	r2, #3
 8002390:	4013      	ands	r3, r2
 8002392:	2b01      	cmp	r3, #1
 8002394:	d00f      	beq.n	80023b6 <UART_SetConfig+0xb2>
 8002396:	d304      	bcc.n	80023a2 <UART_SetConfig+0x9e>
 8002398:	2b02      	cmp	r3, #2
 800239a:	d011      	beq.n	80023c0 <UART_SetConfig+0xbc>
 800239c:	2b03      	cmp	r3, #3
 800239e:	d005      	beq.n	80023ac <UART_SetConfig+0xa8>
 80023a0:	e013      	b.n	80023ca <UART_SetConfig+0xc6>
 80023a2:	231f      	movs	r3, #31
 80023a4:	18fb      	adds	r3, r7, r3
 80023a6:	2200      	movs	r2, #0
 80023a8:	701a      	strb	r2, [r3, #0]
 80023aa:	e022      	b.n	80023f2 <UART_SetConfig+0xee>
 80023ac:	231f      	movs	r3, #31
 80023ae:	18fb      	adds	r3, r7, r3
 80023b0:	2202      	movs	r2, #2
 80023b2:	701a      	strb	r2, [r3, #0]
 80023b4:	e01d      	b.n	80023f2 <UART_SetConfig+0xee>
 80023b6:	231f      	movs	r3, #31
 80023b8:	18fb      	adds	r3, r7, r3
 80023ba:	2204      	movs	r2, #4
 80023bc:	701a      	strb	r2, [r3, #0]
 80023be:	e018      	b.n	80023f2 <UART_SetConfig+0xee>
 80023c0:	231f      	movs	r3, #31
 80023c2:	18fb      	adds	r3, r7, r3
 80023c4:	2208      	movs	r2, #8
 80023c6:	701a      	strb	r2, [r3, #0]
 80023c8:	e013      	b.n	80023f2 <UART_SetConfig+0xee>
 80023ca:	231f      	movs	r3, #31
 80023cc:	18fb      	adds	r3, r7, r3
 80023ce:	2210      	movs	r2, #16
 80023d0:	701a      	strb	r2, [r3, #0]
 80023d2:	46c0      	nop			; (mov r8, r8)
 80023d4:	e00d      	b.n	80023f2 <UART_SetConfig+0xee>
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	4a66      	ldr	r2, [pc, #408]	; (8002574 <UART_SetConfig+0x270>)
 80023dc:	4293      	cmp	r3, r2
 80023de:	d104      	bne.n	80023ea <UART_SetConfig+0xe6>
 80023e0:	231f      	movs	r3, #31
 80023e2:	18fb      	adds	r3, r7, r3
 80023e4:	2200      	movs	r2, #0
 80023e6:	701a      	strb	r2, [r3, #0]
 80023e8:	e003      	b.n	80023f2 <UART_SetConfig+0xee>
 80023ea:	231f      	movs	r3, #31
 80023ec:	18fb      	adds	r3, r7, r3
 80023ee:	2210      	movs	r2, #16
 80023f0:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	69da      	ldr	r2, [r3, #28]
 80023f6:	2380      	movs	r3, #128	; 0x80
 80023f8:	021b      	lsls	r3, r3, #8
 80023fa:	429a      	cmp	r2, r3
 80023fc:	d15c      	bne.n	80024b8 <UART_SetConfig+0x1b4>
  {
    switch (clocksource)
 80023fe:	231f      	movs	r3, #31
 8002400:	18fb      	adds	r3, r7, r3
 8002402:	781b      	ldrb	r3, [r3, #0]
 8002404:	2b02      	cmp	r3, #2
 8002406:	d00d      	beq.n	8002424 <UART_SetConfig+0x120>
 8002408:	dc02      	bgt.n	8002410 <UART_SetConfig+0x10c>
 800240a:	2b00      	cmp	r3, #0
 800240c:	d005      	beq.n	800241a <UART_SetConfig+0x116>
 800240e:	e015      	b.n	800243c <UART_SetConfig+0x138>
 8002410:	2b04      	cmp	r3, #4
 8002412:	d00a      	beq.n	800242a <UART_SetConfig+0x126>
 8002414:	2b08      	cmp	r3, #8
 8002416:	d00d      	beq.n	8002434 <UART_SetConfig+0x130>
 8002418:	e010      	b.n	800243c <UART_SetConfig+0x138>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800241a:	f7ff fa57 	bl	80018cc <HAL_RCC_GetPCLK1Freq>
 800241e:	0003      	movs	r3, r0
 8002420:	61bb      	str	r3, [r7, #24]
        break;
 8002422:	e012      	b.n	800244a <UART_SetConfig+0x146>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002424:	4b54      	ldr	r3, [pc, #336]	; (8002578 <UART_SetConfig+0x274>)
 8002426:	61bb      	str	r3, [r7, #24]
        break;
 8002428:	e00f      	b.n	800244a <UART_SetConfig+0x146>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800242a:	f7ff f9e1 	bl	80017f0 <HAL_RCC_GetSysClockFreq>
 800242e:	0003      	movs	r3, r0
 8002430:	61bb      	str	r3, [r7, #24]
        break;
 8002432:	e00a      	b.n	800244a <UART_SetConfig+0x146>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002434:	2380      	movs	r3, #128	; 0x80
 8002436:	021b      	lsls	r3, r3, #8
 8002438:	61bb      	str	r3, [r7, #24]
        break;
 800243a:	e006      	b.n	800244a <UART_SetConfig+0x146>
      default:
        pclk = 0U;
 800243c:	2300      	movs	r3, #0
 800243e:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002440:	231e      	movs	r3, #30
 8002442:	18fb      	adds	r3, r7, r3
 8002444:	2201      	movs	r2, #1
 8002446:	701a      	strb	r2, [r3, #0]
        break;
 8002448:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800244a:	69bb      	ldr	r3, [r7, #24]
 800244c:	2b00      	cmp	r3, #0
 800244e:	d100      	bne.n	8002452 <UART_SetConfig+0x14e>
 8002450:	e079      	b.n	8002546 <UART_SetConfig+0x242>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002452:	69bb      	ldr	r3, [r7, #24]
 8002454:	005a      	lsls	r2, r3, #1
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	685b      	ldr	r3, [r3, #4]
 800245a:	085b      	lsrs	r3, r3, #1
 800245c:	18d2      	adds	r2, r2, r3
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	685b      	ldr	r3, [r3, #4]
 8002462:	0019      	movs	r1, r3
 8002464:	0010      	movs	r0, r2
 8002466:	f7fd fe4f 	bl	8000108 <__udivsi3>
 800246a:	0003      	movs	r3, r0
 800246c:	b29b      	uxth	r3, r3
 800246e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002470:	693b      	ldr	r3, [r7, #16]
 8002472:	2b0f      	cmp	r3, #15
 8002474:	d91b      	bls.n	80024ae <UART_SetConfig+0x1aa>
 8002476:	693b      	ldr	r3, [r7, #16]
 8002478:	4a40      	ldr	r2, [pc, #256]	; (800257c <UART_SetConfig+0x278>)
 800247a:	4293      	cmp	r3, r2
 800247c:	d817      	bhi.n	80024ae <UART_SetConfig+0x1aa>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800247e:	693b      	ldr	r3, [r7, #16]
 8002480:	b29a      	uxth	r2, r3
 8002482:	200e      	movs	r0, #14
 8002484:	183b      	adds	r3, r7, r0
 8002486:	210f      	movs	r1, #15
 8002488:	438a      	bics	r2, r1
 800248a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800248c:	693b      	ldr	r3, [r7, #16]
 800248e:	085b      	lsrs	r3, r3, #1
 8002490:	b29b      	uxth	r3, r3
 8002492:	2207      	movs	r2, #7
 8002494:	4013      	ands	r3, r2
 8002496:	b299      	uxth	r1, r3
 8002498:	183b      	adds	r3, r7, r0
 800249a:	183a      	adds	r2, r7, r0
 800249c:	8812      	ldrh	r2, [r2, #0]
 800249e:	430a      	orrs	r2, r1
 80024a0:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	183a      	adds	r2, r7, r0
 80024a8:	8812      	ldrh	r2, [r2, #0]
 80024aa:	60da      	str	r2, [r3, #12]
 80024ac:	e04b      	b.n	8002546 <UART_SetConfig+0x242>
      }
      else
      {
        ret = HAL_ERROR;
 80024ae:	231e      	movs	r3, #30
 80024b0:	18fb      	adds	r3, r7, r3
 80024b2:	2201      	movs	r2, #1
 80024b4:	701a      	strb	r2, [r3, #0]
 80024b6:	e046      	b.n	8002546 <UART_SetConfig+0x242>
      }
    }
  }
  else
  {
    switch (clocksource)
 80024b8:	231f      	movs	r3, #31
 80024ba:	18fb      	adds	r3, r7, r3
 80024bc:	781b      	ldrb	r3, [r3, #0]
 80024be:	2b02      	cmp	r3, #2
 80024c0:	d00d      	beq.n	80024de <UART_SetConfig+0x1da>
 80024c2:	dc02      	bgt.n	80024ca <UART_SetConfig+0x1c6>
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d005      	beq.n	80024d4 <UART_SetConfig+0x1d0>
 80024c8:	e015      	b.n	80024f6 <UART_SetConfig+0x1f2>
 80024ca:	2b04      	cmp	r3, #4
 80024cc:	d00a      	beq.n	80024e4 <UART_SetConfig+0x1e0>
 80024ce:	2b08      	cmp	r3, #8
 80024d0:	d00d      	beq.n	80024ee <UART_SetConfig+0x1ea>
 80024d2:	e010      	b.n	80024f6 <UART_SetConfig+0x1f2>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80024d4:	f7ff f9fa 	bl	80018cc <HAL_RCC_GetPCLK1Freq>
 80024d8:	0003      	movs	r3, r0
 80024da:	61bb      	str	r3, [r7, #24]
        break;
 80024dc:	e012      	b.n	8002504 <UART_SetConfig+0x200>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80024de:	4b26      	ldr	r3, [pc, #152]	; (8002578 <UART_SetConfig+0x274>)
 80024e0:	61bb      	str	r3, [r7, #24]
        break;
 80024e2:	e00f      	b.n	8002504 <UART_SetConfig+0x200>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80024e4:	f7ff f984 	bl	80017f0 <HAL_RCC_GetSysClockFreq>
 80024e8:	0003      	movs	r3, r0
 80024ea:	61bb      	str	r3, [r7, #24]
        break;
 80024ec:	e00a      	b.n	8002504 <UART_SetConfig+0x200>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80024ee:	2380      	movs	r3, #128	; 0x80
 80024f0:	021b      	lsls	r3, r3, #8
 80024f2:	61bb      	str	r3, [r7, #24]
        break;
 80024f4:	e006      	b.n	8002504 <UART_SetConfig+0x200>
      default:
        pclk = 0U;
 80024f6:	2300      	movs	r3, #0
 80024f8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80024fa:	231e      	movs	r3, #30
 80024fc:	18fb      	adds	r3, r7, r3
 80024fe:	2201      	movs	r2, #1
 8002500:	701a      	strb	r2, [r3, #0]
        break;
 8002502:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8002504:	69bb      	ldr	r3, [r7, #24]
 8002506:	2b00      	cmp	r3, #0
 8002508:	d01d      	beq.n	8002546 <UART_SetConfig+0x242>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	685b      	ldr	r3, [r3, #4]
 800250e:	085a      	lsrs	r2, r3, #1
 8002510:	69bb      	ldr	r3, [r7, #24]
 8002512:	18d2      	adds	r2, r2, r3
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	685b      	ldr	r3, [r3, #4]
 8002518:	0019      	movs	r1, r3
 800251a:	0010      	movs	r0, r2
 800251c:	f7fd fdf4 	bl	8000108 <__udivsi3>
 8002520:	0003      	movs	r3, r0
 8002522:	b29b      	uxth	r3, r3
 8002524:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002526:	693b      	ldr	r3, [r7, #16]
 8002528:	2b0f      	cmp	r3, #15
 800252a:	d908      	bls.n	800253e <UART_SetConfig+0x23a>
 800252c:	693b      	ldr	r3, [r7, #16]
 800252e:	4a13      	ldr	r2, [pc, #76]	; (800257c <UART_SetConfig+0x278>)
 8002530:	4293      	cmp	r3, r2
 8002532:	d804      	bhi.n	800253e <UART_SetConfig+0x23a>
      {
        huart->Instance->BRR = usartdiv;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	693a      	ldr	r2, [r7, #16]
 800253a:	60da      	str	r2, [r3, #12]
 800253c:	e003      	b.n	8002546 <UART_SetConfig+0x242>
      }
      else
      {
        ret = HAL_ERROR;
 800253e:	231e      	movs	r3, #30
 8002540:	18fb      	adds	r3, r7, r3
 8002542:	2201      	movs	r2, #1
 8002544:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	2200      	movs	r2, #0
 800254a:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2200      	movs	r2, #0
 8002550:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8002552:	231e      	movs	r3, #30
 8002554:	18fb      	adds	r3, r7, r3
 8002556:	781b      	ldrb	r3, [r3, #0]
}
 8002558:	0018      	movs	r0, r3
 800255a:	46bd      	mov	sp, r7
 800255c:	b008      	add	sp, #32
 800255e:	bd80      	pop	{r7, pc}
 8002560:	ffff69f3 	.word	0xffff69f3
 8002564:	ffffcfff 	.word	0xffffcfff
 8002568:	fffff4ff 	.word	0xfffff4ff
 800256c:	40013800 	.word	0x40013800
 8002570:	40021000 	.word	0x40021000
 8002574:	40004400 	.word	0x40004400
 8002578:	007a1200 	.word	0x007a1200
 800257c:	0000ffff 	.word	0x0000ffff

08002580 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b082      	sub	sp, #8
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800258c:	2201      	movs	r2, #1
 800258e:	4013      	ands	r3, r2
 8002590:	d00b      	beq.n	80025aa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	685b      	ldr	r3, [r3, #4]
 8002598:	4a4a      	ldr	r2, [pc, #296]	; (80026c4 <UART_AdvFeatureConfig+0x144>)
 800259a:	4013      	ands	r3, r2
 800259c:	0019      	movs	r1, r3
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	430a      	orrs	r2, r1
 80025a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025ae:	2202      	movs	r2, #2
 80025b0:	4013      	ands	r3, r2
 80025b2:	d00b      	beq.n	80025cc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	685b      	ldr	r3, [r3, #4]
 80025ba:	4a43      	ldr	r2, [pc, #268]	; (80026c8 <UART_AdvFeatureConfig+0x148>)
 80025bc:	4013      	ands	r3, r2
 80025be:	0019      	movs	r1, r3
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	430a      	orrs	r2, r1
 80025ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025d0:	2204      	movs	r2, #4
 80025d2:	4013      	ands	r3, r2
 80025d4:	d00b      	beq.n	80025ee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	685b      	ldr	r3, [r3, #4]
 80025dc:	4a3b      	ldr	r2, [pc, #236]	; (80026cc <UART_AdvFeatureConfig+0x14c>)
 80025de:	4013      	ands	r3, r2
 80025e0:	0019      	movs	r1, r3
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	430a      	orrs	r2, r1
 80025ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025f2:	2208      	movs	r2, #8
 80025f4:	4013      	ands	r3, r2
 80025f6:	d00b      	beq.n	8002610 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	685b      	ldr	r3, [r3, #4]
 80025fe:	4a34      	ldr	r2, [pc, #208]	; (80026d0 <UART_AdvFeatureConfig+0x150>)
 8002600:	4013      	ands	r3, r2
 8002602:	0019      	movs	r1, r3
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	430a      	orrs	r2, r1
 800260e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002614:	2210      	movs	r2, #16
 8002616:	4013      	ands	r3, r2
 8002618:	d00b      	beq.n	8002632 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	689b      	ldr	r3, [r3, #8]
 8002620:	4a2c      	ldr	r2, [pc, #176]	; (80026d4 <UART_AdvFeatureConfig+0x154>)
 8002622:	4013      	ands	r3, r2
 8002624:	0019      	movs	r1, r3
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	430a      	orrs	r2, r1
 8002630:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002636:	2220      	movs	r2, #32
 8002638:	4013      	ands	r3, r2
 800263a:	d00b      	beq.n	8002654 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	689b      	ldr	r3, [r3, #8]
 8002642:	4a25      	ldr	r2, [pc, #148]	; (80026d8 <UART_AdvFeatureConfig+0x158>)
 8002644:	4013      	ands	r3, r2
 8002646:	0019      	movs	r1, r3
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	430a      	orrs	r2, r1
 8002652:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002658:	2240      	movs	r2, #64	; 0x40
 800265a:	4013      	ands	r3, r2
 800265c:	d01d      	beq.n	800269a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	4a1d      	ldr	r2, [pc, #116]	; (80026dc <UART_AdvFeatureConfig+0x15c>)
 8002666:	4013      	ands	r3, r2
 8002668:	0019      	movs	r1, r3
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	430a      	orrs	r2, r1
 8002674:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800267a:	2380      	movs	r3, #128	; 0x80
 800267c:	035b      	lsls	r3, r3, #13
 800267e:	429a      	cmp	r2, r3
 8002680:	d10b      	bne.n	800269a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	4a15      	ldr	r2, [pc, #84]	; (80026e0 <UART_AdvFeatureConfig+0x160>)
 800268a:	4013      	ands	r3, r2
 800268c:	0019      	movs	r1, r3
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	430a      	orrs	r2, r1
 8002698:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800269e:	2280      	movs	r2, #128	; 0x80
 80026a0:	4013      	ands	r3, r2
 80026a2:	d00b      	beq.n	80026bc <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	4a0e      	ldr	r2, [pc, #56]	; (80026e4 <UART_AdvFeatureConfig+0x164>)
 80026ac:	4013      	ands	r3, r2
 80026ae:	0019      	movs	r1, r3
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	430a      	orrs	r2, r1
 80026ba:	605a      	str	r2, [r3, #4]
  }
}
 80026bc:	46c0      	nop			; (mov r8, r8)
 80026be:	46bd      	mov	sp, r7
 80026c0:	b002      	add	sp, #8
 80026c2:	bd80      	pop	{r7, pc}
 80026c4:	fffdffff 	.word	0xfffdffff
 80026c8:	fffeffff 	.word	0xfffeffff
 80026cc:	fffbffff 	.word	0xfffbffff
 80026d0:	ffff7fff 	.word	0xffff7fff
 80026d4:	ffffefff 	.word	0xffffefff
 80026d8:	ffffdfff 	.word	0xffffdfff
 80026dc:	ffefffff 	.word	0xffefffff
 80026e0:	ff9fffff 	.word	0xff9fffff
 80026e4:	fff7ffff 	.word	0xfff7ffff

080026e8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b086      	sub	sp, #24
 80026ec:	af02      	add	r7, sp, #8
 80026ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2280      	movs	r2, #128	; 0x80
 80026f4:	2100      	movs	r1, #0
 80026f6:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80026f8:	f7fe f9fe 	bl	8000af8 <HAL_GetTick>
 80026fc:	0003      	movs	r3, r0
 80026fe:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	2208      	movs	r2, #8
 8002708:	4013      	ands	r3, r2
 800270a:	2b08      	cmp	r3, #8
 800270c:	d10d      	bne.n	800272a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800270e:	68fa      	ldr	r2, [r7, #12]
 8002710:	2380      	movs	r3, #128	; 0x80
 8002712:	0399      	lsls	r1, r3, #14
 8002714:	6878      	ldr	r0, [r7, #4]
 8002716:	4b18      	ldr	r3, [pc, #96]	; (8002778 <UART_CheckIdleState+0x90>)
 8002718:	9300      	str	r3, [sp, #0]
 800271a:	0013      	movs	r3, r2
 800271c:	2200      	movs	r2, #0
 800271e:	f000 f82d 	bl	800277c <UART_WaitOnFlagUntilTimeout>
 8002722:	1e03      	subs	r3, r0, #0
 8002724:	d001      	beq.n	800272a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002726:	2303      	movs	r3, #3
 8002728:	e022      	b.n	8002770 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	2204      	movs	r2, #4
 8002732:	4013      	ands	r3, r2
 8002734:	2b04      	cmp	r3, #4
 8002736:	d10d      	bne.n	8002754 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002738:	68fa      	ldr	r2, [r7, #12]
 800273a:	2380      	movs	r3, #128	; 0x80
 800273c:	03d9      	lsls	r1, r3, #15
 800273e:	6878      	ldr	r0, [r7, #4]
 8002740:	4b0d      	ldr	r3, [pc, #52]	; (8002778 <UART_CheckIdleState+0x90>)
 8002742:	9300      	str	r3, [sp, #0]
 8002744:	0013      	movs	r3, r2
 8002746:	2200      	movs	r2, #0
 8002748:	f000 f818 	bl	800277c <UART_WaitOnFlagUntilTimeout>
 800274c:	1e03      	subs	r3, r0, #0
 800274e:	d001      	beq.n	8002754 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002750:	2303      	movs	r3, #3
 8002752:	e00d      	b.n	8002770 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	2220      	movs	r2, #32
 8002758:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	2220      	movs	r2, #32
 800275e:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2200      	movs	r2, #0
 8002764:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	2274      	movs	r2, #116	; 0x74
 800276a:	2100      	movs	r1, #0
 800276c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800276e:	2300      	movs	r3, #0
}
 8002770:	0018      	movs	r0, r3
 8002772:	46bd      	mov	sp, r7
 8002774:	b004      	add	sp, #16
 8002776:	bd80      	pop	{r7, pc}
 8002778:	01ffffff 	.word	0x01ffffff

0800277c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b084      	sub	sp, #16
 8002780:	af00      	add	r7, sp, #0
 8002782:	60f8      	str	r0, [r7, #12]
 8002784:	60b9      	str	r1, [r7, #8]
 8002786:	603b      	str	r3, [r7, #0]
 8002788:	1dfb      	adds	r3, r7, #7
 800278a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800278c:	e05e      	b.n	800284c <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800278e:	69bb      	ldr	r3, [r7, #24]
 8002790:	3301      	adds	r3, #1
 8002792:	d05b      	beq.n	800284c <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002794:	f7fe f9b0 	bl	8000af8 <HAL_GetTick>
 8002798:	0002      	movs	r2, r0
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	1ad3      	subs	r3, r2, r3
 800279e:	69ba      	ldr	r2, [r7, #24]
 80027a0:	429a      	cmp	r2, r3
 80027a2:	d302      	bcc.n	80027aa <UART_WaitOnFlagUntilTimeout+0x2e>
 80027a4:	69bb      	ldr	r3, [r7, #24]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d11b      	bne.n	80027e2 <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	681a      	ldr	r2, [r3, #0]
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	492f      	ldr	r1, [pc, #188]	; (8002874 <UART_WaitOnFlagUntilTimeout+0xf8>)
 80027b6:	400a      	ands	r2, r1
 80027b8:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	689a      	ldr	r2, [r3, #8]
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	2101      	movs	r1, #1
 80027c6:	438a      	bics	r2, r1
 80027c8:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	2220      	movs	r2, #32
 80027ce:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	2220      	movs	r2, #32
 80027d4:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	2274      	movs	r2, #116	; 0x74
 80027da:	2100      	movs	r1, #0
 80027dc:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80027de:	2303      	movs	r3, #3
 80027e0:	e044      	b.n	800286c <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	2204      	movs	r2, #4
 80027ea:	4013      	ands	r3, r2
 80027ec:	d02e      	beq.n	800284c <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	69da      	ldr	r2, [r3, #28]
 80027f4:	2380      	movs	r3, #128	; 0x80
 80027f6:	011b      	lsls	r3, r3, #4
 80027f8:	401a      	ands	r2, r3
 80027fa:	2380      	movs	r3, #128	; 0x80
 80027fc:	011b      	lsls	r3, r3, #4
 80027fe:	429a      	cmp	r2, r3
 8002800:	d124      	bne.n	800284c <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	2280      	movs	r2, #128	; 0x80
 8002808:	0112      	lsls	r2, r2, #4
 800280a:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	681a      	ldr	r2, [r3, #0]
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4917      	ldr	r1, [pc, #92]	; (8002874 <UART_WaitOnFlagUntilTimeout+0xf8>)
 8002818:	400a      	ands	r2, r1
 800281a:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	689a      	ldr	r2, [r3, #8]
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	2101      	movs	r1, #1
 8002828:	438a      	bics	r2, r1
 800282a:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	2220      	movs	r2, #32
 8002830:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	2220      	movs	r2, #32
 8002836:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	2280      	movs	r2, #128	; 0x80
 800283c:	2120      	movs	r1, #32
 800283e:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	2274      	movs	r2, #116	; 0x74
 8002844:	2100      	movs	r1, #0
 8002846:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002848:	2303      	movs	r3, #3
 800284a:	e00f      	b.n	800286c <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	69db      	ldr	r3, [r3, #28]
 8002852:	68ba      	ldr	r2, [r7, #8]
 8002854:	4013      	ands	r3, r2
 8002856:	68ba      	ldr	r2, [r7, #8]
 8002858:	1ad3      	subs	r3, r2, r3
 800285a:	425a      	negs	r2, r3
 800285c:	4153      	adcs	r3, r2
 800285e:	b2db      	uxtb	r3, r3
 8002860:	001a      	movs	r2, r3
 8002862:	1dfb      	adds	r3, r7, #7
 8002864:	781b      	ldrb	r3, [r3, #0]
 8002866:	429a      	cmp	r2, r3
 8002868:	d091      	beq.n	800278e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800286a:	2300      	movs	r3, #0
}
 800286c:	0018      	movs	r0, r3
 800286e:	46bd      	mov	sp, r7
 8002870:	b004      	add	sp, #16
 8002872:	bd80      	pop	{r7, pc}
 8002874:	fffffe5f 	.word	0xfffffe5f

08002878 <__errno>:
 8002878:	4b01      	ldr	r3, [pc, #4]	; (8002880 <__errno+0x8>)
 800287a:	6818      	ldr	r0, [r3, #0]
 800287c:	4770      	bx	lr
 800287e:	46c0      	nop			; (mov r8, r8)
 8002880:	20000010 	.word	0x20000010

08002884 <__libc_init_array>:
 8002884:	b570      	push	{r4, r5, r6, lr}
 8002886:	2600      	movs	r6, #0
 8002888:	4d0c      	ldr	r5, [pc, #48]	; (80028bc <__libc_init_array+0x38>)
 800288a:	4c0d      	ldr	r4, [pc, #52]	; (80028c0 <__libc_init_array+0x3c>)
 800288c:	1b64      	subs	r4, r4, r5
 800288e:	10a4      	asrs	r4, r4, #2
 8002890:	42a6      	cmp	r6, r4
 8002892:	d109      	bne.n	80028a8 <__libc_init_array+0x24>
 8002894:	2600      	movs	r6, #0
 8002896:	f000 ffa3 	bl	80037e0 <_init>
 800289a:	4d0a      	ldr	r5, [pc, #40]	; (80028c4 <__libc_init_array+0x40>)
 800289c:	4c0a      	ldr	r4, [pc, #40]	; (80028c8 <__libc_init_array+0x44>)
 800289e:	1b64      	subs	r4, r4, r5
 80028a0:	10a4      	asrs	r4, r4, #2
 80028a2:	42a6      	cmp	r6, r4
 80028a4:	d105      	bne.n	80028b2 <__libc_init_array+0x2e>
 80028a6:	bd70      	pop	{r4, r5, r6, pc}
 80028a8:	00b3      	lsls	r3, r6, #2
 80028aa:	58eb      	ldr	r3, [r5, r3]
 80028ac:	4798      	blx	r3
 80028ae:	3601      	adds	r6, #1
 80028b0:	e7ee      	b.n	8002890 <__libc_init_array+0xc>
 80028b2:	00b3      	lsls	r3, r6, #2
 80028b4:	58eb      	ldr	r3, [r5, r3]
 80028b6:	4798      	blx	r3
 80028b8:	3601      	adds	r6, #1
 80028ba:	e7f2      	b.n	80028a2 <__libc_init_array+0x1e>
 80028bc:	08003920 	.word	0x08003920
 80028c0:	08003920 	.word	0x08003920
 80028c4:	08003920 	.word	0x08003920
 80028c8:	08003924 	.word	0x08003924

080028cc <memset>:
 80028cc:	0003      	movs	r3, r0
 80028ce:	1812      	adds	r2, r2, r0
 80028d0:	4293      	cmp	r3, r2
 80028d2:	d100      	bne.n	80028d6 <memset+0xa>
 80028d4:	4770      	bx	lr
 80028d6:	7019      	strb	r1, [r3, #0]
 80028d8:	3301      	adds	r3, #1
 80028da:	e7f9      	b.n	80028d0 <memset+0x4>

080028dc <iprintf>:
 80028dc:	b40f      	push	{r0, r1, r2, r3}
 80028de:	4b0b      	ldr	r3, [pc, #44]	; (800290c <iprintf+0x30>)
 80028e0:	b513      	push	{r0, r1, r4, lr}
 80028e2:	681c      	ldr	r4, [r3, #0]
 80028e4:	2c00      	cmp	r4, #0
 80028e6:	d005      	beq.n	80028f4 <iprintf+0x18>
 80028e8:	69a3      	ldr	r3, [r4, #24]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d102      	bne.n	80028f4 <iprintf+0x18>
 80028ee:	0020      	movs	r0, r4
 80028f0:	f000 fa3c 	bl	8002d6c <__sinit>
 80028f4:	ab05      	add	r3, sp, #20
 80028f6:	9a04      	ldr	r2, [sp, #16]
 80028f8:	68a1      	ldr	r1, [r4, #8]
 80028fa:	0020      	movs	r0, r4
 80028fc:	9301      	str	r3, [sp, #4]
 80028fe:	f000 fc05 	bl	800310c <_vfiprintf_r>
 8002902:	bc16      	pop	{r1, r2, r4}
 8002904:	bc08      	pop	{r3}
 8002906:	b004      	add	sp, #16
 8002908:	4718      	bx	r3
 800290a:	46c0      	nop			; (mov r8, r8)
 800290c:	20000010 	.word	0x20000010

08002910 <_puts_r>:
 8002910:	b570      	push	{r4, r5, r6, lr}
 8002912:	0005      	movs	r5, r0
 8002914:	000e      	movs	r6, r1
 8002916:	2800      	cmp	r0, #0
 8002918:	d004      	beq.n	8002924 <_puts_r+0x14>
 800291a:	6983      	ldr	r3, [r0, #24]
 800291c:	2b00      	cmp	r3, #0
 800291e:	d101      	bne.n	8002924 <_puts_r+0x14>
 8002920:	f000 fa24 	bl	8002d6c <__sinit>
 8002924:	69ab      	ldr	r3, [r5, #24]
 8002926:	68ac      	ldr	r4, [r5, #8]
 8002928:	2b00      	cmp	r3, #0
 800292a:	d102      	bne.n	8002932 <_puts_r+0x22>
 800292c:	0028      	movs	r0, r5
 800292e:	f000 fa1d 	bl	8002d6c <__sinit>
 8002932:	4b24      	ldr	r3, [pc, #144]	; (80029c4 <_puts_r+0xb4>)
 8002934:	429c      	cmp	r4, r3
 8002936:	d10f      	bne.n	8002958 <_puts_r+0x48>
 8002938:	686c      	ldr	r4, [r5, #4]
 800293a:	89a3      	ldrh	r3, [r4, #12]
 800293c:	071b      	lsls	r3, r3, #28
 800293e:	d502      	bpl.n	8002946 <_puts_r+0x36>
 8002940:	6923      	ldr	r3, [r4, #16]
 8002942:	2b00      	cmp	r3, #0
 8002944:	d11f      	bne.n	8002986 <_puts_r+0x76>
 8002946:	0021      	movs	r1, r4
 8002948:	0028      	movs	r0, r5
 800294a:	f000 f8a1 	bl	8002a90 <__swsetup_r>
 800294e:	2800      	cmp	r0, #0
 8002950:	d019      	beq.n	8002986 <_puts_r+0x76>
 8002952:	2001      	movs	r0, #1
 8002954:	4240      	negs	r0, r0
 8002956:	bd70      	pop	{r4, r5, r6, pc}
 8002958:	4b1b      	ldr	r3, [pc, #108]	; (80029c8 <_puts_r+0xb8>)
 800295a:	429c      	cmp	r4, r3
 800295c:	d101      	bne.n	8002962 <_puts_r+0x52>
 800295e:	68ac      	ldr	r4, [r5, #8]
 8002960:	e7eb      	b.n	800293a <_puts_r+0x2a>
 8002962:	4b1a      	ldr	r3, [pc, #104]	; (80029cc <_puts_r+0xbc>)
 8002964:	429c      	cmp	r4, r3
 8002966:	d1e8      	bne.n	800293a <_puts_r+0x2a>
 8002968:	68ec      	ldr	r4, [r5, #12]
 800296a:	e7e6      	b.n	800293a <_puts_r+0x2a>
 800296c:	3601      	adds	r6, #1
 800296e:	60a3      	str	r3, [r4, #8]
 8002970:	2b00      	cmp	r3, #0
 8002972:	da04      	bge.n	800297e <_puts_r+0x6e>
 8002974:	69a2      	ldr	r2, [r4, #24]
 8002976:	429a      	cmp	r2, r3
 8002978:	dc16      	bgt.n	80029a8 <_puts_r+0x98>
 800297a:	290a      	cmp	r1, #10
 800297c:	d014      	beq.n	80029a8 <_puts_r+0x98>
 800297e:	6823      	ldr	r3, [r4, #0]
 8002980:	1c5a      	adds	r2, r3, #1
 8002982:	6022      	str	r2, [r4, #0]
 8002984:	7019      	strb	r1, [r3, #0]
 8002986:	68a3      	ldr	r3, [r4, #8]
 8002988:	7831      	ldrb	r1, [r6, #0]
 800298a:	3b01      	subs	r3, #1
 800298c:	2900      	cmp	r1, #0
 800298e:	d1ed      	bne.n	800296c <_puts_r+0x5c>
 8002990:	60a3      	str	r3, [r4, #8]
 8002992:	2b00      	cmp	r3, #0
 8002994:	da0f      	bge.n	80029b6 <_puts_r+0xa6>
 8002996:	0022      	movs	r2, r4
 8002998:	310a      	adds	r1, #10
 800299a:	0028      	movs	r0, r5
 800299c:	f000 f822 	bl	80029e4 <__swbuf_r>
 80029a0:	1c43      	adds	r3, r0, #1
 80029a2:	d0d6      	beq.n	8002952 <_puts_r+0x42>
 80029a4:	200a      	movs	r0, #10
 80029a6:	e7d6      	b.n	8002956 <_puts_r+0x46>
 80029a8:	0022      	movs	r2, r4
 80029aa:	0028      	movs	r0, r5
 80029ac:	f000 f81a 	bl	80029e4 <__swbuf_r>
 80029b0:	1c43      	adds	r3, r0, #1
 80029b2:	d1e8      	bne.n	8002986 <_puts_r+0x76>
 80029b4:	e7cd      	b.n	8002952 <_puts_r+0x42>
 80029b6:	200a      	movs	r0, #10
 80029b8:	6823      	ldr	r3, [r4, #0]
 80029ba:	1c5a      	adds	r2, r3, #1
 80029bc:	6022      	str	r2, [r4, #0]
 80029be:	7018      	strb	r0, [r3, #0]
 80029c0:	e7c9      	b.n	8002956 <_puts_r+0x46>
 80029c2:	46c0      	nop			; (mov r8, r8)
 80029c4:	080038ac 	.word	0x080038ac
 80029c8:	080038cc 	.word	0x080038cc
 80029cc:	0800388c 	.word	0x0800388c

080029d0 <puts>:
 80029d0:	b510      	push	{r4, lr}
 80029d2:	4b03      	ldr	r3, [pc, #12]	; (80029e0 <puts+0x10>)
 80029d4:	0001      	movs	r1, r0
 80029d6:	6818      	ldr	r0, [r3, #0]
 80029d8:	f7ff ff9a 	bl	8002910 <_puts_r>
 80029dc:	bd10      	pop	{r4, pc}
 80029de:	46c0      	nop			; (mov r8, r8)
 80029e0:	20000010 	.word	0x20000010

080029e4 <__swbuf_r>:
 80029e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029e6:	0005      	movs	r5, r0
 80029e8:	000e      	movs	r6, r1
 80029ea:	0014      	movs	r4, r2
 80029ec:	2800      	cmp	r0, #0
 80029ee:	d004      	beq.n	80029fa <__swbuf_r+0x16>
 80029f0:	6983      	ldr	r3, [r0, #24]
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d101      	bne.n	80029fa <__swbuf_r+0x16>
 80029f6:	f000 f9b9 	bl	8002d6c <__sinit>
 80029fa:	4b22      	ldr	r3, [pc, #136]	; (8002a84 <__swbuf_r+0xa0>)
 80029fc:	429c      	cmp	r4, r3
 80029fe:	d12d      	bne.n	8002a5c <__swbuf_r+0x78>
 8002a00:	686c      	ldr	r4, [r5, #4]
 8002a02:	69a3      	ldr	r3, [r4, #24]
 8002a04:	60a3      	str	r3, [r4, #8]
 8002a06:	89a3      	ldrh	r3, [r4, #12]
 8002a08:	071b      	lsls	r3, r3, #28
 8002a0a:	d531      	bpl.n	8002a70 <__swbuf_r+0x8c>
 8002a0c:	6923      	ldr	r3, [r4, #16]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d02e      	beq.n	8002a70 <__swbuf_r+0x8c>
 8002a12:	6823      	ldr	r3, [r4, #0]
 8002a14:	6922      	ldr	r2, [r4, #16]
 8002a16:	b2f7      	uxtb	r7, r6
 8002a18:	1a98      	subs	r0, r3, r2
 8002a1a:	6963      	ldr	r3, [r4, #20]
 8002a1c:	b2f6      	uxtb	r6, r6
 8002a1e:	4283      	cmp	r3, r0
 8002a20:	dc05      	bgt.n	8002a2e <__swbuf_r+0x4a>
 8002a22:	0021      	movs	r1, r4
 8002a24:	0028      	movs	r0, r5
 8002a26:	f000 f933 	bl	8002c90 <_fflush_r>
 8002a2a:	2800      	cmp	r0, #0
 8002a2c:	d126      	bne.n	8002a7c <__swbuf_r+0x98>
 8002a2e:	68a3      	ldr	r3, [r4, #8]
 8002a30:	3001      	adds	r0, #1
 8002a32:	3b01      	subs	r3, #1
 8002a34:	60a3      	str	r3, [r4, #8]
 8002a36:	6823      	ldr	r3, [r4, #0]
 8002a38:	1c5a      	adds	r2, r3, #1
 8002a3a:	6022      	str	r2, [r4, #0]
 8002a3c:	701f      	strb	r7, [r3, #0]
 8002a3e:	6963      	ldr	r3, [r4, #20]
 8002a40:	4283      	cmp	r3, r0
 8002a42:	d004      	beq.n	8002a4e <__swbuf_r+0x6a>
 8002a44:	89a3      	ldrh	r3, [r4, #12]
 8002a46:	07db      	lsls	r3, r3, #31
 8002a48:	d51a      	bpl.n	8002a80 <__swbuf_r+0x9c>
 8002a4a:	2e0a      	cmp	r6, #10
 8002a4c:	d118      	bne.n	8002a80 <__swbuf_r+0x9c>
 8002a4e:	0021      	movs	r1, r4
 8002a50:	0028      	movs	r0, r5
 8002a52:	f000 f91d 	bl	8002c90 <_fflush_r>
 8002a56:	2800      	cmp	r0, #0
 8002a58:	d012      	beq.n	8002a80 <__swbuf_r+0x9c>
 8002a5a:	e00f      	b.n	8002a7c <__swbuf_r+0x98>
 8002a5c:	4b0a      	ldr	r3, [pc, #40]	; (8002a88 <__swbuf_r+0xa4>)
 8002a5e:	429c      	cmp	r4, r3
 8002a60:	d101      	bne.n	8002a66 <__swbuf_r+0x82>
 8002a62:	68ac      	ldr	r4, [r5, #8]
 8002a64:	e7cd      	b.n	8002a02 <__swbuf_r+0x1e>
 8002a66:	4b09      	ldr	r3, [pc, #36]	; (8002a8c <__swbuf_r+0xa8>)
 8002a68:	429c      	cmp	r4, r3
 8002a6a:	d1ca      	bne.n	8002a02 <__swbuf_r+0x1e>
 8002a6c:	68ec      	ldr	r4, [r5, #12]
 8002a6e:	e7c8      	b.n	8002a02 <__swbuf_r+0x1e>
 8002a70:	0021      	movs	r1, r4
 8002a72:	0028      	movs	r0, r5
 8002a74:	f000 f80c 	bl	8002a90 <__swsetup_r>
 8002a78:	2800      	cmp	r0, #0
 8002a7a:	d0ca      	beq.n	8002a12 <__swbuf_r+0x2e>
 8002a7c:	2601      	movs	r6, #1
 8002a7e:	4276      	negs	r6, r6
 8002a80:	0030      	movs	r0, r6
 8002a82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002a84:	080038ac 	.word	0x080038ac
 8002a88:	080038cc 	.word	0x080038cc
 8002a8c:	0800388c 	.word	0x0800388c

08002a90 <__swsetup_r>:
 8002a90:	4b36      	ldr	r3, [pc, #216]	; (8002b6c <__swsetup_r+0xdc>)
 8002a92:	b570      	push	{r4, r5, r6, lr}
 8002a94:	681d      	ldr	r5, [r3, #0]
 8002a96:	0006      	movs	r6, r0
 8002a98:	000c      	movs	r4, r1
 8002a9a:	2d00      	cmp	r5, #0
 8002a9c:	d005      	beq.n	8002aaa <__swsetup_r+0x1a>
 8002a9e:	69ab      	ldr	r3, [r5, #24]
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d102      	bne.n	8002aaa <__swsetup_r+0x1a>
 8002aa4:	0028      	movs	r0, r5
 8002aa6:	f000 f961 	bl	8002d6c <__sinit>
 8002aaa:	4b31      	ldr	r3, [pc, #196]	; (8002b70 <__swsetup_r+0xe0>)
 8002aac:	429c      	cmp	r4, r3
 8002aae:	d10f      	bne.n	8002ad0 <__swsetup_r+0x40>
 8002ab0:	686c      	ldr	r4, [r5, #4]
 8002ab2:	230c      	movs	r3, #12
 8002ab4:	5ee2      	ldrsh	r2, [r4, r3]
 8002ab6:	b293      	uxth	r3, r2
 8002ab8:	0719      	lsls	r1, r3, #28
 8002aba:	d42d      	bmi.n	8002b18 <__swsetup_r+0x88>
 8002abc:	06d9      	lsls	r1, r3, #27
 8002abe:	d411      	bmi.n	8002ae4 <__swsetup_r+0x54>
 8002ac0:	2309      	movs	r3, #9
 8002ac2:	2001      	movs	r0, #1
 8002ac4:	6033      	str	r3, [r6, #0]
 8002ac6:	3337      	adds	r3, #55	; 0x37
 8002ac8:	4313      	orrs	r3, r2
 8002aca:	81a3      	strh	r3, [r4, #12]
 8002acc:	4240      	negs	r0, r0
 8002ace:	bd70      	pop	{r4, r5, r6, pc}
 8002ad0:	4b28      	ldr	r3, [pc, #160]	; (8002b74 <__swsetup_r+0xe4>)
 8002ad2:	429c      	cmp	r4, r3
 8002ad4:	d101      	bne.n	8002ada <__swsetup_r+0x4a>
 8002ad6:	68ac      	ldr	r4, [r5, #8]
 8002ad8:	e7eb      	b.n	8002ab2 <__swsetup_r+0x22>
 8002ada:	4b27      	ldr	r3, [pc, #156]	; (8002b78 <__swsetup_r+0xe8>)
 8002adc:	429c      	cmp	r4, r3
 8002ade:	d1e8      	bne.n	8002ab2 <__swsetup_r+0x22>
 8002ae0:	68ec      	ldr	r4, [r5, #12]
 8002ae2:	e7e6      	b.n	8002ab2 <__swsetup_r+0x22>
 8002ae4:	075b      	lsls	r3, r3, #29
 8002ae6:	d513      	bpl.n	8002b10 <__swsetup_r+0x80>
 8002ae8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002aea:	2900      	cmp	r1, #0
 8002aec:	d008      	beq.n	8002b00 <__swsetup_r+0x70>
 8002aee:	0023      	movs	r3, r4
 8002af0:	3344      	adds	r3, #68	; 0x44
 8002af2:	4299      	cmp	r1, r3
 8002af4:	d002      	beq.n	8002afc <__swsetup_r+0x6c>
 8002af6:	0030      	movs	r0, r6
 8002af8:	f000 fa38 	bl	8002f6c <_free_r>
 8002afc:	2300      	movs	r3, #0
 8002afe:	6363      	str	r3, [r4, #52]	; 0x34
 8002b00:	2224      	movs	r2, #36	; 0x24
 8002b02:	89a3      	ldrh	r3, [r4, #12]
 8002b04:	4393      	bics	r3, r2
 8002b06:	81a3      	strh	r3, [r4, #12]
 8002b08:	2300      	movs	r3, #0
 8002b0a:	6063      	str	r3, [r4, #4]
 8002b0c:	6923      	ldr	r3, [r4, #16]
 8002b0e:	6023      	str	r3, [r4, #0]
 8002b10:	2308      	movs	r3, #8
 8002b12:	89a2      	ldrh	r2, [r4, #12]
 8002b14:	4313      	orrs	r3, r2
 8002b16:	81a3      	strh	r3, [r4, #12]
 8002b18:	6923      	ldr	r3, [r4, #16]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d10b      	bne.n	8002b36 <__swsetup_r+0xa6>
 8002b1e:	21a0      	movs	r1, #160	; 0xa0
 8002b20:	2280      	movs	r2, #128	; 0x80
 8002b22:	89a3      	ldrh	r3, [r4, #12]
 8002b24:	0089      	lsls	r1, r1, #2
 8002b26:	0092      	lsls	r2, r2, #2
 8002b28:	400b      	ands	r3, r1
 8002b2a:	4293      	cmp	r3, r2
 8002b2c:	d003      	beq.n	8002b36 <__swsetup_r+0xa6>
 8002b2e:	0021      	movs	r1, r4
 8002b30:	0030      	movs	r0, r6
 8002b32:	f000 f9d7 	bl	8002ee4 <__smakebuf_r>
 8002b36:	2301      	movs	r3, #1
 8002b38:	89a2      	ldrh	r2, [r4, #12]
 8002b3a:	4013      	ands	r3, r2
 8002b3c:	d011      	beq.n	8002b62 <__swsetup_r+0xd2>
 8002b3e:	2300      	movs	r3, #0
 8002b40:	60a3      	str	r3, [r4, #8]
 8002b42:	6963      	ldr	r3, [r4, #20]
 8002b44:	425b      	negs	r3, r3
 8002b46:	61a3      	str	r3, [r4, #24]
 8002b48:	2000      	movs	r0, #0
 8002b4a:	6923      	ldr	r3, [r4, #16]
 8002b4c:	4283      	cmp	r3, r0
 8002b4e:	d1be      	bne.n	8002ace <__swsetup_r+0x3e>
 8002b50:	230c      	movs	r3, #12
 8002b52:	5ee2      	ldrsh	r2, [r4, r3]
 8002b54:	0613      	lsls	r3, r2, #24
 8002b56:	d5ba      	bpl.n	8002ace <__swsetup_r+0x3e>
 8002b58:	2340      	movs	r3, #64	; 0x40
 8002b5a:	4313      	orrs	r3, r2
 8002b5c:	81a3      	strh	r3, [r4, #12]
 8002b5e:	3801      	subs	r0, #1
 8002b60:	e7b5      	b.n	8002ace <__swsetup_r+0x3e>
 8002b62:	0792      	lsls	r2, r2, #30
 8002b64:	d400      	bmi.n	8002b68 <__swsetup_r+0xd8>
 8002b66:	6963      	ldr	r3, [r4, #20]
 8002b68:	60a3      	str	r3, [r4, #8]
 8002b6a:	e7ed      	b.n	8002b48 <__swsetup_r+0xb8>
 8002b6c:	20000010 	.word	0x20000010
 8002b70:	080038ac 	.word	0x080038ac
 8002b74:	080038cc 	.word	0x080038cc
 8002b78:	0800388c 	.word	0x0800388c

08002b7c <__sflush_r>:
 8002b7c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002b7e:	898a      	ldrh	r2, [r1, #12]
 8002b80:	0005      	movs	r5, r0
 8002b82:	000c      	movs	r4, r1
 8002b84:	0713      	lsls	r3, r2, #28
 8002b86:	d460      	bmi.n	8002c4a <__sflush_r+0xce>
 8002b88:	684b      	ldr	r3, [r1, #4]
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	dc04      	bgt.n	8002b98 <__sflush_r+0x1c>
 8002b8e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	dc01      	bgt.n	8002b98 <__sflush_r+0x1c>
 8002b94:	2000      	movs	r0, #0
 8002b96:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002b98:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8002b9a:	2f00      	cmp	r7, #0
 8002b9c:	d0fa      	beq.n	8002b94 <__sflush_r+0x18>
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	682e      	ldr	r6, [r5, #0]
 8002ba2:	602b      	str	r3, [r5, #0]
 8002ba4:	2380      	movs	r3, #128	; 0x80
 8002ba6:	015b      	lsls	r3, r3, #5
 8002ba8:	6a21      	ldr	r1, [r4, #32]
 8002baa:	401a      	ands	r2, r3
 8002bac:	d034      	beq.n	8002c18 <__sflush_r+0x9c>
 8002bae:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002bb0:	89a3      	ldrh	r3, [r4, #12]
 8002bb2:	075b      	lsls	r3, r3, #29
 8002bb4:	d506      	bpl.n	8002bc4 <__sflush_r+0x48>
 8002bb6:	6863      	ldr	r3, [r4, #4]
 8002bb8:	1ac0      	subs	r0, r0, r3
 8002bba:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d001      	beq.n	8002bc4 <__sflush_r+0x48>
 8002bc0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002bc2:	1ac0      	subs	r0, r0, r3
 8002bc4:	0002      	movs	r2, r0
 8002bc6:	6a21      	ldr	r1, [r4, #32]
 8002bc8:	2300      	movs	r3, #0
 8002bca:	0028      	movs	r0, r5
 8002bcc:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8002bce:	47b8      	blx	r7
 8002bd0:	89a1      	ldrh	r1, [r4, #12]
 8002bd2:	1c43      	adds	r3, r0, #1
 8002bd4:	d106      	bne.n	8002be4 <__sflush_r+0x68>
 8002bd6:	682b      	ldr	r3, [r5, #0]
 8002bd8:	2b1d      	cmp	r3, #29
 8002bda:	d830      	bhi.n	8002c3e <__sflush_r+0xc2>
 8002bdc:	4a2b      	ldr	r2, [pc, #172]	; (8002c8c <__sflush_r+0x110>)
 8002bde:	40da      	lsrs	r2, r3
 8002be0:	07d3      	lsls	r3, r2, #31
 8002be2:	d52c      	bpl.n	8002c3e <__sflush_r+0xc2>
 8002be4:	2300      	movs	r3, #0
 8002be6:	6063      	str	r3, [r4, #4]
 8002be8:	6923      	ldr	r3, [r4, #16]
 8002bea:	6023      	str	r3, [r4, #0]
 8002bec:	04cb      	lsls	r3, r1, #19
 8002bee:	d505      	bpl.n	8002bfc <__sflush_r+0x80>
 8002bf0:	1c43      	adds	r3, r0, #1
 8002bf2:	d102      	bne.n	8002bfa <__sflush_r+0x7e>
 8002bf4:	682b      	ldr	r3, [r5, #0]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d100      	bne.n	8002bfc <__sflush_r+0x80>
 8002bfa:	6560      	str	r0, [r4, #84]	; 0x54
 8002bfc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002bfe:	602e      	str	r6, [r5, #0]
 8002c00:	2900      	cmp	r1, #0
 8002c02:	d0c7      	beq.n	8002b94 <__sflush_r+0x18>
 8002c04:	0023      	movs	r3, r4
 8002c06:	3344      	adds	r3, #68	; 0x44
 8002c08:	4299      	cmp	r1, r3
 8002c0a:	d002      	beq.n	8002c12 <__sflush_r+0x96>
 8002c0c:	0028      	movs	r0, r5
 8002c0e:	f000 f9ad 	bl	8002f6c <_free_r>
 8002c12:	2000      	movs	r0, #0
 8002c14:	6360      	str	r0, [r4, #52]	; 0x34
 8002c16:	e7be      	b.n	8002b96 <__sflush_r+0x1a>
 8002c18:	2301      	movs	r3, #1
 8002c1a:	0028      	movs	r0, r5
 8002c1c:	47b8      	blx	r7
 8002c1e:	1c43      	adds	r3, r0, #1
 8002c20:	d1c6      	bne.n	8002bb0 <__sflush_r+0x34>
 8002c22:	682b      	ldr	r3, [r5, #0]
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d0c3      	beq.n	8002bb0 <__sflush_r+0x34>
 8002c28:	2b1d      	cmp	r3, #29
 8002c2a:	d001      	beq.n	8002c30 <__sflush_r+0xb4>
 8002c2c:	2b16      	cmp	r3, #22
 8002c2e:	d101      	bne.n	8002c34 <__sflush_r+0xb8>
 8002c30:	602e      	str	r6, [r5, #0]
 8002c32:	e7af      	b.n	8002b94 <__sflush_r+0x18>
 8002c34:	2340      	movs	r3, #64	; 0x40
 8002c36:	89a2      	ldrh	r2, [r4, #12]
 8002c38:	4313      	orrs	r3, r2
 8002c3a:	81a3      	strh	r3, [r4, #12]
 8002c3c:	e7ab      	b.n	8002b96 <__sflush_r+0x1a>
 8002c3e:	2340      	movs	r3, #64	; 0x40
 8002c40:	430b      	orrs	r3, r1
 8002c42:	2001      	movs	r0, #1
 8002c44:	81a3      	strh	r3, [r4, #12]
 8002c46:	4240      	negs	r0, r0
 8002c48:	e7a5      	b.n	8002b96 <__sflush_r+0x1a>
 8002c4a:	690f      	ldr	r7, [r1, #16]
 8002c4c:	2f00      	cmp	r7, #0
 8002c4e:	d0a1      	beq.n	8002b94 <__sflush_r+0x18>
 8002c50:	680b      	ldr	r3, [r1, #0]
 8002c52:	600f      	str	r7, [r1, #0]
 8002c54:	1bdb      	subs	r3, r3, r7
 8002c56:	9301      	str	r3, [sp, #4]
 8002c58:	2300      	movs	r3, #0
 8002c5a:	0792      	lsls	r2, r2, #30
 8002c5c:	d100      	bne.n	8002c60 <__sflush_r+0xe4>
 8002c5e:	694b      	ldr	r3, [r1, #20]
 8002c60:	60a3      	str	r3, [r4, #8]
 8002c62:	9b01      	ldr	r3, [sp, #4]
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	dc00      	bgt.n	8002c6a <__sflush_r+0xee>
 8002c68:	e794      	b.n	8002b94 <__sflush_r+0x18>
 8002c6a:	9b01      	ldr	r3, [sp, #4]
 8002c6c:	003a      	movs	r2, r7
 8002c6e:	6a21      	ldr	r1, [r4, #32]
 8002c70:	0028      	movs	r0, r5
 8002c72:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8002c74:	47b0      	blx	r6
 8002c76:	2800      	cmp	r0, #0
 8002c78:	dc03      	bgt.n	8002c82 <__sflush_r+0x106>
 8002c7a:	2340      	movs	r3, #64	; 0x40
 8002c7c:	89a2      	ldrh	r2, [r4, #12]
 8002c7e:	4313      	orrs	r3, r2
 8002c80:	e7df      	b.n	8002c42 <__sflush_r+0xc6>
 8002c82:	9b01      	ldr	r3, [sp, #4]
 8002c84:	183f      	adds	r7, r7, r0
 8002c86:	1a1b      	subs	r3, r3, r0
 8002c88:	9301      	str	r3, [sp, #4]
 8002c8a:	e7ea      	b.n	8002c62 <__sflush_r+0xe6>
 8002c8c:	20400001 	.word	0x20400001

08002c90 <_fflush_r>:
 8002c90:	690b      	ldr	r3, [r1, #16]
 8002c92:	b570      	push	{r4, r5, r6, lr}
 8002c94:	0005      	movs	r5, r0
 8002c96:	000c      	movs	r4, r1
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d101      	bne.n	8002ca0 <_fflush_r+0x10>
 8002c9c:	2000      	movs	r0, #0
 8002c9e:	bd70      	pop	{r4, r5, r6, pc}
 8002ca0:	2800      	cmp	r0, #0
 8002ca2:	d004      	beq.n	8002cae <_fflush_r+0x1e>
 8002ca4:	6983      	ldr	r3, [r0, #24]
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d101      	bne.n	8002cae <_fflush_r+0x1e>
 8002caa:	f000 f85f 	bl	8002d6c <__sinit>
 8002cae:	4b0b      	ldr	r3, [pc, #44]	; (8002cdc <_fflush_r+0x4c>)
 8002cb0:	429c      	cmp	r4, r3
 8002cb2:	d109      	bne.n	8002cc8 <_fflush_r+0x38>
 8002cb4:	686c      	ldr	r4, [r5, #4]
 8002cb6:	220c      	movs	r2, #12
 8002cb8:	5ea3      	ldrsh	r3, [r4, r2]
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d0ee      	beq.n	8002c9c <_fflush_r+0xc>
 8002cbe:	0021      	movs	r1, r4
 8002cc0:	0028      	movs	r0, r5
 8002cc2:	f7ff ff5b 	bl	8002b7c <__sflush_r>
 8002cc6:	e7ea      	b.n	8002c9e <_fflush_r+0xe>
 8002cc8:	4b05      	ldr	r3, [pc, #20]	; (8002ce0 <_fflush_r+0x50>)
 8002cca:	429c      	cmp	r4, r3
 8002ccc:	d101      	bne.n	8002cd2 <_fflush_r+0x42>
 8002cce:	68ac      	ldr	r4, [r5, #8]
 8002cd0:	e7f1      	b.n	8002cb6 <_fflush_r+0x26>
 8002cd2:	4b04      	ldr	r3, [pc, #16]	; (8002ce4 <_fflush_r+0x54>)
 8002cd4:	429c      	cmp	r4, r3
 8002cd6:	d1ee      	bne.n	8002cb6 <_fflush_r+0x26>
 8002cd8:	68ec      	ldr	r4, [r5, #12]
 8002cda:	e7ec      	b.n	8002cb6 <_fflush_r+0x26>
 8002cdc:	080038ac 	.word	0x080038ac
 8002ce0:	080038cc 	.word	0x080038cc
 8002ce4:	0800388c 	.word	0x0800388c

08002ce8 <std>:
 8002ce8:	2300      	movs	r3, #0
 8002cea:	b510      	push	{r4, lr}
 8002cec:	0004      	movs	r4, r0
 8002cee:	6003      	str	r3, [r0, #0]
 8002cf0:	6043      	str	r3, [r0, #4]
 8002cf2:	6083      	str	r3, [r0, #8]
 8002cf4:	8181      	strh	r1, [r0, #12]
 8002cf6:	6643      	str	r3, [r0, #100]	; 0x64
 8002cf8:	81c2      	strh	r2, [r0, #14]
 8002cfa:	6103      	str	r3, [r0, #16]
 8002cfc:	6143      	str	r3, [r0, #20]
 8002cfe:	6183      	str	r3, [r0, #24]
 8002d00:	0019      	movs	r1, r3
 8002d02:	2208      	movs	r2, #8
 8002d04:	305c      	adds	r0, #92	; 0x5c
 8002d06:	f7ff fde1 	bl	80028cc <memset>
 8002d0a:	4b05      	ldr	r3, [pc, #20]	; (8002d20 <std+0x38>)
 8002d0c:	6224      	str	r4, [r4, #32]
 8002d0e:	6263      	str	r3, [r4, #36]	; 0x24
 8002d10:	4b04      	ldr	r3, [pc, #16]	; (8002d24 <std+0x3c>)
 8002d12:	62a3      	str	r3, [r4, #40]	; 0x28
 8002d14:	4b04      	ldr	r3, [pc, #16]	; (8002d28 <std+0x40>)
 8002d16:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002d18:	4b04      	ldr	r3, [pc, #16]	; (8002d2c <std+0x44>)
 8002d1a:	6323      	str	r3, [r4, #48]	; 0x30
 8002d1c:	bd10      	pop	{r4, pc}
 8002d1e:	46c0      	nop			; (mov r8, r8)
 8002d20:	08003649 	.word	0x08003649
 8002d24:	08003671 	.word	0x08003671
 8002d28:	080036a9 	.word	0x080036a9
 8002d2c:	080036d5 	.word	0x080036d5

08002d30 <_cleanup_r>:
 8002d30:	b510      	push	{r4, lr}
 8002d32:	4902      	ldr	r1, [pc, #8]	; (8002d3c <_cleanup_r+0xc>)
 8002d34:	f000 f88c 	bl	8002e50 <_fwalk_reent>
 8002d38:	bd10      	pop	{r4, pc}
 8002d3a:	46c0      	nop			; (mov r8, r8)
 8002d3c:	08002c91 	.word	0x08002c91

08002d40 <__sfmoreglue>:
 8002d40:	b570      	push	{r4, r5, r6, lr}
 8002d42:	2568      	movs	r5, #104	; 0x68
 8002d44:	1e4a      	subs	r2, r1, #1
 8002d46:	4355      	muls	r5, r2
 8002d48:	000e      	movs	r6, r1
 8002d4a:	0029      	movs	r1, r5
 8002d4c:	3174      	adds	r1, #116	; 0x74
 8002d4e:	f000 f957 	bl	8003000 <_malloc_r>
 8002d52:	1e04      	subs	r4, r0, #0
 8002d54:	d008      	beq.n	8002d68 <__sfmoreglue+0x28>
 8002d56:	2100      	movs	r1, #0
 8002d58:	002a      	movs	r2, r5
 8002d5a:	6001      	str	r1, [r0, #0]
 8002d5c:	6046      	str	r6, [r0, #4]
 8002d5e:	300c      	adds	r0, #12
 8002d60:	60a0      	str	r0, [r4, #8]
 8002d62:	3268      	adds	r2, #104	; 0x68
 8002d64:	f7ff fdb2 	bl	80028cc <memset>
 8002d68:	0020      	movs	r0, r4
 8002d6a:	bd70      	pop	{r4, r5, r6, pc}

08002d6c <__sinit>:
 8002d6c:	6983      	ldr	r3, [r0, #24]
 8002d6e:	b513      	push	{r0, r1, r4, lr}
 8002d70:	0004      	movs	r4, r0
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d128      	bne.n	8002dc8 <__sinit+0x5c>
 8002d76:	6483      	str	r3, [r0, #72]	; 0x48
 8002d78:	64c3      	str	r3, [r0, #76]	; 0x4c
 8002d7a:	6503      	str	r3, [r0, #80]	; 0x50
 8002d7c:	4b13      	ldr	r3, [pc, #76]	; (8002dcc <__sinit+0x60>)
 8002d7e:	4a14      	ldr	r2, [pc, #80]	; (8002dd0 <__sinit+0x64>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	6282      	str	r2, [r0, #40]	; 0x28
 8002d84:	9301      	str	r3, [sp, #4]
 8002d86:	4298      	cmp	r0, r3
 8002d88:	d101      	bne.n	8002d8e <__sinit+0x22>
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	6183      	str	r3, [r0, #24]
 8002d8e:	0020      	movs	r0, r4
 8002d90:	f000 f820 	bl	8002dd4 <__sfp>
 8002d94:	6060      	str	r0, [r4, #4]
 8002d96:	0020      	movs	r0, r4
 8002d98:	f000 f81c 	bl	8002dd4 <__sfp>
 8002d9c:	60a0      	str	r0, [r4, #8]
 8002d9e:	0020      	movs	r0, r4
 8002da0:	f000 f818 	bl	8002dd4 <__sfp>
 8002da4:	2200      	movs	r2, #0
 8002da6:	60e0      	str	r0, [r4, #12]
 8002da8:	2104      	movs	r1, #4
 8002daa:	6860      	ldr	r0, [r4, #4]
 8002dac:	f7ff ff9c 	bl	8002ce8 <std>
 8002db0:	2201      	movs	r2, #1
 8002db2:	2109      	movs	r1, #9
 8002db4:	68a0      	ldr	r0, [r4, #8]
 8002db6:	f7ff ff97 	bl	8002ce8 <std>
 8002dba:	2202      	movs	r2, #2
 8002dbc:	2112      	movs	r1, #18
 8002dbe:	68e0      	ldr	r0, [r4, #12]
 8002dc0:	f7ff ff92 	bl	8002ce8 <std>
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	61a3      	str	r3, [r4, #24]
 8002dc8:	bd13      	pop	{r0, r1, r4, pc}
 8002dca:	46c0      	nop			; (mov r8, r8)
 8002dcc:	08003888 	.word	0x08003888
 8002dd0:	08002d31 	.word	0x08002d31

08002dd4 <__sfp>:
 8002dd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002dd6:	4b1c      	ldr	r3, [pc, #112]	; (8002e48 <__sfp+0x74>)
 8002dd8:	0007      	movs	r7, r0
 8002dda:	681e      	ldr	r6, [r3, #0]
 8002ddc:	69b3      	ldr	r3, [r6, #24]
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d102      	bne.n	8002de8 <__sfp+0x14>
 8002de2:	0030      	movs	r0, r6
 8002de4:	f7ff ffc2 	bl	8002d6c <__sinit>
 8002de8:	3648      	adds	r6, #72	; 0x48
 8002dea:	68b4      	ldr	r4, [r6, #8]
 8002dec:	6873      	ldr	r3, [r6, #4]
 8002dee:	3b01      	subs	r3, #1
 8002df0:	d504      	bpl.n	8002dfc <__sfp+0x28>
 8002df2:	6833      	ldr	r3, [r6, #0]
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d007      	beq.n	8002e08 <__sfp+0x34>
 8002df8:	6836      	ldr	r6, [r6, #0]
 8002dfa:	e7f6      	b.n	8002dea <__sfp+0x16>
 8002dfc:	220c      	movs	r2, #12
 8002dfe:	5ea5      	ldrsh	r5, [r4, r2]
 8002e00:	2d00      	cmp	r5, #0
 8002e02:	d00d      	beq.n	8002e20 <__sfp+0x4c>
 8002e04:	3468      	adds	r4, #104	; 0x68
 8002e06:	e7f2      	b.n	8002dee <__sfp+0x1a>
 8002e08:	2104      	movs	r1, #4
 8002e0a:	0038      	movs	r0, r7
 8002e0c:	f7ff ff98 	bl	8002d40 <__sfmoreglue>
 8002e10:	6030      	str	r0, [r6, #0]
 8002e12:	2800      	cmp	r0, #0
 8002e14:	d1f0      	bne.n	8002df8 <__sfp+0x24>
 8002e16:	230c      	movs	r3, #12
 8002e18:	0004      	movs	r4, r0
 8002e1a:	603b      	str	r3, [r7, #0]
 8002e1c:	0020      	movs	r0, r4
 8002e1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002e20:	0020      	movs	r0, r4
 8002e22:	4b0a      	ldr	r3, [pc, #40]	; (8002e4c <__sfp+0x78>)
 8002e24:	6665      	str	r5, [r4, #100]	; 0x64
 8002e26:	6025      	str	r5, [r4, #0]
 8002e28:	6065      	str	r5, [r4, #4]
 8002e2a:	60a5      	str	r5, [r4, #8]
 8002e2c:	60e3      	str	r3, [r4, #12]
 8002e2e:	6125      	str	r5, [r4, #16]
 8002e30:	6165      	str	r5, [r4, #20]
 8002e32:	61a5      	str	r5, [r4, #24]
 8002e34:	2208      	movs	r2, #8
 8002e36:	0029      	movs	r1, r5
 8002e38:	305c      	adds	r0, #92	; 0x5c
 8002e3a:	f7ff fd47 	bl	80028cc <memset>
 8002e3e:	6365      	str	r5, [r4, #52]	; 0x34
 8002e40:	63a5      	str	r5, [r4, #56]	; 0x38
 8002e42:	64a5      	str	r5, [r4, #72]	; 0x48
 8002e44:	64e5      	str	r5, [r4, #76]	; 0x4c
 8002e46:	e7e9      	b.n	8002e1c <__sfp+0x48>
 8002e48:	08003888 	.word	0x08003888
 8002e4c:	ffff0001 	.word	0xffff0001

08002e50 <_fwalk_reent>:
 8002e50:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002e52:	0004      	movs	r4, r0
 8002e54:	0007      	movs	r7, r0
 8002e56:	2600      	movs	r6, #0
 8002e58:	9101      	str	r1, [sp, #4]
 8002e5a:	3448      	adds	r4, #72	; 0x48
 8002e5c:	2c00      	cmp	r4, #0
 8002e5e:	d101      	bne.n	8002e64 <_fwalk_reent+0x14>
 8002e60:	0030      	movs	r0, r6
 8002e62:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002e64:	6863      	ldr	r3, [r4, #4]
 8002e66:	68a5      	ldr	r5, [r4, #8]
 8002e68:	9300      	str	r3, [sp, #0]
 8002e6a:	9b00      	ldr	r3, [sp, #0]
 8002e6c:	3b01      	subs	r3, #1
 8002e6e:	9300      	str	r3, [sp, #0]
 8002e70:	d501      	bpl.n	8002e76 <_fwalk_reent+0x26>
 8002e72:	6824      	ldr	r4, [r4, #0]
 8002e74:	e7f2      	b.n	8002e5c <_fwalk_reent+0xc>
 8002e76:	89ab      	ldrh	r3, [r5, #12]
 8002e78:	2b01      	cmp	r3, #1
 8002e7a:	d908      	bls.n	8002e8e <_fwalk_reent+0x3e>
 8002e7c:	220e      	movs	r2, #14
 8002e7e:	5eab      	ldrsh	r3, [r5, r2]
 8002e80:	3301      	adds	r3, #1
 8002e82:	d004      	beq.n	8002e8e <_fwalk_reent+0x3e>
 8002e84:	0029      	movs	r1, r5
 8002e86:	0038      	movs	r0, r7
 8002e88:	9b01      	ldr	r3, [sp, #4]
 8002e8a:	4798      	blx	r3
 8002e8c:	4306      	orrs	r6, r0
 8002e8e:	3568      	adds	r5, #104	; 0x68
 8002e90:	e7eb      	b.n	8002e6a <_fwalk_reent+0x1a>
	...

08002e94 <__swhatbuf_r>:
 8002e94:	b570      	push	{r4, r5, r6, lr}
 8002e96:	000e      	movs	r6, r1
 8002e98:	001d      	movs	r5, r3
 8002e9a:	230e      	movs	r3, #14
 8002e9c:	5ec9      	ldrsh	r1, [r1, r3]
 8002e9e:	b096      	sub	sp, #88	; 0x58
 8002ea0:	0014      	movs	r4, r2
 8002ea2:	2900      	cmp	r1, #0
 8002ea4:	da07      	bge.n	8002eb6 <__swhatbuf_r+0x22>
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	602b      	str	r3, [r5, #0]
 8002eaa:	89b3      	ldrh	r3, [r6, #12]
 8002eac:	061b      	lsls	r3, r3, #24
 8002eae:	d411      	bmi.n	8002ed4 <__swhatbuf_r+0x40>
 8002eb0:	2380      	movs	r3, #128	; 0x80
 8002eb2:	00db      	lsls	r3, r3, #3
 8002eb4:	e00f      	b.n	8002ed6 <__swhatbuf_r+0x42>
 8002eb6:	466a      	mov	r2, sp
 8002eb8:	f000 fc38 	bl	800372c <_fstat_r>
 8002ebc:	2800      	cmp	r0, #0
 8002ebe:	dbf2      	blt.n	8002ea6 <__swhatbuf_r+0x12>
 8002ec0:	22f0      	movs	r2, #240	; 0xf0
 8002ec2:	9b01      	ldr	r3, [sp, #4]
 8002ec4:	0212      	lsls	r2, r2, #8
 8002ec6:	4013      	ands	r3, r2
 8002ec8:	4a05      	ldr	r2, [pc, #20]	; (8002ee0 <__swhatbuf_r+0x4c>)
 8002eca:	189b      	adds	r3, r3, r2
 8002ecc:	425a      	negs	r2, r3
 8002ece:	4153      	adcs	r3, r2
 8002ed0:	602b      	str	r3, [r5, #0]
 8002ed2:	e7ed      	b.n	8002eb0 <__swhatbuf_r+0x1c>
 8002ed4:	2340      	movs	r3, #64	; 0x40
 8002ed6:	2000      	movs	r0, #0
 8002ed8:	6023      	str	r3, [r4, #0]
 8002eda:	b016      	add	sp, #88	; 0x58
 8002edc:	bd70      	pop	{r4, r5, r6, pc}
 8002ede:	46c0      	nop			; (mov r8, r8)
 8002ee0:	ffffe000 	.word	0xffffe000

08002ee4 <__smakebuf_r>:
 8002ee4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002ee6:	2602      	movs	r6, #2
 8002ee8:	898b      	ldrh	r3, [r1, #12]
 8002eea:	0005      	movs	r5, r0
 8002eec:	000c      	movs	r4, r1
 8002eee:	4233      	tst	r3, r6
 8002ef0:	d006      	beq.n	8002f00 <__smakebuf_r+0x1c>
 8002ef2:	0023      	movs	r3, r4
 8002ef4:	3347      	adds	r3, #71	; 0x47
 8002ef6:	6023      	str	r3, [r4, #0]
 8002ef8:	6123      	str	r3, [r4, #16]
 8002efa:	2301      	movs	r3, #1
 8002efc:	6163      	str	r3, [r4, #20]
 8002efe:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8002f00:	ab01      	add	r3, sp, #4
 8002f02:	466a      	mov	r2, sp
 8002f04:	f7ff ffc6 	bl	8002e94 <__swhatbuf_r>
 8002f08:	9900      	ldr	r1, [sp, #0]
 8002f0a:	0007      	movs	r7, r0
 8002f0c:	0028      	movs	r0, r5
 8002f0e:	f000 f877 	bl	8003000 <_malloc_r>
 8002f12:	2800      	cmp	r0, #0
 8002f14:	d108      	bne.n	8002f28 <__smakebuf_r+0x44>
 8002f16:	220c      	movs	r2, #12
 8002f18:	5ea3      	ldrsh	r3, [r4, r2]
 8002f1a:	059a      	lsls	r2, r3, #22
 8002f1c:	d4ef      	bmi.n	8002efe <__smakebuf_r+0x1a>
 8002f1e:	2203      	movs	r2, #3
 8002f20:	4393      	bics	r3, r2
 8002f22:	431e      	orrs	r6, r3
 8002f24:	81a6      	strh	r6, [r4, #12]
 8002f26:	e7e4      	b.n	8002ef2 <__smakebuf_r+0xe>
 8002f28:	4b0f      	ldr	r3, [pc, #60]	; (8002f68 <__smakebuf_r+0x84>)
 8002f2a:	62ab      	str	r3, [r5, #40]	; 0x28
 8002f2c:	2380      	movs	r3, #128	; 0x80
 8002f2e:	89a2      	ldrh	r2, [r4, #12]
 8002f30:	6020      	str	r0, [r4, #0]
 8002f32:	4313      	orrs	r3, r2
 8002f34:	81a3      	strh	r3, [r4, #12]
 8002f36:	9b00      	ldr	r3, [sp, #0]
 8002f38:	6120      	str	r0, [r4, #16]
 8002f3a:	6163      	str	r3, [r4, #20]
 8002f3c:	9b01      	ldr	r3, [sp, #4]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d00d      	beq.n	8002f5e <__smakebuf_r+0x7a>
 8002f42:	230e      	movs	r3, #14
 8002f44:	5ee1      	ldrsh	r1, [r4, r3]
 8002f46:	0028      	movs	r0, r5
 8002f48:	f000 fc02 	bl	8003750 <_isatty_r>
 8002f4c:	2800      	cmp	r0, #0
 8002f4e:	d006      	beq.n	8002f5e <__smakebuf_r+0x7a>
 8002f50:	2203      	movs	r2, #3
 8002f52:	89a3      	ldrh	r3, [r4, #12]
 8002f54:	4393      	bics	r3, r2
 8002f56:	001a      	movs	r2, r3
 8002f58:	2301      	movs	r3, #1
 8002f5a:	4313      	orrs	r3, r2
 8002f5c:	81a3      	strh	r3, [r4, #12]
 8002f5e:	89a0      	ldrh	r0, [r4, #12]
 8002f60:	4338      	orrs	r0, r7
 8002f62:	81a0      	strh	r0, [r4, #12]
 8002f64:	e7cb      	b.n	8002efe <__smakebuf_r+0x1a>
 8002f66:	46c0      	nop			; (mov r8, r8)
 8002f68:	08002d31 	.word	0x08002d31

08002f6c <_free_r>:
 8002f6c:	b570      	push	{r4, r5, r6, lr}
 8002f6e:	0005      	movs	r5, r0
 8002f70:	2900      	cmp	r1, #0
 8002f72:	d010      	beq.n	8002f96 <_free_r+0x2a>
 8002f74:	1f0c      	subs	r4, r1, #4
 8002f76:	6823      	ldr	r3, [r4, #0]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	da00      	bge.n	8002f7e <_free_r+0x12>
 8002f7c:	18e4      	adds	r4, r4, r3
 8002f7e:	0028      	movs	r0, r5
 8002f80:	f000 fc17 	bl	80037b2 <__malloc_lock>
 8002f84:	4a1d      	ldr	r2, [pc, #116]	; (8002ffc <_free_r+0x90>)
 8002f86:	6813      	ldr	r3, [r2, #0]
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d105      	bne.n	8002f98 <_free_r+0x2c>
 8002f8c:	6063      	str	r3, [r4, #4]
 8002f8e:	6014      	str	r4, [r2, #0]
 8002f90:	0028      	movs	r0, r5
 8002f92:	f000 fc0f 	bl	80037b4 <__malloc_unlock>
 8002f96:	bd70      	pop	{r4, r5, r6, pc}
 8002f98:	42a3      	cmp	r3, r4
 8002f9a:	d909      	bls.n	8002fb0 <_free_r+0x44>
 8002f9c:	6821      	ldr	r1, [r4, #0]
 8002f9e:	1860      	adds	r0, r4, r1
 8002fa0:	4283      	cmp	r3, r0
 8002fa2:	d1f3      	bne.n	8002f8c <_free_r+0x20>
 8002fa4:	6818      	ldr	r0, [r3, #0]
 8002fa6:	685b      	ldr	r3, [r3, #4]
 8002fa8:	1841      	adds	r1, r0, r1
 8002faa:	6021      	str	r1, [r4, #0]
 8002fac:	e7ee      	b.n	8002f8c <_free_r+0x20>
 8002fae:	0013      	movs	r3, r2
 8002fb0:	685a      	ldr	r2, [r3, #4]
 8002fb2:	2a00      	cmp	r2, #0
 8002fb4:	d001      	beq.n	8002fba <_free_r+0x4e>
 8002fb6:	42a2      	cmp	r2, r4
 8002fb8:	d9f9      	bls.n	8002fae <_free_r+0x42>
 8002fba:	6819      	ldr	r1, [r3, #0]
 8002fbc:	1858      	adds	r0, r3, r1
 8002fbe:	42a0      	cmp	r0, r4
 8002fc0:	d10b      	bne.n	8002fda <_free_r+0x6e>
 8002fc2:	6820      	ldr	r0, [r4, #0]
 8002fc4:	1809      	adds	r1, r1, r0
 8002fc6:	1858      	adds	r0, r3, r1
 8002fc8:	6019      	str	r1, [r3, #0]
 8002fca:	4282      	cmp	r2, r0
 8002fcc:	d1e0      	bne.n	8002f90 <_free_r+0x24>
 8002fce:	6810      	ldr	r0, [r2, #0]
 8002fd0:	6852      	ldr	r2, [r2, #4]
 8002fd2:	1841      	adds	r1, r0, r1
 8002fd4:	6019      	str	r1, [r3, #0]
 8002fd6:	605a      	str	r2, [r3, #4]
 8002fd8:	e7da      	b.n	8002f90 <_free_r+0x24>
 8002fda:	42a0      	cmp	r0, r4
 8002fdc:	d902      	bls.n	8002fe4 <_free_r+0x78>
 8002fde:	230c      	movs	r3, #12
 8002fe0:	602b      	str	r3, [r5, #0]
 8002fe2:	e7d5      	b.n	8002f90 <_free_r+0x24>
 8002fe4:	6821      	ldr	r1, [r4, #0]
 8002fe6:	1860      	adds	r0, r4, r1
 8002fe8:	4282      	cmp	r2, r0
 8002fea:	d103      	bne.n	8002ff4 <_free_r+0x88>
 8002fec:	6810      	ldr	r0, [r2, #0]
 8002fee:	6852      	ldr	r2, [r2, #4]
 8002ff0:	1841      	adds	r1, r0, r1
 8002ff2:	6021      	str	r1, [r4, #0]
 8002ff4:	6062      	str	r2, [r4, #4]
 8002ff6:	605c      	str	r4, [r3, #4]
 8002ff8:	e7ca      	b.n	8002f90 <_free_r+0x24>
 8002ffa:	46c0      	nop			; (mov r8, r8)
 8002ffc:	20000098 	.word	0x20000098

08003000 <_malloc_r>:
 8003000:	2303      	movs	r3, #3
 8003002:	b570      	push	{r4, r5, r6, lr}
 8003004:	1ccd      	adds	r5, r1, #3
 8003006:	439d      	bics	r5, r3
 8003008:	3508      	adds	r5, #8
 800300a:	0006      	movs	r6, r0
 800300c:	2d0c      	cmp	r5, #12
 800300e:	d21e      	bcs.n	800304e <_malloc_r+0x4e>
 8003010:	250c      	movs	r5, #12
 8003012:	42a9      	cmp	r1, r5
 8003014:	d81d      	bhi.n	8003052 <_malloc_r+0x52>
 8003016:	0030      	movs	r0, r6
 8003018:	f000 fbcb 	bl	80037b2 <__malloc_lock>
 800301c:	4a25      	ldr	r2, [pc, #148]	; (80030b4 <_malloc_r+0xb4>)
 800301e:	6814      	ldr	r4, [r2, #0]
 8003020:	0021      	movs	r1, r4
 8003022:	2900      	cmp	r1, #0
 8003024:	d119      	bne.n	800305a <_malloc_r+0x5a>
 8003026:	4c24      	ldr	r4, [pc, #144]	; (80030b8 <_malloc_r+0xb8>)
 8003028:	6823      	ldr	r3, [r4, #0]
 800302a:	2b00      	cmp	r3, #0
 800302c:	d103      	bne.n	8003036 <_malloc_r+0x36>
 800302e:	0030      	movs	r0, r6
 8003030:	f000 faf8 	bl	8003624 <_sbrk_r>
 8003034:	6020      	str	r0, [r4, #0]
 8003036:	0029      	movs	r1, r5
 8003038:	0030      	movs	r0, r6
 800303a:	f000 faf3 	bl	8003624 <_sbrk_r>
 800303e:	1c43      	adds	r3, r0, #1
 8003040:	d12b      	bne.n	800309a <_malloc_r+0x9a>
 8003042:	230c      	movs	r3, #12
 8003044:	0030      	movs	r0, r6
 8003046:	6033      	str	r3, [r6, #0]
 8003048:	f000 fbb4 	bl	80037b4 <__malloc_unlock>
 800304c:	e003      	b.n	8003056 <_malloc_r+0x56>
 800304e:	2d00      	cmp	r5, #0
 8003050:	dadf      	bge.n	8003012 <_malloc_r+0x12>
 8003052:	230c      	movs	r3, #12
 8003054:	6033      	str	r3, [r6, #0]
 8003056:	2000      	movs	r0, #0
 8003058:	bd70      	pop	{r4, r5, r6, pc}
 800305a:	680b      	ldr	r3, [r1, #0]
 800305c:	1b5b      	subs	r3, r3, r5
 800305e:	d419      	bmi.n	8003094 <_malloc_r+0x94>
 8003060:	2b0b      	cmp	r3, #11
 8003062:	d903      	bls.n	800306c <_malloc_r+0x6c>
 8003064:	600b      	str	r3, [r1, #0]
 8003066:	18cc      	adds	r4, r1, r3
 8003068:	6025      	str	r5, [r4, #0]
 800306a:	e003      	b.n	8003074 <_malloc_r+0x74>
 800306c:	684b      	ldr	r3, [r1, #4]
 800306e:	428c      	cmp	r4, r1
 8003070:	d10d      	bne.n	800308e <_malloc_r+0x8e>
 8003072:	6013      	str	r3, [r2, #0]
 8003074:	0030      	movs	r0, r6
 8003076:	f000 fb9d 	bl	80037b4 <__malloc_unlock>
 800307a:	0020      	movs	r0, r4
 800307c:	2207      	movs	r2, #7
 800307e:	300b      	adds	r0, #11
 8003080:	1d23      	adds	r3, r4, #4
 8003082:	4390      	bics	r0, r2
 8003084:	1ac3      	subs	r3, r0, r3
 8003086:	d0e7      	beq.n	8003058 <_malloc_r+0x58>
 8003088:	425a      	negs	r2, r3
 800308a:	50e2      	str	r2, [r4, r3]
 800308c:	e7e4      	b.n	8003058 <_malloc_r+0x58>
 800308e:	6063      	str	r3, [r4, #4]
 8003090:	000c      	movs	r4, r1
 8003092:	e7ef      	b.n	8003074 <_malloc_r+0x74>
 8003094:	000c      	movs	r4, r1
 8003096:	6849      	ldr	r1, [r1, #4]
 8003098:	e7c3      	b.n	8003022 <_malloc_r+0x22>
 800309a:	2303      	movs	r3, #3
 800309c:	1cc4      	adds	r4, r0, #3
 800309e:	439c      	bics	r4, r3
 80030a0:	42a0      	cmp	r0, r4
 80030a2:	d0e1      	beq.n	8003068 <_malloc_r+0x68>
 80030a4:	1a21      	subs	r1, r4, r0
 80030a6:	0030      	movs	r0, r6
 80030a8:	f000 fabc 	bl	8003624 <_sbrk_r>
 80030ac:	1c43      	adds	r3, r0, #1
 80030ae:	d1db      	bne.n	8003068 <_malloc_r+0x68>
 80030b0:	e7c7      	b.n	8003042 <_malloc_r+0x42>
 80030b2:	46c0      	nop			; (mov r8, r8)
 80030b4:	20000098 	.word	0x20000098
 80030b8:	2000009c 	.word	0x2000009c

080030bc <__sfputc_r>:
 80030bc:	6893      	ldr	r3, [r2, #8]
 80030be:	b510      	push	{r4, lr}
 80030c0:	3b01      	subs	r3, #1
 80030c2:	6093      	str	r3, [r2, #8]
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	da04      	bge.n	80030d2 <__sfputc_r+0x16>
 80030c8:	6994      	ldr	r4, [r2, #24]
 80030ca:	42a3      	cmp	r3, r4
 80030cc:	db07      	blt.n	80030de <__sfputc_r+0x22>
 80030ce:	290a      	cmp	r1, #10
 80030d0:	d005      	beq.n	80030de <__sfputc_r+0x22>
 80030d2:	6813      	ldr	r3, [r2, #0]
 80030d4:	1c58      	adds	r0, r3, #1
 80030d6:	6010      	str	r0, [r2, #0]
 80030d8:	7019      	strb	r1, [r3, #0]
 80030da:	0008      	movs	r0, r1
 80030dc:	bd10      	pop	{r4, pc}
 80030de:	f7ff fc81 	bl	80029e4 <__swbuf_r>
 80030e2:	0001      	movs	r1, r0
 80030e4:	e7f9      	b.n	80030da <__sfputc_r+0x1e>

080030e6 <__sfputs_r>:
 80030e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030e8:	0006      	movs	r6, r0
 80030ea:	000f      	movs	r7, r1
 80030ec:	0014      	movs	r4, r2
 80030ee:	18d5      	adds	r5, r2, r3
 80030f0:	42ac      	cmp	r4, r5
 80030f2:	d101      	bne.n	80030f8 <__sfputs_r+0x12>
 80030f4:	2000      	movs	r0, #0
 80030f6:	e007      	b.n	8003108 <__sfputs_r+0x22>
 80030f8:	7821      	ldrb	r1, [r4, #0]
 80030fa:	003a      	movs	r2, r7
 80030fc:	0030      	movs	r0, r6
 80030fe:	f7ff ffdd 	bl	80030bc <__sfputc_r>
 8003102:	3401      	adds	r4, #1
 8003104:	1c43      	adds	r3, r0, #1
 8003106:	d1f3      	bne.n	80030f0 <__sfputs_r+0xa>
 8003108:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800310c <_vfiprintf_r>:
 800310c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800310e:	b0a1      	sub	sp, #132	; 0x84
 8003110:	9003      	str	r0, [sp, #12]
 8003112:	000f      	movs	r7, r1
 8003114:	0016      	movs	r6, r2
 8003116:	001d      	movs	r5, r3
 8003118:	2800      	cmp	r0, #0
 800311a:	d005      	beq.n	8003128 <_vfiprintf_r+0x1c>
 800311c:	6983      	ldr	r3, [r0, #24]
 800311e:	9305      	str	r3, [sp, #20]
 8003120:	2b00      	cmp	r3, #0
 8003122:	d101      	bne.n	8003128 <_vfiprintf_r+0x1c>
 8003124:	f7ff fe22 	bl	8002d6c <__sinit>
 8003128:	4b7b      	ldr	r3, [pc, #492]	; (8003318 <_vfiprintf_r+0x20c>)
 800312a:	429f      	cmp	r7, r3
 800312c:	d15c      	bne.n	80031e8 <_vfiprintf_r+0xdc>
 800312e:	9b03      	ldr	r3, [sp, #12]
 8003130:	685f      	ldr	r7, [r3, #4]
 8003132:	89bb      	ldrh	r3, [r7, #12]
 8003134:	071b      	lsls	r3, r3, #28
 8003136:	d563      	bpl.n	8003200 <_vfiprintf_r+0xf4>
 8003138:	693b      	ldr	r3, [r7, #16]
 800313a:	2b00      	cmp	r3, #0
 800313c:	d060      	beq.n	8003200 <_vfiprintf_r+0xf4>
 800313e:	2300      	movs	r3, #0
 8003140:	ac08      	add	r4, sp, #32
 8003142:	6163      	str	r3, [r4, #20]
 8003144:	3320      	adds	r3, #32
 8003146:	7663      	strb	r3, [r4, #25]
 8003148:	3310      	adds	r3, #16
 800314a:	76a3      	strb	r3, [r4, #26]
 800314c:	9507      	str	r5, [sp, #28]
 800314e:	0035      	movs	r5, r6
 8003150:	782b      	ldrb	r3, [r5, #0]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d001      	beq.n	800315a <_vfiprintf_r+0x4e>
 8003156:	2b25      	cmp	r3, #37	; 0x25
 8003158:	d15c      	bne.n	8003214 <_vfiprintf_r+0x108>
 800315a:	1bab      	subs	r3, r5, r6
 800315c:	9305      	str	r3, [sp, #20]
 800315e:	d00c      	beq.n	800317a <_vfiprintf_r+0x6e>
 8003160:	0032      	movs	r2, r6
 8003162:	0039      	movs	r1, r7
 8003164:	9803      	ldr	r0, [sp, #12]
 8003166:	f7ff ffbe 	bl	80030e6 <__sfputs_r>
 800316a:	1c43      	adds	r3, r0, #1
 800316c:	d100      	bne.n	8003170 <_vfiprintf_r+0x64>
 800316e:	e0c4      	b.n	80032fa <_vfiprintf_r+0x1ee>
 8003170:	6962      	ldr	r2, [r4, #20]
 8003172:	9b05      	ldr	r3, [sp, #20]
 8003174:	4694      	mov	ip, r2
 8003176:	4463      	add	r3, ip
 8003178:	6163      	str	r3, [r4, #20]
 800317a:	782b      	ldrb	r3, [r5, #0]
 800317c:	2b00      	cmp	r3, #0
 800317e:	d100      	bne.n	8003182 <_vfiprintf_r+0x76>
 8003180:	e0bb      	b.n	80032fa <_vfiprintf_r+0x1ee>
 8003182:	2201      	movs	r2, #1
 8003184:	2300      	movs	r3, #0
 8003186:	4252      	negs	r2, r2
 8003188:	6062      	str	r2, [r4, #4]
 800318a:	a904      	add	r1, sp, #16
 800318c:	3254      	adds	r2, #84	; 0x54
 800318e:	1852      	adds	r2, r2, r1
 8003190:	1c6e      	adds	r6, r5, #1
 8003192:	6023      	str	r3, [r4, #0]
 8003194:	60e3      	str	r3, [r4, #12]
 8003196:	60a3      	str	r3, [r4, #8]
 8003198:	7013      	strb	r3, [r2, #0]
 800319a:	65a3      	str	r3, [r4, #88]	; 0x58
 800319c:	7831      	ldrb	r1, [r6, #0]
 800319e:	2205      	movs	r2, #5
 80031a0:	485e      	ldr	r0, [pc, #376]	; (800331c <_vfiprintf_r+0x210>)
 80031a2:	f000 fafb 	bl	800379c <memchr>
 80031a6:	1c75      	adds	r5, r6, #1
 80031a8:	2800      	cmp	r0, #0
 80031aa:	d135      	bne.n	8003218 <_vfiprintf_r+0x10c>
 80031ac:	6822      	ldr	r2, [r4, #0]
 80031ae:	06d3      	lsls	r3, r2, #27
 80031b0:	d504      	bpl.n	80031bc <_vfiprintf_r+0xb0>
 80031b2:	2353      	movs	r3, #83	; 0x53
 80031b4:	a904      	add	r1, sp, #16
 80031b6:	185b      	adds	r3, r3, r1
 80031b8:	2120      	movs	r1, #32
 80031ba:	7019      	strb	r1, [r3, #0]
 80031bc:	0713      	lsls	r3, r2, #28
 80031be:	d504      	bpl.n	80031ca <_vfiprintf_r+0xbe>
 80031c0:	2353      	movs	r3, #83	; 0x53
 80031c2:	a904      	add	r1, sp, #16
 80031c4:	185b      	adds	r3, r3, r1
 80031c6:	212b      	movs	r1, #43	; 0x2b
 80031c8:	7019      	strb	r1, [r3, #0]
 80031ca:	7833      	ldrb	r3, [r6, #0]
 80031cc:	2b2a      	cmp	r3, #42	; 0x2a
 80031ce:	d02c      	beq.n	800322a <_vfiprintf_r+0x11e>
 80031d0:	0035      	movs	r5, r6
 80031d2:	2100      	movs	r1, #0
 80031d4:	200a      	movs	r0, #10
 80031d6:	68e3      	ldr	r3, [r4, #12]
 80031d8:	782a      	ldrb	r2, [r5, #0]
 80031da:	1c6e      	adds	r6, r5, #1
 80031dc:	3a30      	subs	r2, #48	; 0x30
 80031de:	2a09      	cmp	r2, #9
 80031e0:	d964      	bls.n	80032ac <_vfiprintf_r+0x1a0>
 80031e2:	2900      	cmp	r1, #0
 80031e4:	d02e      	beq.n	8003244 <_vfiprintf_r+0x138>
 80031e6:	e026      	b.n	8003236 <_vfiprintf_r+0x12a>
 80031e8:	4b4d      	ldr	r3, [pc, #308]	; (8003320 <_vfiprintf_r+0x214>)
 80031ea:	429f      	cmp	r7, r3
 80031ec:	d102      	bne.n	80031f4 <_vfiprintf_r+0xe8>
 80031ee:	9b03      	ldr	r3, [sp, #12]
 80031f0:	689f      	ldr	r7, [r3, #8]
 80031f2:	e79e      	b.n	8003132 <_vfiprintf_r+0x26>
 80031f4:	4b4b      	ldr	r3, [pc, #300]	; (8003324 <_vfiprintf_r+0x218>)
 80031f6:	429f      	cmp	r7, r3
 80031f8:	d19b      	bne.n	8003132 <_vfiprintf_r+0x26>
 80031fa:	9b03      	ldr	r3, [sp, #12]
 80031fc:	68df      	ldr	r7, [r3, #12]
 80031fe:	e798      	b.n	8003132 <_vfiprintf_r+0x26>
 8003200:	0039      	movs	r1, r7
 8003202:	9803      	ldr	r0, [sp, #12]
 8003204:	f7ff fc44 	bl	8002a90 <__swsetup_r>
 8003208:	2800      	cmp	r0, #0
 800320a:	d098      	beq.n	800313e <_vfiprintf_r+0x32>
 800320c:	2001      	movs	r0, #1
 800320e:	4240      	negs	r0, r0
 8003210:	b021      	add	sp, #132	; 0x84
 8003212:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003214:	3501      	adds	r5, #1
 8003216:	e79b      	b.n	8003150 <_vfiprintf_r+0x44>
 8003218:	4b40      	ldr	r3, [pc, #256]	; (800331c <_vfiprintf_r+0x210>)
 800321a:	6822      	ldr	r2, [r4, #0]
 800321c:	1ac0      	subs	r0, r0, r3
 800321e:	2301      	movs	r3, #1
 8003220:	4083      	lsls	r3, r0
 8003222:	4313      	orrs	r3, r2
 8003224:	6023      	str	r3, [r4, #0]
 8003226:	002e      	movs	r6, r5
 8003228:	e7b8      	b.n	800319c <_vfiprintf_r+0x90>
 800322a:	9b07      	ldr	r3, [sp, #28]
 800322c:	1d19      	adds	r1, r3, #4
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	9107      	str	r1, [sp, #28]
 8003232:	2b00      	cmp	r3, #0
 8003234:	db01      	blt.n	800323a <_vfiprintf_r+0x12e>
 8003236:	930b      	str	r3, [sp, #44]	; 0x2c
 8003238:	e004      	b.n	8003244 <_vfiprintf_r+0x138>
 800323a:	425b      	negs	r3, r3
 800323c:	60e3      	str	r3, [r4, #12]
 800323e:	2302      	movs	r3, #2
 8003240:	4313      	orrs	r3, r2
 8003242:	6023      	str	r3, [r4, #0]
 8003244:	782b      	ldrb	r3, [r5, #0]
 8003246:	2b2e      	cmp	r3, #46	; 0x2e
 8003248:	d10a      	bne.n	8003260 <_vfiprintf_r+0x154>
 800324a:	786b      	ldrb	r3, [r5, #1]
 800324c:	2b2a      	cmp	r3, #42	; 0x2a
 800324e:	d135      	bne.n	80032bc <_vfiprintf_r+0x1b0>
 8003250:	9b07      	ldr	r3, [sp, #28]
 8003252:	3502      	adds	r5, #2
 8003254:	1d1a      	adds	r2, r3, #4
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	9207      	str	r2, [sp, #28]
 800325a:	2b00      	cmp	r3, #0
 800325c:	db2b      	blt.n	80032b6 <_vfiprintf_r+0x1aa>
 800325e:	9309      	str	r3, [sp, #36]	; 0x24
 8003260:	4e31      	ldr	r6, [pc, #196]	; (8003328 <_vfiprintf_r+0x21c>)
 8003262:	7829      	ldrb	r1, [r5, #0]
 8003264:	2203      	movs	r2, #3
 8003266:	0030      	movs	r0, r6
 8003268:	f000 fa98 	bl	800379c <memchr>
 800326c:	2800      	cmp	r0, #0
 800326e:	d006      	beq.n	800327e <_vfiprintf_r+0x172>
 8003270:	2340      	movs	r3, #64	; 0x40
 8003272:	1b80      	subs	r0, r0, r6
 8003274:	4083      	lsls	r3, r0
 8003276:	6822      	ldr	r2, [r4, #0]
 8003278:	3501      	adds	r5, #1
 800327a:	4313      	orrs	r3, r2
 800327c:	6023      	str	r3, [r4, #0]
 800327e:	7829      	ldrb	r1, [r5, #0]
 8003280:	2206      	movs	r2, #6
 8003282:	482a      	ldr	r0, [pc, #168]	; (800332c <_vfiprintf_r+0x220>)
 8003284:	1c6e      	adds	r6, r5, #1
 8003286:	7621      	strb	r1, [r4, #24]
 8003288:	f000 fa88 	bl	800379c <memchr>
 800328c:	2800      	cmp	r0, #0
 800328e:	d03a      	beq.n	8003306 <_vfiprintf_r+0x1fa>
 8003290:	4b27      	ldr	r3, [pc, #156]	; (8003330 <_vfiprintf_r+0x224>)
 8003292:	2b00      	cmp	r3, #0
 8003294:	d125      	bne.n	80032e2 <_vfiprintf_r+0x1d6>
 8003296:	2207      	movs	r2, #7
 8003298:	9b07      	ldr	r3, [sp, #28]
 800329a:	3307      	adds	r3, #7
 800329c:	4393      	bics	r3, r2
 800329e:	3308      	adds	r3, #8
 80032a0:	9307      	str	r3, [sp, #28]
 80032a2:	6963      	ldr	r3, [r4, #20]
 80032a4:	9a04      	ldr	r2, [sp, #16]
 80032a6:	189b      	adds	r3, r3, r2
 80032a8:	6163      	str	r3, [r4, #20]
 80032aa:	e750      	b.n	800314e <_vfiprintf_r+0x42>
 80032ac:	4343      	muls	r3, r0
 80032ae:	2101      	movs	r1, #1
 80032b0:	189b      	adds	r3, r3, r2
 80032b2:	0035      	movs	r5, r6
 80032b4:	e790      	b.n	80031d8 <_vfiprintf_r+0xcc>
 80032b6:	2301      	movs	r3, #1
 80032b8:	425b      	negs	r3, r3
 80032ba:	e7d0      	b.n	800325e <_vfiprintf_r+0x152>
 80032bc:	2300      	movs	r3, #0
 80032be:	200a      	movs	r0, #10
 80032c0:	001a      	movs	r2, r3
 80032c2:	3501      	adds	r5, #1
 80032c4:	6063      	str	r3, [r4, #4]
 80032c6:	7829      	ldrb	r1, [r5, #0]
 80032c8:	1c6e      	adds	r6, r5, #1
 80032ca:	3930      	subs	r1, #48	; 0x30
 80032cc:	2909      	cmp	r1, #9
 80032ce:	d903      	bls.n	80032d8 <_vfiprintf_r+0x1cc>
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d0c5      	beq.n	8003260 <_vfiprintf_r+0x154>
 80032d4:	9209      	str	r2, [sp, #36]	; 0x24
 80032d6:	e7c3      	b.n	8003260 <_vfiprintf_r+0x154>
 80032d8:	4342      	muls	r2, r0
 80032da:	2301      	movs	r3, #1
 80032dc:	1852      	adds	r2, r2, r1
 80032de:	0035      	movs	r5, r6
 80032e0:	e7f1      	b.n	80032c6 <_vfiprintf_r+0x1ba>
 80032e2:	ab07      	add	r3, sp, #28
 80032e4:	9300      	str	r3, [sp, #0]
 80032e6:	003a      	movs	r2, r7
 80032e8:	4b12      	ldr	r3, [pc, #72]	; (8003334 <_vfiprintf_r+0x228>)
 80032ea:	0021      	movs	r1, r4
 80032ec:	9803      	ldr	r0, [sp, #12]
 80032ee:	e000      	b.n	80032f2 <_vfiprintf_r+0x1e6>
 80032f0:	bf00      	nop
 80032f2:	9004      	str	r0, [sp, #16]
 80032f4:	9b04      	ldr	r3, [sp, #16]
 80032f6:	3301      	adds	r3, #1
 80032f8:	d1d3      	bne.n	80032a2 <_vfiprintf_r+0x196>
 80032fa:	89bb      	ldrh	r3, [r7, #12]
 80032fc:	065b      	lsls	r3, r3, #25
 80032fe:	d500      	bpl.n	8003302 <_vfiprintf_r+0x1f6>
 8003300:	e784      	b.n	800320c <_vfiprintf_r+0x100>
 8003302:	980d      	ldr	r0, [sp, #52]	; 0x34
 8003304:	e784      	b.n	8003210 <_vfiprintf_r+0x104>
 8003306:	ab07      	add	r3, sp, #28
 8003308:	9300      	str	r3, [sp, #0]
 800330a:	003a      	movs	r2, r7
 800330c:	4b09      	ldr	r3, [pc, #36]	; (8003334 <_vfiprintf_r+0x228>)
 800330e:	0021      	movs	r1, r4
 8003310:	9803      	ldr	r0, [sp, #12]
 8003312:	f000 f87f 	bl	8003414 <_printf_i>
 8003316:	e7ec      	b.n	80032f2 <_vfiprintf_r+0x1e6>
 8003318:	080038ac 	.word	0x080038ac
 800331c:	080038ec 	.word	0x080038ec
 8003320:	080038cc 	.word	0x080038cc
 8003324:	0800388c 	.word	0x0800388c
 8003328:	080038f2 	.word	0x080038f2
 800332c:	080038f6 	.word	0x080038f6
 8003330:	00000000 	.word	0x00000000
 8003334:	080030e7 	.word	0x080030e7

08003338 <_printf_common>:
 8003338:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800333a:	0015      	movs	r5, r2
 800333c:	9301      	str	r3, [sp, #4]
 800333e:	688a      	ldr	r2, [r1, #8]
 8003340:	690b      	ldr	r3, [r1, #16]
 8003342:	9000      	str	r0, [sp, #0]
 8003344:	000c      	movs	r4, r1
 8003346:	4293      	cmp	r3, r2
 8003348:	da00      	bge.n	800334c <_printf_common+0x14>
 800334a:	0013      	movs	r3, r2
 800334c:	0022      	movs	r2, r4
 800334e:	602b      	str	r3, [r5, #0]
 8003350:	3243      	adds	r2, #67	; 0x43
 8003352:	7812      	ldrb	r2, [r2, #0]
 8003354:	2a00      	cmp	r2, #0
 8003356:	d001      	beq.n	800335c <_printf_common+0x24>
 8003358:	3301      	adds	r3, #1
 800335a:	602b      	str	r3, [r5, #0]
 800335c:	6823      	ldr	r3, [r4, #0]
 800335e:	069b      	lsls	r3, r3, #26
 8003360:	d502      	bpl.n	8003368 <_printf_common+0x30>
 8003362:	682b      	ldr	r3, [r5, #0]
 8003364:	3302      	adds	r3, #2
 8003366:	602b      	str	r3, [r5, #0]
 8003368:	2706      	movs	r7, #6
 800336a:	6823      	ldr	r3, [r4, #0]
 800336c:	401f      	ands	r7, r3
 800336e:	d027      	beq.n	80033c0 <_printf_common+0x88>
 8003370:	0023      	movs	r3, r4
 8003372:	3343      	adds	r3, #67	; 0x43
 8003374:	781b      	ldrb	r3, [r3, #0]
 8003376:	1e5a      	subs	r2, r3, #1
 8003378:	4193      	sbcs	r3, r2
 800337a:	6822      	ldr	r2, [r4, #0]
 800337c:	0692      	lsls	r2, r2, #26
 800337e:	d430      	bmi.n	80033e2 <_printf_common+0xaa>
 8003380:	0022      	movs	r2, r4
 8003382:	9901      	ldr	r1, [sp, #4]
 8003384:	3243      	adds	r2, #67	; 0x43
 8003386:	9800      	ldr	r0, [sp, #0]
 8003388:	9e08      	ldr	r6, [sp, #32]
 800338a:	47b0      	blx	r6
 800338c:	1c43      	adds	r3, r0, #1
 800338e:	d025      	beq.n	80033dc <_printf_common+0xa4>
 8003390:	2306      	movs	r3, #6
 8003392:	6820      	ldr	r0, [r4, #0]
 8003394:	682a      	ldr	r2, [r5, #0]
 8003396:	68e1      	ldr	r1, [r4, #12]
 8003398:	4003      	ands	r3, r0
 800339a:	2500      	movs	r5, #0
 800339c:	2b04      	cmp	r3, #4
 800339e:	d103      	bne.n	80033a8 <_printf_common+0x70>
 80033a0:	1a8d      	subs	r5, r1, r2
 80033a2:	43eb      	mvns	r3, r5
 80033a4:	17db      	asrs	r3, r3, #31
 80033a6:	401d      	ands	r5, r3
 80033a8:	68a3      	ldr	r3, [r4, #8]
 80033aa:	6922      	ldr	r2, [r4, #16]
 80033ac:	4293      	cmp	r3, r2
 80033ae:	dd01      	ble.n	80033b4 <_printf_common+0x7c>
 80033b0:	1a9b      	subs	r3, r3, r2
 80033b2:	18ed      	adds	r5, r5, r3
 80033b4:	2700      	movs	r7, #0
 80033b6:	42bd      	cmp	r5, r7
 80033b8:	d120      	bne.n	80033fc <_printf_common+0xc4>
 80033ba:	2000      	movs	r0, #0
 80033bc:	e010      	b.n	80033e0 <_printf_common+0xa8>
 80033be:	3701      	adds	r7, #1
 80033c0:	68e3      	ldr	r3, [r4, #12]
 80033c2:	682a      	ldr	r2, [r5, #0]
 80033c4:	1a9b      	subs	r3, r3, r2
 80033c6:	42bb      	cmp	r3, r7
 80033c8:	ddd2      	ble.n	8003370 <_printf_common+0x38>
 80033ca:	0022      	movs	r2, r4
 80033cc:	2301      	movs	r3, #1
 80033ce:	3219      	adds	r2, #25
 80033d0:	9901      	ldr	r1, [sp, #4]
 80033d2:	9800      	ldr	r0, [sp, #0]
 80033d4:	9e08      	ldr	r6, [sp, #32]
 80033d6:	47b0      	blx	r6
 80033d8:	1c43      	adds	r3, r0, #1
 80033da:	d1f0      	bne.n	80033be <_printf_common+0x86>
 80033dc:	2001      	movs	r0, #1
 80033de:	4240      	negs	r0, r0
 80033e0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80033e2:	2030      	movs	r0, #48	; 0x30
 80033e4:	18e1      	adds	r1, r4, r3
 80033e6:	3143      	adds	r1, #67	; 0x43
 80033e8:	7008      	strb	r0, [r1, #0]
 80033ea:	0021      	movs	r1, r4
 80033ec:	1c5a      	adds	r2, r3, #1
 80033ee:	3145      	adds	r1, #69	; 0x45
 80033f0:	7809      	ldrb	r1, [r1, #0]
 80033f2:	18a2      	adds	r2, r4, r2
 80033f4:	3243      	adds	r2, #67	; 0x43
 80033f6:	3302      	adds	r3, #2
 80033f8:	7011      	strb	r1, [r2, #0]
 80033fa:	e7c1      	b.n	8003380 <_printf_common+0x48>
 80033fc:	0022      	movs	r2, r4
 80033fe:	2301      	movs	r3, #1
 8003400:	321a      	adds	r2, #26
 8003402:	9901      	ldr	r1, [sp, #4]
 8003404:	9800      	ldr	r0, [sp, #0]
 8003406:	9e08      	ldr	r6, [sp, #32]
 8003408:	47b0      	blx	r6
 800340a:	1c43      	adds	r3, r0, #1
 800340c:	d0e6      	beq.n	80033dc <_printf_common+0xa4>
 800340e:	3701      	adds	r7, #1
 8003410:	e7d1      	b.n	80033b6 <_printf_common+0x7e>
	...

08003414 <_printf_i>:
 8003414:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003416:	b089      	sub	sp, #36	; 0x24
 8003418:	9204      	str	r2, [sp, #16]
 800341a:	000a      	movs	r2, r1
 800341c:	3243      	adds	r2, #67	; 0x43
 800341e:	9305      	str	r3, [sp, #20]
 8003420:	9003      	str	r0, [sp, #12]
 8003422:	9202      	str	r2, [sp, #8]
 8003424:	7e0a      	ldrb	r2, [r1, #24]
 8003426:	000c      	movs	r4, r1
 8003428:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800342a:	2a6e      	cmp	r2, #110	; 0x6e
 800342c:	d100      	bne.n	8003430 <_printf_i+0x1c>
 800342e:	e086      	b.n	800353e <_printf_i+0x12a>
 8003430:	d81f      	bhi.n	8003472 <_printf_i+0x5e>
 8003432:	2a63      	cmp	r2, #99	; 0x63
 8003434:	d033      	beq.n	800349e <_printf_i+0x8a>
 8003436:	d808      	bhi.n	800344a <_printf_i+0x36>
 8003438:	2a00      	cmp	r2, #0
 800343a:	d100      	bne.n	800343e <_printf_i+0x2a>
 800343c:	e08c      	b.n	8003558 <_printf_i+0x144>
 800343e:	2a58      	cmp	r2, #88	; 0x58
 8003440:	d04d      	beq.n	80034de <_printf_i+0xca>
 8003442:	0025      	movs	r5, r4
 8003444:	3542      	adds	r5, #66	; 0x42
 8003446:	702a      	strb	r2, [r5, #0]
 8003448:	e030      	b.n	80034ac <_printf_i+0x98>
 800344a:	2a64      	cmp	r2, #100	; 0x64
 800344c:	d001      	beq.n	8003452 <_printf_i+0x3e>
 800344e:	2a69      	cmp	r2, #105	; 0x69
 8003450:	d1f7      	bne.n	8003442 <_printf_i+0x2e>
 8003452:	6819      	ldr	r1, [r3, #0]
 8003454:	6825      	ldr	r5, [r4, #0]
 8003456:	1d0a      	adds	r2, r1, #4
 8003458:	0628      	lsls	r0, r5, #24
 800345a:	d529      	bpl.n	80034b0 <_printf_i+0x9c>
 800345c:	6808      	ldr	r0, [r1, #0]
 800345e:	601a      	str	r2, [r3, #0]
 8003460:	2800      	cmp	r0, #0
 8003462:	da03      	bge.n	800346c <_printf_i+0x58>
 8003464:	232d      	movs	r3, #45	; 0x2d
 8003466:	9a02      	ldr	r2, [sp, #8]
 8003468:	4240      	negs	r0, r0
 800346a:	7013      	strb	r3, [r2, #0]
 800346c:	4e6b      	ldr	r6, [pc, #428]	; (800361c <_printf_i+0x208>)
 800346e:	270a      	movs	r7, #10
 8003470:	e04f      	b.n	8003512 <_printf_i+0xfe>
 8003472:	2a73      	cmp	r2, #115	; 0x73
 8003474:	d074      	beq.n	8003560 <_printf_i+0x14c>
 8003476:	d808      	bhi.n	800348a <_printf_i+0x76>
 8003478:	2a6f      	cmp	r2, #111	; 0x6f
 800347a:	d01f      	beq.n	80034bc <_printf_i+0xa8>
 800347c:	2a70      	cmp	r2, #112	; 0x70
 800347e:	d1e0      	bne.n	8003442 <_printf_i+0x2e>
 8003480:	2220      	movs	r2, #32
 8003482:	6809      	ldr	r1, [r1, #0]
 8003484:	430a      	orrs	r2, r1
 8003486:	6022      	str	r2, [r4, #0]
 8003488:	e003      	b.n	8003492 <_printf_i+0x7e>
 800348a:	2a75      	cmp	r2, #117	; 0x75
 800348c:	d016      	beq.n	80034bc <_printf_i+0xa8>
 800348e:	2a78      	cmp	r2, #120	; 0x78
 8003490:	d1d7      	bne.n	8003442 <_printf_i+0x2e>
 8003492:	0022      	movs	r2, r4
 8003494:	2178      	movs	r1, #120	; 0x78
 8003496:	3245      	adds	r2, #69	; 0x45
 8003498:	7011      	strb	r1, [r2, #0]
 800349a:	4e61      	ldr	r6, [pc, #388]	; (8003620 <_printf_i+0x20c>)
 800349c:	e022      	b.n	80034e4 <_printf_i+0xd0>
 800349e:	0025      	movs	r5, r4
 80034a0:	681a      	ldr	r2, [r3, #0]
 80034a2:	3542      	adds	r5, #66	; 0x42
 80034a4:	1d11      	adds	r1, r2, #4
 80034a6:	6019      	str	r1, [r3, #0]
 80034a8:	6813      	ldr	r3, [r2, #0]
 80034aa:	702b      	strb	r3, [r5, #0]
 80034ac:	2301      	movs	r3, #1
 80034ae:	e065      	b.n	800357c <_printf_i+0x168>
 80034b0:	6808      	ldr	r0, [r1, #0]
 80034b2:	601a      	str	r2, [r3, #0]
 80034b4:	0669      	lsls	r1, r5, #25
 80034b6:	d5d3      	bpl.n	8003460 <_printf_i+0x4c>
 80034b8:	b200      	sxth	r0, r0
 80034ba:	e7d1      	b.n	8003460 <_printf_i+0x4c>
 80034bc:	6819      	ldr	r1, [r3, #0]
 80034be:	6825      	ldr	r5, [r4, #0]
 80034c0:	1d08      	adds	r0, r1, #4
 80034c2:	6018      	str	r0, [r3, #0]
 80034c4:	6808      	ldr	r0, [r1, #0]
 80034c6:	062e      	lsls	r6, r5, #24
 80034c8:	d505      	bpl.n	80034d6 <_printf_i+0xc2>
 80034ca:	4e54      	ldr	r6, [pc, #336]	; (800361c <_printf_i+0x208>)
 80034cc:	2708      	movs	r7, #8
 80034ce:	2a6f      	cmp	r2, #111	; 0x6f
 80034d0:	d01b      	beq.n	800350a <_printf_i+0xf6>
 80034d2:	270a      	movs	r7, #10
 80034d4:	e019      	b.n	800350a <_printf_i+0xf6>
 80034d6:	066d      	lsls	r5, r5, #25
 80034d8:	d5f7      	bpl.n	80034ca <_printf_i+0xb6>
 80034da:	b280      	uxth	r0, r0
 80034dc:	e7f5      	b.n	80034ca <_printf_i+0xb6>
 80034de:	3145      	adds	r1, #69	; 0x45
 80034e0:	4e4e      	ldr	r6, [pc, #312]	; (800361c <_printf_i+0x208>)
 80034e2:	700a      	strb	r2, [r1, #0]
 80034e4:	6818      	ldr	r0, [r3, #0]
 80034e6:	6822      	ldr	r2, [r4, #0]
 80034e8:	1d01      	adds	r1, r0, #4
 80034ea:	6800      	ldr	r0, [r0, #0]
 80034ec:	6019      	str	r1, [r3, #0]
 80034ee:	0615      	lsls	r5, r2, #24
 80034f0:	d521      	bpl.n	8003536 <_printf_i+0x122>
 80034f2:	07d3      	lsls	r3, r2, #31
 80034f4:	d502      	bpl.n	80034fc <_printf_i+0xe8>
 80034f6:	2320      	movs	r3, #32
 80034f8:	431a      	orrs	r2, r3
 80034fa:	6022      	str	r2, [r4, #0]
 80034fc:	2710      	movs	r7, #16
 80034fe:	2800      	cmp	r0, #0
 8003500:	d103      	bne.n	800350a <_printf_i+0xf6>
 8003502:	2320      	movs	r3, #32
 8003504:	6822      	ldr	r2, [r4, #0]
 8003506:	439a      	bics	r2, r3
 8003508:	6022      	str	r2, [r4, #0]
 800350a:	0023      	movs	r3, r4
 800350c:	2200      	movs	r2, #0
 800350e:	3343      	adds	r3, #67	; 0x43
 8003510:	701a      	strb	r2, [r3, #0]
 8003512:	6863      	ldr	r3, [r4, #4]
 8003514:	60a3      	str	r3, [r4, #8]
 8003516:	2b00      	cmp	r3, #0
 8003518:	db58      	blt.n	80035cc <_printf_i+0x1b8>
 800351a:	2204      	movs	r2, #4
 800351c:	6821      	ldr	r1, [r4, #0]
 800351e:	4391      	bics	r1, r2
 8003520:	6021      	str	r1, [r4, #0]
 8003522:	2800      	cmp	r0, #0
 8003524:	d154      	bne.n	80035d0 <_printf_i+0x1bc>
 8003526:	9d02      	ldr	r5, [sp, #8]
 8003528:	2b00      	cmp	r3, #0
 800352a:	d05a      	beq.n	80035e2 <_printf_i+0x1ce>
 800352c:	0025      	movs	r5, r4
 800352e:	7833      	ldrb	r3, [r6, #0]
 8003530:	3542      	adds	r5, #66	; 0x42
 8003532:	702b      	strb	r3, [r5, #0]
 8003534:	e055      	b.n	80035e2 <_printf_i+0x1ce>
 8003536:	0655      	lsls	r5, r2, #25
 8003538:	d5db      	bpl.n	80034f2 <_printf_i+0xde>
 800353a:	b280      	uxth	r0, r0
 800353c:	e7d9      	b.n	80034f2 <_printf_i+0xde>
 800353e:	681a      	ldr	r2, [r3, #0]
 8003540:	680d      	ldr	r5, [r1, #0]
 8003542:	1d10      	adds	r0, r2, #4
 8003544:	6949      	ldr	r1, [r1, #20]
 8003546:	6018      	str	r0, [r3, #0]
 8003548:	6813      	ldr	r3, [r2, #0]
 800354a:	062e      	lsls	r6, r5, #24
 800354c:	d501      	bpl.n	8003552 <_printf_i+0x13e>
 800354e:	6019      	str	r1, [r3, #0]
 8003550:	e002      	b.n	8003558 <_printf_i+0x144>
 8003552:	066d      	lsls	r5, r5, #25
 8003554:	d5fb      	bpl.n	800354e <_printf_i+0x13a>
 8003556:	8019      	strh	r1, [r3, #0]
 8003558:	2300      	movs	r3, #0
 800355a:	9d02      	ldr	r5, [sp, #8]
 800355c:	6123      	str	r3, [r4, #16]
 800355e:	e04f      	b.n	8003600 <_printf_i+0x1ec>
 8003560:	681a      	ldr	r2, [r3, #0]
 8003562:	1d11      	adds	r1, r2, #4
 8003564:	6019      	str	r1, [r3, #0]
 8003566:	6815      	ldr	r5, [r2, #0]
 8003568:	2100      	movs	r1, #0
 800356a:	6862      	ldr	r2, [r4, #4]
 800356c:	0028      	movs	r0, r5
 800356e:	f000 f915 	bl	800379c <memchr>
 8003572:	2800      	cmp	r0, #0
 8003574:	d001      	beq.n	800357a <_printf_i+0x166>
 8003576:	1b40      	subs	r0, r0, r5
 8003578:	6060      	str	r0, [r4, #4]
 800357a:	6863      	ldr	r3, [r4, #4]
 800357c:	6123      	str	r3, [r4, #16]
 800357e:	2300      	movs	r3, #0
 8003580:	9a02      	ldr	r2, [sp, #8]
 8003582:	7013      	strb	r3, [r2, #0]
 8003584:	e03c      	b.n	8003600 <_printf_i+0x1ec>
 8003586:	6923      	ldr	r3, [r4, #16]
 8003588:	002a      	movs	r2, r5
 800358a:	9904      	ldr	r1, [sp, #16]
 800358c:	9803      	ldr	r0, [sp, #12]
 800358e:	9d05      	ldr	r5, [sp, #20]
 8003590:	47a8      	blx	r5
 8003592:	1c43      	adds	r3, r0, #1
 8003594:	d03e      	beq.n	8003614 <_printf_i+0x200>
 8003596:	6823      	ldr	r3, [r4, #0]
 8003598:	079b      	lsls	r3, r3, #30
 800359a:	d415      	bmi.n	80035c8 <_printf_i+0x1b4>
 800359c:	9b07      	ldr	r3, [sp, #28]
 800359e:	68e0      	ldr	r0, [r4, #12]
 80035a0:	4298      	cmp	r0, r3
 80035a2:	da39      	bge.n	8003618 <_printf_i+0x204>
 80035a4:	0018      	movs	r0, r3
 80035a6:	e037      	b.n	8003618 <_printf_i+0x204>
 80035a8:	0022      	movs	r2, r4
 80035aa:	2301      	movs	r3, #1
 80035ac:	3219      	adds	r2, #25
 80035ae:	9904      	ldr	r1, [sp, #16]
 80035b0:	9803      	ldr	r0, [sp, #12]
 80035b2:	9e05      	ldr	r6, [sp, #20]
 80035b4:	47b0      	blx	r6
 80035b6:	1c43      	adds	r3, r0, #1
 80035b8:	d02c      	beq.n	8003614 <_printf_i+0x200>
 80035ba:	3501      	adds	r5, #1
 80035bc:	68e3      	ldr	r3, [r4, #12]
 80035be:	9a07      	ldr	r2, [sp, #28]
 80035c0:	1a9b      	subs	r3, r3, r2
 80035c2:	42ab      	cmp	r3, r5
 80035c4:	dcf0      	bgt.n	80035a8 <_printf_i+0x194>
 80035c6:	e7e9      	b.n	800359c <_printf_i+0x188>
 80035c8:	2500      	movs	r5, #0
 80035ca:	e7f7      	b.n	80035bc <_printf_i+0x1a8>
 80035cc:	2800      	cmp	r0, #0
 80035ce:	d0ad      	beq.n	800352c <_printf_i+0x118>
 80035d0:	9d02      	ldr	r5, [sp, #8]
 80035d2:	0039      	movs	r1, r7
 80035d4:	f7fc fe1e 	bl	8000214 <__aeabi_uidivmod>
 80035d8:	5c73      	ldrb	r3, [r6, r1]
 80035da:	3d01      	subs	r5, #1
 80035dc:	702b      	strb	r3, [r5, #0]
 80035de:	2800      	cmp	r0, #0
 80035e0:	d1f7      	bne.n	80035d2 <_printf_i+0x1be>
 80035e2:	2f08      	cmp	r7, #8
 80035e4:	d109      	bne.n	80035fa <_printf_i+0x1e6>
 80035e6:	6823      	ldr	r3, [r4, #0]
 80035e8:	07db      	lsls	r3, r3, #31
 80035ea:	d506      	bpl.n	80035fa <_printf_i+0x1e6>
 80035ec:	6863      	ldr	r3, [r4, #4]
 80035ee:	6922      	ldr	r2, [r4, #16]
 80035f0:	4293      	cmp	r3, r2
 80035f2:	dc02      	bgt.n	80035fa <_printf_i+0x1e6>
 80035f4:	2330      	movs	r3, #48	; 0x30
 80035f6:	3d01      	subs	r5, #1
 80035f8:	702b      	strb	r3, [r5, #0]
 80035fa:	9b02      	ldr	r3, [sp, #8]
 80035fc:	1b5b      	subs	r3, r3, r5
 80035fe:	6123      	str	r3, [r4, #16]
 8003600:	9b05      	ldr	r3, [sp, #20]
 8003602:	aa07      	add	r2, sp, #28
 8003604:	9300      	str	r3, [sp, #0]
 8003606:	0021      	movs	r1, r4
 8003608:	9b04      	ldr	r3, [sp, #16]
 800360a:	9803      	ldr	r0, [sp, #12]
 800360c:	f7ff fe94 	bl	8003338 <_printf_common>
 8003610:	1c43      	adds	r3, r0, #1
 8003612:	d1b8      	bne.n	8003586 <_printf_i+0x172>
 8003614:	2001      	movs	r0, #1
 8003616:	4240      	negs	r0, r0
 8003618:	b009      	add	sp, #36	; 0x24
 800361a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800361c:	080038fd 	.word	0x080038fd
 8003620:	0800390e 	.word	0x0800390e

08003624 <_sbrk_r>:
 8003624:	2300      	movs	r3, #0
 8003626:	b570      	push	{r4, r5, r6, lr}
 8003628:	4c06      	ldr	r4, [pc, #24]	; (8003644 <_sbrk_r+0x20>)
 800362a:	0005      	movs	r5, r0
 800362c:	0008      	movs	r0, r1
 800362e:	6023      	str	r3, [r4, #0]
 8003630:	f7fd f9a2 	bl	8000978 <_sbrk>
 8003634:	1c43      	adds	r3, r0, #1
 8003636:	d103      	bne.n	8003640 <_sbrk_r+0x1c>
 8003638:	6823      	ldr	r3, [r4, #0]
 800363a:	2b00      	cmp	r3, #0
 800363c:	d000      	beq.n	8003640 <_sbrk_r+0x1c>
 800363e:	602b      	str	r3, [r5, #0]
 8003640:	bd70      	pop	{r4, r5, r6, pc}
 8003642:	46c0      	nop			; (mov r8, r8)
 8003644:	20000170 	.word	0x20000170

08003648 <__sread>:
 8003648:	b570      	push	{r4, r5, r6, lr}
 800364a:	000c      	movs	r4, r1
 800364c:	250e      	movs	r5, #14
 800364e:	5f49      	ldrsh	r1, [r1, r5]
 8003650:	f000 f8b2 	bl	80037b8 <_read_r>
 8003654:	2800      	cmp	r0, #0
 8003656:	db03      	blt.n	8003660 <__sread+0x18>
 8003658:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800365a:	181b      	adds	r3, r3, r0
 800365c:	6563      	str	r3, [r4, #84]	; 0x54
 800365e:	bd70      	pop	{r4, r5, r6, pc}
 8003660:	89a3      	ldrh	r3, [r4, #12]
 8003662:	4a02      	ldr	r2, [pc, #8]	; (800366c <__sread+0x24>)
 8003664:	4013      	ands	r3, r2
 8003666:	81a3      	strh	r3, [r4, #12]
 8003668:	e7f9      	b.n	800365e <__sread+0x16>
 800366a:	46c0      	nop			; (mov r8, r8)
 800366c:	ffffefff 	.word	0xffffefff

08003670 <__swrite>:
 8003670:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003672:	001f      	movs	r7, r3
 8003674:	898b      	ldrh	r3, [r1, #12]
 8003676:	0005      	movs	r5, r0
 8003678:	000c      	movs	r4, r1
 800367a:	0016      	movs	r6, r2
 800367c:	05db      	lsls	r3, r3, #23
 800367e:	d505      	bpl.n	800368c <__swrite+0x1c>
 8003680:	230e      	movs	r3, #14
 8003682:	5ec9      	ldrsh	r1, [r1, r3]
 8003684:	2200      	movs	r2, #0
 8003686:	2302      	movs	r3, #2
 8003688:	f000 f874 	bl	8003774 <_lseek_r>
 800368c:	89a3      	ldrh	r3, [r4, #12]
 800368e:	4a05      	ldr	r2, [pc, #20]	; (80036a4 <__swrite+0x34>)
 8003690:	0028      	movs	r0, r5
 8003692:	4013      	ands	r3, r2
 8003694:	81a3      	strh	r3, [r4, #12]
 8003696:	0032      	movs	r2, r6
 8003698:	230e      	movs	r3, #14
 800369a:	5ee1      	ldrsh	r1, [r4, r3]
 800369c:	003b      	movs	r3, r7
 800369e:	f000 f81f 	bl	80036e0 <_write_r>
 80036a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80036a4:	ffffefff 	.word	0xffffefff

080036a8 <__sseek>:
 80036a8:	b570      	push	{r4, r5, r6, lr}
 80036aa:	000c      	movs	r4, r1
 80036ac:	250e      	movs	r5, #14
 80036ae:	5f49      	ldrsh	r1, [r1, r5]
 80036b0:	f000 f860 	bl	8003774 <_lseek_r>
 80036b4:	89a3      	ldrh	r3, [r4, #12]
 80036b6:	1c42      	adds	r2, r0, #1
 80036b8:	d103      	bne.n	80036c2 <__sseek+0x1a>
 80036ba:	4a05      	ldr	r2, [pc, #20]	; (80036d0 <__sseek+0x28>)
 80036bc:	4013      	ands	r3, r2
 80036be:	81a3      	strh	r3, [r4, #12]
 80036c0:	bd70      	pop	{r4, r5, r6, pc}
 80036c2:	2280      	movs	r2, #128	; 0x80
 80036c4:	0152      	lsls	r2, r2, #5
 80036c6:	4313      	orrs	r3, r2
 80036c8:	81a3      	strh	r3, [r4, #12]
 80036ca:	6560      	str	r0, [r4, #84]	; 0x54
 80036cc:	e7f8      	b.n	80036c0 <__sseek+0x18>
 80036ce:	46c0      	nop			; (mov r8, r8)
 80036d0:	ffffefff 	.word	0xffffefff

080036d4 <__sclose>:
 80036d4:	b510      	push	{r4, lr}
 80036d6:	230e      	movs	r3, #14
 80036d8:	5ec9      	ldrsh	r1, [r1, r3]
 80036da:	f000 f815 	bl	8003708 <_close_r>
 80036de:	bd10      	pop	{r4, pc}

080036e0 <_write_r>:
 80036e0:	b570      	push	{r4, r5, r6, lr}
 80036e2:	0005      	movs	r5, r0
 80036e4:	0008      	movs	r0, r1
 80036e6:	0011      	movs	r1, r2
 80036e8:	2200      	movs	r2, #0
 80036ea:	4c06      	ldr	r4, [pc, #24]	; (8003704 <_write_r+0x24>)
 80036ec:	6022      	str	r2, [r4, #0]
 80036ee:	001a      	movs	r2, r3
 80036f0:	f7fc fd96 	bl	8000220 <_write>
 80036f4:	1c43      	adds	r3, r0, #1
 80036f6:	d103      	bne.n	8003700 <_write_r+0x20>
 80036f8:	6823      	ldr	r3, [r4, #0]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d000      	beq.n	8003700 <_write_r+0x20>
 80036fe:	602b      	str	r3, [r5, #0]
 8003700:	bd70      	pop	{r4, r5, r6, pc}
 8003702:	46c0      	nop			; (mov r8, r8)
 8003704:	20000170 	.word	0x20000170

08003708 <_close_r>:
 8003708:	2300      	movs	r3, #0
 800370a:	b570      	push	{r4, r5, r6, lr}
 800370c:	4c06      	ldr	r4, [pc, #24]	; (8003728 <_close_r+0x20>)
 800370e:	0005      	movs	r5, r0
 8003710:	0008      	movs	r0, r1
 8003712:	6023      	str	r3, [r4, #0]
 8003714:	f7fd f903 	bl	800091e <_close>
 8003718:	1c43      	adds	r3, r0, #1
 800371a:	d103      	bne.n	8003724 <_close_r+0x1c>
 800371c:	6823      	ldr	r3, [r4, #0]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d000      	beq.n	8003724 <_close_r+0x1c>
 8003722:	602b      	str	r3, [r5, #0]
 8003724:	bd70      	pop	{r4, r5, r6, pc}
 8003726:	46c0      	nop			; (mov r8, r8)
 8003728:	20000170 	.word	0x20000170

0800372c <_fstat_r>:
 800372c:	2300      	movs	r3, #0
 800372e:	b570      	push	{r4, r5, r6, lr}
 8003730:	4c06      	ldr	r4, [pc, #24]	; (800374c <_fstat_r+0x20>)
 8003732:	0005      	movs	r5, r0
 8003734:	0008      	movs	r0, r1
 8003736:	0011      	movs	r1, r2
 8003738:	6023      	str	r3, [r4, #0]
 800373a:	f7fd f8fa 	bl	8000932 <_fstat>
 800373e:	1c43      	adds	r3, r0, #1
 8003740:	d103      	bne.n	800374a <_fstat_r+0x1e>
 8003742:	6823      	ldr	r3, [r4, #0]
 8003744:	2b00      	cmp	r3, #0
 8003746:	d000      	beq.n	800374a <_fstat_r+0x1e>
 8003748:	602b      	str	r3, [r5, #0]
 800374a:	bd70      	pop	{r4, r5, r6, pc}
 800374c:	20000170 	.word	0x20000170

08003750 <_isatty_r>:
 8003750:	2300      	movs	r3, #0
 8003752:	b570      	push	{r4, r5, r6, lr}
 8003754:	4c06      	ldr	r4, [pc, #24]	; (8003770 <_isatty_r+0x20>)
 8003756:	0005      	movs	r5, r0
 8003758:	0008      	movs	r0, r1
 800375a:	6023      	str	r3, [r4, #0]
 800375c:	f7fd f8f7 	bl	800094e <_isatty>
 8003760:	1c43      	adds	r3, r0, #1
 8003762:	d103      	bne.n	800376c <_isatty_r+0x1c>
 8003764:	6823      	ldr	r3, [r4, #0]
 8003766:	2b00      	cmp	r3, #0
 8003768:	d000      	beq.n	800376c <_isatty_r+0x1c>
 800376a:	602b      	str	r3, [r5, #0]
 800376c:	bd70      	pop	{r4, r5, r6, pc}
 800376e:	46c0      	nop			; (mov r8, r8)
 8003770:	20000170 	.word	0x20000170

08003774 <_lseek_r>:
 8003774:	b570      	push	{r4, r5, r6, lr}
 8003776:	0005      	movs	r5, r0
 8003778:	0008      	movs	r0, r1
 800377a:	0011      	movs	r1, r2
 800377c:	2200      	movs	r2, #0
 800377e:	4c06      	ldr	r4, [pc, #24]	; (8003798 <_lseek_r+0x24>)
 8003780:	6022      	str	r2, [r4, #0]
 8003782:	001a      	movs	r2, r3
 8003784:	f7fd f8ec 	bl	8000960 <_lseek>
 8003788:	1c43      	adds	r3, r0, #1
 800378a:	d103      	bne.n	8003794 <_lseek_r+0x20>
 800378c:	6823      	ldr	r3, [r4, #0]
 800378e:	2b00      	cmp	r3, #0
 8003790:	d000      	beq.n	8003794 <_lseek_r+0x20>
 8003792:	602b      	str	r3, [r5, #0]
 8003794:	bd70      	pop	{r4, r5, r6, pc}
 8003796:	46c0      	nop			; (mov r8, r8)
 8003798:	20000170 	.word	0x20000170

0800379c <memchr>:
 800379c:	b2c9      	uxtb	r1, r1
 800379e:	1882      	adds	r2, r0, r2
 80037a0:	4290      	cmp	r0, r2
 80037a2:	d101      	bne.n	80037a8 <memchr+0xc>
 80037a4:	2000      	movs	r0, #0
 80037a6:	4770      	bx	lr
 80037a8:	7803      	ldrb	r3, [r0, #0]
 80037aa:	428b      	cmp	r3, r1
 80037ac:	d0fb      	beq.n	80037a6 <memchr+0xa>
 80037ae:	3001      	adds	r0, #1
 80037b0:	e7f6      	b.n	80037a0 <memchr+0x4>

080037b2 <__malloc_lock>:
 80037b2:	4770      	bx	lr

080037b4 <__malloc_unlock>:
 80037b4:	4770      	bx	lr
	...

080037b8 <_read_r>:
 80037b8:	b570      	push	{r4, r5, r6, lr}
 80037ba:	0005      	movs	r5, r0
 80037bc:	0008      	movs	r0, r1
 80037be:	0011      	movs	r1, r2
 80037c0:	2200      	movs	r2, #0
 80037c2:	4c06      	ldr	r4, [pc, #24]	; (80037dc <_read_r+0x24>)
 80037c4:	6022      	str	r2, [r4, #0]
 80037c6:	001a      	movs	r2, r3
 80037c8:	f7fd f88c 	bl	80008e4 <_read>
 80037cc:	1c43      	adds	r3, r0, #1
 80037ce:	d103      	bne.n	80037d8 <_read_r+0x20>
 80037d0:	6823      	ldr	r3, [r4, #0]
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d000      	beq.n	80037d8 <_read_r+0x20>
 80037d6:	602b      	str	r3, [r5, #0]
 80037d8:	bd70      	pop	{r4, r5, r6, pc}
 80037da:	46c0      	nop			; (mov r8, r8)
 80037dc:	20000170 	.word	0x20000170

080037e0 <_init>:
 80037e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037e2:	46c0      	nop			; (mov r8, r8)
 80037e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037e6:	bc08      	pop	{r3}
 80037e8:	469e      	mov	lr, r3
 80037ea:	4770      	bx	lr

080037ec <_fini>:
 80037ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037ee:	46c0      	nop			; (mov r8, r8)
 80037f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037f2:	bc08      	pop	{r3}
 80037f4:	469e      	mov	lr, r3
 80037f6:	4770      	bx	lr
