# do project1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/gdo/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/media/gdo/Samsung_Ex/quartusprimeprojects {/media/gdo/Samsung_Ex/quartusprimeprojects/stack_shift.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:53:31 on Oct 27,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/media/gdo/Samsung_Ex/quartusprimeprojects" /media/gdo/Samsung_Ex/quartusprimeprojects/stack_shift.sv 
# -- Compiling module stack_shift
# 
# Top level modules:
# 	stack_shift
# End time: 15:53:31 on Oct 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/media/gdo/Samsung_Ex/quartusprimeprojects {/media/gdo/Samsung_Ex/quartusprimeprojects/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:53:31 on Oct 27,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/media/gdo/Samsung_Ex/quartusprimeprojects" /media/gdo/Samsung_Ex/quartusprimeprojects/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:53:31 on Oct 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 15:53:31 on Oct 27,2020
# Loading sv_std.std
# Loading work.testbench
# Loading work.stack_shift
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : /media/gdo/Samsung_Ex/quartusprimeprojects/testbench.sv(68)
#    Time: 170 ns  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at /media/gdo/Samsung_Ex/quartusprimeprojects/testbench.sv line 68
# 
# stdin: <EOF>
# A bookmark named "bookmark0" has been added for window "Wave"
# End time: 15:58:13 on Oct 27,2020, Elapsed time: 0:04:42
# Errors: 0, Warnings: 0
