|FU
p3_lm_sm_bit => process_0.IN0
p4_lm_sm_bit => process_0.IN0
p5_lm_sm_bit => process_0.IN0
lm_sm_bit => process_0.IN1
lm_sm_bit => process_0.IN1
lm_sm_bit => process_0.IN1
op1_check => process_0.IN0
op2_check => process_0.IN1
p5_dest => ~NO_FANOUT~
p4_dest => stall_bit.OUTPUTSELECT
p4_dest => stall_bit.IN1
p4_dest => stall_bit.OUTPUTSELECT
p4_dest => stall_bit.IN1
p4_dest => mux_dr.OUTPUTSELECT
p4_dest => mux_dr.IN1
p4_dest => mux_d2[1].IN1
p4_dest => mux_d1[1].IN1
p4_dest => mux_op2[1].OUTPUTSELECT
p4_dest => mux_op2[1].IN1
p4_dest => mux_op1[1].OUTPUTSELECT
p4_dest => mux_op1[1].IN1
p4_dest => mux_memd.OUTPUTSELECT
p4_dest => mux_memd.IN1
p4_dest => mux_memd.IN1
p4_dest => mux_d2[0].DATAB
p4_dest => mux_d1[0].DATAB
p4_dest => mux_dr.DATAB
p4_dest => mux_d1[1].DATAB
p4_dest => mux_d2[1].DATAB
p3_dest => stall_bit.OUTPUTSELECT
p3_dest => stall_bit.OUTPUTSELECT
p3_dest => mux_op2[0].OUTPUTSELECT
p3_dest => mux_op2[1].OUTPUTSELECT
p3_dest => mux_op1[0].OUTPUTSELECT
p3_dest => mux_op1[1].OUTPUTSELECT
p3_dest => mux_d2[0].DATAB
p3_dest => mux_d1[0].DATAB
p3_dest => mux_d1[1].DATAB
p3_dest => mux_d2[1].DATAB
p4_valid => process_0.IN1
p5_valid => process_0.IN1
p3_valid => process_0.IN1
flush_bit_pipe2 => ~NO_FANOUT~
A1[0] => Equal0.IN2
A1[0] => Equal1.IN2
A1[0] => Equal5.IN2
A1[1] => Equal0.IN1
A1[1] => Equal1.IN1
A1[1] => Equal5.IN1
A1[2] => Equal0.IN0
A1[2] => Equal1.IN0
A1[2] => Equal5.IN0
A2[0] => Equal6.IN2
A2[0] => Equal7.IN2
A2[0] => Equal11.IN2
A2[1] => Equal6.IN1
A2[1] => Equal7.IN1
A2[1] => Equal11.IN1
A2[2] => Equal6.IN0
A2[2] => Equal7.IN0
A2[2] => Equal11.IN0
p3_a3[0] => Equal0.IN5
p3_a3[0] => Equal6.IN5
p3_a3[1] => Equal0.IN4
p3_a3[1] => Equal6.IN4
p3_a3[2] => Equal0.IN3
p3_a3[2] => Equal6.IN3
p4_a3[0] => Equal1.IN5
p4_a3[0] => Equal7.IN5
p4_a3[1] => Equal1.IN4
p4_a3[1] => Equal7.IN4
p4_a3[2] => Equal1.IN3
p4_a3[2] => Equal7.IN3
p5_a3[0] => Equal5.IN5
p5_a3[0] => Equal11.IN5
p5_a3[1] => Equal5.IN4
p5_a3[1] => Equal11.IN4
p5_a3[2] => Equal5.IN3
p5_a3[2] => Equal11.IN3
source1_cycle[0] => Equal2.IN0
source1_cycle[0] => Equal3.IN1
source1_cycle[0] => Equal4.IN1
source1_cycle[1] => Equal2.IN1
source1_cycle[1] => Equal3.IN0
source1_cycle[1] => Equal4.IN0
source2_cycle[0] => Equal8.IN0
source2_cycle[0] => Equal9.IN1
source2_cycle[0] => Equal10.IN1
source2_cycle[1] => Equal8.IN1
source2_cycle[1] => Equal9.IN0
source2_cycle[1] => Equal10.IN0
mux_memd <= mux_memd$latch.DB_MAX_OUTPUT_PORT_TYPE
mux_dr <= mux_dr$latch.DB_MAX_OUTPUT_PORT_TYPE
stall_bit <= stall_bit$latch.DB_MAX_OUTPUT_PORT_TYPE
mux_op1[0] <= mux_op1[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
mux_op1[1] <= mux_op1[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
mux_op2[0] <= mux_op2[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
mux_op2[1] <= mux_op2[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
mux_d1[0] <= mux_d1[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
mux_d1[1] <= mux_d1[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
mux_d2[0] <= mux_d2[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
mux_d2[1] <= mux_d2[1]$latch.DB_MAX_OUTPUT_PORT_TYPE


