-- Project:   StepperDriver
-- Generated: 02/24/2022 19:28:02
-- PSoC Creator  4.4

ENTITY StepperDriver IS
    PORT(
        Step_Pin(0)_PAD : OUT std_ulogic;
        Direction_Pin(0)_PAD : OUT std_ulogic;
        LED_Pin(0)_PAD : OUT std_ulogic;
        Lim_1(0)_PAD : IN std_ulogic;
        Lim_2(0)_PAD : IN std_ulogic;
        \DBG_UART:tx(0)_PAD\ : INOUT std_ulogic;
        \DBG_UART:rx(0)_PAD\ : IN std_ulogic;
        D2(0)_PAD : OUT std_ulogic;
        D1(0)_PAD : OUT std_ulogic;
        D0(0)_PAD : OUT std_ulogic;
        CAN_RX(0)_PAD : IN std_ulogic;
        CAN_TX(0)_PAD : OUT std_ulogic;
        Dip_1(0)_PAD : IN std_ulogic;
        Dip_2(0)_PAD : IN std_ulogic;
        Dip_3(0)_PAD : IN std_ulogic;
        Dip_4(0)_PAD : IN std_ulogic;
        Fault(0)_PAD : IN std_ulogic);
    ATTRIBUTE voltage_VDDIO_A_1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA_0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA_CTB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA_1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO_0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO_1 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO_2 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO_3 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO_4 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO_A OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VBUS OF __DEFAULT__ : ENTITY IS 5e0;
END StepperDriver;

ARCHITECTURE __DEFAULT__ OF StepperDriver IS
    SIGNAL CAN_RX(0)__PA : bit;
    SIGNAL CAN_TX(0)__PA : bit;
    SIGNAL ClockBlock_ECO : bit;
    SIGNAL ClockBlock_ExtClk : bit;
    SIGNAL ClockBlock_HFClk : bit;
    ATTRIBUTE udbclken_assigned OF ClockBlock_HFClk : SIGNAL IS "True";
    ATTRIBUTE global_signal OF ClockBlock_HFClk : SIGNAL IS true;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_LFClk : bit;
    SIGNAL ClockBlock_PLL0 : bit;
    SIGNAL ClockBlock_PLL1 : bit;
    SIGNAL ClockBlock_Routed1 : bit;
    SIGNAL ClockBlock_SysClk : bit;
    SIGNAL ClockBlock_WCO : bit;
    SIGNAL D0(0)__PA : bit;
    SIGNAL D1(0)__PA : bit;
    SIGNAL D2(0)__PA : bit;
    SIGNAL Dip_1(0)__PA : bit;
    SIGNAL Dip_2(0)__PA : bit;
    SIGNAL Dip_3(0)__PA : bit;
    SIGNAL Dip_4(0)__PA : bit;
    SIGNAL Direction_Pin(0)__PA : bit;
    SIGNAL Fault(0)__PA : bit;
    SIGNAL LED_Pin(0)__PA : bit;
    SIGNAL Lim_1(0)__PA : bit;
    SIGNAL Lim_2(0)__PA : bit;
    SIGNAL Net_557 : bit;
    SIGNAL Net_607 : bit;
    SIGNAL Net_609 : bit;
    SIGNAL Net_610 : bit;
    SIGNAL Net_633 : bit;
    SIGNAL Net_635 : bit;
    SIGNAL Net_656 : bit;
    SIGNAL Net_717 : bit;
    SIGNAL Net_719 : bit;
    SIGNAL Net_723 : bit;
    SIGNAL Net_724 : bit;
    SIGNAL Net_725 : bit;
    SIGNAL Net_726 : bit;
    SIGNAL Net_734 : bit;
    SIGNAL Net_739 : bit;
    SIGNAL Net_743 : bit;
    SIGNAL Net_752 : bit;
    SIGNAL Net_761 : bit;
    SIGNAL Net_768 : bit;
    ATTRIBUTE POWER OF Net_768 : SIGNAL IS true;
    SIGNAL Net_814_digital : bit;
    ATTRIBUTE global_signal OF Net_814_digital : SIGNAL IS true;
    SIGNAL Net_853 : bit;
    SIGNAL Net_989 : bit;
    SIGNAL Net_997 : bit;
    SIGNAL Step_Pin(0)__PA : bit;
    SIGNAL \ClockDiv:count_0\ : bit;
    SIGNAL \ClockDiv:not_last_reset\ : bit;
    SIGNAL \DBG_UART:Net_847_ff2\ : bit;
    ATTRIBUTE global_signal OF \DBG_UART:Net_847_ff2\ : SIGNAL IS true;
    SIGNAL \DBG_UART:miso_s_wire\ : bit;
    SIGNAL \DBG_UART:mosi_m_wire\ : bit;
    SIGNAL \DBG_UART:rts_wire\ : bit;
    SIGNAL \\\DBG_UART:rx(0)\\__PA\ : bit;
    SIGNAL \DBG_UART:rx_wire\ : bit;
    SIGNAL \DBG_UART:sclk_m_wire\ : bit;
    SIGNAL \DBG_UART:select_m_wire_0\ : bit;
    SIGNAL \DBG_UART:select_m_wire_1\ : bit;
    SIGNAL \DBG_UART:select_m_wire_2\ : bit;
    SIGNAL \DBG_UART:select_m_wire_3\ : bit;
    SIGNAL \\\DBG_UART:tx(0)\\__PA\ : bit;
    SIGNAL \DBG_UART:tx_wire\ : bit;
    SIGNAL \Direction:control_1\ : bit;
    SIGNAL \Direction:control_2\ : bit;
    SIGNAL \Direction:control_3\ : bit;
    SIGNAL \Direction:control_4\ : bit;
    SIGNAL \Direction:control_5\ : bit;
    SIGNAL \Direction:control_6\ : bit;
    SIGNAL \Direction:control_7\ : bit;
    SIGNAL \Enable:control_1\ : bit;
    SIGNAL \Enable:control_2\ : bit;
    SIGNAL \Enable:control_3\ : bit;
    SIGNAL \Enable:control_4\ : bit;
    SIGNAL \Enable:control_5\ : bit;
    SIGNAL \Enable:control_6\ : bit;
    SIGNAL \Enable:control_7\ : bit;
    SIGNAL \Step_Counter:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \Step_Counter:CounterUDB:control_0\ : bit;
    SIGNAL \Step_Counter:CounterUDB:control_1\ : bit;
    SIGNAL \Step_Counter:CounterUDB:control_2\ : bit;
    SIGNAL \Step_Counter:CounterUDB:control_3\ : bit;
    SIGNAL \Step_Counter:CounterUDB:control_4\ : bit;
    SIGNAL \Step_Counter:CounterUDB:control_5\ : bit;
    SIGNAL \Step_Counter:CounterUDB:control_6\ : bit;
    SIGNAL \Step_Counter:CounterUDB:control_7\ : bit;
    SIGNAL \Step_Counter:CounterUDB:count_enable\ : bit;
    SIGNAL \Step_Counter:CounterUDB:count_stored_i\ : bit;
    SIGNAL \Step_Counter:CounterUDB:overflow\ : bit;
    SIGNAL \Step_Counter:CounterUDB:overflow_reg_i\ : bit;
    SIGNAL \Step_Counter:CounterUDB:prevCompare\ : bit;
    SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:u1.ce0__sig\ : bit;
    SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:u2.ce0__sig\ : bit;
    SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \Step_Counter:CounterUDB:status_0\ : bit;
    SIGNAL \Step_Counter:CounterUDB:status_1\ : bit;
    SIGNAL \Step_Counter:CounterUDB:status_2\ : bit;
    SIGNAL \Step_Counter:CounterUDB:status_3\ : bit;
    SIGNAL \Step_Counter:CounterUDB:status_5\ : bit;
    SIGNAL \Step_Counter:CounterUDB:status_6\ : bit;
    SIGNAL \Step_Counter:CounterUDB:underflow_reg_i\ : bit;
    SIGNAL \Step_Timer:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \Step_Timer:CounterUDB:count_enable\ : bit;
    SIGNAL \Step_Timer:CounterUDB:count_stored_i\ : bit;
    SIGNAL \Step_Timer:CounterUDB:overflow_reg_i\ : bit;
    SIGNAL \Step_Timer:CounterUDB:prevCompare\ : bit;
    SIGNAL \Step_Timer:CounterUDB:reload\ : bit;
    SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:u1.ce0__sig\ : bit;
    SIGNAL \Step_Timer:CounterUDB:status_0\ : bit;
    SIGNAL \Step_Timer:CounterUDB:status_1\ : bit;
    SIGNAL \Step_Timer:CounterUDB:status_2\ : bit;
    SIGNAL \Step_Timer:CounterUDB:status_5\ : bit;
    SIGNAL \Step_Timer:CounterUDB:status_6\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL dclk_to_genclk : bit;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:u0.z0__sig\ : bit;
    SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:u0.z1__sig\ : bit;
    SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:u1.sor__sig\ : bit;
    SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:u1.cl0__sig\ : bit;
    SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:u1.z0__sig\ : bit;
    SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:u1.ff0__sig\ : bit;
    SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:u1.ce1__sig\ : bit;
    SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:u1.cl1__sig\ : bit;
    SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:u1.z1__sig\ : bit;
    SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:u1.ff1__sig\ : bit;
    SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:u1.co_msb__sig\ : bit;
    SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:u1.sol_msb__sig\ : bit;
    SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:u1.cfbo__sig\ : bit;
    SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:u2.sor__sig\ : bit;
    SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:u2.cmsbo__sig\ : bit;
    SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:u2.cl0__sig\ : bit;
    SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:u2.z0__sig\ : bit;
    SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:u2.ff0__sig\ : bit;
    SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:u2.ce1__sig\ : bit;
    SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:u2.cl1__sig\ : bit;
    SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:u2.z1__sig\ : bit;
    SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:u2.ff1__sig\ : bit;
    SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:u2.co_msb__sig\ : bit;
    SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:u2.sol_msb__sig\ : bit;
    SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:u2.cfbo__sig\ : bit;
    SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:u3.sor__sig\ : bit;
    SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:u3.cmsbo__sig\ : bit;
    SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:u0.z0__sig\ : bit;
    SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:u0.z1__sig\ : bit;
    SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:u1.sor__sig\ : bit;
    SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:u1.cl0__sig\ : bit;
    SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:u1.z0__sig\ : bit;
    SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:u1.ff0__sig\ : bit;
    SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:u1.ce1__sig\ : bit;
    SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:u1.cl1__sig\ : bit;
    SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:u1.z1__sig\ : bit;
    SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:u1.ff1__sig\ : bit;
    SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:u1.co_msb__sig\ : bit;
    SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:u1.sol_msb__sig\ : bit;
    SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:u1.cfbo__sig\ : bit;
    SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:u2.sor__sig\ : bit;
    SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:u2.cmsbo__sig\ : bit;
    ATTRIBUTE Location OF ClockGenBlock : LABEL IS "F(CLK_GEN,0)";
    ATTRIBUTE lib_model OF Step_Pin(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF Step_Pin(0) : LABEL IS "P1[7]";
    ATTRIBUTE lib_model OF Direction_Pin(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF Direction_Pin(0) : LABEL IS "P1[6]";
    ATTRIBUTE lib_model OF LED_Pin(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF LED_Pin(0) : LABEL IS "P5[2]";
    ATTRIBUTE lib_model OF Lim_1(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF Lim_1(0) : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF Lim_2(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF Lim_2(0) : LABEL IS "P2[2]";
    ATTRIBUTE lib_model OF \DBG_UART:tx(0)\ : LABEL IS "iocell6";
    ATTRIBUTE Location OF \DBG_UART:tx(0)\ : LABEL IS "P4[1]";
    ATTRIBUTE lib_model OF \DBG_UART:rx(0)\ : LABEL IS "iocell7";
    ATTRIBUTE Location OF \DBG_UART:rx(0)\ : LABEL IS "P4[0]";
    ATTRIBUTE lib_model OF D2(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF D2(0) : LABEL IS "P11[4]";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell1";
    ATTRIBUTE lib_model OF D1(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF D1(0) : LABEL IS "P11[2]";
    ATTRIBUTE lib_model OF D0(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF D0(0) : LABEL IS "P11[0]";
    ATTRIBUTE lib_model OF CAN_RX(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF CAN_RX(0) : LABEL IS "P0[0]";
    ATTRIBUTE lib_model OF CAN_TX(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF CAN_TX(0) : LABEL IS "P0[1]";
    ATTRIBUTE lib_model OF Dip_1(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF Dip_1(0) : LABEL IS "P11[1]";
    ATTRIBUTE lib_model OF Dip_2(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF Dip_2(0) : LABEL IS "P11[3]";
    ATTRIBUTE lib_model OF Dip_3(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF Dip_3(0) : LABEL IS "P11[5]";
    ATTRIBUTE lib_model OF Dip_4(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF Dip_4(0) : LABEL IS "P11[7]";
    ATTRIBUTE lib_model OF Fault(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF Fault(0) : LABEL IS "P11[6]";
    ATTRIBUTE lib_model OF \Step_Counter:CounterUDB:status_0\ : LABEL IS "macrocell2";
    ATTRIBUTE lib_model OF \Step_Counter:CounterUDB:status_2\ : LABEL IS "macrocell3";
    ATTRIBUTE lib_model OF \Step_Counter:CounterUDB:status_3\ : LABEL IS "macrocell4";
    ATTRIBUTE lib_model OF \Step_Counter:CounterUDB:count_enable\ : LABEL IS "macrocell5";
    ATTRIBUTE lib_model OF \Step_Timer:CounterUDB:status_0\ : LABEL IS "macrocell6";
    ATTRIBUTE lib_model OF \Step_Timer:CounterUDB:status_2\ : LABEL IS "macrocell7";
    ATTRIBUTE lib_model OF \Step_Timer:CounterUDB:count_enable\ : LABEL IS "macrocell8";
    ATTRIBUTE lib_model OF Net_997 : LABEL IS "macrocell9";
    ATTRIBUTE lib_model OF \Step_Counter:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell1";
    ATTRIBUTE lib_model OF \Step_Counter:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell1";
    ATTRIBUTE lib_model OF \Step_Counter:CounterUDB:sC32:counterdp:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE lib_model OF \Step_Counter:CounterUDB:sC32:counterdp:u1\ : LABEL IS "datapathcell2";
    ATTRIBUTE lib_model OF \Step_Counter:CounterUDB:sC32:counterdp:u2\ : LABEL IS "datapathcell3";
    ATTRIBUTE lib_model OF \Step_Counter:CounterUDB:sC32:counterdp:u3\ : LABEL IS "datapathcell4";
    ATTRIBUTE lib_model OF \Direction:Sync:ctrl_reg\ : LABEL IS "controlcell2";
    ATTRIBUTE lib_model OF \CAN_addr:sts:sts_reg\ : LABEL IS "statuscell1";
    ATTRIBUTE lib_model OF \Step_Timer:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell2";
    ATTRIBUTE lib_model OF \Step_Timer:CounterUDB:sC24:counterdp:u0\ : LABEL IS "datapathcell5";
    ATTRIBUTE lib_model OF \Step_Timer:CounterUDB:sC24:counterdp:u1\ : LABEL IS "datapathcell6";
    ATTRIBUTE lib_model OF \Step_Timer:CounterUDB:sC24:counterdp:u2\ : LABEL IS "datapathcell7";
    ATTRIBUTE lib_model OF \Enable:Sync:ctrl_reg\ : LABEL IS "controlcell3";
    ATTRIBUTE lib_model OF \ClockDiv:not_last_reset\ : LABEL IS "macrocell10";
    ATTRIBUTE lib_model OF Net_853 : LABEL IS "macrocell11";
    ATTRIBUTE lib_model OF \ClockDiv:count_0\ : LABEL IS "macrocell12";
    ATTRIBUTE lib_model OF \Step_Counter:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell13";
    ATTRIBUTE lib_model OF \Step_Counter:CounterUDB:underflow_reg_i\ : LABEL IS "macrocell14";
    ATTRIBUTE lib_model OF \Step_Counter:CounterUDB:prevCompare\ : LABEL IS "macrocell15";
    ATTRIBUTE lib_model OF \Step_Counter:CounterUDB:count_stored_i\ : LABEL IS "macrocell16";
    ATTRIBUTE lib_model OF Net_635 : LABEL IS "macrocell17";
    ATTRIBUTE lib_model OF Net_719 : LABEL IS "macrocell18";
    ATTRIBUTE lib_model OF \Step_Timer:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell19";
    ATTRIBUTE lib_model OF \Step_Timer:CounterUDB:prevCompare\ : LABEL IS "macrocell20";
    ATTRIBUTE lib_model OF \Step_Timer:CounterUDB:count_stored_i\ : LABEL IS "macrocell21";
    COMPONENT cancell
        PORT (
            clock : IN std_ulogic;
            can_rx : IN std_ulogic;
            can_tx : OUT std_ulogic;
            can_tx_en : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF controlcell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF controlcell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF controlcell : COMPONENT IS "reset";
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            ce0 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF datapathcell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF datapathcell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF datapathcell : COMPONENT IS "reset";
    ATTRIBUTE udb_chain OF datapathcell : COMPONENT IS "ce0i,ce0,cl0i,cl0,z0i,z0,ff0i,ff0,ce1i,ce1,cl1i,cl1,z1i,z1,ff1i,ff1,cap0i,cap0,cap1i,cap1,ci,co_msb,sir,sol_msb,cfbi,cfbo,sil,sor,cmsbi,cmsbo";
    ATTRIBUTE chain_lsb OF datapathcell : COMPONENT IS "ce0i,cl0i,z0i,ff0i,ce1i,cl1i,z1i,ff1i,cap0i,cap1i,ci,sir,cfbi,sor,cmsbo";
    ATTRIBUTE chain_msb OF datapathcell : COMPONENT IS "ce0,cl0,z0,ff0,ce1,cl1,z1,ff1,cap0,cap1,co_msb,sol_msb,cfbo,sil,cmsbi";
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pa_out : OUT std_ulogic;
            pin_input : IN std_ulogic;
            pad_in : IN std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT m0s8clockblockcell
        PORT (
            imo : OUT std_ulogic;
            ext : OUT std_ulogic;
            eco : OUT std_ulogic;
            ilo : OUT std_ulogic;
            wco : OUT std_ulogic;
            dbl : OUT std_ulogic;
            pll : OUT std_ulogic;
            dpll : OUT std_ulogic;
            dsi_out_0 : IN std_ulogic;
            dsi_out_1 : IN std_ulogic;
            dsi_out_2 : IN std_ulogic;
            dsi_out_3 : IN std_ulogic;
            lfclk : OUT std_ulogic;
            hfclk : OUT std_ulogic;
            sysclk : OUT std_ulogic;
            halfsysclk : OUT std_ulogic;
            udb_div_0 : OUT std_ulogic;
            udb_div_1 : OUT std_ulogic;
            udb_div_2 : OUT std_ulogic;
            udb_div_3 : OUT std_ulogic;
            udb_div_4 : OUT std_ulogic;
            udb_div_5 : OUT std_ulogic;
            udb_div_6 : OUT std_ulogic;
            udb_div_7 : OUT std_ulogic;
            udb_div_8 : OUT std_ulogic;
            udb_div_9 : OUT std_ulogic;
            udb_div_10 : OUT std_ulogic;
            udb_div_11 : OUT std_ulogic;
            udb_div_12 : OUT std_ulogic;
            udb_div_13 : OUT std_ulogic;
            udb_div_14 : OUT std_ulogic;
            udb_div_15 : OUT std_ulogic;
            uab_div_0 : OUT std_ulogic;
            uab_div_1 : OUT std_ulogic;
            uab_div_2 : OUT std_ulogic;
            uab_div_3 : OUT std_ulogic;
            ff_div_0 : OUT std_ulogic;
            ff_div_1 : OUT std_ulogic;
            ff_div_2 : OUT std_ulogic;
            ff_div_3 : OUT std_ulogic;
            ff_div_4 : OUT std_ulogic;
            ff_div_5 : OUT std_ulogic;
            ff_div_6 : OUT std_ulogic;
            ff_div_7 : OUT std_ulogic;
            ff_div_8 : OUT std_ulogic;
            ff_div_9 : OUT std_ulogic;
            ff_div_10 : OUT std_ulogic;
            ff_div_11 : OUT std_ulogic;
            ff_div_12 : OUT std_ulogic;
            ff_div_13 : OUT std_ulogic;
            ff_div_14 : OUT std_ulogic;
            ff_div_15 : OUT std_ulogic;
            ff_div_16 : OUT std_ulogic;
            ff_div_17 : OUT std_ulogic;
            ff_div_18 : OUT std_ulogic;
            ff_div_19 : OUT std_ulogic;
            ff_div_20 : OUT std_ulogic;
            ff_div_21 : OUT std_ulogic;
            ff_div_22 : OUT std_ulogic;
            ff_div_23 : OUT std_ulogic;
            ff_div_24 : OUT std_ulogic;
            ff_div_25 : OUT std_ulogic;
            ff_div_26 : OUT std_ulogic;
            ff_div_27 : OUT std_ulogic;
            ff_div_28 : OUT std_ulogic;
            ff_div_29 : OUT std_ulogic;
            ff_div_30 : OUT std_ulogic;
            ff_div_31 : OUT std_ulogic;
            ff_div_32 : OUT std_ulogic;
            ff_div_33 : OUT std_ulogic;
            ff_div_34 : OUT std_ulogic;
            ff_div_35 : OUT std_ulogic;
            ff_div_36 : OUT std_ulogic;
            ff_div_37 : OUT std_ulogic;
            ff_div_38 : OUT std_ulogic;
            ff_div_39 : OUT std_ulogic;
            ff_div_40 : OUT std_ulogic;
            ff_div_41 : OUT std_ulogic;
            ff_div_42 : OUT std_ulogic;
            ff_div_43 : OUT std_ulogic;
            ff_div_44 : OUT std_ulogic;
            ff_div_45 : OUT std_ulogic;
            ff_div_46 : OUT std_ulogic;
            ff_div_47 : OUT std_ulogic;
            ff_div_48 : OUT std_ulogic;
            ff_div_49 : OUT std_ulogic;
            ff_div_50 : OUT std_ulogic;
            ff_div_51 : OUT std_ulogic;
            ff_div_52 : OUT std_ulogic;
            ff_div_53 : OUT std_ulogic;
            ff_div_54 : OUT std_ulogic;
            ff_div_55 : OUT std_ulogic;
            ff_div_56 : OUT std_ulogic;
            ff_div_57 : OUT std_ulogic;
            ff_div_58 : OUT std_ulogic;
            ff_div_59 : OUT std_ulogic;
            ff_div_60 : OUT std_ulogic;
            ff_div_61 : OUT std_ulogic;
            ff_div_62 : OUT std_ulogic;
            ff_div_63 : OUT std_ulogic;
            dsi_in_0 : OUT std_ulogic;
            dsi_in_1 : OUT std_ulogic;
            dsi_in_2 : OUT std_ulogic;
            dsi_in_3 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8clockgenblockcell
        PORT (
            gen_clk_in_0 : IN std_ulogic;
            gen_clk_in_1 : IN std_ulogic;
            gen_clk_in_2 : IN std_ulogic;
            gen_clk_in_3 : IN std_ulogic;
            gen_clk_in_4 : IN std_ulogic;
            gen_clk_in_5 : IN std_ulogic;
            gen_clk_in_6 : IN std_ulogic;
            gen_clk_in_7 : IN std_ulogic;
            gen_clk_out_0 : OUT std_ulogic;
            gen_clk_out_1 : OUT std_ulogic;
            gen_clk_out_2 : OUT std_ulogic;
            gen_clk_out_3 : OUT std_ulogic;
            gen_clk_out_4 : OUT std_ulogic;
            gen_clk_out_5 : OUT std_ulogic;
            gen_clk_out_6 : OUT std_ulogic;
            gen_clk_out_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8scbcell
        PORT (
            clock : IN std_ulogic;
            interrupt : OUT std_ulogic;
            uart_cts : IN std_ulogic;
            uart_rts : OUT std_ulogic;
            uart_rx : IN std_ulogic;
            uart_tx : OUT std_ulogic;
            mosi_m : OUT std_ulogic;
            miso_m : IN std_ulogic;
            select_m_0 : OUT std_ulogic;
            select_m_1 : OUT std_ulogic;
            select_m_2 : OUT std_ulogic;
            select_m_3 : OUT std_ulogic;
            sclk_m : OUT std_ulogic;
            mosi_s : IN std_ulogic;
            miso_s : OUT std_ulogic;
            select_s : IN std_ulogic;
            sclk_s : IN std_ulogic;
            i2c_scl : IN std_ulogic;
            i2c_sda : IN std_ulogic;
            tr_rx_req : OUT std_ulogic;
            tr_tx_req : OUT std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF macrocell : COMPONENT IS "clock_0";
    ATTRIBUTE udb_clken OF macrocell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF macrocell : COMPONENT IS "ar_0";
    ATTRIBUTE udb_preset OF macrocell : COMPONENT IS "ap_0";
    ATTRIBUTE udb_chain OF macrocell : COMPONENT IS "cin,cout";
    ATTRIBUTE chain_lsb OF macrocell : COMPONENT IS "cin";
    ATTRIBUTE chain_msb OF macrocell : COMPONENT IS "cout";
    COMPONENT statuscell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            status_7 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF statuscell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF statuscell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF statuscell : COMPONENT IS "reset";
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF statusicell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF statusicell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF statusicell : COMPONENT IS "reset";
BEGIN

    ClockGenBlock:m0s8clockgenblockcell
        PORT MAP(
            gen_clk_out_0 => Net_814_digital,
            gen_clk_in_0 => dclk_to_genclk);

    ClockBlock:m0s8clockblockcell
        PORT MAP(
            hfclk => ClockBlock_HFClk,
            imo => ClockBlock_IMO,
            ext => ClockBlock_ExtClk,
            sysclk => ClockBlock_SysClk,
            eco => ClockBlock_ECO,
            pll => ClockBlock_PLL0,
            dbl => ClockBlock_PLL1,
            ilo => ClockBlock_ILO,
            lfclk => ClockBlock_LFClk,
            wco => ClockBlock_WCO,
            dsi_in_0 => ClockBlock_Routed1,
            udb_div_0 => dclk_to_genclk,
            ff_div_2 => \DBG_UART:Net_847_ff2\);

    Step_Pin:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Step_Pin(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Step_Pin",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Step_Pin(0)__PA,
            oe => open,
            pin_input => \Step_Timer:CounterUDB:prevCompare\,
            pad_out => Step_Pin(0)_PAD,
            pad_in => Step_Pin(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Direction_Pin:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "911a8127-c6b9-4567-92de-ed031e737897",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Direction_Pin(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Direction_Pin",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Direction_Pin(0)__PA,
            oe => open,
            pin_input => Net_656,
            pad_out => Direction_Pin(0)_PAD,
            pad_in => Direction_Pin(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LED_Pin:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "d2e0cbae-d598-4e3e-aeae-39a8a3af5463",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LED_Pin(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LED_Pin",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => LED_Pin(0)__PA,
            oe => open,
            pin_input => Net_997,
            pad_out => LED_Pin(0)_PAD,
            pad_in => LED_Pin(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Lim_1:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "01",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Lim_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Lim_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Lim_1(0)__PA,
            oe => open,
            fb => Net_633,
            pad_in => Lim_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Lim_2:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "165284e7-500b-41b7-9bac-47bdec304da3",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Lim_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Lim_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Lim_2(0)__PA,
            oe => open,
            fb => Net_717,
            pad_in => Lim_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \DBG_UART:tx\:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "0",
            id => "43ec2fa1-bf22-4b71-9477-b6ca7b97f0b0/23b8206d-1c77-4e61-be4a-b4037d5de5fc",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \DBG_UART:tx(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\DBG_UART:tx\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\DBG_UART:tx(0)\\__PA\,
            oe => open,
            pin_input => \DBG_UART:tx_wire\,
            pad_out => \DBG_UART:tx(0)_PAD\,
            pad_in => \DBG_UART:tx(0)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \DBG_UART:rx\:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "43ec2fa1-bf22-4b71-9477-b6ca7b97f0b0/78e33e5d-45ea-4b75-88d5-73274e8a7ce4",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \DBG_UART:rx(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\DBG_UART:rx\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\DBG_UART:rx(0)\\__PA\,
            oe => open,
            fb => \DBG_UART:rx_wire\,
            pad_in => \DBG_UART:rx(0)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    D2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "acda56fb-c7fe-49f9-8329-c873c29ddfa8",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    D2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "D2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => D2(0)__PA,
            oe => open,
            pin_input => __ONE__,
            pad_out => D2(0)_PAD,
            pad_in => D2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => __ONE__);

    D1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e506face-4e09-4073-8b98-3946b756431f",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    D1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "D1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => D1(0)__PA,
            oe => open,
            pad_in => D1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    D0:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "2055bd81-5cbd-472d-b506-3da019b07a78",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    D0(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "D0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => D0(0)__PA,
            oe => open,
            pad_in => D0(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CAN_RX:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CAN_RX(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CAN_RX",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => CAN_RX(0)__PA,
            oe => open,
            fb => Net_607,
            pad_in => CAN_RX(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CAN_TX:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CAN_TX(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CAN_TX",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => CAN_TX(0)__PA,
            oe => open,
            pin_input => Net_734,
            pad_out => CAN_TX(0)_PAD,
            pad_in => CAN_TX(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Dip_1:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "2191e2b0-f8f5-4999-991d-75baf300fdf4",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Dip_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Dip_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Dip_1(0)__PA,
            oe => open,
            fb => Net_723,
            pad_in => Dip_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Dip_2:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "88757b06-c12c-48c0-814c-6d524686367d",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Dip_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Dip_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Dip_2(0)__PA,
            oe => open,
            fb => Net_724,
            pad_in => Dip_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Dip_3:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "1d560ff1-d9a6-44e6-b644-db8179a937b8",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Dip_3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Dip_3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Dip_3(0)__PA,
            oe => open,
            fb => Net_725,
            pad_in => Dip_3(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Dip_4:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "1ec4e1a5-2dcc-40ea-95f3-788448d0e85c",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Dip_4(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Dip_4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Dip_4(0)__PA,
            oe => open,
            fb => Net_726,
            pad_in => Dip_4(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Fault:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "19e27e87-a006-4e8f-bb0b-2b3f65668506",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Fault(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Fault",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Fault(0)__PA,
            oe => open,
            fb => Net_739,
            pad_in => Fault(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \Step_Counter:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Step_Counter:CounterUDB:status_0\,
            main_0 => \Step_Counter:CounterUDB:cmp_out_i\,
            main_1 => \Step_Counter:CounterUDB:prevCompare\);

    \Step_Counter:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Step_Counter:CounterUDB:status_2\,
            main_0 => \Step_Counter:CounterUDB:overflow\,
            main_1 => \Step_Counter:CounterUDB:overflow_reg_i\);

    \Step_Counter:CounterUDB:status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Step_Counter:CounterUDB:status_3\,
            main_0 => \Step_Counter:CounterUDB:status_1\,
            main_1 => \Step_Counter:CounterUDB:underflow_reg_i\);

    \Step_Counter:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Step_Counter:CounterUDB:count_enable\,
            main_0 => \Step_Counter:CounterUDB:control_7\,
            main_1 => \Step_Counter:CounterUDB:count_stored_i\,
            main_2 => \Step_Timer:CounterUDB:prevCompare\);

    \Step_Timer:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Step_Timer:CounterUDB:status_0\,
            main_0 => \Step_Timer:CounterUDB:cmp_out_i\,
            main_1 => \Step_Timer:CounterUDB:prevCompare\);

    \Step_Timer:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Step_Timer:CounterUDB:status_2\,
            main_0 => \Step_Timer:CounterUDB:reload\,
            main_1 => \Step_Timer:CounterUDB:overflow_reg_i\);

    \Step_Timer:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Step_Timer:CounterUDB:count_enable\,
            main_0 => Net_853,
            main_1 => Net_989,
            main_2 => \Step_Timer:CounterUDB:count_stored_i\);

    Net_997:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_997,
            main_0 => \Step_Timer:CounterUDB:prevCompare\);

    \Step_Counter:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_HFClk,
            control_7 => \Step_Counter:CounterUDB:control_7\,
            control_6 => \Step_Counter:CounterUDB:control_6\,
            control_5 => \Step_Counter:CounterUDB:control_5\,
            control_4 => \Step_Counter:CounterUDB:control_4\,
            control_3 => \Step_Counter:CounterUDB:control_3\,
            control_2 => \Step_Counter:CounterUDB:control_2\,
            control_1 => \Step_Counter:CounterUDB:control_1\,
            control_0 => \Step_Counter:CounterUDB:control_0\,
            busclk => ClockBlock_HFClk);

    \Step_Counter:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_HFClk,
            status_6 => \Step_Counter:CounterUDB:status_6\,
            status_5 => \Step_Counter:CounterUDB:status_5\,
            status_4 => open,
            status_3 => \Step_Counter:CounterUDB:status_3\,
            status_2 => \Step_Counter:CounterUDB:status_2\,
            status_1 => \Step_Counter:CounterUDB:status_1\,
            status_0 => \Step_Counter:CounterUDB:status_0\,
            interrupt => Net_557);

    \Step_Counter:CounterUDB:sC32:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_HFClk,
            cs_addr_2 => Net_656,
            cs_addr_1 => \Step_Counter:CounterUDB:count_enable\,
            busclk => ClockBlock_HFClk,
            ce0 => \Step_Counter:CounterUDB:sC32:counterdp:u0.ce0__sig\,
            cl0 => \Step_Counter:CounterUDB:sC32:counterdp:u0.cl0__sig\,
            z0 => \Step_Counter:CounterUDB:sC32:counterdp:u0.z0__sig\,
            ff0 => \Step_Counter:CounterUDB:sC32:counterdp:u0.ff0__sig\,
            ce1 => \Step_Counter:CounterUDB:sC32:counterdp:u0.ce1__sig\,
            cl1 => \Step_Counter:CounterUDB:sC32:counterdp:u0.cl1__sig\,
            z1 => \Step_Counter:CounterUDB:sC32:counterdp:u0.z1__sig\,
            ff1 => \Step_Counter:CounterUDB:sC32:counterdp:u0.ff1__sig\,
            co_msb => \Step_Counter:CounterUDB:sC32:counterdp:u0.co_msb__sig\,
            sol_msb => \Step_Counter:CounterUDB:sC32:counterdp:u0.sol_msb__sig\,
            cfbo => \Step_Counter:CounterUDB:sC32:counterdp:u0.cfbo__sig\,
            sil => \Step_Counter:CounterUDB:sC32:counterdp:u1.sor__sig\,
            cmsbi => \Step_Counter:CounterUDB:sC32:counterdp:u1.cmsbo__sig\);

    \Step_Counter:CounterUDB:sC32:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_HFClk,
            cs_addr_2 => Net_656,
            cs_addr_1 => \Step_Counter:CounterUDB:count_enable\,
            busclk => ClockBlock_HFClk,
            ce0i => \Step_Counter:CounterUDB:sC32:counterdp:u0.ce0__sig\,
            cl0i => \Step_Counter:CounterUDB:sC32:counterdp:u0.cl0__sig\,
            z0i => \Step_Counter:CounterUDB:sC32:counterdp:u0.z0__sig\,
            ff0i => \Step_Counter:CounterUDB:sC32:counterdp:u0.ff0__sig\,
            ce1i => \Step_Counter:CounterUDB:sC32:counterdp:u0.ce1__sig\,
            cl1i => \Step_Counter:CounterUDB:sC32:counterdp:u0.cl1__sig\,
            z1i => \Step_Counter:CounterUDB:sC32:counterdp:u0.z1__sig\,
            ff1i => \Step_Counter:CounterUDB:sC32:counterdp:u0.ff1__sig\,
            ci => \Step_Counter:CounterUDB:sC32:counterdp:u0.co_msb__sig\,
            sir => \Step_Counter:CounterUDB:sC32:counterdp:u0.sol_msb__sig\,
            cfbi => \Step_Counter:CounterUDB:sC32:counterdp:u0.cfbo__sig\,
            sor => \Step_Counter:CounterUDB:sC32:counterdp:u1.sor__sig\,
            cmsbo => \Step_Counter:CounterUDB:sC32:counterdp:u1.cmsbo__sig\,
            ce0 => \Step_Counter:CounterUDB:sC32:counterdp:u1.ce0__sig\,
            cl0 => \Step_Counter:CounterUDB:sC32:counterdp:u1.cl0__sig\,
            z0 => \Step_Counter:CounterUDB:sC32:counterdp:u1.z0__sig\,
            ff0 => \Step_Counter:CounterUDB:sC32:counterdp:u1.ff0__sig\,
            ce1 => \Step_Counter:CounterUDB:sC32:counterdp:u1.ce1__sig\,
            cl1 => \Step_Counter:CounterUDB:sC32:counterdp:u1.cl1__sig\,
            z1 => \Step_Counter:CounterUDB:sC32:counterdp:u1.z1__sig\,
            ff1 => \Step_Counter:CounterUDB:sC32:counterdp:u1.ff1__sig\,
            co_msb => \Step_Counter:CounterUDB:sC32:counterdp:u1.co_msb__sig\,
            sol_msb => \Step_Counter:CounterUDB:sC32:counterdp:u1.sol_msb__sig\,
            cfbo => \Step_Counter:CounterUDB:sC32:counterdp:u1.cfbo__sig\,
            sil => \Step_Counter:CounterUDB:sC32:counterdp:u2.sor__sig\,
            cmsbi => \Step_Counter:CounterUDB:sC32:counterdp:u2.cmsbo__sig\);

    \Step_Counter:CounterUDB:sC32:counterdp:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_HFClk,
            cs_addr_2 => Net_656,
            cs_addr_1 => \Step_Counter:CounterUDB:count_enable\,
            busclk => ClockBlock_HFClk,
            ce0i => \Step_Counter:CounterUDB:sC32:counterdp:u1.ce0__sig\,
            cl0i => \Step_Counter:CounterUDB:sC32:counterdp:u1.cl0__sig\,
            z0i => \Step_Counter:CounterUDB:sC32:counterdp:u1.z0__sig\,
            ff0i => \Step_Counter:CounterUDB:sC32:counterdp:u1.ff0__sig\,
            ce1i => \Step_Counter:CounterUDB:sC32:counterdp:u1.ce1__sig\,
            cl1i => \Step_Counter:CounterUDB:sC32:counterdp:u1.cl1__sig\,
            z1i => \Step_Counter:CounterUDB:sC32:counterdp:u1.z1__sig\,
            ff1i => \Step_Counter:CounterUDB:sC32:counterdp:u1.ff1__sig\,
            ci => \Step_Counter:CounterUDB:sC32:counterdp:u1.co_msb__sig\,
            sir => \Step_Counter:CounterUDB:sC32:counterdp:u1.sol_msb__sig\,
            cfbi => \Step_Counter:CounterUDB:sC32:counterdp:u1.cfbo__sig\,
            sor => \Step_Counter:CounterUDB:sC32:counterdp:u2.sor__sig\,
            cmsbo => \Step_Counter:CounterUDB:sC32:counterdp:u2.cmsbo__sig\,
            ce0 => \Step_Counter:CounterUDB:sC32:counterdp:u2.ce0__sig\,
            cl0 => \Step_Counter:CounterUDB:sC32:counterdp:u2.cl0__sig\,
            z0 => \Step_Counter:CounterUDB:sC32:counterdp:u2.z0__sig\,
            ff0 => \Step_Counter:CounterUDB:sC32:counterdp:u2.ff0__sig\,
            ce1 => \Step_Counter:CounterUDB:sC32:counterdp:u2.ce1__sig\,
            cl1 => \Step_Counter:CounterUDB:sC32:counterdp:u2.cl1__sig\,
            z1 => \Step_Counter:CounterUDB:sC32:counterdp:u2.z1__sig\,
            ff1 => \Step_Counter:CounterUDB:sC32:counterdp:u2.ff1__sig\,
            co_msb => \Step_Counter:CounterUDB:sC32:counterdp:u2.co_msb__sig\,
            sol_msb => \Step_Counter:CounterUDB:sC32:counterdp:u2.sol_msb__sig\,
            cfbo => \Step_Counter:CounterUDB:sC32:counterdp:u2.cfbo__sig\,
            sil => \Step_Counter:CounterUDB:sC32:counterdp:u3.sor__sig\,
            cmsbi => \Step_Counter:CounterUDB:sC32:counterdp:u3.cmsbo__sig\);

    \Step_Counter:CounterUDB:sC32:counterdp:u3\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_HFClk,
            cs_addr_2 => Net_656,
            cs_addr_1 => \Step_Counter:CounterUDB:count_enable\,
            z0_comb => \Step_Counter:CounterUDB:status_1\,
            f0_comb => \Step_Counter:CounterUDB:overflow\,
            ce1_comb => \Step_Counter:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \Step_Counter:CounterUDB:status_6\,
            f0_blk_stat_comb => \Step_Counter:CounterUDB:status_5\,
            busclk => ClockBlock_HFClk,
            ce0i => \Step_Counter:CounterUDB:sC32:counterdp:u2.ce0__sig\,
            cl0i => \Step_Counter:CounterUDB:sC32:counterdp:u2.cl0__sig\,
            z0i => \Step_Counter:CounterUDB:sC32:counterdp:u2.z0__sig\,
            ff0i => \Step_Counter:CounterUDB:sC32:counterdp:u2.ff0__sig\,
            ce1i => \Step_Counter:CounterUDB:sC32:counterdp:u2.ce1__sig\,
            cl1i => \Step_Counter:CounterUDB:sC32:counterdp:u2.cl1__sig\,
            z1i => \Step_Counter:CounterUDB:sC32:counterdp:u2.z1__sig\,
            ff1i => \Step_Counter:CounterUDB:sC32:counterdp:u2.ff1__sig\,
            ci => \Step_Counter:CounterUDB:sC32:counterdp:u2.co_msb__sig\,
            sir => \Step_Counter:CounterUDB:sC32:counterdp:u2.sol_msb__sig\,
            cfbi => \Step_Counter:CounterUDB:sC32:counterdp:u2.cfbo__sig\,
            sor => \Step_Counter:CounterUDB:sC32:counterdp:u3.sor__sig\,
            cmsbo => \Step_Counter:CounterUDB:sC32:counterdp:u3.cmsbo__sig\);

    \Direction:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \Direction:control_7\,
            control_6 => \Direction:control_6\,
            control_5 => \Direction:control_5\,
            control_4 => \Direction:control_4\,
            control_3 => \Direction:control_3\,
            control_2 => \Direction:control_2\,
            control_1 => \Direction:control_1\,
            control_0 => Net_656,
            busclk => ClockBlock_HFClk);

    isr_done:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_557,
            clock => ClockBlock_HFClk);

    isr_lim_1:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_635,
            clock => ClockBlock_HFClk);

    isr_lim_2:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_719,
            clock => ClockBlock_HFClk);

    \DBG_UART:SCB\:m0s8scbcell
        GENERIC MAP(
            cy_registers => "",
            scb_mode => 2)
        PORT MAP(
            clock => \DBG_UART:Net_847_ff2\,
            interrupt => Net_743,
            uart_rx => \DBG_UART:rx_wire\,
            uart_tx => \DBG_UART:tx_wire\,
            uart_cts => open,
            uart_rts => \DBG_UART:rts_wire\,
            mosi_m => \DBG_UART:mosi_m_wire\,
            miso_m => open,
            select_m_3 => \DBG_UART:select_m_wire_3\,
            select_m_2 => \DBG_UART:select_m_wire_2\,
            select_m_1 => \DBG_UART:select_m_wire_1\,
            select_m_0 => \DBG_UART:select_m_wire_0\,
            sclk_m => \DBG_UART:sclk_m_wire\,
            mosi_s => open,
            miso_s => \DBG_UART:miso_s_wire\,
            select_s => open,
            sclk_s => open,
            tr_tx_req => Net_761,
            tr_rx_req => Net_752);

    \CAN_addr:sts:sts_reg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00000000",
            clken_mode => 1)
        PORT MAP(
            clock => open,
            status_7 => open,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => Net_726,
            status_2 => Net_725,
            status_1 => Net_724,
            status_0 => Net_723);

    \CAN:isr\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_609,
            clock => ClockBlock_HFClk);

    \CAN:CanIP\:cancell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            can_rx => Net_607,
            can_tx => Net_734,
            can_tx_en => Net_610,
            interrupt => Net_609);

    isr_fault:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_739,
            clock => ClockBlock_HFClk);

    \Step_Timer:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_HFClk,
            status_6 => \Step_Timer:CounterUDB:status_6\,
            status_5 => \Step_Timer:CounterUDB:status_5\,
            status_4 => open,
            status_3 => open,
            status_2 => \Step_Timer:CounterUDB:status_2\,
            status_1 => \Step_Timer:CounterUDB:status_1\,
            status_0 => \Step_Timer:CounterUDB:status_0\);

    \Step_Timer:CounterUDB:sC24:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_HFClk,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \Step_Timer:CounterUDB:count_enable\,
            cs_addr_0 => \Step_Timer:CounterUDB:reload\,
            busclk => ClockBlock_HFClk,
            ce0 => \Step_Timer:CounterUDB:sC24:counterdp:u0.ce0__sig\,
            cl0 => \Step_Timer:CounterUDB:sC24:counterdp:u0.cl0__sig\,
            z0 => \Step_Timer:CounterUDB:sC24:counterdp:u0.z0__sig\,
            ff0 => \Step_Timer:CounterUDB:sC24:counterdp:u0.ff0__sig\,
            ce1 => \Step_Timer:CounterUDB:sC24:counterdp:u0.ce1__sig\,
            cl1 => \Step_Timer:CounterUDB:sC24:counterdp:u0.cl1__sig\,
            z1 => \Step_Timer:CounterUDB:sC24:counterdp:u0.z1__sig\,
            ff1 => \Step_Timer:CounterUDB:sC24:counterdp:u0.ff1__sig\,
            co_msb => \Step_Timer:CounterUDB:sC24:counterdp:u0.co_msb__sig\,
            sol_msb => \Step_Timer:CounterUDB:sC24:counterdp:u0.sol_msb__sig\,
            cfbo => \Step_Timer:CounterUDB:sC24:counterdp:u0.cfbo__sig\,
            sil => \Step_Timer:CounterUDB:sC24:counterdp:u1.sor__sig\,
            cmsbi => \Step_Timer:CounterUDB:sC24:counterdp:u1.cmsbo__sig\);

    \Step_Timer:CounterUDB:sC24:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_HFClk,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \Step_Timer:CounterUDB:count_enable\,
            cs_addr_0 => \Step_Timer:CounterUDB:reload\,
            busclk => ClockBlock_HFClk,
            ce0i => \Step_Timer:CounterUDB:sC24:counterdp:u0.ce0__sig\,
            cl0i => \Step_Timer:CounterUDB:sC24:counterdp:u0.cl0__sig\,
            z0i => \Step_Timer:CounterUDB:sC24:counterdp:u0.z0__sig\,
            ff0i => \Step_Timer:CounterUDB:sC24:counterdp:u0.ff0__sig\,
            ce1i => \Step_Timer:CounterUDB:sC24:counterdp:u0.ce1__sig\,
            cl1i => \Step_Timer:CounterUDB:sC24:counterdp:u0.cl1__sig\,
            z1i => \Step_Timer:CounterUDB:sC24:counterdp:u0.z1__sig\,
            ff1i => \Step_Timer:CounterUDB:sC24:counterdp:u0.ff1__sig\,
            ci => \Step_Timer:CounterUDB:sC24:counterdp:u0.co_msb__sig\,
            sir => \Step_Timer:CounterUDB:sC24:counterdp:u0.sol_msb__sig\,
            cfbi => \Step_Timer:CounterUDB:sC24:counterdp:u0.cfbo__sig\,
            sor => \Step_Timer:CounterUDB:sC24:counterdp:u1.sor__sig\,
            cmsbo => \Step_Timer:CounterUDB:sC24:counterdp:u1.cmsbo__sig\,
            ce0 => \Step_Timer:CounterUDB:sC24:counterdp:u1.ce0__sig\,
            cl0 => \Step_Timer:CounterUDB:sC24:counterdp:u1.cl0__sig\,
            z0 => \Step_Timer:CounterUDB:sC24:counterdp:u1.z0__sig\,
            ff0 => \Step_Timer:CounterUDB:sC24:counterdp:u1.ff0__sig\,
            ce1 => \Step_Timer:CounterUDB:sC24:counterdp:u1.ce1__sig\,
            cl1 => \Step_Timer:CounterUDB:sC24:counterdp:u1.cl1__sig\,
            z1 => \Step_Timer:CounterUDB:sC24:counterdp:u1.z1__sig\,
            ff1 => \Step_Timer:CounterUDB:sC24:counterdp:u1.ff1__sig\,
            co_msb => \Step_Timer:CounterUDB:sC24:counterdp:u1.co_msb__sig\,
            sol_msb => \Step_Timer:CounterUDB:sC24:counterdp:u1.sol_msb__sig\,
            cfbo => \Step_Timer:CounterUDB:sC24:counterdp:u1.cfbo__sig\,
            sil => \Step_Timer:CounterUDB:sC24:counterdp:u2.sor__sig\,
            cmsbi => \Step_Timer:CounterUDB:sC24:counterdp:u2.cmsbo__sig\);

    \Step_Timer:CounterUDB:sC24:counterdp:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_HFClk,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \Step_Timer:CounterUDB:count_enable\,
            cs_addr_0 => \Step_Timer:CounterUDB:reload\,
            ce0_comb => \Step_Timer:CounterUDB:reload\,
            z0_comb => \Step_Timer:CounterUDB:status_1\,
            ce1_comb => \Step_Timer:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \Step_Timer:CounterUDB:status_6\,
            f0_blk_stat_comb => \Step_Timer:CounterUDB:status_5\,
            busclk => ClockBlock_HFClk,
            ce0i => \Step_Timer:CounterUDB:sC24:counterdp:u1.ce0__sig\,
            cl0i => \Step_Timer:CounterUDB:sC24:counterdp:u1.cl0__sig\,
            z0i => \Step_Timer:CounterUDB:sC24:counterdp:u1.z0__sig\,
            ff0i => \Step_Timer:CounterUDB:sC24:counterdp:u1.ff0__sig\,
            ce1i => \Step_Timer:CounterUDB:sC24:counterdp:u1.ce1__sig\,
            cl1i => \Step_Timer:CounterUDB:sC24:counterdp:u1.cl1__sig\,
            z1i => \Step_Timer:CounterUDB:sC24:counterdp:u1.z1__sig\,
            ff1i => \Step_Timer:CounterUDB:sC24:counterdp:u1.ff1__sig\,
            ci => \Step_Timer:CounterUDB:sC24:counterdp:u1.co_msb__sig\,
            sir => \Step_Timer:CounterUDB:sC24:counterdp:u1.sol_msb__sig\,
            cfbi => \Step_Timer:CounterUDB:sC24:counterdp:u1.cfbo__sig\,
            sor => \Step_Timer:CounterUDB:sC24:counterdp:u2.sor__sig\,
            cmsbo => \Step_Timer:CounterUDB:sC24:counterdp:u2.cmsbo__sig\);

    isr_step:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => \Step_Timer:CounterUDB:overflow_reg_i\,
            clock => ClockBlock_HFClk);

    \Enable:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \Enable:control_7\,
            control_6 => \Enable:control_6\,
            control_5 => \Enable:control_5\,
            control_4 => \Enable:control_4\,
            control_3 => \Enable:control_3\,
            control_2 => \Enable:control_2\,
            control_1 => \Enable:control_1\,
            control_0 => Net_989,
            busclk => ClockBlock_HFClk);

    \ClockDiv:not_last_reset\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ClockDiv:not_last_reset\,
            clock_0 => Net_814_digital);

    Net_853:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_853,
            clock_0 => Net_814_digital,
            main_0 => \ClockDiv:not_last_reset\,
            main_1 => \ClockDiv:count_0\);

    \ClockDiv:count_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ClockDiv:count_0\,
            clock_0 => Net_814_digital,
            main_0 => \ClockDiv:not_last_reset\);

    \Step_Counter:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Step_Counter:CounterUDB:overflow_reg_i\,
            clock_0 => ClockBlock_HFClk,
            main_0 => \Step_Counter:CounterUDB:overflow\);

    \Step_Counter:CounterUDB:underflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Step_Counter:CounterUDB:underflow_reg_i\,
            clock_0 => ClockBlock_HFClk,
            main_0 => \Step_Counter:CounterUDB:status_1\);

    \Step_Counter:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Step_Counter:CounterUDB:prevCompare\,
            clock_0 => ClockBlock_HFClk,
            main_0 => \Step_Counter:CounterUDB:cmp_out_i\);

    \Step_Counter:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Step_Counter:CounterUDB:count_stored_i\,
            clock_0 => ClockBlock_HFClk,
            main_0 => \Step_Timer:CounterUDB:prevCompare\);

    Net_635:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_635,
            clock_0 => ClockBlock_HFClk,
            main_0 => Net_633);

    Net_719:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_719,
            clock_0 => ClockBlock_HFClk,
            main_0 => Net_717);

    \Step_Timer:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Step_Timer:CounterUDB:overflow_reg_i\,
            clock_0 => ClockBlock_HFClk,
            main_0 => \Step_Timer:CounterUDB:reload\);

    \Step_Timer:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Step_Timer:CounterUDB:prevCompare\,
            clock_0 => ClockBlock_HFClk,
            main_0 => \Step_Timer:CounterUDB:cmp_out_i\);

    \Step_Timer:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Step_Timer:CounterUDB:count_stored_i\,
            clock_0 => ClockBlock_HFClk,
            main_0 => Net_853);

END __DEFAULT__;
