{
  "questions": [
    {
      "question": "What is the primary role of an Arithmetic Logic Unit (ALU) within a Central Processing Unit (CPU)?",
      "options": [
        "Managing input/output operations.",
        "Performing arithmetic and logical operations.",
        "Storing program instructions and data.",
        "Coordinating memory access for different components.",
        "Predicting future branch outcomes to avoid pipeline stalls."
      ],
      "correct": 1
    },
    {
      "question": "In the physical design flow of an integrated circuit, what is the main objective of 'timing closure'?",
      "options": [
        "To ensure that all power rails are connected and stable across the chip.",
        "To verify that the layout visually matches the schematic.",
        "To prevent signal integrity issues like crosstalk and electromigration.",
        "To ensure that all setup and hold time requirements are met for every register path within the specified clock period.",
        "To optimize the placement of standard cells for minimal area utilization."
      ],
      "correct": 3
    },
    {
      "question": "Which memory characteristic best describes the ability to access any memory location in roughly the same amount of time, regardless of its physical address?",
      "options": [
        "Volatility",
        "Locality of Reference",
        "Random Access",
        "Associativity",
        "Non-volatility"
      ],
      "correct": 2
    },
    {
      "question": "In synchronous digital design, what does the 'setup time' of a flip-flop primarily specify?",
      "options": [
        "The minimum time required for the flip-flop to power up and stabilize its internal state.",
        "The propagation delay from the clock edge to the output changing.",
        "The maximum time the data input can be unstable after the clock edge.",
        "The minimum time the data input must be stable *before* the active clock edge to be reliably captured.",
        "The minimum time the clock signal must be stable after the data input changes."
      ],
      "correct": 3
    },
    {
      "question": "In a pipelined processor, what constitutes a 'structural hazard'?",
      "options": [
        "An instruction attempting to use a result that has not yet been computed by a previous instruction.",
        "A branch instruction altering the sequential flow of execution, requiring the pipeline to be flushed or predicted.",
        "A hardware resource conflict where two or more instructions simultaneously require access to the same functional unit.",
        "An instruction fetching data from an invalid memory address.",
        "A mismatch between the instruction set architecture and the microarchitecture."
      ],
      "correct": 2
    }
  ]
}