<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › ethernet › emulex › benet › be_hw.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>be_hw.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (C) 2005 - 2011 Emulex</span>
<span class="cm"> * All rights reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or</span>
<span class="cm"> * modify it under the terms of the GNU General Public License version 2</span>
<span class="cm"> * as published by the Free Software Foundation.  The full GNU General</span>
<span class="cm"> * Public License is included in this distribution in the file called COPYING.</span>
<span class="cm"> *</span>
<span class="cm"> * Contact Information:</span>
<span class="cm"> * linux-drivers@emulex.com</span>
<span class="cm"> *</span>
<span class="cm"> * Emulex</span>
<span class="cm"> * 3333 Susan Street</span>
<span class="cm"> * Costa Mesa, CA 92626</span>
<span class="cm"> */</span>

<span class="cm">/********* Mailbox door bell *************/</span>
<span class="cm">/* Used for driver communication with the FW.</span>
<span class="cm"> * The software must write this register twice to post any command. First,</span>
<span class="cm"> * it writes the register with hi=1 and the upper bits of the physical address</span>
<span class="cm"> * for the MAILBOX structure. Software must poll the ready bit until this</span>
<span class="cm"> * is acknowledged. Then, sotware writes the register with hi=0 with the lower</span>
<span class="cm"> * bits in the address. It must poll the ready bit until the command is</span>
<span class="cm"> * complete. Upon completion, the MAILBOX will contain a valid completion</span>
<span class="cm"> * queue entry.</span>
<span class="cm"> */</span>
<span class="cp">#define MPU_MAILBOX_DB_OFFSET	0x160</span>
<span class="cp">#define MPU_MAILBOX_DB_RDY_MASK	0x1 	</span><span class="cm">/* bit 0 */</span><span class="cp"></span>
<span class="cp">#define MPU_MAILBOX_DB_HI_MASK	0x2	</span><span class="cm">/* bit 1 */</span><span class="cp"></span>

<span class="cp">#define MPU_EP_CONTROL 		0</span>

<span class="cm">/********** MPU semphore ******************/</span>
<span class="cp">#define MPU_EP_SEMAPHORE_OFFSET		0xac</span>
<span class="cp">#define MPU_EP_SEMAPHORE_IF_TYPE2_OFFSET	0x400</span>
<span class="cp">#define EP_SEMAPHORE_POST_STAGE_MASK		0x0000FFFF</span>
<span class="cp">#define EP_SEMAPHORE_POST_ERR_MASK		0x1</span>
<span class="cp">#define EP_SEMAPHORE_POST_ERR_SHIFT		31</span>

<span class="cm">/* MPU semphore POST stage values */</span>
<span class="cp">#define POST_STAGE_AWAITING_HOST_RDY 	0x1 </span><span class="cm">/* FW awaiting goahead from host */</span><span class="cp"></span>
<span class="cp">#define POST_STAGE_HOST_RDY 		0x2 </span><span class="cm">/* Host has given go-ahed to FW */</span><span class="cp"></span>
<span class="cp">#define POST_STAGE_BE_RESET		0x3 </span><span class="cm">/* Host wants to reset chip */</span><span class="cp"></span>
<span class="cp">#define POST_STAGE_ARMFW_RDY		0xc000	</span><span class="cm">/* FW is done with POST */</span><span class="cp"></span>


<span class="cm">/* Lancer SLIPORT_CONTROL SLIPORT_STATUS registers */</span>
<span class="cp">#define SLIPORT_STATUS_OFFSET		0x404</span>
<span class="cp">#define SLIPORT_CONTROL_OFFSET		0x408</span>
<span class="cp">#define SLIPORT_ERROR1_OFFSET		0x40C</span>
<span class="cp">#define SLIPORT_ERROR2_OFFSET		0x410</span>

<span class="cp">#define SLIPORT_STATUS_ERR_MASK		0x80000000</span>
<span class="cp">#define SLIPORT_STATUS_RN_MASK		0x01000000</span>
<span class="cp">#define SLIPORT_STATUS_RDY_MASK		0x00800000</span>


<span class="cp">#define SLI_PORT_CONTROL_IP_MASK	0x08000000</span>

<span class="cp">#define PCICFG_CUST_SCRATCHPAD_CSR	0x1EC</span>

<span class="cm">/********* Memory BAR register ************/</span>
<span class="cp">#define PCICFG_MEMBAR_CTRL_INT_CTRL_OFFSET 	0xfc</span>
<span class="cm">/* Host Interrupt Enable, if set interrupts are enabled although &quot;PCI Interrupt</span>
<span class="cm"> * Disable&quot; may still globally block interrupts in addition to individual</span>
<span class="cm"> * interrupt masks; a mechanism for the device driver to block all interrupts</span>
<span class="cm"> * atomically without having to arbitrate for the PCI Interrupt Disable bit</span>
<span class="cm"> * with the OS.</span>
<span class="cm"> */</span>
<span class="cp">#define MEMBAR_CTRL_INT_CTRL_HOSTINTR_MASK	(1 &lt;&lt; 29) </span><span class="cm">/* bit 29 */</span><span class="cp"></span>

<span class="cm">/********* Power management (WOL) **********/</span>
<span class="cp">#define PCICFG_PM_CONTROL_OFFSET		0x44</span>
<span class="cp">#define PCICFG_PM_CONTROL_MASK			0x108	</span><span class="cm">/* bits 3 &amp; 8 */</span><span class="cp"></span>

<span class="cm">/********* Online Control Registers *******/</span>
<span class="cp">#define PCICFG_ONLINE0				0xB0</span>
<span class="cp">#define PCICFG_ONLINE1				0xB4</span>

<span class="cm">/********* UE Status and Mask Registers ***/</span>
<span class="cp">#define PCICFG_UE_STATUS_LOW			0xA0</span>
<span class="cp">#define PCICFG_UE_STATUS_HIGH			0xA4</span>
<span class="cp">#define PCICFG_UE_STATUS_LOW_MASK		0xA8</span>
<span class="cp">#define PCICFG_UE_STATUS_HI_MASK		0xAC</span>

<span class="cm">/******** SLI_INTF ***********************/</span>
<span class="cp">#define SLI_INTF_REG_OFFSET			0x58</span>
<span class="cp">#define SLI_INTF_VALID_MASK			0xE0000000</span>
<span class="cp">#define SLI_INTF_VALID				0xC0000000</span>
<span class="cp">#define SLI_INTF_HINT2_MASK			0x1F000000</span>
<span class="cp">#define SLI_INTF_HINT2_SHIFT			24</span>
<span class="cp">#define SLI_INTF_HINT1_MASK			0x00FF0000</span>
<span class="cp">#define SLI_INTF_HINT1_SHIFT			16</span>
<span class="cp">#define SLI_INTF_FAMILY_MASK			0x00000F00</span>
<span class="cp">#define SLI_INTF_FAMILY_SHIFT			8</span>
<span class="cp">#define SLI_INTF_IF_TYPE_MASK			0x0000F000</span>
<span class="cp">#define SLI_INTF_IF_TYPE_SHIFT			12</span>
<span class="cp">#define SLI_INTF_REV_MASK			0x000000F0</span>
<span class="cp">#define SLI_INTF_REV_SHIFT			4</span>
<span class="cp">#define SLI_INTF_FT_MASK			0x00000001</span>

<span class="cp">#define SLI_INTF_TYPE_2		2</span>
<span class="cp">#define SLI_INTF_TYPE_3		3</span>

<span class="cm">/* SLI family */</span>
<span class="cp">#define BE_SLI_FAMILY		0x0</span>
<span class="cp">#define LANCER_A0_SLI_FAMILY	0xA</span>
<span class="cp">#define SKYHAWK_SLI_FAMILY      0x2</span>

<span class="cm">/********* ISR0 Register offset **********/</span>
<span class="cp">#define CEV_ISR0_OFFSET 			0xC18</span>
<span class="cp">#define CEV_ISR_SIZE				4</span>

<span class="cm">/********* Event Q door bell *************/</span>
<span class="cp">#define DB_EQ_OFFSET			DB_CQ_OFFSET</span>
<span class="cp">#define DB_EQ_RING_ID_MASK		0x1FF	</span><span class="cm">/* bits 0 - 8 */</span><span class="cp"></span>
<span class="cp">#define DB_EQ_RING_ID_EXT_MASK		0x3e00  </span><span class="cm">/* bits 9-13 */</span><span class="cp"></span>
<span class="cp">#define DB_EQ_RING_ID_EXT_MASK_SHIFT	(2) </span><span class="cm">/* qid bits 9-13 placing at 11-15 */</span><span class="cp"></span>

<span class="cm">/* Clear the interrupt for this eq */</span>
<span class="cp">#define DB_EQ_CLR_SHIFT			(9)	</span><span class="cm">/* bit 9 */</span><span class="cp"></span>
<span class="cm">/* Must be 1 */</span>
<span class="cp">#define DB_EQ_EVNT_SHIFT		(10)	</span><span class="cm">/* bit 10 */</span><span class="cp"></span>
<span class="cm">/* Number of event entries processed */</span>
<span class="cp">#define DB_EQ_NUM_POPPED_SHIFT		(16)	</span><span class="cm">/* bits 16 - 28 */</span><span class="cp"></span>
<span class="cm">/* Rearm bit */</span>
<span class="cp">#define DB_EQ_REARM_SHIFT		(29)	</span><span class="cm">/* bit 29 */</span><span class="cp"></span>

<span class="cm">/********* Compl Q door bell *************/</span>
<span class="cp">#define DB_CQ_OFFSET 			0x120</span>
<span class="cp">#define DB_CQ_RING_ID_MASK		0x3FF	</span><span class="cm">/* bits 0 - 9 */</span><span class="cp"></span>
<span class="cp">#define DB_CQ_RING_ID_EXT_MASK		0x7C00	</span><span class="cm">/* bits 10-14 */</span><span class="cp"></span>
<span class="cp">#define DB_CQ_RING_ID_EXT_MASK_SHIFT	(1)	</span><span class="cm">/* qid bits 10-14</span>
<span class="cm">						 placing at 11-15 */</span><span class="cp"></span>

<span class="cm">/* Number of event entries processed */</span>
<span class="cp">#define DB_CQ_NUM_POPPED_SHIFT		(16) 	</span><span class="cm">/* bits 16 - 28 */</span><span class="cp"></span>
<span class="cm">/* Rearm bit */</span>
<span class="cp">#define DB_CQ_REARM_SHIFT		(29) 	</span><span class="cm">/* bit 29 */</span><span class="cp"></span>

<span class="cm">/********** TX ULP door bell *************/</span>
<span class="cp">#define DB_TXULP1_OFFSET		0x60</span>
<span class="cp">#define DB_TXULP_RING_ID_MASK		0x7FF	</span><span class="cm">/* bits 0 - 10 */</span><span class="cp"></span>
<span class="cm">/* Number of tx entries posted */</span>
<span class="cp">#define DB_TXULP_NUM_POSTED_SHIFT	(16)	</span><span class="cm">/* bits 16 - 29 */</span><span class="cp"></span>
<span class="cp">#define DB_TXULP_NUM_POSTED_MASK	0x3FFF	</span><span class="cm">/* bits 16 - 29 */</span><span class="cp"></span>

<span class="cm">/********** RQ(erx) door bell ************/</span>
<span class="cp">#define DB_RQ_OFFSET 			0x100</span>
<span class="cp">#define DB_RQ_RING_ID_MASK		0x3FF	</span><span class="cm">/* bits 0 - 9 */</span><span class="cp"></span>
<span class="cm">/* Number of rx frags posted */</span>
<span class="cp">#define DB_RQ_NUM_POSTED_SHIFT		(24)	</span><span class="cm">/* bits 24 - 31 */</span><span class="cp"></span>

<span class="cm">/********** MCC door bell ************/</span>
<span class="cp">#define DB_MCCQ_OFFSET 			0x140</span>
<span class="cp">#define DB_MCCQ_RING_ID_MASK		0x7FF	</span><span class="cm">/* bits 0 - 10 */</span><span class="cp"></span>
<span class="cm">/* Number of entries posted */</span>
<span class="cp">#define DB_MCCQ_NUM_POSTED_SHIFT	(16)	</span><span class="cm">/* bits 16 - 29 */</span><span class="cp"></span>

<span class="cm">/********** SRIOV VF PCICFG OFFSET ********/</span>
<span class="cp">#define SRIOV_VF_PCICFG_OFFSET		(4096)</span>

<span class="cm">/********** FAT TABLE  ********/</span>
<span class="cp">#define RETRIEVE_FAT	0</span>
<span class="cp">#define QUERY_FAT	1</span>

<span class="cm">/* Flashrom related descriptors */</span>
<span class="cp">#define MAX_FLASH_COMP			32</span>
<span class="cp">#define IMAGE_TYPE_FIRMWARE		160</span>
<span class="cp">#define IMAGE_TYPE_BOOTCODE		224</span>
<span class="cp">#define IMAGE_TYPE_OPTIONROM		32</span>

<span class="cp">#define NUM_FLASHDIR_ENTRIES		32</span>

<span class="cp">#define OPTYPE_ISCSI_ACTIVE		0</span>
<span class="cp">#define OPTYPE_REDBOOT			1</span>
<span class="cp">#define OPTYPE_BIOS			2</span>
<span class="cp">#define OPTYPE_PXE_BIOS			3</span>
<span class="cp">#define OPTYPE_FCOE_BIOS		8</span>
<span class="cp">#define OPTYPE_ISCSI_BACKUP		9</span>
<span class="cp">#define OPTYPE_FCOE_FW_ACTIVE		10</span>
<span class="cp">#define OPTYPE_FCOE_FW_BACKUP		11</span>
<span class="cp">#define OPTYPE_NCSI_FW			13</span>
<span class="cp">#define OPTYPE_PHY_FW			99</span>
<span class="cp">#define TN_8022				13</span>

<span class="cp">#define ILLEGAL_IOCTL_REQ		2</span>
<span class="cp">#define FLASHROM_OPER_PHY_FLASH		9</span>
<span class="cp">#define FLASHROM_OPER_PHY_SAVE		10</span>
<span class="cp">#define FLASHROM_OPER_FLASH		1</span>
<span class="cp">#define FLASHROM_OPER_SAVE		2</span>
<span class="cp">#define FLASHROM_OPER_REPORT		4</span>

<span class="cp">#define FLASH_IMAGE_MAX_SIZE_g2		(1310720) </span><span class="cm">/* Max firmware image size */</span><span class="cp"></span>
<span class="cp">#define FLASH_BIOS_IMAGE_MAX_SIZE_g2	(262144)  </span><span class="cm">/* Max OPTION ROM image sz */</span><span class="cp"></span>
<span class="cp">#define FLASH_REDBOOT_IMAGE_MAX_SIZE_g2	(262144)  </span><span class="cm">/* Max Redboot image sz    */</span><span class="cp"></span>
<span class="cp">#define FLASH_IMAGE_MAX_SIZE_g3		(2097152) </span><span class="cm">/* Max firmware image size */</span><span class="cp"></span>
<span class="cp">#define FLASH_BIOS_IMAGE_MAX_SIZE_g3	(524288)  </span><span class="cm">/* Max OPTION ROM image sz */</span><span class="cp"></span>
<span class="cp">#define FLASH_REDBOOT_IMAGE_MAX_SIZE_g3	(1048576)  </span><span class="cm">/* Max Redboot image sz    */</span><span class="cp"></span>
<span class="cp">#define FLASH_NCSI_IMAGE_MAX_SIZE_g3	(262144)</span>
<span class="cp">#define FLASH_PHY_FW_IMAGE_MAX_SIZE_g3	262144</span>

<span class="cp">#define FLASH_NCSI_MAGIC		(0x16032009)</span>
<span class="cp">#define FLASH_NCSI_DISABLED		(0)</span>
<span class="cp">#define FLASH_NCSI_ENABLED		(1)</span>

<span class="cp">#define FLASH_NCSI_BITFILE_HDR_OFFSET	(0x600000)</span>

<span class="cm">/* Offsets for components on Flash. */</span>
<span class="cp">#define FLASH_iSCSI_PRIMARY_IMAGE_START_g2 (1048576)</span>
<span class="cp">#define FLASH_iSCSI_BACKUP_IMAGE_START_g2  (2359296)</span>
<span class="cp">#define FLASH_FCoE_PRIMARY_IMAGE_START_g2  (3670016)</span>
<span class="cp">#define FLASH_FCoE_BACKUP_IMAGE_START_g2   (4980736)</span>
<span class="cp">#define FLASH_iSCSI_BIOS_START_g2          (7340032)</span>
<span class="cp">#define FLASH_PXE_BIOS_START_g2            (7864320)</span>
<span class="cp">#define FLASH_FCoE_BIOS_START_g2           (524288)</span>
<span class="cp">#define FLASH_REDBOOT_START_g2		  (0)</span>

<span class="cp">#define FLASH_NCSI_START_g3		   (15990784)</span>
<span class="cp">#define FLASH_iSCSI_PRIMARY_IMAGE_START_g3 (2097152)</span>
<span class="cp">#define FLASH_iSCSI_BACKUP_IMAGE_START_g3  (4194304)</span>
<span class="cp">#define FLASH_FCoE_PRIMARY_IMAGE_START_g3  (6291456)</span>
<span class="cp">#define FLASH_FCoE_BACKUP_IMAGE_START_g3   (8388608)</span>
<span class="cp">#define FLASH_iSCSI_BIOS_START_g3          (12582912)</span>
<span class="cp">#define FLASH_PXE_BIOS_START_g3            (13107200)</span>
<span class="cp">#define FLASH_FCoE_BIOS_START_g3           (13631488)</span>
<span class="cp">#define FLASH_REDBOOT_START_g3             (262144)</span>
<span class="cp">#define FLASH_PHY_FW_START_g3		   1310720</span>

<span class="cp">#define IMAGE_NCSI			16</span>
<span class="cp">#define IMAGE_OPTION_ROM_PXE		32</span>
<span class="cp">#define IMAGE_OPTION_ROM_FCoE		33</span>
<span class="cp">#define IMAGE_OPTION_ROM_ISCSI		34</span>
<span class="cp">#define IMAGE_FLASHISM_JUMPVECTOR	48</span>
<span class="cp">#define IMAGE_FLASH_ISM			49</span>
<span class="cp">#define IMAGE_JUMP_VECTOR		50</span>
<span class="cp">#define IMAGE_FIRMWARE_iSCSI		160</span>
<span class="cp">#define IMAGE_FIRMWARE_COMP_iSCSI	161</span>
<span class="cp">#define IMAGE_FIRMWARE_FCoE		162</span>
<span class="cp">#define IMAGE_FIRMWARE_COMP_FCoE	163</span>
<span class="cp">#define IMAGE_FIRMWARE_BACKUP_iSCSI	176</span>
<span class="cp">#define IMAGE_FIRMWARE_BACKUP_COMP_iSCSI 177</span>
<span class="cp">#define IMAGE_FIRMWARE_BACKUP_FCoE	178</span>
<span class="cp">#define IMAGE_FIRMWARE_BACKUP_COMP_FCoE 179</span>
<span class="cp">#define IMAGE_FIRMWARE_PHY		192</span>
<span class="cp">#define IMAGE_BOOT_CODE			224</span>

<span class="cm">/************* Rx Packet Type Encoding **************/</span>
<span class="cp">#define BE_UNICAST_PACKET		0</span>
<span class="cp">#define BE_MULTICAST_PACKET		1</span>
<span class="cp">#define BE_BROADCAST_PACKET		2</span>
<span class="cp">#define BE_RSVD_PACKET			3</span>

<span class="cm">/*</span>
<span class="cm"> * BE descriptors: host memory data structures whose formats</span>
<span class="cm"> * are hardwired in BE silicon.</span>
<span class="cm"> */</span>
<span class="cm">/* Event Queue Descriptor */</span>
<span class="cp">#define EQ_ENTRY_VALID_MASK 		0x1	</span><span class="cm">/* bit 0 */</span><span class="cp"></span>
<span class="cp">#define EQ_ENTRY_RES_ID_MASK 		0xFFFF	</span><span class="cm">/* bits 16 - 31 */</span><span class="cp"></span>
<span class="cp">#define EQ_ENTRY_RES_ID_SHIFT 		16</span>

<span class="k">struct</span> <span class="n">be_eq_entry</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">evt</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* TX Queue Descriptor */</span>
<span class="cp">#define ETH_WRB_FRAG_LEN_MASK		0xFFFF</span>
<span class="k">struct</span> <span class="n">be_eth_wrb</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">frag_pa_hi</span><span class="p">;</span>		<span class="cm">/* dword 0 */</span>
	<span class="n">u32</span> <span class="n">frag_pa_lo</span><span class="p">;</span>		<span class="cm">/* dword 1 */</span>
	<span class="n">u32</span> <span class="n">rsvd0</span><span class="p">;</span>		<span class="cm">/* dword 2 */</span>
	<span class="n">u32</span> <span class="n">frag_len</span><span class="p">;</span>		<span class="cm">/* dword 3: bits 0 - 15 */</span>
<span class="p">}</span> <span class="n">__packed</span><span class="p">;</span>

<span class="cm">/* Pseudo amap definition for eth_hdr_wrb in which each bit of the</span>
<span class="cm"> * actual structure is defined as a byte : used to calculate</span>
<span class="cm"> * offset/shift/mask of each field */</span>
<span class="k">struct</span> <span class="n">amap_eth_hdr_wrb</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">rsvd0</span><span class="p">[</span><span class="mi">32</span><span class="p">];</span>		<span class="cm">/* dword 0 */</span>
	<span class="n">u8</span> <span class="n">rsvd1</span><span class="p">[</span><span class="mi">32</span><span class="p">];</span>		<span class="cm">/* dword 1 */</span>
	<span class="n">u8</span> <span class="n">complete</span><span class="p">;</span>		<span class="cm">/* dword 2 */</span>
	<span class="n">u8</span> <span class="n">event</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">crc</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">forward</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">lso6</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">mgmt</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">ipcs</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">udpcs</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">tcpcs</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">lso</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">vlan</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">gso</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">num_wrb</span><span class="p">[</span><span class="mi">5</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">lso_mss</span><span class="p">[</span><span class="mi">14</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">len</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>		<span class="cm">/* dword 3 */</span>
	<span class="n">u8</span> <span class="n">vlan_tag</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>
<span class="p">}</span> <span class="n">__packed</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">be_eth_hdr_wrb</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">dw</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/* TX Compl Queue Descriptor */</span>

<span class="cm">/* Pseudo amap definition for eth_tx_compl in which each bit of the</span>
<span class="cm"> * actual structure is defined as a byte: used to calculate</span>
<span class="cm"> * offset/shift/mask of each field */</span>
<span class="k">struct</span> <span class="n">amap_eth_tx_compl</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">wrb_index</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>	<span class="cm">/* dword 0 */</span>
	<span class="n">u8</span> <span class="n">ct</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span> 		<span class="cm">/* dword 0 */</span>
	<span class="n">u8</span> <span class="n">port</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>		<span class="cm">/* dword 0 */</span>
	<span class="n">u8</span> <span class="n">rsvd0</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>		<span class="cm">/* dword 0 */</span>
	<span class="n">u8</span> <span class="n">status</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>		<span class="cm">/* dword 0 */</span>
	<span class="n">u8</span> <span class="n">user_bytes</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>	<span class="cm">/* dword 1 */</span>
	<span class="n">u8</span> <span class="n">nwh_bytes</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>	<span class="cm">/* dword 1 */</span>
	<span class="n">u8</span> <span class="n">lso</span><span class="p">;</span>			<span class="cm">/* dword 1 */</span>
	<span class="n">u8</span> <span class="n">cast_enc</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>		<span class="cm">/* dword 1 */</span>
	<span class="n">u8</span> <span class="n">rsvd1</span><span class="p">[</span><span class="mi">5</span><span class="p">];</span>		<span class="cm">/* dword 1 */</span>
	<span class="n">u8</span> <span class="n">rsvd2</span><span class="p">[</span><span class="mi">32</span><span class="p">];</span>		<span class="cm">/* dword 2 */</span>
	<span class="n">u8</span> <span class="n">pkts</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>		<span class="cm">/* dword 3 */</span>
	<span class="n">u8</span> <span class="n">ringid</span><span class="p">[</span><span class="mi">11</span><span class="p">];</span>		<span class="cm">/* dword 3 */</span>
	<span class="n">u8</span> <span class="n">hash_val</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>		<span class="cm">/* dword 3 */</span>
	<span class="n">u8</span> <span class="n">valid</span><span class="p">;</span>		<span class="cm">/* dword 3 */</span>
<span class="p">}</span> <span class="n">__packed</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">be_eth_tx_compl</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">dw</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/* RX Queue Descriptor */</span>
<span class="k">struct</span> <span class="n">be_eth_rx_d</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">fragpa_hi</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">fragpa_lo</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* RX Compl Queue Descriptor */</span>

<span class="cm">/* Pseudo amap definition for BE2 and BE3 legacy mode eth_rx_compl in which</span>
<span class="cm"> * each bit of the actual structure is defined as a byte: used to calculate</span>
<span class="cm"> * offset/shift/mask of each field */</span>
<span class="k">struct</span> <span class="n">amap_eth_rx_compl_v0</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">vlan_tag</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>	<span class="cm">/* dword 0 */</span>
	<span class="n">u8</span> <span class="n">pktsize</span><span class="p">[</span><span class="mi">14</span><span class="p">];</span>		<span class="cm">/* dword 0 */</span>
	<span class="n">u8</span> <span class="n">port</span><span class="p">;</span>		<span class="cm">/* dword 0 */</span>
	<span class="n">u8</span> <span class="n">ip_opt</span><span class="p">;</span>		<span class="cm">/* dword 0 */</span>
	<span class="n">u8</span> <span class="n">err</span><span class="p">;</span>			<span class="cm">/* dword 1 */</span>
	<span class="n">u8</span> <span class="n">rsshp</span><span class="p">;</span>		<span class="cm">/* dword 1 */</span>
	<span class="n">u8</span> <span class="n">ipf</span><span class="p">;</span>			<span class="cm">/* dword 1 */</span>
	<span class="n">u8</span> <span class="n">tcpf</span><span class="p">;</span>		<span class="cm">/* dword 1 */</span>
	<span class="n">u8</span> <span class="n">udpf</span><span class="p">;</span>		<span class="cm">/* dword 1 */</span>
	<span class="n">u8</span> <span class="n">ipcksm</span><span class="p">;</span>		<span class="cm">/* dword 1 */</span>
	<span class="n">u8</span> <span class="n">l4_cksm</span><span class="p">;</span>		<span class="cm">/* dword 1 */</span>
	<span class="n">u8</span> <span class="n">ip_version</span><span class="p">;</span>		<span class="cm">/* dword 1 */</span>
	<span class="n">u8</span> <span class="n">macdst</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span>		<span class="cm">/* dword 1 */</span>
	<span class="n">u8</span> <span class="n">vtp</span><span class="p">;</span>			<span class="cm">/* dword 1 */</span>
	<span class="n">u8</span> <span class="n">rsvd0</span><span class="p">;</span>		<span class="cm">/* dword 1 */</span>
	<span class="n">u8</span> <span class="n">fragndx</span><span class="p">[</span><span class="mi">10</span><span class="p">];</span>		<span class="cm">/* dword 1 */</span>
	<span class="n">u8</span> <span class="n">ct</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>		<span class="cm">/* dword 1 */</span>
	<span class="n">u8</span> <span class="n">sw</span><span class="p">;</span>			<span class="cm">/* dword 1 */</span>
	<span class="n">u8</span> <span class="n">numfrags</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>		<span class="cm">/* dword 1 */</span>
	<span class="n">u8</span> <span class="n">rss_flush</span><span class="p">;</span>		<span class="cm">/* dword 2 */</span>
	<span class="n">u8</span> <span class="n">cast_enc</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>		<span class="cm">/* dword 2 */</span>
	<span class="n">u8</span> <span class="n">vtm</span><span class="p">;</span>			<span class="cm">/* dword 2 */</span>
	<span class="n">u8</span> <span class="n">rss_bank</span><span class="p">;</span>		<span class="cm">/* dword 2 */</span>
	<span class="n">u8</span> <span class="n">rsvd1</span><span class="p">[</span><span class="mi">23</span><span class="p">];</span>		<span class="cm">/* dword 2 */</span>
	<span class="n">u8</span> <span class="n">lro_pkt</span><span class="p">;</span>		<span class="cm">/* dword 2 */</span>
	<span class="n">u8</span> <span class="n">rsvd2</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>		<span class="cm">/* dword 2 */</span>
	<span class="n">u8</span> <span class="n">valid</span><span class="p">;</span>		<span class="cm">/* dword 2 */</span>
	<span class="n">u8</span> <span class="n">rsshash</span><span class="p">[</span><span class="mi">32</span><span class="p">];</span>		<span class="cm">/* dword 3 */</span>
<span class="p">}</span> <span class="n">__packed</span><span class="p">;</span>

<span class="cm">/* Pseudo amap definition for BE3 native mode eth_rx_compl in which</span>
<span class="cm"> * each bit of the actual structure is defined as a byte: used to calculate</span>
<span class="cm"> * offset/shift/mask of each field */</span>
<span class="k">struct</span> <span class="n">amap_eth_rx_compl_v1</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">vlan_tag</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>	<span class="cm">/* dword 0 */</span>
	<span class="n">u8</span> <span class="n">pktsize</span><span class="p">[</span><span class="mi">14</span><span class="p">];</span>		<span class="cm">/* dword 0 */</span>
	<span class="n">u8</span> <span class="n">vtp</span><span class="p">;</span>			<span class="cm">/* dword 0 */</span>
	<span class="n">u8</span> <span class="n">ip_opt</span><span class="p">;</span>		<span class="cm">/* dword 0 */</span>
	<span class="n">u8</span> <span class="n">err</span><span class="p">;</span>			<span class="cm">/* dword 1 */</span>
	<span class="n">u8</span> <span class="n">rsshp</span><span class="p">;</span>		<span class="cm">/* dword 1 */</span>
	<span class="n">u8</span> <span class="n">ipf</span><span class="p">;</span>			<span class="cm">/* dword 1 */</span>
	<span class="n">u8</span> <span class="n">tcpf</span><span class="p">;</span>		<span class="cm">/* dword 1 */</span>
	<span class="n">u8</span> <span class="n">udpf</span><span class="p">;</span>		<span class="cm">/* dword 1 */</span>
	<span class="n">u8</span> <span class="n">ipcksm</span><span class="p">;</span>		<span class="cm">/* dword 1 */</span>
	<span class="n">u8</span> <span class="n">l4_cksm</span><span class="p">;</span>		<span class="cm">/* dword 1 */</span>
	<span class="n">u8</span> <span class="n">ip_version</span><span class="p">;</span>		<span class="cm">/* dword 1 */</span>
	<span class="n">u8</span> <span class="n">macdst</span><span class="p">[</span><span class="mi">7</span><span class="p">];</span>		<span class="cm">/* dword 1 */</span>
	<span class="n">u8</span> <span class="n">rsvd0</span><span class="p">;</span>		<span class="cm">/* dword 1 */</span>
	<span class="n">u8</span> <span class="n">fragndx</span><span class="p">[</span><span class="mi">10</span><span class="p">];</span>		<span class="cm">/* dword 1 */</span>
	<span class="n">u8</span> <span class="n">ct</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>		<span class="cm">/* dword 1 */</span>
	<span class="n">u8</span> <span class="n">sw</span><span class="p">;</span>			<span class="cm">/* dword 1 */</span>
	<span class="n">u8</span> <span class="n">numfrags</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>		<span class="cm">/* dword 1 */</span>
	<span class="n">u8</span> <span class="n">rss_flush</span><span class="p">;</span>		<span class="cm">/* dword 2 */</span>
	<span class="n">u8</span> <span class="n">cast_enc</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>		<span class="cm">/* dword 2 */</span>
	<span class="n">u8</span> <span class="n">vtm</span><span class="p">;</span>			<span class="cm">/* dword 2 */</span>
	<span class="n">u8</span> <span class="n">rss_bank</span><span class="p">;</span>		<span class="cm">/* dword 2 */</span>
	<span class="n">u8</span> <span class="n">port</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>		<span class="cm">/* dword 2 */</span>
	<span class="n">u8</span> <span class="n">vntagp</span><span class="p">;</span>		<span class="cm">/* dword 2 */</span>
	<span class="n">u8</span> <span class="n">header_len</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>	<span class="cm">/* dword 2 */</span>
	<span class="n">u8</span> <span class="n">header_split</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>	<span class="cm">/* dword 2 */</span>
	<span class="n">u8</span> <span class="n">rsvd1</span><span class="p">[</span><span class="mi">13</span><span class="p">];</span>		<span class="cm">/* dword 2 */</span>
	<span class="n">u8</span> <span class="n">valid</span><span class="p">;</span>		<span class="cm">/* dword 2 */</span>
	<span class="n">u8</span> <span class="n">rsshash</span><span class="p">[</span><span class="mi">32</span><span class="p">];</span>		<span class="cm">/* dword 3 */</span>
<span class="p">}</span> <span class="n">__packed</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">be_eth_rx_compl</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">dw</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">mgmt_hba_attribs</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">flashrom_version_string</span><span class="p">[</span><span class="mi">32</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">manufacturer_name</span><span class="p">[</span><span class="mi">32</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">supported_modes</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rsvd0</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">ncsi_ver_string</span><span class="p">[</span><span class="mi">12</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">default_extended_timeout</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">controller_model_number</span><span class="p">[</span><span class="mi">32</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">controller_description</span><span class="p">[</span><span class="mi">64</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">controller_serial_number</span><span class="p">[</span><span class="mi">32</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">ip_version_string</span><span class="p">[</span><span class="mi">32</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">firmware_version_string</span><span class="p">[</span><span class="mi">32</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">bios_version_string</span><span class="p">[</span><span class="mi">32</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">redboot_version_string</span><span class="p">[</span><span class="mi">32</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">driver_version_string</span><span class="p">[</span><span class="mi">32</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">fw_on_flash_version_string</span><span class="p">[</span><span class="mi">32</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">functionalities_supported</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">max_cdblength</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">asic_revision</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">generational_guid</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">hba_port_count</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">default_link_down_timeout</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">iscsi_ver_min_max</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">multifunction_device</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">cache_valid</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">hba_status</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">max_domains_supported</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">phy_port</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">firmware_post_status</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">hba_mtu</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">rsvd1</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">mgmt_controller_attrib</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">mgmt_hba_attribs</span> <span class="n">hba_attribs</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">pci_vendor_id</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">pci_device_id</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">pci_sub_vendor_id</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">pci_sub_system_id</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">pci_bus_number</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">pci_device_number</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">pci_function_number</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">interface_type</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">unique_identifier</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rsvd0</span><span class="p">[</span><span class="mi">5</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">controller_id</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">vendor</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">device</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">subvendor</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">subdevice</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">flash_comp</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">offset</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">optype</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">size</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">img_type</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">image_hdr</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">imageid</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">imageoffset</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">imagelength</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">image_checksum</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">image_version</span><span class="p">[</span><span class="mi">32</span><span class="p">];</span>
<span class="p">};</span>
<span class="k">struct</span> <span class="n">flash_file_hdr_g2</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">sign</span><span class="p">[</span><span class="mi">32</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">cksum</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">antidote</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">controller_id</span> <span class="n">cont_id</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">file_len</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">chunk_num</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">total_chunks</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">num_imgs</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">build</span><span class="p">[</span><span class="mi">24</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">flash_file_hdr_g3</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">sign</span><span class="p">[</span><span class="mi">52</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">ufi_version</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">file_len</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cksum</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">antidote</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">num_imgs</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">build</span><span class="p">[</span><span class="mi">24</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">rsvd</span><span class="p">[</span><span class="mi">32</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">flash_section_hdr</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">format_rev</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cksum</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">antidote</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">num_images</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">id_string</span><span class="p">[</span><span class="mi">128</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">rsvd</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
<span class="p">}</span> <span class="n">__packed</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">flash_section_hdr_g2</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">format_rev</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cksum</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">antidote</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">build_num</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">id_string</span><span class="p">[</span><span class="mi">128</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">rsvd</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
<span class="p">}</span> <span class="n">__packed</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">flash_section_entry</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">type</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">offset</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pad_size</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">image_size</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cksum</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">entry_point</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rsvd0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rsvd1</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">ver_data</span><span class="p">[</span><span class="mi">32</span><span class="p">];</span>
<span class="p">}</span> <span class="n">__packed</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">flash_section_info</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">cookie</span><span class="p">[</span><span class="mi">32</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">flash_section_hdr</span> <span class="n">fsec_hdr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">flash_section_entry</span> <span class="n">fsec_entry</span><span class="p">[</span><span class="mi">32</span><span class="p">];</span>
<span class="p">}</span> <span class="n">__packed</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">flash_section_info_g2</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">cookie</span><span class="p">[</span><span class="mi">32</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">flash_section_hdr_g2</span> <span class="n">fsec_hdr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">flash_section_entry</span> <span class="n">fsec_entry</span><span class="p">[</span><span class="mi">32</span><span class="p">];</span>
<span class="p">}</span> <span class="n">__packed</span><span class="p">;</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
