#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Feb 13 09:47:35 2018
# Process ID: 10208
# Current directory: C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2364 C:\Users\Richard\Documents\UCI\Freshman\2018 Winter\EECS 31L\Labs\Lab 3 - Enhanced Car Locator\Lab 3 - Enhanced Car Locator.xpr
# Log file: C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/vivado.log
# Journal file: C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator'
INFO: [Project 1-313] Project file moved from 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Lab-3-Enhanced-Car-Locator' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab3b_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj lab3b_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.srcs/sources_1/imports/Desktop/lab3b.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Locator_beh
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.srcs/sources_1/imports/Desktop/lab3b_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab3b_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d20f375efb864e92894e78e7c39a7ef3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot lab3b_tb_behav xil_defaultlib.lab3b_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Locator_beh [locator_beh_default]
Compiling architecture behavior of entity xil_defaultlib.lab3b_tb
Built simulation snapshot lab3b_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 774.402 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab3b_tb_behav -key {Behavioral:sim_1:Functional:lab3b_tb} -tclbatch {lab3b_tb.tcl} -view {{C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/lab3b_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config {C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/lab3b_tb_behav.wcfg}
source lab3b_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Simulation starts at 0 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab3b_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 779.453 ; gain = 5.051
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab3b_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj lab3b_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.srcs/sources_1/imports/Desktop/lab3b.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Locator_beh
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d20f375efb864e92894e78e7c39a7ef3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot lab3b_tb_behav xil_defaultlib.lab3b_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Locator_beh [locator_beh_default]
Compiling architecture behavior of entity xil_defaultlib.lab3b_tb
Built simulation snapshot lab3b_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Simulation starts at 0 ns
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 795.004 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab3b_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj lab3b_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.srcs/sources_1/imports/Desktop/lab3b.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Locator_beh
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d20f375efb864e92894e78e7c39a7ef3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot lab3b_tb_behav xil_defaultlib.lab3b_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Locator_beh [locator_beh_default]
Compiling architecture behavior of entity xil_defaultlib.lab3b_tb
Built simulation snapshot lab3b_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Simulation starts at 0 ns
Warning: Loc = 200 fail with test case 0
Time: 132 ns  Iteration: 0  Process: /lab3b_tb/stim_proc  File: C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.srcs/sources_1/imports/Desktop/lab3b_tb.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 795.004 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab3b_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj lab3b_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d20f375efb864e92894e78e7c39a7ef3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot lab3b_tb_behav xil_defaultlib.lab3b_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Simulation starts at 0 ns
Warning: Loc = 200 fail with test case 0
Time: 132 ns  Iteration: 0  Process: /lab3b_tb/stim_proc  File: C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.srcs/sources_1/imports/Desktop/lab3b_tb.vhd
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab3b_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj lab3b_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d20f375efb864e92894e78e7c39a7ef3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot lab3b_tb_behav xil_defaultlib.lab3b_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Simulation starts at 0 ns
Warning: Loc = 200 fail with test case 0
Time: 132 ns  Iteration: 0  Process: /lab3b_tb/stim_proc  File: C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.srcs/sources_1/imports/Desktop/lab3b_tb.vhd
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab3b_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj lab3b_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.srcs/sources_1/imports/Desktop/lab3b.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Locator_beh
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d20f375efb864e92894e78e7c39a7ef3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot lab3b_tb_behav xil_defaultlib.lab3b_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Locator_beh [locator_beh_default]
Compiling architecture behavior of entity xil_defaultlib.lab3b_tb
Built simulation snapshot lab3b_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Simulation starts at 0 ns
Warning: Loc = 200 fail with test case 0
Time: 132 ns  Iteration: 0  Process: /lab3b_tb/stim_proc  File: C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.srcs/sources_1/imports/Desktop/lab3b_tb.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 803.590 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab3b_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj lab3b_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.srcs/sources_1/imports/Desktop/lab3b_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab3b_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d20f375efb864e92894e78e7c39a7ef3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot lab3b_tb_behav xil_defaultlib.lab3b_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Locator_beh [locator_beh_default]
Compiling architecture behavior of entity xil_defaultlib.lab3b_tb
Built simulation snapshot lab3b_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Simulation starts at 0 ns
Warning: Loc = 200 fail with test case 0
Time: 134 ns  Iteration: 0  Process: /lab3b_tb/stim_proc  File: C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.srcs/sources_1/imports/Desktop/lab3b_tb.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 807.121 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab3b_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj lab3b_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.srcs/sources_1/imports/Desktop/lab3b.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Locator_beh
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d20f375efb864e92894e78e7c39a7ef3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot lab3b_tb_behav xil_defaultlib.lab3b_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Locator_beh [locator_beh_default]
Compiling architecture behavior of entity xil_defaultlib.lab3b_tb
Built simulation snapshot lab3b_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Simulation starts at 0 ns
Warning: Loc = 200 fail with test case 0
Time: 134 ns  Iteration: 0  Process: /lab3b_tb/stim_proc  File: C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.srcs/sources_1/imports/Desktop/lab3b_tb.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 807.781 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab3b_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj lab3b_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.srcs/sources_1/imports/Desktop/lab3b.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Locator_beh
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d20f375efb864e92894e78e7c39a7ef3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot lab3b_tb_behav xil_defaultlib.lab3b_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Locator_beh [locator_beh_default]
Compiling architecture behavior of entity xil_defaultlib.lab3b_tb
Built simulation snapshot lab3b_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Simulation starts at 0 ns
Warning: Loc = 200 fail with test case 0
Time: 134 ns  Iteration: 0  Process: /lab3b_tb/stim_proc  File: C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.srcs/sources_1/imports/Desktop/lab3b_tb.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 811.523 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab3b_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj lab3b_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.srcs/sources_1/imports/Desktop/lab3b_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab3b_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d20f375efb864e92894e78e7c39a7ef3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot lab3b_tb_behav xil_defaultlib.lab3b_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Locator_beh [locator_beh_default]
Compiling architecture behavior of entity xil_defaultlib.lab3b_tb
Built simulation snapshot lab3b_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Simulation starts at 0 ns
Warning: Loc = 200 fail with test case 0
Time: 138 ns  Iteration: 0  Process: /lab3b_tb/stim_proc  File: C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.srcs/sources_1/imports/Desktop/lab3b_tb.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 811.523 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab3b_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj lab3b_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.srcs/sources_1/imports/Desktop/lab3b.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Locator_beh
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d20f375efb864e92894e78e7c39a7ef3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot lab3b_tb_behav xil_defaultlib.lab3b_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Locator_beh [locator_beh_default]
Compiling architecture behavior of entity xil_defaultlib.lab3b_tb
Built simulation snapshot lab3b_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Simulation starts at 0 ns
Warning: Loc = 200 fail with test case 0
Time: 138 ns  Iteration: 0  Process: /lab3b_tb/stim_proc  File: C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.srcs/sources_1/imports/Desktop/lab3b_tb.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 811.605 ; gain = 0.082
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab3b_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj lab3b_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.srcs/sources_1/imports/Desktop/lab3b.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Locator_beh
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.srcs/sources_1/imports/Desktop/lab3b_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab3b_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d20f375efb864e92894e78e7c39a7ef3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot lab3b_tb_behav xil_defaultlib.lab3b_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Locator_beh [locator_beh_default]
Compiling architecture behavior of entity xil_defaultlib.lab3b_tb
Built simulation snapshot lab3b_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Simulation starts at 0 ns
Warning: Loc = 200 fail with test case 0
Time: 154 ns  Iteration: 0  Process: /lab3b_tb/stim_proc  File: C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.srcs/sources_1/imports/Desktop/lab3b_tb.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 812.281 ; gain = 0.316
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab3b_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj lab3b_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.srcs/sources_1/imports/Desktop/lab3b_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab3b_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d20f375efb864e92894e78e7c39a7ef3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot lab3b_tb_behav xil_defaultlib.lab3b_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Locator_beh [locator_beh_default]
Compiling architecture behavior of entity xil_defaultlib.lab3b_tb
Built simulation snapshot lab3b_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Simulation starts at 0 ns
Warning: Loc = 200 fail with test case 0
Time: 154 ns  Iteration: 0  Process: /lab3b_tb/stim_proc  File: C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.srcs/sources_1/imports/Desktop/lab3b_tb.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 813.180 ; gain = 0.500
save_wave_config {C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/lab3b_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb 13 10:45:55 2018...
