<!-- filename:             cnt_1rx_1tx_thruasm_zipper_lpc_zed.xml -->
<!-- filename description: cnt                                     (this is a container)                              -->
<!--                           1rx                                 (number of RX channels used)                       -->
<!--                               1tx                             (number of TX channels used)                       -->
<!--                                   thruasm                     (container architecture description)               -->
<!--                                           zipper_lpc          (frontend and/or slot descriptions, if applicable) -->
<!--                                                               (other details, if applicable)                     -->
<!--                                                      zed      (platform description, if applicable)              -->
<!--                                                         .xml                                                     -->
<!--      CPU                  FPGA                                          -->
<!--     ______     _________________________________________                -->
<!--    +      +   +                                         +               -->
<!--    |      | i |          container               ___    |               -->
<!--    |      | n |                                 +   +   |               -->
<!--    |      |*t*|*********************************|dev|   |               -->
<!--    |      | e |    (3)                    *     +___+   |               -->
<!--    |      | r |                           *             |               -->
<!--    |      | c |          ______________   *             |               -->
<!--    |      | o |         +  assembly   +   *(1)          |               -->
<!--    |      | n |         |             |   *             |               -->
<!--    |      | n |   (2)   |             |   *             |               -->
<!--    |      |*e*|*********|             |****             |               -->
<!--    |      | c |         |             |                 |               -->
<!--    |      | t |         |             |                 |               -->
<!--    +______+   +_________+_____________+_________________+               -->
<HdlContainer Platform="zed,zed_ise">

  <!-- Note: (AV-4465) - A bug exists which requires that subdevice masters (e.g. lime_dac)
       be instanced after subdevice slaves (e.g. lime_tx). Note that the
       Connection w/ Device="lime_dac" below instances lime_dac (only because
       lime_dac had not already been instanced prior in this container XML or in
       any platform config used by this container XML) -->

  <!-- I2C bus -->
  <Device Name="si5351" Card="lime_zipper_fmc_lpc"/>
  <!-- lime_rx and lime_tx control the lime_spi device for configuring the lime -->
  <Device Name="lime_tx" Card="lime_zipper_fmc_lpc"/>
  <Device Name="lime_rx" Card="lime_zipper_fmc_lpc"/>
  <!-- zipper_gpio controls RF filters on the MyriadRF daughtercard-->
  <!-- <Device Name="zipper_gpio" Card="lime_zipper_fmc_lpc"/> -->

  <!-- (1) external-to-FPGA device (worker) to FPGA assembly connections -->
  <!--Connection External="<assembly_port_name>"
                 Port="<device_port_name>"
                 Device="<device_name>"
                 Card="<card_name>" (required if card is used)
                 Slot="<slot_name>" (required if more than one platform slot of the card slot type exists) -->
  <!-- e.g. <Connection External="in_to_asm_rx_path_from_adc"  Port="out" Device="lime_adc"/> -->
  <!-- e.g. <Connection External="out_from_asm_tx_path_to_dac" Port="in"  Device="lime_dac"/> -->
  <Connection External="in_to_asm_rx_path_from_adc"  Port="out" Device="lime_adc" Card="lime_zipper_fmc_lpc"/>
  <Connection External="out_from_asm_tx_path_to_dac" Port="in"  Device="lime_dac" Card="lime_zipper_fmc_lpc"/>

  <!-- (2) FPGA assembly to CPU interconnect connections -->
  <!--Connection External="<assembly_port_name>"
                 Interconnect="<interconnect_name, probably zynq or pcie>"/-->
  <!-- e.g. <Connection External="out_from_asm_rx_path" Interconnect="zynq"/> -->
  <!-- e.g. <Connection External="in_to_asm_tx_path"    Interconnect="zynq"/> -->
  <Connection External="out_from_asm_rx_path" Interconnect="zynq"/>
  <Connection External="in_to_asm_tx_path"    Interconnect="zynq"/>

  <!-- (3) external-to-FPGA device (worker) to CPU interconnect connections (bypassing the assembly)-->
  <!--Connection Device="<device_name>"
                 Port="<device_port_name>"
                 Card="<card_name>" (required if card is used)
                 Slot="<slot_name>" (required if more than one platform slot of the card slot type exists)
                 Interconnect="<interconnect_name, probably zynq or pcie>"/-->
  <!-- e.g. <Connection Device="lime_adc" Port="out" Interconnect="pcie"/> -->
  <!-- e.g. <Connection Device="lime_dac" Port="in"  Interconnect="pcie"/> -->

</HdlContainer>
