<stg><name>FBTA64_theta</name>


<trans_list>

<trans id="340" from="1" to="2">
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="2" to="3">
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="3" to="4">
<condition id="226">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="3" to="15">
<condition id="225">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="4" to="5">
<condition id="227">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="4" to="14">
<condition id="228">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="5" to="6">
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="6" to="7">
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="7" to="8">
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="8" to="11">
<condition id="263">
<or_exp><and_exp><literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="8" to="9">
<condition id="266">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="9" to="10">
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="10" to="8">
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="11" to="12">
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="12" to="14">
<condition id="267">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="12" to="13">
<condition id="269">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="13" to="12">
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="15" to="16">
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="16" to="17">
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="17" to="18">
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="18" to="19">
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="19" to="14">
<condition id="253">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="19" to="20">
<condition id="254">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="20" to="22">
<condition id="270">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="20" to="21">
<condition id="272">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="21" to="20">
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="22" to="14">
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="64">
<![CDATA[
:5  %cmd = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="cmd"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10  store volatile i8 0, i8* %cmd, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %alloc_size), !map !187

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %alloc_free_target), !map !191

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %alloc_addr), !map !195

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i8* %alloc_cmd), !map !199

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @FBTA64_theta_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecMemCore([4 x i64]* @buddy_tree_V_0, [4 x i64]* @buddy_tree_V_1, [1 x i8]* @p_str, [13 x i8]* @p_str7, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecInterface(i32* %alloc_size, i32* %alloc_free_target, i32* %alloc_addr, i8* %alloc_cmd, [6 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:8  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:11  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:13  %alloc_cmd_read = call i8 @_ssdm_op_Read.ap_hs.volatile.i8P(i8* %alloc_cmd)

]]></Node>
<StgValue><ssdm name="alloc_cmd_read"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14  store volatile i8 %alloc_cmd_read, i8* %cmd, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %alloc_size_read = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %alloc_size)

]]></Node>
<StgValue><ssdm name="alloc_size_read"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="32">
<![CDATA[
:16  %size_V = trunc i32 %alloc_size_read to i8

]]></Node>
<StgValue><ssdm name="size_V"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %alloc_free_target_re = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %alloc_free_target)

]]></Node>
<StgValue><ssdm name="alloc_free_target_re"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="32">
<![CDATA[
:18  %free_target_V = trunc i32 %alloc_free_target_re to i8

]]></Node>
<StgValue><ssdm name="free_target_V"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:19  %tmp_size_V = add i8 -1, %size_V

]]></Node>
<StgValue><ssdm name="tmp_size_V"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:20  %p_Result_1 = call i8 @llvm.part.select.i8(i8 %tmp_size_V, i32 7, i32 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:21  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_2)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8">
<![CDATA[
:22  %cmd_load = load volatile i8* %cmd, align 1

]]></Node>
<StgValue><ssdm name="cmd_load"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:23  %tmp = icmp eq i8 %cmd_load, 2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:24  br i1 %tmp, label %_ifconv1, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:2  %tmp_s = icmp eq i8 %size_V, 1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:3  %p_not = sub i8 0, %p_Result_1

]]></Node>
<StgValue><ssdm name="p_not"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:4  %tmp_7 = and i8 %p_Result_1, %p_not

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:5  %sel_tmp = icmp eq i8 %tmp_7, -128

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv1:6  %sel_tmp2 = select i1 %sel_tmp, i3 -1, i3 0

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:7  %sel_tmp3 = icmp eq i8 %tmp_7, 64

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:8  %sel_tmp5 = icmp eq i8 %tmp_7, 32

]]></Node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:9  %sel_tmp7 = icmp eq i8 %tmp_7, 16

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:10  %sel_tmp9 = icmp eq i8 %tmp_7, 8

]]></Node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:11  %sel_tmp1 = icmp eq i8 %tmp_7, 4

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:12  %sel_tmp4 = icmp eq i8 %tmp_7, 2

]]></Node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv1:13  %newSel_cast_cast = select i1 %sel_tmp4, i3 1, i3 2

]]></Node>
<StgValue><ssdm name="newSel_cast_cast"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:14  %or_cond = or i1 %sel_tmp4, %sel_tmp1

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv1:15  %newSel = select i1 %sel_tmp9, i3 3, i3 -4

]]></Node>
<StgValue><ssdm name="newSel"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:16  %or_cond1 = or i1 %sel_tmp9, %sel_tmp7

]]></Node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv1:17  %newSel1 = select i1 %sel_tmp5, i3 -3, i3 -2

]]></Node>
<StgValue><ssdm name="newSel1"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:18  %or_cond2 = or i1 %sel_tmp5, %sel_tmp3

]]></Node>
<StgValue><ssdm name="or_cond2"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv1:19  %newSel2 = select i1 %or_cond, i3 %newSel_cast_cast, i3 %newSel

]]></Node>
<StgValue><ssdm name="newSel2"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:20  %or_cond3 = or i1 %or_cond, %or_cond1

]]></Node>
<StgValue><ssdm name="or_cond3"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv1:21  %newSel3 = select i1 %or_cond2, i3 %newSel1, i3 %sel_tmp2

]]></Node>
<StgValue><ssdm name="newSel3"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv1:22  %newSel4 = select i1 %or_cond3, i3 %newSel2, i3 %newSel3

]]></Node>
<StgValue><ssdm name="newSel4"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="4" op_0_bw="3">
<![CDATA[
_ifconv1:23  %tmp_15_cast = zext i3 %newSel4 to i4

]]></Node>
<StgValue><ssdm name="tmp_15_cast"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv1:24  %ans_V = sub i4 -7, %tmp_15_cast

]]></Node>
<StgValue><ssdm name="ans_V"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8">
<![CDATA[
:0  %cmd_load_1 = load volatile i8* %cmd, align 1

]]></Node>
<StgValue><ssdm name="cmd_load_1"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %tmp_6 = icmp eq i8 %cmd_load_1, 3

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_6, label %_ifconv17, label %._crit_edge2475

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="8">
<![CDATA[
_ifconv17:2  %tmp_8 = zext i8 %free_target_V to i64

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv17:3  %addr_layer_map_V_add_1 = getelementptr [128 x i4]* @addr_layer_map_V, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="addr_layer_map_V_add_1"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="7">
<![CDATA[
_ifconv17:4  %addr_layer_map_V_loa = load i4* %addr_layer_map_V_add_1, align 1

]]></Node>
<StgValue><ssdm name="addr_layer_map_V_loa"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="77" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="7">
<![CDATA[
_ifconv17:4  %addr_layer_map_V_loa = load i4* %addr_layer_map_V_add_1, align 1

]]></Node>
<StgValue><ssdm name="addr_layer_map_V_loa"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="4">
<![CDATA[
_ifconv17:20  %tmp_27 = trunc i4 %addr_layer_map_V_loa to i1

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv17:21  %tmp_30 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %addr_layer_map_V_loa, i32 1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="3">
<![CDATA[
_ifconv17:22  %newIndex2 = zext i3 %tmp_30 to i64

]]></Node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv17:23  %buddy_tree_V_1_addr_2 = getelementptr [4 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex2

]]></Node>
<StgValue><ssdm name="buddy_tree_V_1_addr_2"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="2">
<![CDATA[
_ifconv17:24  %buddy_tree_V_1_load = load i64* %buddy_tree_V_1_addr_2, align 8

]]></Node>
<StgValue><ssdm name="buddy_tree_V_1_load"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv17:25  %buddy_tree_V_0_addr_2 = getelementptr [4 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex2

]]></Node>
<StgValue><ssdm name="buddy_tree_V_0_addr_2"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="2">
<![CDATA[
_ifconv17:26  %buddy_tree_V_0_load = load i64* %buddy_tree_V_0_addr_2, align 8

]]></Node>
<StgValue><ssdm name="buddy_tree_V_0_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv17:0  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str17)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ifconv17:1  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="4">
<![CDATA[
_ifconv17:5  %ans_V_2 = zext i4 %addr_layer_map_V_loa to i8

]]></Node>
<StgValue><ssdm name="ans_V_2"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="4">
<![CDATA[
_ifconv17:6  %lhs_V_cast_cast = zext i4 %addr_layer_map_V_loa to i5

]]></Node>
<StgValue><ssdm name="lhs_V_cast_cast"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv17:7  %r_V_11 = add i5 -1, %lhs_V_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="5">
<![CDATA[
_ifconv17:8  %r_V_11_cast5 = sext i5 %r_V_11 to i8

]]></Node>
<StgValue><ssdm name="r_V_11_cast5"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
_ifconv17:9  %tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %r_V_11, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="8">
<![CDATA[
_ifconv17:10  %tmp_9 = zext i8 %free_target_V to i32

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv17:11  %tmp_10 = sub i5 1, %lhs_V_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="5">
<![CDATA[
_ifconv17:12  %tmp_10_cast = sext i5 %tmp_10 to i32

]]></Node>
<StgValue><ssdm name="tmp_10_cast"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:13  %tmp_11 = shl i32 %tmp_9, %tmp_10_cast

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv17:14  %tmp_14 = lshr i8 %free_target_V, %r_V_11_cast5

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="32">
<![CDATA[
_ifconv17:15  %tmp_24 = trunc i32 %tmp_11 to i8

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv17:16  %r_V_12 = select i1 %tmp_23, i8 %tmp_24, i8 %tmp_14

]]></Node>
<StgValue><ssdm name="r_V_12"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="8">
<![CDATA[
_ifconv17:17  %tmp_15 = zext i8 %r_V_12 to i32

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:18  %op2_assign_3 = shl i32 1, %tmp_15

]]></Node>
<StgValue><ssdm name="op2_assign_3"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="32">
<![CDATA[
_ifconv17:19  %tmp_16 = sext i32 %op2_assign_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="2">
<![CDATA[
_ifconv17:24  %buddy_tree_V_1_load = load i64* %buddy_tree_V_1_addr_2, align 8

]]></Node>
<StgValue><ssdm name="buddy_tree_V_1_load"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="2">
<![CDATA[
_ifconv17:26  %buddy_tree_V_0_load = load i64* %buddy_tree_V_0_addr_2, align 8

]]></Node>
<StgValue><ssdm name="buddy_tree_V_0_load"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv17:27  %buddy_tree_V_load_ph = select i1 %tmp_27, i64 %buddy_tree_V_1_load, i64 %buddy_tree_V_0_load

]]></Node>
<StgValue><ssdm name="buddy_tree_V_load_ph"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv17:28  %tmp_17 = or i64 %buddy_tree_V_load_ph, %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv17:29  br i1 %tmp_27, label %branch19, label %branch18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch18:0  %buddy_tree_V_0_addr_3 = getelementptr [4 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex2

]]></Node>
<StgValue><ssdm name="buddy_tree_V_0_addr_3"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="64" op_1_bw="2">
<![CDATA[
branch18:1  store i64 %tmp_17, i64* %buddy_tree_V_0_addr_3, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
branch18:2  br label %_ZNK11ap_int_baseILi8ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit5861

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch19:0  %buddy_tree_V_1_addr_3 = getelementptr [4 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex2

]]></Node>
<StgValue><ssdm name="buddy_tree_V_1_addr_3"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="64" op_1_bw="2">
<![CDATA[
branch19:1  store i64 %tmp_17, i64* %buddy_tree_V_1_addr_3, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
branch19:2  br label %_ZNK11ap_int_baseILi8ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit5861

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZNK11ap_int_baseILi8ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit5861:0  %p_Result_2 = call i8 @_ssdm_op_BitSet.i8.i8.i32.i1(i8 %r_V_12, i32 0, i1 false)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="8">
<![CDATA[
_ZNK11ap_int_baseILi8ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit5861:1  %tmp_22 = zext i8 %p_Result_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZNK11ap_int_baseILi8ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit5861:2  %r_V = lshr i64 %tmp_17, %tmp_22

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi8ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit5861:3  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0  %p_01606_0_in = phi i64 [ %r_V, %_ZNK11ap_int_baseILi8ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit5861 ], [ %r_V_3, %_ZrSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit7073 ]

]]></Node>
<StgValue><ssdm name="p_01606_0_in"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:1  %p_01598_1_in = phi i8 [ %ans_V_2, %_ZNK11ap_int_baseILi8ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit5861 ], [ %now1_V_4, %_ZrSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit7073 ]

]]></Node>
<StgValue><ssdm name="p_01598_1_in"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:2  %p_01590_5_in = phi i8 [ %p_Result_2, %_ZNK11ap_int_baseILi8ELb0ELb1EErsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit5861 ], [ %p_Result_3, %_ZrSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit7073 ]

]]></Node>
<StgValue><ssdm name="p_01590_5_in"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %now1_V_4 = add i8 %p_01598_1_in, 1

]]></Node>
<StgValue><ssdm name="now1_V_4"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_54 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %now1_V_4, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %icmp1 = icmp eq i5 %tmp_54, 0

]]></Node>
<StgValue><ssdm name="icmp1"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp1, label %_ifconv, label %_ZlsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="8">
<![CDATA[
_ifconv:11  %tmp_58 = trunc i8 %p_01598_1_in to i1

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:12  %newIndex5 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %now1_V_4, i32 1, i32 7)

]]></Node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:13  %newIndex6 = zext i7 %newIndex5 to i64

]]></Node>
<StgValue><ssdm name="newIndex6"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:14  %buddy_tree_V_0_addr_4 = getelementptr [4 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex6

]]></Node>
<StgValue><ssdm name="buddy_tree_V_0_addr_4"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="2">
<![CDATA[
_ifconv:15  %buddy_tree_V_0_load_2 = load i64* %buddy_tree_V_0_addr_4, align 8

]]></Node>
<StgValue><ssdm name="buddy_tree_V_0_load_2"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:16  %buddy_tree_V_1_addr_4 = getelementptr [4 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex6

]]></Node>
<StgValue><ssdm name="buddy_tree_V_1_addr_4"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="2">
<![CDATA[
_ifconv:17  %buddy_tree_V_1_load_2 = load i64* %buddy_tree_V_1_addr_4, align 8

]]></Node>
<StgValue><ssdm name="buddy_tree_V_1_load_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:0  %loc1_V = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %p_01590_5_in, i32 1, i32 7)

]]></Node>
<StgValue><ssdm name="loc1_V"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:1  %loc1_V_12 = zext i7 %loc1_V to i8

]]></Node>
<StgValue><ssdm name="loc1_V_12"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="2">
<![CDATA[
_ifconv:15  %buddy_tree_V_0_load_2 = load i64* %buddy_tree_V_0_addr_4, align 8

]]></Node>
<StgValue><ssdm name="buddy_tree_V_0_load_2"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="2">
<![CDATA[
_ifconv:17  %buddy_tree_V_1_load_2 = load i64* %buddy_tree_V_1_addr_4, align 8

]]></Node>
<StgValue><ssdm name="buddy_tree_V_1_load_2"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZrSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit7073:0  %p_Result_3 = call i8 @_ssdm_op_BitSet.i8.i8.i32.i1(i8 %loc1_V_12, i32 0, i1 false)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="136" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv:2  %tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str18)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:4  %tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_01606_0_in, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="64">
<![CDATA[
_ifconv:5  %tmp_57 = trunc i64 %p_01606_0_in to i1

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:6  %tmp_31 = and i1 %tmp_56, %tmp_57

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="1">
<![CDATA[
_ifconv:7  %tmp_32 = zext i1 %tmp_31 to i32

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="7">
<![CDATA[
_ifconv:8  %tmp_33 = zext i7 %loc1_V to i32

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9  %op2_assign_4 = shl i32 %tmp_32, %tmp_33

]]></Node>
<StgValue><ssdm name="op2_assign_4"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:10  %tmp_34 = sext i32 %op2_assign_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:18  %buddy_tree_V_load_2_s = select i1 %tmp_58, i64 %buddy_tree_V_0_load_2, i64 %buddy_tree_V_1_load_2

]]></Node>
<StgValue><ssdm name="buddy_tree_V_load_2_s"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:19  %tmp_35 = or i64 %buddy_tree_V_load_2_s, %tmp_34

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:20  br i1 %tmp_58, label %branch23, label %branch22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch22:0  %buddy_tree_V_1_addr_6 = getelementptr [4 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex6

]]></Node>
<StgValue><ssdm name="buddy_tree_V_1_addr_6"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="64" op_1_bw="2">
<![CDATA[
branch22:1  store i64 %tmp_35, i64* %buddy_tree_V_1_addr_6, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
branch22:2  br label %_ZrSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit7073

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch23:0  %buddy_tree_V_0_addr_6 = getelementptr [4 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex6

]]></Node>
<StgValue><ssdm name="buddy_tree_V_0_addr_6"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="64" op_1_bw="2">
<![CDATA[
branch23:1  store i64 %tmp_35, i64* %buddy_tree_V_0_addr_6, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
branch23:2  br label %_ZrSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit7073

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="8">
<![CDATA[
_ZrSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit7073:1  %tmp_40 = zext i8 %p_Result_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZrSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit7073:2  %r_V_3 = lshr i64 %tmp_35, %tmp_40

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ZrSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit7073:3  %empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str18, i32 %tmp_26)

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
_ZrSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit7073:4  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="158" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
_ZlsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.preheader:0  br label %_ZlsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="159" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
_ZlsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:0  %p_01594_1_in = phi i8 [ %p_Repl2_2, %_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit158285 ], [ %ans_V_2, %_ZlsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.preheader ]

]]></Node>
<StgValue><ssdm name="p_01594_1_in"/></StgValue>
</operation>

<operation id="160" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
_ZlsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:1  %p_01586_3_in = phi i8 [ %p_Repl2_s, %_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit158285 ], [ %r_V_12, %_ZlsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.preheader ]

]]></Node>
<StgValue><ssdm name="p_01586_3_in"/></StgValue>
</operation>

<operation id="161" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
_ZlsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:2  %op2_assign_5 = phi i9 [ %cnt, %_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit158285 ], [ 1, %_ZlsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.preheader ]

]]></Node>
<StgValue><ssdm name="op2_assign_5"/></StgValue>
</operation>

<operation id="162" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZlsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:3  %p_Repl2_2 = add i8 %p_01594_1_in, -1

]]></Node>
<StgValue><ssdm name="p_Repl2_2"/></StgValue>
</operation>

<operation id="163" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZlsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  %tmp_29 = icmp eq i8 %p_Repl2_2, 0

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZlsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:5  br i1 %tmp_29, label %5, label %_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit_ifconv:0  %p_Repl2_s = shl i8 %p_01586_3_in, 1

]]></Node>
<StgValue><ssdm name="p_Repl2_s"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="8">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit_ifconv:1  %tmp_63 = trunc i8 %p_01594_1_in to i1

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit_ifconv:2  %tmp_39 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str19)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="9">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit_ifconv:4  %tmp_64 = trunc i9 %op2_assign_5 to i1

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="169" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="2" op_0_bw="2" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit_ifconv:5  %newIndex11_t = call i2 @_ssdm_op_PartSelect.i2.i9.i32.i32(i9 %op2_assign_5, i32 1, i32 2)

]]></Node>
<StgValue><ssdm name="newIndex11_t"/></StgValue>
</operation>

<operation id="170" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit_ifconv:6  %tmp_41 = call i64 @_ssdm_op_Mux.ap_auto.4i64.i2(i64 3, i64 255, i64 4294967295, i64 -1, i2 %newIndex11_t)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit_ifconv:7  %tmp_42 = call i64 @_ssdm_op_Mux.ap_auto.4i64.i2(i64 0, i64 15, i64 65535, i64 -1, i2 %newIndex11_t)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit_ifconv:8  %mask_V_load_phi = select i1 %tmp_64, i64 %tmp_41, i64 %tmp_42

]]></Node>
<StgValue><ssdm name="mask_V_load_phi"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="8">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit_ifconv:9  %tmp_43 = zext i8 %p_Repl2_s to i64

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="174" st_id="12" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit_ifconv:10  %r_V_13 = shl i64 %mask_V_load_phi, %tmp_43

]]></Node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>

<operation id="175" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit_ifconv:11  %newIndex8 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %p_Repl2_2, i32 1, i32 7)

]]></Node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>

<operation id="176" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="7">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit_ifconv:12  %newIndex9 = zext i7 %newIndex8 to i64

]]></Node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>

<operation id="177" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit_ifconv:13  %buddy_tree_V_0_addr_8 = getelementptr [4 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex9

]]></Node>
<StgValue><ssdm name="buddy_tree_V_0_addr_8"/></StgValue>
</operation>

<operation id="178" st_id="12" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="2">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit_ifconv:14  %buddy_tree_V_0_load_3 = load i64* %buddy_tree_V_0_addr_8, align 8

]]></Node>
<StgValue><ssdm name="buddy_tree_V_0_load_3"/></StgValue>
</operation>

<operation id="179" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit_ifconv:15  %buddy_tree_V_1_addr_8 = getelementptr [4 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex9

]]></Node>
<StgValue><ssdm name="buddy_tree_V_1_addr_8"/></StgValue>
</operation>

<operation id="180" st_id="12" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="2">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit_ifconv:16  %buddy_tree_V_1_load_3 = load i64* %buddy_tree_V_1_addr_8, align 8

]]></Node>
<StgValue><ssdm name="buddy_tree_V_1_load_3"/></StgValue>
</operation>

<operation id="181" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit158285:0  %empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str19, i32 %tmp_39)

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="182" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit158285:1  %cnt = add i9 %op2_assign_5, 1

]]></Node>
<StgValue><ssdm name="cnt"/></StgValue>
</operation>

<operation id="183" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit158285:2  br label %_ZlsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="184" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit_ifconv:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="13" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="2">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit_ifconv:14  %buddy_tree_V_0_load_3 = load i64* %buddy_tree_V_0_addr_8, align 8

]]></Node>
<StgValue><ssdm name="buddy_tree_V_0_load_3"/></StgValue>
</operation>

<operation id="186" st_id="13" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="2">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit_ifconv:16  %buddy_tree_V_1_load_3 = load i64* %buddy_tree_V_1_addr_8, align 8

]]></Node>
<StgValue><ssdm name="buddy_tree_V_1_load_3"/></StgValue>
</operation>

<operation id="187" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit_ifconv:17  %lhs_V_1 = select i1 %tmp_63, i64 %buddy_tree_V_0_load_3, i64 %buddy_tree_V_1_load_3

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="188" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit_ifconv:18  %r_V_5 = or i64 %lhs_V_1, %r_V_13

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="189" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit_ifconv:19  br i1 %tmp_63, label %branch26, label %branch27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="tmp_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch27:0  %buddy_tree_V_1_addr_9 = getelementptr [4 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex9

]]></Node>
<StgValue><ssdm name="buddy_tree_V_1_addr_9"/></StgValue>
</operation>

<operation id="191" st_id="13" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="tmp_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="64" op_1_bw="2">
<![CDATA[
branch27:1  store i64 %r_V_5, i64* %buddy_tree_V_1_addr_9, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="tmp_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
branch27:2  br label %_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit158285

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch26:0  %buddy_tree_V_0_addr_9 = getelementptr [4 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex9

]]></Node>
<StgValue><ssdm name="buddy_tree_V_0_addr_9"/></StgValue>
</operation>

<operation id="194" st_id="13" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="64" op_1_bw="2">
<![CDATA[
branch26:1  store i64 %r_V_5, i64* %buddy_tree_V_0_addr_9, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
branch26:2  br label %_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit158285

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="196" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str17, i32 %tmp_4)

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="197" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge2475

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge2475:0  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp><and_exp><literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="200" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp><and_exp><literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %_ZrSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit97._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ZrSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit97._crit_edge:0  %empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="202" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0">
<![CDATA[
_ZrSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit97._crit_edge:1  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="203" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv1:25  %p_s = select i1 %tmp_s, i4 1, i4 %ans_V

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="204" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="4">
<![CDATA[
_ifconv1:26  %tmp_20 = trunc i4 %p_s to i1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="205" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:27  %newIndex3 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %p_s, i32 1, i32 3)

]]></Node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>

<operation id="206" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="3">
<![CDATA[
_ifconv1:28  %newIndex4 = zext i3 %newIndex3 to i64

]]></Node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>

<operation id="207" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:29  %buddy_tree_V_1_addr = getelementptr [4 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex4

]]></Node>
<StgValue><ssdm name="buddy_tree_V_1_addr"/></StgValue>
</operation>

<operation id="208" st_id="15" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="2">
<![CDATA[
_ifconv1:30  %buddy_tree_V_1_load_1 = load i64* %buddy_tree_V_1_addr, align 8

]]></Node>
<StgValue><ssdm name="buddy_tree_V_1_load_1"/></StgValue>
</operation>

<operation id="209" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:31  %buddy_tree_V_0_addr = getelementptr [4 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex4

]]></Node>
<StgValue><ssdm name="buddy_tree_V_0_addr"/></StgValue>
</operation>

<operation id="210" st_id="15" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="2">
<![CDATA[
_ifconv1:32  %buddy_tree_V_0_load_1 = load i64* %buddy_tree_V_0_addr, align 8

]]></Node>
<StgValue><ssdm name="buddy_tree_V_0_load_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="211" st_id="16" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="2">
<![CDATA[
_ifconv1:30  %buddy_tree_V_1_load_1 = load i64* %buddy_tree_V_1_addr, align 8

]]></Node>
<StgValue><ssdm name="buddy_tree_V_1_load_1"/></StgValue>
</operation>

<operation id="212" st_id="16" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="2">
<![CDATA[
_ifconv1:32  %buddy_tree_V_0_load_1 = load i64* %buddy_tree_V_0_addr, align 8

]]></Node>
<StgValue><ssdm name="buddy_tree_V_0_load_1"/></StgValue>
</operation>

<operation id="213" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:33  %buddy_tree_V_load_1_s = select i1 %tmp_20, i64 %buddy_tree_V_1_load_1, i64 %buddy_tree_V_0_load_1

]]></Node>
<StgValue><ssdm name="buddy_tree_V_load_1_s"/></StgValue>
</operation>

<operation id="214" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:34  %tmp_5 = add i64 -1, %buddy_tree_V_load_1_s

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="215" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv1:0  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="216" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ifconv1:1  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:35  %tmp_12 = and i64 %tmp_5, %buddy_tree_V_load_1_s

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="218" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:36  %tmp_V = sub i64 %buddy_tree_V_load_1_s, %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="219" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv1:37  %now1_V = add i4 1, %p_s

]]></Node>
<StgValue><ssdm name="now1_V"/></StgValue>
</operation>

<operation id="220" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="4">
<![CDATA[
_ifconv1:38  %now1_V_cast = zext i4 %now1_V to i8

]]></Node>
<StgValue><ssdm name="now1_V_cast"/></StgValue>
</operation>

<operation id="221" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv1:39  %now2_V = add i4 -1, %p_s

]]></Node>
<StgValue><ssdm name="now2_V"/></StgValue>
</operation>

<operation id="222" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="4">
<![CDATA[
_ifconv1:40  %now2_V_1_cast = zext i4 %now2_V to i8

]]></Node>
<StgValue><ssdm name="now2_V_1_cast"/></StgValue>
</operation>

<operation id="223" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:41  %op2_assign = xor i64 %tmp_V, -1

]]></Node>
<StgValue><ssdm name="op2_assign"/></StgValue>
</operation>

<operation id="224" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:42  %tmp_13 = and i64 %buddy_tree_V_load_1_s, %op2_assign

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="225" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv1:43  br i1 %tmp_20, label %branch7, label %branch6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="226" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch6:0  %buddy_tree_V_0_addr_1 = getelementptr [4 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex4

]]></Node>
<StgValue><ssdm name="buddy_tree_V_0_addr_1"/></StgValue>
</operation>

<operation id="227" st_id="18" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="64" op_1_bw="2">
<![CDATA[
branch6:1  store i64 %tmp_13, i64* %buddy_tree_V_0_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="228" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
branch6:2  br label %._crit_edge2427_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch7:0  %buddy_tree_V_1_addr_1 = getelementptr [4 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex4

]]></Node>
<StgValue><ssdm name="buddy_tree_V_1_addr_1"/></StgValue>
</operation>

<operation id="230" st_id="18" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="64" op_1_bw="2">
<![CDATA[
branch7:1  store i64 %tmp_13, i64* %buddy_tree_V_1_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="231" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
branch7:2  br label %._crit_edge2427_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="232" st_id="18" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
._crit_edge2427_ifconv:0  %loc1_V_11 = call fastcc i8 @log_2_64bit(i64 %tmp_V)

]]></Node>
<StgValue><ssdm name="loc1_V_11"/></StgValue>
</operation>

<operation id="233" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge2427_ifconv:1  %tmp_18 = icmp eq i64 %buddy_tree_V_load_1_s, %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="234" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge2427_ifconv:12  %loc1_V_2 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %loc1_V_11, i32 1, i32 7)

]]></Node>
<StgValue><ssdm name="loc1_V_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="235" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge2427_ifconv:2  %tmp_28_cast = zext i8 %loc1_V_11 to i16

]]></Node>
<StgValue><ssdm name="tmp_28_cast"/></StgValue>
</operation>

<operation id="236" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="4">
<![CDATA[
._crit_edge2427_ifconv:3  %tmp_33_cast = zext i4 %now2_V to i16

]]></Node>
<StgValue><ssdm name="tmp_33_cast"/></StgValue>
</operation>

<operation id="237" st_id="19" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge2427_ifconv:4  %tmp_19 = shl i16 %tmp_28_cast, %tmp_33_cast

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="238" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="16">
<![CDATA[
._crit_edge2427_ifconv:5  %r_V_4 = trunc i16 %tmp_19 to i8

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="239" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge2427_ifconv:6  %output_addr_V_cast = zext i8 %r_V_4 to i9

]]></Node>
<StgValue><ssdm name="output_addr_V_cast"/></StgValue>
</operation>

<operation id="240" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
._crit_edge2427_ifconv:7  %p_Val2_2 = select i1 %tmp_18, i9 -1, i9 %output_addr_V_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="241" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge2427_ifconv:8  %p_Val2_4_cast = sext i9 %p_Val2_2 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_4_cast"/></StgValue>
</operation>

<operation id="242" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge2427_ifconv:9  %tmp_21 = zext i32 %p_Val2_4_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="243" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="7" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2427_ifconv:10  %addr_layer_map_V_add = getelementptr [128 x i4]* @addr_layer_map_V, i64 0, i64 %tmp_21

]]></Node>
<StgValue><ssdm name="addr_layer_map_V_add"/></StgValue>
</operation>

<operation id="244" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="4" op_1_bw="7">
<![CDATA[
._crit_edge2427_ifconv:11  store i4 %p_s, i4* %addr_layer_map_V_add, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge2427_ifconv:13  %loc1_V_4 = zext i7 %loc1_V_2 to i8

]]></Node>
<StgValue><ssdm name="loc1_V_4"/></StgValue>
</operation>

<operation id="246" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge2427_ifconv:14  %r_V_10 = shl i8 %loc1_V_11, 1

]]></Node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>

<operation id="247" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge2427_ifconv:15  call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %alloc_addr, i32 %p_Val2_4_cast)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
._crit_edge2427_ifconv:16  %tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_2, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="249" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge2427_ifconv:17  br i1 %tmp_46, label %_ZrSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit97._crit_edge, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="250" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:0  %cnt_1 = alloca i32

]]></Node>
<StgValue><ssdm name="cnt_1"/></StgValue>
</operation>

<operation id="251" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:1  %loc2_V_2 = alloca i8

]]></Node>
<StgValue><ssdm name="loc2_V_2"/></StgValue>
</operation>

<operation id="252" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:2  %loc1_V_6 = alloca i8

]]></Node>
<StgValue><ssdm name="loc1_V_6"/></StgValue>
</operation>

<operation id="253" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:3  store i8 %loc1_V_4, i8* %loc1_V_6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:4  store i8 %r_V_10, i8* %loc2_V_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:5  store i32 1, i32* %cnt_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:6  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="257" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader:0  %p_4 = phi i8 [ %now1_V_2, %._crit_edge2474 ], [ %now1_V_cast, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>

<operation id="258" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader:1  %p_5 = phi i8 [ %now2_V_2, %._crit_edge2474 ], [ %now2_V_1_cast, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>

<operation id="259" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:2  %tmp_53 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %p_4, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="260" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:3  %icmp = icmp eq i5 %tmp_53, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="261" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:4  %op2_assign_2 = icmp ne i8 %p_5, 0

]]></Node>
<StgValue><ssdm name="op2_assign_2"/></StgValue>
</operation>

<operation id="262" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:5  %tmp_25 = or i1 %icmp, %op2_assign_2

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="263" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:6  br i1 %tmp_25, label %1, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="265" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_55 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %p_5, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="267" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %icmp2 = icmp eq i5 %tmp_55, 0

]]></Node>
<StgValue><ssdm name="icmp2"/></StgValue>
</operation>

<operation id="268" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp2, label %_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit85_ifconv, label %._crit_edge2473

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="269" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit85_ifconv:0  %cnt_1_load = load i32* %cnt_1

]]></Node>
<StgValue><ssdm name="cnt_1_load"/></StgValue>
</operation>

<operation id="270" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="8">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit85_ifconv:1  %loc2_V_2_load = load i8* %loc2_V_2

]]></Node>
<StgValue><ssdm name="loc2_V_2_load"/></StgValue>
</operation>

<operation id="271" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="32">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit85_ifconv:2  %tmp_59 = trunc i32 %cnt_1_load to i1

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="272" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit85_ifconv:3  %newIndex_t = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %cnt_1_load, i32 1, i32 2)

]]></Node>
<StgValue><ssdm name="newIndex_t"/></StgValue>
</operation>

<operation id="273" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit85_ifconv:4  %tmp_36 = call i64 @_ssdm_op_Mux.ap_auto.4i64.i2(i64 3, i64 255, i64 4294967295, i64 -1, i2 %newIndex_t)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="274" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit85_ifconv:5  %tmp_37 = call i64 @_ssdm_op_Mux.ap_auto.4i64.i2(i64 0, i64 15, i64 65535, i64 -1, i2 %newIndex_t)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="275" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit85_ifconv:6  %mask_V_load_1_phi = select i1 %tmp_59, i64 %tmp_36, i64 %tmp_37

]]></Node>
<StgValue><ssdm name="mask_V_load_1_phi"/></StgValue>
</operation>

<operation id="276" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="8">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit85_ifconv:7  %tmp_38 = zext i8 %loc2_V_2_load to i64

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="277" st_id="20" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit85_ifconv:8  %r_V_7 = shl i64 %mask_V_load_1_phi, %tmp_38

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="278" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit85_ifconv:9  %rhs_V = xor i64 %r_V_7, -1

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="279" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="8">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit85_ifconv:10  %tmp_60 = trunc i8 %p_5 to i1

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="280" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit85_ifconv:11  %newIndex1 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %p_5, i32 1, i32 7)

]]></Node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>

<operation id="281" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="7">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit85_ifconv:12  %newIndex = zext i7 %newIndex1 to i64

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>

<operation id="282" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit85_ifconv:13  %buddy_tree_V_1_addr_5 = getelementptr [4 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex

]]></Node>
<StgValue><ssdm name="buddy_tree_V_1_addr_5"/></StgValue>
</operation>

<operation id="283" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="2">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit85_ifconv:14  %buddy_tree_V_1_load_4 = load i64* %buddy_tree_V_1_addr_5, align 8

]]></Node>
<StgValue><ssdm name="buddy_tree_V_1_load_4"/></StgValue>
</operation>

<operation id="284" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit85_ifconv:15  %buddy_tree_V_0_addr_5 = getelementptr [4 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex

]]></Node>
<StgValue><ssdm name="buddy_tree_V_0_addr_5"/></StgValue>
</operation>

<operation id="285" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="2">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit85_ifconv:16  %buddy_tree_V_0_load_4 = load i64* %buddy_tree_V_0_addr_5, align 8

]]></Node>
<StgValue><ssdm name="buddy_tree_V_0_load_4"/></StgValue>
</operation>

<operation id="286" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge2473:0  %tmp_44 = icmp eq i8 %p_4, 0

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="287" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge2473:1  br i1 %tmp_44, label %._crit_edge2474, label %_ZrSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit74_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="288" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit74_ifconv:3  %newIndex7 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %p_4, i32 1, i32 7)

]]></Node>
<StgValue><ssdm name="newIndex7"/></StgValue>
</operation>

<operation id="289" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="7">
<![CDATA[
_ZrSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit74_ifconv:4  %newIndex10 = zext i7 %newIndex7 to i64

]]></Node>
<StgValue><ssdm name="newIndex10"/></StgValue>
</operation>

<operation id="290" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit74_ifconv:5  %buddy_tree_V_1_addr_10 = getelementptr [4 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex10

]]></Node>
<StgValue><ssdm name="buddy_tree_V_1_addr_10"/></StgValue>
</operation>

<operation id="291" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="2">
<![CDATA[
_ZrSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit74_ifconv:6  %buddy_tree_V_1_load_5 = load i64* %buddy_tree_V_1_addr_10, align 8

]]></Node>
<StgValue><ssdm name="buddy_tree_V_1_load_5"/></StgValue>
</operation>

<operation id="292" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit74_ifconv:7  %buddy_tree_V_0_addr_10 = getelementptr [4 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex10

]]></Node>
<StgValue><ssdm name="buddy_tree_V_0_addr_10"/></StgValue>
</operation>

<operation id="293" st_id="20" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="2">
<![CDATA[
_ZrSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit74_ifconv:8  %buddy_tree_V_0_load_5 = load i64* %buddy_tree_V_0_addr_10, align 8

]]></Node>
<StgValue><ssdm name="buddy_tree_V_0_load_5"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="294" st_id="21" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="2">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit85_ifconv:14  %buddy_tree_V_1_load_4 = load i64* %buddy_tree_V_1_addr_5, align 8

]]></Node>
<StgValue><ssdm name="buddy_tree_V_1_load_4"/></StgValue>
</operation>

<operation id="295" st_id="21" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="2">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit85_ifconv:16  %buddy_tree_V_0_load_4 = load i64* %buddy_tree_V_0_addr_5, align 8

]]></Node>
<StgValue><ssdm name="buddy_tree_V_0_load_4"/></StgValue>
</operation>

<operation id="296" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit85_ifconv:17  %lhs_V = select i1 %tmp_60, i64 %buddy_tree_V_1_load_4, i64 %buddy_tree_V_0_load_4

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="297" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit85_ifconv:18  %r_V_8 = and i64 %lhs_V, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="298" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit85_ifconv:19  br i1 %tmp_60, label %branch11, label %branch10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="299" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="icmp2" val="1"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch10:0  %buddy_tree_V_0_addr_7 = getelementptr [4 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex

]]></Node>
<StgValue><ssdm name="buddy_tree_V_0_addr_7"/></StgValue>
</operation>

<operation id="300" st_id="21" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="icmp2" val="1"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="64" op_1_bw="2">
<![CDATA[
branch10:1  store i64 %r_V_8, i64* %buddy_tree_V_0_addr_7, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="301" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="icmp2" val="1"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0">
<![CDATA[
branch10:2  br label %_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit8563841

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="302" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="icmp2" val="1"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch11:0  %buddy_tree_V_1_addr_7 = getelementptr [4 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex

]]></Node>
<StgValue><ssdm name="buddy_tree_V_1_addr_7"/></StgValue>
</operation>

<operation id="303" st_id="21" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="icmp2" val="1"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="64" op_1_bw="2">
<![CDATA[
branch11:1  store i64 %r_V_8, i64* %buddy_tree_V_1_addr_7, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="304" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="icmp2" val="1"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0">
<![CDATA[
branch11:2  br label %_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit8563841

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="305" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit8563841:0  %cnt_1_load_1 = load i32* %cnt_1

]]></Node>
<StgValue><ssdm name="cnt_1_load_1"/></StgValue>
</operation>

<operation id="306" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="8">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit8563841:1  %loc2_V_2_load_1 = load i8* %loc2_V_2

]]></Node>
<StgValue><ssdm name="loc2_V_2_load_1"/></StgValue>
</operation>

<operation id="307" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit8563841:2  %loc2_V_3 = shl i8 %loc2_V_2_load_1, 1

]]></Node>
<StgValue><ssdm name="loc2_V_3"/></StgValue>
</operation>

<operation id="308" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit8563841:3  %cnt_2 = add nsw i32 1, %cnt_1_load_1

]]></Node>
<StgValue><ssdm name="cnt_2"/></StgValue>
</operation>

<operation id="309" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit8563841:4  store i8 %loc2_V_3, i8* %loc2_V_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="310" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit8563841:5  store i32 %cnt_2, i32* %cnt_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="311" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0">
<![CDATA[
_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit8563841:6  br label %._crit_edge2473

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="312" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="8">
<![CDATA[
_ZrSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit74_ifconv:0  %loc1_V_6_load = load i8* %loc1_V_6

]]></Node>
<StgValue><ssdm name="loc1_V_6_load"/></StgValue>
</operation>

<operation id="313" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="8">
<![CDATA[
_ZrSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit74_ifconv:1  %i_assign = zext i8 %loc1_V_6_load to i32

]]></Node>
<StgValue><ssdm name="i_assign"/></StgValue>
</operation>

<operation id="314" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="8">
<![CDATA[
_ZrSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit74_ifconv:2  %tmp_66 = trunc i8 %p_4 to i1

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="315" st_id="21" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="2">
<![CDATA[
_ZrSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit74_ifconv:6  %buddy_tree_V_1_load_5 = load i64* %buddy_tree_V_1_addr_10, align 8

]]></Node>
<StgValue><ssdm name="buddy_tree_V_1_load_5"/></StgValue>
</operation>

<operation id="316" st_id="21" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="2">
<![CDATA[
_ZrSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit74_ifconv:8  %buddy_tree_V_0_load_5 = load i64* %buddy_tree_V_0_addr_10, align 8

]]></Node>
<StgValue><ssdm name="buddy_tree_V_0_load_5"/></StgValue>
</operation>

<operation id="317" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit74_ifconv:9  %p_Val2_5 = select i1 %tmp_66, i64 %buddy_tree_V_1_load_5, i64 %buddy_tree_V_0_load_5

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="318" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit74_ifconv:10  %p_Result_s = call i64 @_ssdm_op_BitSet.i64.i64.i32.i32(i64 %p_Val2_5, i32 %i_assign, i32 0)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="319" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit74_ifconv:11  br i1 %tmp_66, label %branch15, label %branch14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="320" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="tmp_44" val="0"/>
<literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch14:0  %buddy_tree_V_0_addr_11 = getelementptr [4 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex10

]]></Node>
<StgValue><ssdm name="buddy_tree_V_0_addr_11"/></StgValue>
</operation>

<operation id="321" st_id="21" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="tmp_44" val="0"/>
<literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="64" op_1_bw="2">
<![CDATA[
branch14:1  store i64 %p_Result_s, i64* %buddy_tree_V_0_addr_11, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="322" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="tmp_44" val="0"/>
<literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0">
<![CDATA[
branch14:2  br label %_ZrSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit744851

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="323" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="tmp_44" val="0"/>
<literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch15:0  %buddy_tree_V_1_addr_11 = getelementptr [4 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex10

]]></Node>
<StgValue><ssdm name="buddy_tree_V_1_addr_11"/></StgValue>
</operation>

<operation id="324" st_id="21" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="tmp_44" val="0"/>
<literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="64" op_1_bw="2">
<![CDATA[
branch15:1  store i64 %p_Result_s, i64* %buddy_tree_V_1_addr_11, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="325" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="tmp_44" val="0"/>
<literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0">
<![CDATA[
branch15:2  br label %_ZrSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit744851

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="326" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="8">
<![CDATA[
_ZrSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit744851:0  %loc1_V_6_load_1 = load i8* %loc1_V_6

]]></Node>
<StgValue><ssdm name="loc1_V_6_load_1"/></StgValue>
</operation>

<operation id="327" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit744851:1  %loc1_V_5 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %loc1_V_6_load_1, i32 1, i32 7)

]]></Node>
<StgValue><ssdm name="loc1_V_5"/></StgValue>
</operation>

<operation id="328" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="7">
<![CDATA[
_ZrSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit744851:2  %loc1_V_9 = zext i7 %loc1_V_5 to i8

]]></Node>
<StgValue><ssdm name="loc1_V_9"/></StgValue>
</operation>

<operation id="329" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZrSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit744851:3  store i8 %loc1_V_9, i8* %loc1_V_6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="330" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0">
<![CDATA[
_ZrSILi8ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit744851:4  br label %._crit_edge2474

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="331" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge2474:0  %empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_28)

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="332" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge2474:1  %op2_assign_1 = icmp ne i8 %p_4, 8

]]></Node>
<StgValue><ssdm name="op2_assign_1"/></StgValue>
</operation>

<operation id="333" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="1">
<![CDATA[
._crit_edge2474:2  %tmp_45 = zext i1 %op2_assign_1 to i8

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="334" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge2474:3  %now1_V_2 = add i8 %tmp_45, %p_4

]]></Node>
<StgValue><ssdm name="now1_V_2"/></StgValue>
</operation>

<operation id="335" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="1">
<![CDATA[
._crit_edge2474:4  %tmp_47 = zext i1 %op2_assign_2 to i8

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="336" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge2474:5  %now2_V_2 = sub i8 %p_5, %tmp_47

]]></Node>
<StgValue><ssdm name="now2_V_2"/></StgValue>
</operation>

<operation id="337" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge2474:6  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="338" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str13, i32 %tmp_3)

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="339" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
