#[cfg(target_arch = "x86_64")]
#[repr(C, packed)]
pub struct PreservedRegisters {
    r15: u64,
    r14: u64,
    r13: u64,
    r12: u64,
    rbp: u64,
    rbx: u64,
    rfl: u64,
    rsp: u64,
}

#[cfg(target_arch = "x86_64")]
pub fn setup() {
    use crate::x64::{
        cpu::cpuid,
        registers::control::{CR0Flags, CR4Flags, CR0, CR4},
        registers::{msr, RFlags},
        structures::gdt,
    };

    // Set CR0 flags.
    // SAFETY: We set `CR0` once, and setting it again during kernel execution is not supported.
    unsafe { CR0::write(CR0Flags::PE | CR0Flags::MP | CR0Flags::ET | CR0Flags::NE | CR0Flags::WP | CR0Flags::PG) };

    // Set CR4 flags.
    let mut flags = CR4Flags::PAE | CR4Flags::PGE | CR4Flags::OSXMMEXCPT;

    if cpuid::FEATURE_INFO.has_de() {
        flags.insert(CR4Flags::DE);
    }

    if cpuid::FEATURE_INFO.has_fxsave_fxstor() {
        flags.insert(CR4Flags::OSFXSR);
    }

    if cpuid::FEATURE_INFO.has_mce() {
        flags.insert(CR4Flags::MCE);
    }

    if cpuid::FEATURE_INFO.has_pcid() {
        flags.insert(CR4Flags::PCIDE);
    }

    if cpuid::EXT_FEATURE_INFO.as_ref().map_or(false, cpuid::ExtendedFeatures::has_umip) {
        flags.insert(CR4Flags::UMIP);
    }

    if cpuid::EXT_FEATURE_INFO.as_ref().map_or(false, cpuid::ExtendedFeatures::has_fsgsbase) {
        flags.insert(CR4Flags::FSGSBASE);
    }

    if cpuid::EXT_FEATURE_INFO.as_ref().map_or(false, cpuid::ExtendedFeatures::has_smep) {
        flags.insert(CR4Flags::SMEP);
    }

    if cpuid::EXT_FEATURE_INFO.as_ref().map_or(false, cpuid::ExtendedFeatures::has_smap) {
        flags.insert(CR4Flags::SMAP);
    }

    // SAFETY: Initialize the CR4 register with all CPU & kernel supported features.
    unsafe { CR4::write(flags) };

    // Enable use of the `NO_EXECUTE` page attribute, if supported.
    if cpuid::EXT_FUNCTION_INFO.as_ref().map_or(false, cpuid::ExtendedProcessorFeatureIdentifiers::has_execute_disable)
    {
        // SAFETY: Setting `IA32_EFER.NXE` in this context is safe because the bootloader does not use the `NX` bit. However, the kernel does, so
        //         disabling it after paging is in control of the kernel is unsupported.
        unsafe { msr::IA32_EFER::set_nxe(true) };
    } else {
        use core::sync::atomic;

        static HAS_WARNED: atomic::AtomicBool = atomic::AtomicBool::new(false);

        if HAS_WARNED.compare_exchange(false, true, atomic::Ordering::Relaxed, atomic::Ordering::Relaxed).is_ok() {
            warn!("PC does not support the NX bit; system security will be compromised (this warning is purely informational).");
        }
    }

        // Setup system call interface.
    if let Some(kcode_selector) = gdt::KCODE_SELECTOR.get()
        && let Some(kdata_selector) = gdt::KDATA_SELECTOR.get()
    {
        // SAFETY: Parameters are set according to the IA-32 SDM, and so should have no undetermined side-effects.
        unsafe {
            // Configure system call environment registers.
            msr::IA32_STAR::set_selectors(*kcode_selector, *kdata_selector);
            msr::IA32_LSTAR::set_syscall({
                /// SAFETY: This function should never be called by softwareâ€”it is the entrypoint for the x86_64 `syscall` instruction.
#[naked]
extern "sysv64" fn _syscall_entry() {
    unsafe {
    core::arch::asm!(
        "
        cld
        cli                         # always ensure interrupts are disabled within system calls
        mov rax, rsp                # save the userspace rsp

        swapgs                      # `swapgs` to switch to kernel stack
        mov rsp, gs:0x0             # switch to kernel stack
        swapgs                      # `swapgs` to allow software to use `IA32_KERNEL_GS_BASE` again

        # preserve registers according to SysV ABI spec
        push rax    # this pushes the userspace `rsp`
        push r11    # save usersapce `rflags`
        push rbx
        push rbp
        push r12
        push r13
        push r14
        push r15

        # push return context as stack arguments
        push rax
        push rcx

        # caller already passed their own arguments in relevant registers
        call {}

        pop rcx     # store target `rip` in `rcx`
        pop rax     # store target `rsp` in `rax`
        mov [rsp + (7 * 8)], rax   # update userspace `rsp` on stack

        # restore preserved registers
        pop r15
        pop r14
        pop r13
        pop r12
        pop rbp
        pop rbx
        pop r11     # restore userspace `rflags`
        pop rsp     # this restores userspace `rsp`

        sysretq
        ",
        sym syscall_handoff,
        options(noreturn)
    )
}}



/// Handler for executing system calls from userspace.
extern "sysv64" fn syscall_handoff(
    rdi: u64,
    rsi: u64,
    rdx: u64,
    rcx: u64,
    r8: u64,
    r9: u64,
    ret_ip: u64,
    ret_sp: u64,
    mut preserved_regs: PreservedRegisters,
) -> crate::interrupts::ControlFlowContext {
    crate::interrupts::SYSCALL_HANDLER(rdi, rsi, rdx, rcx, r8, r9, ret_ip, ret_sp, &mut preserved_regs)
}

_syscall_entry

            });
            // We don't want to keep any flags set within the syscall (especially the interrupt flag).
            msr::IA32_FMASK::set_rflags_mask(RFlags::all());
            // Enable `syscall`/`sysret`.
            msr::IA32_EFER::set_sce(true);
        }
        
    }
}
