strict digraph "" {
	node [label="\N"];
	"5151:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f13b5597350>",
		fillcolor=turquoise,
		label="5151:BL
tx_valid_d = 1'b1;
crc_sel1 = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b55970d0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5597210>]",
		style=filled,
		typ=Block];
	"Leaf_5094:AL"	 [def_var="['dsel', 'tx_valid_d', 'last', 'crc_sel1', 'crc_sel2', 'rd_next', 'next_state']",
		label="Leaf_5094:AL"];
	"5151:BL" -> "Leaf_5094:AL"	 [cond="[]",
		lineno=None];
	"5095:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f13b5597c50>",
		fillcolor=turquoise,
		label="5095:BL
next_state = state;
tx_valid_d = 1'b0;
dsel = 1'b0;
rd_next = 1'b0;
last = 1'b0;
crc_sel1 = 1'b0;
crc_sel2 = 1'b0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5597390>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b55974d0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5597610>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5597750>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5597890>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b55979d0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5597b10>]",
		style=filled,
		typ=Block];
	"5103:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f13b5597c90>",
		fillcolor=linen,
		label="5103:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"5095:BL" -> "5103:CS"	 [cond="[]",
		lineno=None];
	"5157:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f13b546ef90>",
		fillcolor=lightcyan,
		label="5157:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"5158:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f13b547d050>",
		fillcolor=turquoise,
		label="5158:BL
dsel = 1'b1;
crc_sel2 = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b547d090>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b547d190>]",
		style=filled,
		typ=Block];
	"5157:CA" -> "5158:BL"	 [cond="[]",
		lineno=None];
	"5161:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b547d310>",
		fillcolor=springgreen,
		label="5161:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"5162:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f13b547d4d0>",
		fillcolor=turquoise,
		label="5162:BL
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b547d510>]",
		style=filled,
		typ=Block];
	"5161:IF" -> "5162:BL"	 [cond="['tx_ready']",
		label=tx_ready,
		lineno=5161];
	"5166:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f13b547d390>",
		fillcolor=turquoise,
		label="5166:BL
last = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b547d350>]",
		style=filled,
		typ=Block];
	"5161:IF" -> "5166:BL"	 [cond="['tx_ready']",
		label="!(tx_ready)",
		lineno=5161];
	"5103:CS" -> "5157:CA"	 [cond="['state']",
		label=state,
		lineno=5103];
	"5104:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f13b5597d10>",
		fillcolor=lightcyan,
		label="5104:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"5103:CS" -> "5104:CA"	 [cond="['state']",
		label=state,
		lineno=5103];
	"5133:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f13b546e290>",
		fillcolor=lightcyan,
		label="5133:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"5103:CS" -> "5133:CA"	 [cond="['state']",
		label=state,
		lineno=5103];
	"5140:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f13b546e7d0>",
		fillcolor=lightcyan,
		label="5140:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"5103:CS" -> "5140:CA"	 [cond="['state']",
		label=state,
		lineno=5103];
	"5120:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f13b5479850>",
		fillcolor=lightcyan,
		label="5120:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"5103:CS" -> "5120:CA"	 [cond="['state']",
		label=state,
		lineno=5103];
	"5105:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f13b5597d90>",
		fillcolor=turquoise,
		label="5105:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"5104:CA" -> "5105:BL"	 [cond="[]",
		lineno=None];
	"5114:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f13b5597ed0>",
		fillcolor=turquoise,
		label="5114:BL
tx_valid_d = 1'b1;
next_state = DATA;
dsel = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5597f10>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5479090>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b54791d0>]",
		style=filled,
		typ=Block];
	"5114:BL" -> "Leaf_5094:AL"	 [cond="[]",
		lineno=None];
	"5094:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f13b547d650>",
		clk_sens=False,
		fillcolor=gold,
		label="5094:AL",
		sens="['state', 'send_data', 'tx_ready', 'tx_valid_r', 'send_zero_length_r']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['send_data', 'tx_ready', 'state', 'tx_valid_r', 'send_zero_length_r']"];
	"5094:AL" -> "5095:BL"	 [cond="[]",
		lineno=None];
	"5162:BL" -> "Leaf_5094:AL"	 [cond="[]",
		lineno=None];
	"5106:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5597dd0>",
		fillcolor=springgreen,
		label="5106:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"5113:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5597e50>",
		fillcolor=springgreen,
		label="5113:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"5106:IF" -> "5113:IF"	 [cond="['send_zero_length_r', 'send_data']",
		label="!((send_zero_length_r && send_data))",
		lineno=5106];
	"5107:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f13b5479350>",
		fillcolor=turquoise,
		label="5107:BL
tx_valid_d = 1'b1;
next_state = WAIT;
dsel = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5479390>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b54794d0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5479610>]",
		style=filled,
		typ=Block];
	"5106:IF" -> "5107:BL"	 [cond="['send_zero_length_r', 'send_data']",
		label="(send_zero_length_r && send_data)",
		lineno=5106];
	"5144:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b546eb10>",
		fillcolor=springgreen,
		label="5144:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"5144:IF" -> "5151:BL"	 [cond="['tx_ready']",
		label="!(tx_ready)",
		lineno=5144];
	"5145:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f13b546eb50>",
		fillcolor=turquoise,
		label="5145:BL
last = 1'b1;
crc_sel2 = 1'b1;
next_state = CRC2;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b546eb90>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b546ecd0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b546ee10>]",
		style=filled,
		typ=Block];
	"5144:IF" -> "5145:BL"	 [cond="['tx_ready']",
		label=tx_ready,
		lineno=5144];
	"5127:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f13b5479cd0>",
		fillcolor=turquoise,
		label="5127:BL
dsel = 1'b1;
crc_sel1 = 1'b1;
next_state = CRC1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5479d10>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5479e50>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5479f90>]",
		style=filled,
		typ=Block];
	"5127:BL" -> "Leaf_5094:AL"	 [cond="[]",
		lineno=None];
	"5134:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f13b55d4d90>",
		fillcolor=turquoise,
		label="5134:BL
crc_sel1 = 1'b1;
dsel = 1'b1;
tx_valid_d = 1'b1;
next_state = CRC1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b546e2d0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b546e410>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b546e550>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b546e690>]",
		style=filled,
		typ=Block];
	"5133:CA" -> "5134:BL"	 [cond="[]",
		lineno=None];
	"5105:BL" -> "5106:IF"	 [cond="[]",
		lineno=None];
	"5141:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f13b546e850>",
		fillcolor=turquoise,
		label="5141:BL
dsel = 1'b1;
tx_valid_d = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b546e890>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b546e9d0>]",
		style=filled,
		typ=Block];
	"5140:CA" -> "5141:BL"	 [cond="[]",
		lineno=None];
	"5121:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f13b54798d0>",
		fillcolor=turquoise,
		label="5121:BL
tx_valid_d = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5479b50>]",
		style=filled,
		typ=Block];
	"5122:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5479910>",
		fillcolor=springgreen,
		label="5122:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"5121:BL" -> "5122:IF"	 [cond="[]",
		lineno=None];
	"5126:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5479c90>",
		fillcolor=springgreen,
		label="5126:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"5121:BL" -> "5126:IF"	 [cond="[]",
		lineno=None];
	"5123:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5479950>",
		fillcolor=cadetblue,
		label="5123:BS
rd_next = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5479950>]",
		style=filled,
		typ=BlockingSubstitution];
	"5123:BS" -> "Leaf_5094:AL"	 [cond="[]",
		lineno=None];
	"5145:BL" -> "Leaf_5094:AL"	 [cond="[]",
		lineno=None];
	"5166:BL" -> "Leaf_5094:AL"	 [cond="[]",
		lineno=None];
	"5134:BL" -> "Leaf_5094:AL"	 [cond="[]",
		lineno=None];
	"5141:BL" -> "5144:IF"	 [cond="[]",
		lineno=None];
	"5122:IF" -> "5123:BS"	 [cond="['tx_ready', 'tx_valid_r']",
		label="(tx_ready && tx_valid_r)",
		lineno=5122];
	"5113:IF" -> "5114:BL"	 [cond="['send_data']",
		label=send_data,
		lineno=5113];
	"5107:BL" -> "Leaf_5094:AL"	 [cond="[]",
		lineno=None];
	"5120:CA" -> "5121:BL"	 [cond="[]",
		lineno=None];
	"5126:IF" -> "5127:BL"	 [cond="['send_data', 'tx_ready', 'tx_valid_r']",
		label="(!send_data && tx_ready && tx_valid_r)",
		lineno=5126];
	"5158:BL" -> "5161:IF"	 [cond="[]",
		lineno=None];
}
