Summary
Top-level Name,I2CLog

Clocks
Enabled,,\SCL,I/O,inf
Enabled,,\Clk,I/O,inf
Enabled,,\SDA,I/O,inf

Fabric Logic Element
Enabled,16,,\SCL,0.125,Typical
Enabled,1,,\Clk,0.125,High
Enabled,1,,\Clk,0.125,Very_High
Enabled,55,,\Clk,0.125,Typical
Enabled3,,70,\SCL,0.125,Typical,1.000000
Enabled3,,70,\Clk,0.125,Typical,0.603774
Enabled3,,70,\SDA,0.125,Typical,1.000000

BRAM
,0,,,,,,,,,,

DSP

I/O
Enabled,\ACK,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\Clk
Enabled,\Ce,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\Clk
Enabled,\Clk,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,Clock,\Clk
Enabled,\Oe,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\SCL
Enabled,\Rst,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\SCL
Enabled,\SCL,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\SCL
Enabled,\SDA,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\SCL
Enabled,\We,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\Clk
Enabled,\Dout,8,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\Clk
Enabled,\Current_addr,15,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\Clk
