0.7
2020.2
Oct 14 2022
05:20:55
D:/Project/FPGA/randomled/randomled.sim/sim_1/synth/timing/xsim/randomled_tb_time_synth.v,1701334547,verilog,,D:/Project/FPGA/randomled/randomled.srcs/sim_1/new/randomled_tb.v,,glbl;randomled,,,,,,,,
D:/Project/FPGA/randomled/randomled.srcs/sim_1/new/randomled_tb.v,1701328343,verilog,,,,randomled_tb,,,,,,,,
