Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Users/Usuario/Desktop/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_alu_bin_behav xil_defaultlib.tb_alu_bin xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Usuario/comentar_codigo_final/arquitectura_proyecto_alu.srcs/sources_1/new/flags_operations.v" Line 7. Module is_overflow doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Usuario/comentar_codigo_final/arquitectura_proyecto_alu.srcs/sources_1/new/flags_operations.v" Line 59. Module is_invalid_op doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Usuario/comentar_codigo_final/arquitectura_proyecto_alu.srcs/sources_1/new/flags_operations.v" Line 59. Module is_invalid_op doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Usuario/comentar_codigo_final/arquitectura_proyecto_alu.srcs/sources_1/new/flags_operations.v" Line 103. Module is_inf_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Usuario/comentar_codigo_final/arquitectura_proyecto_alu.srcs/sources_1/new/flags_operations.v" Line 103. Module is_inf_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Usuario/comentar_codigo_final/arquitectura_proyecto_alu.srcs/sources_1/new/flags_operations.v" Line 81. Module is_invalid_val doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Usuario/comentar_codigo_final/arquitectura_proyecto_alu.srcs/sources_1/new/flags_operations.v" Line 81. Module is_invalid_val doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Usuario/comentar_codigo_final/arquitectura_proyecto_alu.srcs/sources_1/new/flags_operations.v" Line 127. Module both_are_inf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Usuario/comentar_codigo_final/arquitectura_proyecto_alu.srcs/sources_1/new/flags_operations.v" Line 103. Module is_inf_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Usuario/comentar_codigo_final/arquitectura_proyecto_alu.srcs/sources_1/new/flags_operations.v" Line 103. Module is_inf_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Usuario/comentar_codigo_final/arquitectura_proyecto_alu.srcs/sources_1/new/flags_operations.v" Line 7. Module is_overflow doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Usuario/comentar_codigo_final/arquitectura_proyecto_alu.srcs/sources_1/new/flags_operations.v" Line 59. Module is_invalid_op doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Usuario/comentar_codigo_final/arquitectura_proyecto_alu.srcs/sources_1/new/flags_operations.v" Line 59. Module is_invalid_op doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Usuario/comentar_codigo_final/arquitectura_proyecto_alu.srcs/sources_1/new/flags_operations.v" Line 103. Module is_inf_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Usuario/comentar_codigo_final/arquitectura_proyecto_alu.srcs/sources_1/new/flags_operations.v" Line 103. Module is_inf_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Usuario/comentar_codigo_final/arquitectura_proyecto_alu.srcs/sources_1/new/flags_operations.v" Line 81. Module is_invalid_val doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Usuario/comentar_codigo_final/arquitectura_proyecto_alu.srcs/sources_1/new/flags_operations.v" Line 81. Module is_invalid_val doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Usuario/comentar_codigo_final/arquitectura_proyecto_alu.srcs/sources_1/new/flags_operations.v" Line 127. Module both_are_inf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Usuario/comentar_codigo_final/arquitectura_proyecto_alu.srcs/sources_1/new/flags_operations.v" Line 103. Module is_inf_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Usuario/comentar_codigo_final/arquitectura_proyecto_alu.srcs/sources_1/new/flags_operations.v" Line 103. Module is_inf_detector doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp16_classifier
Compiling module xil_defaultlib.fp16_special_values
Compiling module xil_defaultlib.fp16_special_case_handler
Compiling module xil_defaultlib.FullSub_add
Compiling module xil_defaultlib.RestaExp_sum_default
Compiling module xil_defaultlib.right_shift_pf_sum
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RoundNearestEven
Compiling module xil_defaultlib.SumMantisa_default
Compiling module xil_defaultlib.RestaMantisa_default
Compiling module xil_defaultlib.Suma16Bits
Compiling module xil_defaultlib.is_overflow
Compiling module xil_defaultlib.Prod_default
Compiling module xil_defaultlib.is_invalid_op
Compiling module xil_defaultlib.ProductHP
Compiling module xil_defaultlib.Division_default
Compiling module xil_defaultlib.DivHP
Compiling module xil_defaultlib.is_inf_detector
Compiling module xil_defaultlib.is_invalid_val
Compiling module xil_defaultlib.both_are_inf
Compiling module xil_defaultlib.alu_default
Compiling module xil_defaultlib.tb_alu_bin
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_alu_bin_behav
