C:\Microsemi\Libero_SoC_PolarFire_v2.0\SynplifyPro\bin64\m_generic.exe  -mp  4  -prjfile  C:\Users\ciaran.lappin\Desktop\MiV_Github\PF_MPF300T\Modify_The_FPGA_Design\PF_MIV_RV32IMA_L1_AHB_BaseDesign\synthesis\scratchproject.prs  -implementation  synthesis  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\ciaran.lappin\Desktop\MiV_Github\PF_MPF300T\Modify_The_FPGA_Design\PF_MIV_RV32IMA_L1_AHB_BaseDesign\synthesis   -part MPF300T  -package FCG1152  -grade STD    -async_globalthreshold 800 -seqshift_to_uram 1 -rom_map_logic 0 -maxfan 10000 -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -RWCheckOnRam 0 -summaryfile C:\Users\ciaran.lappin\Desktop\MiV_Github\PF_MPF300T\Modify_The_FPGA_Design\PF_MIV_RV32IMA_L1_AHB_BaseDesign\synthesis\synlog\report\BaseDesign_premap.xml  -top_level_module  BaseDesign  -ovm  C:\Users\ciaran.lappin\Desktop\MiV_Github\PF_MPF300T\Modify_The_FPGA_Design\PF_MIV_RV32IMA_L1_AHB_BaseDesign\synthesis\BaseDesign.vm  -conchk_prepass  C:\Users\ciaran.lappin\Desktop\MiV_Github\PF_MPF300T\Modify_The_FPGA_Design\PF_MIV_RV32IMA_L1_AHB_BaseDesign\synthesis\BaseDesign_cck.rpt   -freq 100.000   -tcl  C:\Users\ciaran.lappin\Desktop\MiV_Github\PF_MPF300T\Modify_The_FPGA_Design\PF_MIV_RV32IMA_L1_AHB_BaseDesign\designer\BaseDesign\synthesis.fdc  C:\Users\ciaran.lappin\Desktop\MiV_Github\PF_MPF300T\Modify_The_FPGA_Design\PF_MIV_RV32IMA_L1_AHB_BaseDesign\synthesis\synwork\BaseDesign_mult.srs  -flow prepass  -gcc_prepass  -osrd  C:\Users\ciaran.lappin\Desktop\MiV_Github\PF_MPF300T\Modify_The_FPGA_Design\PF_MIV_RV32IMA_L1_AHB_BaseDesign\synthesis\synwork\BaseDesign_prem.srd  -qsap  C:\Users\ciaran.lappin\Desktop\MiV_Github\PF_MPF300T\Modify_The_FPGA_Design\PF_MIV_RV32IMA_L1_AHB_BaseDesign\synthesis\BaseDesign.sap  -devicelib  C:\Microsemi\Libero_SoC_PolarFire_v2.0\SynplifyPro\lib\generic\acg5.v  -ologparam  C:\Users\ciaran.lappin\Desktop\MiV_Github\PF_MPF300T\Modify_The_FPGA_Design\PF_MIV_RV32IMA_L1_AHB_BaseDesign\synthesis\syntmp\BaseDesign.plg  -osyn  C:\Users\ciaran.lappin\Desktop\MiV_Github\PF_MPF300T\Modify_The_FPGA_Design\PF_MIV_RV32IMA_L1_AHB_BaseDesign\synthesis\synwork\BaseDesign_prem.srd  -prjdir  C:\Users\ciaran.lappin\Desktop\MiV_Github\PF_MPF300T\Modify_The_FPGA_Design\PF_MIV_RV32IMA_L1_AHB_BaseDesign\synthesis\  -prjname  BaseDesign_syn  -log  C:\Users\ciaran.lappin\Desktop\MiV_Github\PF_MPF300T\Modify_The_FPGA_Design\PF_MIV_RV32IMA_L1_AHB_BaseDesign\synthesis\synlog\BaseDesign_premap.srr 
relcom:..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_PolarFire_v2.0\SynplifyPro\bin64\m_generic.exe -mp 4 -prjfile ..\scratchproject.prs -implementation synthesis -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part MPF300T -package FCG1152 -grade STD -async_globalthreshold 800 -seqshift_to_uram 1 -rom_map_logic 0 -maxfan 10000 -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -RWCheckOnRam 0 -summaryfile ..\synlog\report\BaseDesign_premap.xml -top_level_module BaseDesign -ovm ..\BaseDesign.vm -conchk_prepass ..\BaseDesign_cck.rpt -freq 100.000 -tcl ..\..\designer\BaseDesign\synthesis.fdc ..\synwork\BaseDesign_mult.srs -flow prepass -gcc_prepass -osrd ..\synwork\BaseDesign_prem.srd -qsap ..\BaseDesign.sap -devicelib ..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_PolarFire_v2.0\SynplifyPro\lib\generic\acg5.v -ologparam BaseDesign.plg -osyn ..\synwork\BaseDesign_prem.srd -prjdir ..\ -prjname BaseDesign_syn -log ..\synlog\BaseDesign_premap.srr
rc:1 success:1 runtime:5
file:..\scratchproject.prs|io:o|time:1512746232|size:40794|exec:0|csum:
file:..\BaseDesign.vm|io:o|time:0|size:0|exec:0|csum:
file:..\BaseDesign_cck.rpt|io:o|time:1513350880|size:5504|exec:0|csum:
file:..\..\designer\BaseDesign\synthesis.fdc|io:i|time:1513350824|size:939|exec:0|csum:A7D01AF6FE6F96229A8FAA613D13E0AE
file:..\synwork\BaseDesign_mult.srs|io:i|time:1513350875|size:12430|exec:0|csum:7E99EA74AB714D0D25C5A14280B01017
file:..\synwork\BaseDesign_prem.srd|io:o|time:1513350879|size:1228609|exec:0|csum:
file:..\BaseDesign.sap|io:o|time:1513350880|size:24183|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_PolarFire_v2.0\SynplifyPro\lib\generic\acg5.v|io:i|time:1500975264|size:42534|exec:0|csum:7E86825B1DAECD35D6A69F8DDC6C6053
file:BaseDesign.plg|io:o|time:1513350876|size:0|exec:0|csum:
file:..\synwork\BaseDesign_prem.srd|io:o|time:1513350879|size:1228609|exec:0|csum:
file:..\synlog\BaseDesign_premap.srr|io:o|time:1513350880|size:96634|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_PolarFire_v2.0\SynplifyPro\bin\m_generic.exe|io:i|time:1506328364|size:18172928|exec:1|csum:C15B3D2F807F154BD26992FB68BB0DD7
file:..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_PolarFire_v2.0\SynplifyPro\bin64\m_generic.exe|io:i|time:1506329904|size:32888320|exec:1|csum:39651D4CAB7B7D4F35D4DD514D41AE95
