#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon May  6 09:14:18 2019
# Process ID: 3900
# Current directory: D:/myproject/n338/BitExample/BitExample.runs/synth_1
# Command line: vivado.exe -log BitExample.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source BitExample.tcl
# Log file: D:/myproject/n338/BitExample/BitExample.runs/synth_1/BitExample.vds
# Journal file: D:/myproject/n338/BitExample/BitExample.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source BitExample.tcl -notrace
Command: synth_design -top BitExample -part xc7a35tcsg324-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26240 
WARNING: [Synth 8-2292] literal value truncated to fit in 7 bits [D:/myproject/n338/BitExample/BitExample.srcs/sources_1/imports/new/vga_char.v:143]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 377.805 ; gain = 94.777
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BitExample' [D:/myproject/n338/BitExample/BitExample.srcs/sources_1/new/BitExample.v:48]
INFO: [Synth 8-638] synthesizing module 'seg7decimal' [D:/myproject/n338/BitExample/BitExample.srcs/sources_1/imports/new/seg7decimal.v:3]
INFO: [Synth 8-226] default block is never used [D:/myproject/n338/BitExample/BitExample.srcs/sources_1/imports/new/seg7decimal.v:27]
INFO: [Synth 8-226] default block is never used [D:/myproject/n338/BitExample/BitExample.srcs/sources_1/imports/new/seg7decimal.v:40]
INFO: [Synth 8-256] done synthesizing module 'seg7decimal' (1#1) [D:/myproject/n338/BitExample/BitExample.srcs/sources_1/imports/new/seg7decimal.v:3]
INFO: [Synth 8-638] synthesizing module 'vga_char' [D:/myproject/n338/BitExample/BitExample.srcs/sources_1/imports/new/vga_char.v:23]
	Parameter char_line00 bound to: 128'b11111111111111111111111111111100000001111111111111000000000000000000000111111111111100000000000000000000000001111100000000000000 
	Parameter char_line01 bound to: 128'b11111111111111111111111111111100000001111111111111100000000000000000001111111111111110000000000000000000000011111110000000000000 
	Parameter char_line02 bound to: 128'b11111111111111111111111111111100000001111111111111110000000000000000011111111111111111000000000000000000000111001111000000000000 
	Parameter char_line03 bound to: 128'b11111111111111111111111111111100000001111000001111111000000000000000111111100000111111100000000000000000000111001111000000000000 
	Parameter char_line04 bound to: 128'b11111111111111111111111111111100000001111000000011111100000000000001111111000000011111110000000000000000001111001111100000000000 
	Parameter char_line05 bound to: 128'b11111111100000000000000000000000000001111000000001111110000000000011111110000000001111110000000000000000001110000111100000000000 
	Parameter char_line06 bound to: 128'b11111111100000000000000000000000000001111000000000111111000000000111111100000000000111110000000000000000011110000111110000000000 
	Parameter char_line07 bound to: 128'b11111111100000000000000000000000000001111000000000011111000000000111111100000000000000000000000000000000011100000011110000000000 
	Parameter char_line08 bound to: 128'b11111111100000000000000000000000000001111000000000001111000000000111111000000000000000000000000000000000111100000011111000000000 
	Parameter char_line09 bound to: 128'b11111111100000000000000000000000000001111000000000001111000000000111110000000000000000000000000000000000111000000001111000000000 
	Parameter char_line0a bound to: 128'b11111111100000000000000000000000000001111000000000001111000000000111100000000000000000000000000000000001111000000001111100000000 
	Parameter char_line0b bound to: 128'b11111111100000000000000000000000000001111000000000011111000000000111100011111111111111111111000000000001110000000000111100000000 
	Parameter char_line0c bound to: 128'b11111111100000000000000000000000000001111000000000111111000000000111100011111111111111111111000000000011110000000000111110000000 
	Parameter char_line0d bound to: 128'b11111111100000000000000000000000000001111000000001111111000000000111100011111111111111111111000000000011100000000000011110000000 
	Parameter char_line0e bound to: 128'b11111111100000000000000000000000000001111000000011111110000000000111100011111111111111111111000000000111100000000000011111000000 
	Parameter char_line0f bound to: 128'b11111111111111111111111000000000000001111000000111111100000000000111100000000000011111000000000000000111111111111111111111000000 
	Parameter char_line10 bound to: 128'b11111111111111111111111000000000000001111000001111111000000000000111100000000000011111000000000000001111111111111111111111100000 
	Parameter char_line11 bound to: 128'b11111111111111111111111000000000000001111111111111110000000000000111100000000000011111000000000000001111111111111111111111100000 
	Parameter char_line12 bound to: 128'b11111111100000000000000000000000000001111111111111100000000000000111100000000000011111000000000000011111100000000000001111110000 
	Parameter char_line13 bound to: 128'b11111111100000000000000000000000000001111111111111000000000000000111100000000000011111000000000000011111100000000000001111110000 
	Parameter char_line14 bound to: 128'b11111111100000000000000000000000000001111000000000000000000000000111100000000000011111000000000000111111100000000000001111111000 
	Parameter char_line15 bound to: 128'b11111111100000000000000000000000000001111000000000000000000000000111100000000000011111000000000000111111000000000000000111111000 
	Parameter char_line16 bound to: 128'b11111111100000000000000000000000000001111000000000000000000000000111110000000000111111000000000000111110000000000000000011111000 
	Parameter char_line17 bound to: 128'b11111111100000000000000000000000000001111000000000000000000000000111111000000001111111000000000000111100000000000000000001111000 
	Parameter char_line18 bound to: 128'b11111111100000000000000000000000000001111000000000000000000000000111111100000011111111000000000000111100000000000000000001111000 
	Parameter char_line19 bound to: 128'b11111111100000000000000000000000000001111000000000000000000000000111111110000111111111000000000000111100000000000000000001111000 
	Parameter char_line1a bound to: 128'b11111111100000000000000000000000000001111000000000000000000000000011111111111111111111000000000000111100000000000000000001111000 
	Parameter char_line1b bound to: 128'b11111111100000000000000000000000000001111000000000000000000000000001111111111111111111000000000000111100000000000000000001111000 
	Parameter char_line1c bound to: 128'b11111111100000000000000000000000000001111000000000000000000000000000111111111111111111000000000000111100000000000000000001111000 
	Parameter char_line1d bound to: 128'b11111111100000000000000000000000000001111000000000000000000000000000011111111111111110000000000000111100000000000000000001111000 
	Parameter char_line1e bound to: 128'b11111111100000000000000000000000000001111000000000000000000000000000001111111111111100000000000000111100000000000000000001111000 
	Parameter char_line1f bound to: 128'b11111111100000000000000000000000000001111000000000000000000000000000000111111111111000000000000001111111000000000000000111111100 
WARNING: [Synth 8-5788] Register clk_cnt_reg in module vga_char is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/myproject/n338/BitExample/BitExample.srcs/sources_1/imports/new/vga_char.v:44]
INFO: [Synth 8-256] done synthesizing module 'vga_char' (2#1) [D:/myproject/n338/BitExample/BitExample.srcs/sources_1/imports/new/vga_char.v:23]
INFO: [Synth 8-638] synthesizing module 'beep' [D:/myproject/n338/BitExample/BitExample.srcs/sources_1/imports/new/beep.v:23]
	Parameter wide bound to: 15 - type: integer 
WARNING: [Synth 8-5788] Register carrier_reg in module beep is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/myproject/n338/BitExample/BitExample.srcs/sources_1/imports/new/beep.v:109]
INFO: [Synth 8-256] done synthesizing module 'beep' (3#1) [D:/myproject/n338/BitExample/BitExample.srcs/sources_1/imports/new/beep.v:23]
WARNING: [Synth 8-3848] Net txd in module/entity BitExample does not have driver. [D:/myproject/n338/BitExample/BitExample.srcs/sources_1/new/BitExample.v:70]
INFO: [Synth 8-256] done synthesizing module 'BitExample' (4#1) [D:/myproject/n338/BitExample/BitExample.srcs/sources_1/new/BitExample.v:48]
WARNING: [Synth 8-3331] design BitExample has unconnected port txd
WARNING: [Synth 8-3331] design BitExample has unconnected port EXT_IO[6]
WARNING: [Synth 8-3331] design BitExample has unconnected port EXT_IO[5]
WARNING: [Synth 8-3331] design BitExample has unconnected port EXT_IO[4]
WARNING: [Synth 8-3331] design BitExample has unconnected port EXT_IO[3]
WARNING: [Synth 8-3331] design BitExample has unconnected port EXT_IO[2]
WARNING: [Synth 8-3331] design BitExample has unconnected port EXT_IO[1]
WARNING: [Synth 8-3331] design BitExample has unconnected port EXT_IO[0]
WARNING: [Synth 8-3331] design BitExample has unconnected port key_l
WARNING: [Synth 8-3331] design BitExample has unconnected port key_r
WARNING: [Synth 8-3331] design BitExample has unconnected port key_u
WARNING: [Synth 8-3331] design BitExample has unconnected port key_c
WARNING: [Synth 8-3331] design BitExample has unconnected port sw[7]
WARNING: [Synth 8-3331] design BitExample has unconnected port sw[6]
WARNING: [Synth 8-3331] design BitExample has unconnected port sw[5]
WARNING: [Synth 8-3331] design BitExample has unconnected port sw[4]
WARNING: [Synth 8-3331] design BitExample has unconnected port sw[3]
WARNING: [Synth 8-3331] design BitExample has unconnected port sw[2]
WARNING: [Synth 8-3331] design BitExample has unconnected port sw[1]
WARNING: [Synth 8-3331] design BitExample has unconnected port sw[0]
WARNING: [Synth 8-3331] design BitExample has unconnected port rxd
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 408.074 ; gain = 125.047
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 408.074 ; gain = 125.047
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/myproject/n338/BitExample/BitExample.srcs/constrs_1/imports/new/BitEE338.xdc]
Finished Parsing XDC File [D:/myproject/n338/BitExample/BitExample.srcs/constrs_1/imports/new/BitEE338.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/myproject/n338/BitExample/BitExample.srcs/constrs_1/imports/new/BitEE338.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/BitExample_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/BitExample_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 738.375 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 738.375 ; gain = 455.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 738.375 ; gain = 455.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 738.375 ; gain = 455.348
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element clkdiv_reg was removed.  [D:/myproject/n338/BitExample/BitExample.srcs/sources_1/imports/new/seg7decimal.v:19]
INFO: [Synth 8-5546] ROM "valid_yr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hsync_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vsync_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "drive" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "carrier" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "origin" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [D:/myproject/n338/BitExample/BitExample.srcs/sources_1/new/BitExample.v:87]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 738.375 ; gain = 455.348
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'seg7_0' (seg7decimal) to 'seg7_1'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	  10 Input     15 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	 141 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module seg7decimal 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module vga_char 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 3     
Module beep 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	  10 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	 141 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element clkdiv_reg was removed.  [D:/myproject/n338/BitExample/BitExample.srcs/sources_1/imports/new/seg7decimal.v:19]
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hsync_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vsync_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_yr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "origin" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "carrier" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [D:/myproject/n338/BitExample/BitExample.srcs/sources_1/new/BitExample.v:87]
WARNING: [Synth 8-3331] design BitExample has unconnected port txd
WARNING: [Synth 8-3331] design BitExample has unconnected port EXT_IO[6]
WARNING: [Synth 8-3331] design BitExample has unconnected port EXT_IO[5]
WARNING: [Synth 8-3331] design BitExample has unconnected port EXT_IO[4]
WARNING: [Synth 8-3331] design BitExample has unconnected port EXT_IO[3]
WARNING: [Synth 8-3331] design BitExample has unconnected port EXT_IO[2]
WARNING: [Synth 8-3331] design BitExample has unconnected port EXT_IO[1]
WARNING: [Synth 8-3331] design BitExample has unconnected port EXT_IO[0]
WARNING: [Synth 8-3331] design BitExample has unconnected port key_l
WARNING: [Synth 8-3331] design BitExample has unconnected port key_r
WARNING: [Synth 8-3331] design BitExample has unconnected port key_u
WARNING: [Synth 8-3331] design BitExample has unconnected port key_c
WARNING: [Synth 8-3331] design BitExample has unconnected port sw[7]
WARNING: [Synth 8-3331] design BitExample has unconnected port sw[6]
WARNING: [Synth 8-3331] design BitExample has unconnected port sw[5]
WARNING: [Synth 8-3331] design BitExample has unconnected port sw[4]
WARNING: [Synth 8-3331] design BitExample has unconnected port sw[3]
WARNING: [Synth 8-3331] design BitExample has unconnected port sw[2]
WARNING: [Synth 8-3331] design BitExample has unconnected port sw[1]
WARNING: [Synth 8-3331] design BitExample has unconnected port sw[0]
WARNING: [Synth 8-3331] design BitExample has unconnected port rxd
INFO: [Synth 8-3886] merging instance 'vga0/vga_rgb_reg[4]' (FDR) to 'vga0/vga_rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'vga0/vga_rgb_reg[5]' (FDR) to 'vga0/vga_rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'vga0/vga_rgb_reg[6]' (FDR) to 'vga0/vga_rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'vga0/vga_rgb_reg[7]' (FDR) to 'vga0/vga_rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'vga0/vga_rgb_reg[8]' (FDR) to 'vga0/vga_rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'vga0/vga_rgb_reg[9]' (FDR) to 'vga0/vga_rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'vga0/vga_rgb_reg[10]' (FDR) to 'vga0/vga_rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'vga0/vga_rgb_reg[11]' (FDR) to 'vga0/vga_rgb_reg[3]'
INFO: [Synth 8-3886] merging instance 'vga0/vga_rgb_reg[0]' (FDR) to 'vga0/vga_rgb_reg[3]'
INFO: [Synth 8-3886] merging instance 'vga0/vga_rgb_reg[1]' (FDR) to 'vga0/vga_rgb_reg[3]'
INFO: [Synth 8-3886] merging instance 'vga0/vga_rgb_reg[2]' (FDR) to 'vga0/vga_rgb_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 738.375 ; gain = 455.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 738.375 ; gain = 455.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 738.480 ; gain = 455.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 761.559 ; gain = 478.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 761.559 ; gain = 478.531
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 761.559 ; gain = 478.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 761.559 ; gain = 478.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 761.559 ; gain = 478.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 761.559 ; gain = 478.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 761.559 ; gain = 478.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    23|
|3     |LUT1   |    97|
|4     |LUT2   |    40|
|5     |LUT3   |    13|
|6     |LUT4   |    43|
|7     |LUT5   |    32|
|8     |LUT6   |   136|
|9     |MUXF7  |    18|
|10    |MUXF8  |     5|
|11    |FDCE   |   141|
|12    |FDPE   |     9|
|13    |FDRE   |    10|
|14    |IBUF   |     3|
|15    |OBUF   |    47|
|16    |OBUFT  |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |   620|
|2     |  beep0  |beep        |   233|
|3     |  seg7_0 |seg7decimal |    64|
|4     |  vga0   |vga_char    |   198|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 761.559 ; gain = 478.531
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 761.559 ; gain = 148.230
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 761.559 ; gain = 478.531
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

48 Infos, 50 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 762.559 ; gain = 487.438
INFO: [Common 17-1381] The checkpoint 'D:/myproject/n338/BitExample/BitExample.runs/synth_1/BitExample.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 762.559 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May  6 09:15:06 2019...
