/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire [13:0] celloutsig_0_12z;
  wire [12:0] celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [11:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [8:0] celloutsig_0_18z;
  wire [8:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire [3:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  reg [8:0] celloutsig_0_35z;
  wire celloutsig_0_38z;
  wire [8:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  reg [17:0] celloutsig_0_41z;
  wire celloutsig_0_45z;
  wire [7:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire [20:0] celloutsig_0_6z;
  reg [14:0] celloutsig_0_79z;
  wire celloutsig_0_7z;
  wire celloutsig_0_80z;
  wire [11:0] celloutsig_0_8z;
  reg [4:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire [11:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  reg [9:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [3:0] celloutsig_1_18z;
  reg [7:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [20:0] celloutsig_1_2z;
  wire [25:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [36:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_40z = ~(celloutsig_0_35z[4] | celloutsig_0_1z);
  assign celloutsig_0_45z = ~(celloutsig_0_40z | celloutsig_0_41z[10]);
  assign celloutsig_0_80z = ~(celloutsig_0_45z | celloutsig_0_40z);
  assign celloutsig_1_1z = ~(in_data[101] | celloutsig_1_0z[5]);
  assign celloutsig_1_12z = ~(celloutsig_1_3z[20] | in_data[169]);
  assign celloutsig_0_17z = ~(celloutsig_0_9z[2] | celloutsig_0_0z);
  assign celloutsig_0_22z = ~(celloutsig_0_4z[0] | celloutsig_0_10z);
  assign celloutsig_0_0z = ~((in_data[68] | in_data[23]) & (in_data[48] | in_data[27]));
  assign celloutsig_0_38z = ~((celloutsig_0_22z | celloutsig_0_16z[7]) & (celloutsig_0_2z | celloutsig_0_11z[3]));
  assign celloutsig_1_15z = ~((celloutsig_1_10z[10] | celloutsig_1_12z) & (celloutsig_1_0z[0] | celloutsig_1_2z[14]));
  assign celloutsig_0_10z = ~((celloutsig_0_4z[1] | celloutsig_0_3z[0]) & (celloutsig_0_9z[2] | celloutsig_0_5z[4]));
  assign celloutsig_0_2z = ~((in_data[24] | celloutsig_0_0z) & (celloutsig_0_1z | in_data[29]));
  assign celloutsig_0_27z = ~((celloutsig_0_18z[1] | celloutsig_0_1z) & (celloutsig_0_24z | celloutsig_0_18z[6]));
  assign celloutsig_0_29z = ~((celloutsig_0_17z | celloutsig_0_28z[0]) & (celloutsig_0_27z | celloutsig_0_24z));
  assign celloutsig_0_4z = { celloutsig_0_3z[6:1], celloutsig_0_1z, celloutsig_0_2z } / { 1'h1, celloutsig_0_3z[7:2], celloutsig_0_0z };
  assign celloutsig_0_8z = { celloutsig_0_6z[6:3], celloutsig_0_4z } / { 1'h1, celloutsig_0_6z[15:5] };
  assign celloutsig_1_6z = { celloutsig_1_2z[16:1], celloutsig_1_2z } / { 1'h1, celloutsig_1_2z[17:11], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z[20:1], in_data[96] };
  assign celloutsig_1_18z = in_data[99:96] / { 1'h1, celloutsig_1_0z[4:3], celloutsig_1_7z };
  assign celloutsig_0_28z = celloutsig_0_16z[4:1] / { 1'h1, celloutsig_0_11z[2:1], celloutsig_0_2z };
  assign celloutsig_0_7z = { in_data[80:71], celloutsig_0_5z } < celloutsig_0_6z[14:0];
  assign celloutsig_1_4z = in_data[110:107] < celloutsig_1_0z[3:0];
  assign celloutsig_1_7z = in_data[153:148] < in_data[134:129];
  assign celloutsig_0_15z = { celloutsig_0_12z[3:2], celloutsig_0_9z, celloutsig_0_1z } < { celloutsig_0_4z[7:1], celloutsig_0_10z };
  assign celloutsig_0_1z = in_data[59:56] < in_data[88:85];
  assign celloutsig_0_24z = { celloutsig_0_13z[9:7], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_7z } < { celloutsig_0_12z[4:0], celloutsig_0_22z };
  assign celloutsig_0_30z = - celloutsig_0_14z[2:0];
  assign celloutsig_0_6z = - { in_data[26:24], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_0z = - in_data[157:152];
  assign celloutsig_1_10z = - celloutsig_1_6z[31:20];
  assign celloutsig_0_12z = - { celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_5z = celloutsig_0_3z[8:4] | { in_data[92], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_2z = { celloutsig_1_0z[5:3], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } | in_data[166:146];
  assign celloutsig_0_16z = { celloutsig_0_3z[4:2], celloutsig_0_1z, celloutsig_0_11z } | { celloutsig_0_6z[20:14], celloutsig_0_5z };
  assign celloutsig_0_18z = celloutsig_0_13z[12:4] | { celloutsig_0_12z[7:5], celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_3z = { in_data[14:8], celloutsig_0_2z, celloutsig_0_0z } << { in_data[77:70], celloutsig_0_0z };
  assign celloutsig_0_13z = celloutsig_0_6z[18:6] << { celloutsig_0_5z[3], celloutsig_0_8z };
  assign celloutsig_0_14z = celloutsig_0_4z << { celloutsig_0_4z[5:3], celloutsig_0_9z };
  assign celloutsig_0_19z = { celloutsig_0_14z, celloutsig_0_10z } << { celloutsig_0_6z[18:12], celloutsig_0_15z, celloutsig_0_0z };
  assign celloutsig_1_3z = in_data[154:129] ^ { in_data[138:134], celloutsig_1_2z };
  assign celloutsig_0_11z = { celloutsig_0_8z[11:5], celloutsig_0_10z } ^ { celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_0z };
  always_latch
    if (!clkin_data[96]) celloutsig_0_35z = 9'h000;
    else if (celloutsig_1_19z[0]) celloutsig_0_35z = celloutsig_0_19z;
  always_latch
    if (!clkin_data[96]) celloutsig_0_41z = 18'h00000;
    else if (clkin_data[0]) celloutsig_0_41z = { celloutsig_0_5z[3:1], celloutsig_0_38z, celloutsig_0_30z, celloutsig_0_29z, celloutsig_0_10z, celloutsig_0_18z };
  always_latch
    if (clkin_data[64]) celloutsig_0_79z = 15'h0000;
    else if (!celloutsig_1_19z[0]) celloutsig_0_79z = celloutsig_0_6z[15:1];
  always_latch
    if (clkin_data[128]) celloutsig_1_14z = 10'h000;
    else if (clkin_data[32]) celloutsig_1_14z = { celloutsig_1_6z[13:5], celloutsig_1_12z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_9z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_9z = celloutsig_0_6z[19:15];
  always_latch
    if (clkin_data[128]) celloutsig_1_19z = 8'h00;
    else if (clkin_data[32]) celloutsig_1_19z = { celloutsig_1_14z[9:4], celloutsig_1_7z, celloutsig_1_15z };
  assign { out_data[131:128], out_data[103:96], out_data[46:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_79z, celloutsig_0_80z };
endmodule
