// Seed: 1555755133
module module_0;
  wire [1 : ""] id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout tri id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  module_0 modCall_1 ();
  inout wire id_1;
  assign id_8 = 1;
endmodule
module module_2 #(
    parameter id_1 = 32'd76
) (
    _id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  module_0 modCall_1 ();
  input wire id_2;
  inout wire _id_1;
  logic [7:0][1 : -1 'b0] id_5;
  assign id_5[id_1] = -1;
endmodule
