$date
  Mon Dec  6 22:34:29 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module ls373_tb $end
$var reg 1 ! oe $end
$var reg 1 " le $end
$var reg 8 # d[7:0] $end
$var reg 8 $ q[7:0] $end
$scope module test_ls373 $end
$var reg 1 % oe $end
$var reg 1 & le $end
$var reg 8 ' d[7:0] $end
$var reg 8 ( q[7:0] $end
$var reg 8 ) aux[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
1"
b00000000 #
b00000000 $
1%
1&
b00000000 '
b00000000 (
bUUUUUUUU )
#20000000
0!
0"
b10101010 #
bUUUUUUUU $
0%
0&
b10101010 '
bUUUUUUUU (
#40000000
