/* Generated by Yosys 0.58 (git sha1 157aabb5831cc77d08346001c4a085f188d7c736, clang++ 17.0.0 -fPIC -O3) */

(* keep =  1  *)
(* top =  1  *)
(* src = "display_simple.v:4.1-33.10" *)
module display_simple(clk, rst, data_in, data_out);
  (* src = "display_simple.v:5.16-5.19" *)
  input clk;
  wire clk;
  (* src = "display_simple.v:6.16-6.19" *)
  input rst;
  wire rst;
  (* src = "display_simple.v:7.22-7.29" *)
  input [7:0] data_in;
  wire [7:0] data_in;
  (* src = "display_simple.v:8.22-8.30" *)
  output [7:0] data_out;
  reg [7:0] data_out;
  (* src = "display_simple.v:19.20-19.34" *)
  wire [3:0] _00_;
  (* src = "display_simple.v:24.13-24.66" *)
  wire _01_;
  (* src = "display_simple.v:28.13-28.92" *)
  wire _02_;
  (* src = "display_simple.v:23.13-23.28" *)
  wire _03_;
  (* src = "display_simple.v:27.13-27.29" *)
  wire _04_;
  wire _05_;
  wire _06_;
  (* src = "display_simple.v:24.13-24.66|../../aigpdk/gem_formal.v:102.28-102.32" *)
  wire [7:0] _07_;
  (* src = "display_simple.v:24.13-24.66|../../aigpdk/gem_formal.v:101.11-101.13" *)
  wire _08_;
  (* src = "display_simple.v:24.13-24.66|../../aigpdk/gem_formal.v:100.27-100.30" *)
  wire [0:0] _09_;
  (* src = "display_simple.v:24.13-24.66|../../aigpdk/gem_formal.v:106.17-106.23" *)
  wire [31:0] _10_;
  (* src = "display_simple.v:28.13-28.92|../../aigpdk/gem_formal.v:102.28-102.32" *)
  wire [15:0] _11_;
  (* src = "display_simple.v:28.13-28.92|../../aigpdk/gem_formal.v:101.11-101.13" *)
  wire _12_;
  (* src = "display_simple.v:28.13-28.92|../../aigpdk/gem_formal.v:100.27-100.30" *)
  wire [0:0] _13_;
  (* src = "display_simple.v:28.13-28.92|../../aigpdk/gem_formal.v:106.17-106.23" *)
  wire [31:0] _14_;
  (* src = "display_simple.v:12.11-12.18" *)
  reg [3:0] counter;
  assign _00_ = counter + (* src = "display_simple.v:19.20-19.34" *) 1'h1;
  (* src = "display_simple.v:14.1-31.4" *)
  always @(posedge clk)
    if (rst) counter <= 4'h0;
    else counter <= _00_;
  (* src = "display_simple.v:14.1-31.4" *)
  always @(posedge clk)
    if (rst) data_out <= 8'h00;
    else data_out <= data_in;
  (* gem_args_width = 32'd8 *)
  (* gem_format = "Counter reached 5, data_in = {8:>02h-u}\n" *)
  (* module_not_derived = 32'd1 *)
  (* src = "display_simple.v:24.13-24.66|../../aigpdk/gem_formal.v:119.25-123.14" *)
  GEM_DISPLAY _18_ (
    .CLK(clk),
    .EN(_01_),
    .MSG_ID(_10_)
  );
  (* gem_args_width = 32'd16 *)
  (* gem_format = "Counter reached 10, data_in = {8:>02h-u}, data_out = {8:>02h-u}\n" *)
  (* module_not_derived = 32'd1 *)
  (* src = "display_simple.v:28.13-28.92|../../aigpdk/gem_formal.v:119.25-123.14" *)
  GEM_DISPLAY _19_ (
    .CLK(clk),
    .EN(_02_),
    .MSG_ID(_14_)
  );
  assign _03_ = counter == (* src = "display_simple.v:23.13-23.28" *) 4'h5;
  assign _04_ = counter == (* src = "display_simple.v:27.13-27.29" *) 4'ha;
  assign _05_ = _04_ ? (* src = "display_simple.v:27.13-27.29|display_simple.v:27.9-29.12" *) 1'h1 : 1'h0;
  assign _02_ = rst ? (* full_case = 32'd1 *) (* src = "display_simple.v:15.9-15.12|display_simple.v:15.5-30.8" *) 1'h0 : _05_;
  assign _06_ = _03_ ? (* src = "display_simple.v:23.13-23.28|display_simple.v:23.9-25.12" *) 1'h1 : 1'h0;
  assign _01_ = rst ? (* full_case = 32'd1 *) (* src = "display_simple.v:15.9-15.12|display_simple.v:15.5-30.8" *) 1'h0 : _06_;
  assign _09_ = clk;
  assign _10_ = { 24'h000000, data_in };
  assign _13_ = clk;
  assign _14_ = { 16'h0000, data_out, data_in };
endmodule
