

================================================================
== Vitis HLS Report for 'read_data'
================================================================
* Date:           Tue Oct 18 01:31:54 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  18.00 ns|  13.140 ns|     4.86 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|       93|  36.000 ns|  1.674 us|    2|   93|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       16|       16|         2|          -|          -|     8|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 79
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 79 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 79 
78 --> 77 
79 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.55>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%dest_AOV = alloca i64 1" [detector_solid/abs_solid_detector.cpp:489]   --->   Operation 80 'alloca' 'dest_AOV' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%data_in_vld_read = read i8 @_ssdm_op_Read.ap_auto.volatile.i8P0A, i8 %data_in_vld" [detector_solid/abs_solid_detector.cpp:482]   --->   Operation 81 'read' 'data_in_vld_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (1.55ns)   --->   "%icmp_ln482 = icmp_eq  i8 %data_in_vld_read, i8 0" [detector_solid/abs_solid_detector.cpp:482]   --->   Operation 82 'icmp' 'icmp_ln482' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 13.1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_5, i32 0, i32 0, void @empty_21, i32 64, i32 0, void @empty_27, void @empty_1, void @empty_21, i32 16, i32 16, i32 16, i32 16, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%inputAOV_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %inputAOV"   --->   Operation 84 'read' 'inputAOV_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%p_read_29 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read12"   --->   Operation 85 'read' 'p_read_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%p_read_30 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read11"   --->   Operation 86 'read' 'p_read_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%p_read_31 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read10"   --->   Operation 87 'read' 'p_read_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%p_read_32 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read9"   --->   Operation 88 'read' 'p_read_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%p_read_33 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read8"   --->   Operation 89 'read' 'p_read_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%p_read_34 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read7"   --->   Operation 90 'read' 'p_read_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%p_read_35 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read6"   --->   Operation 91 'read' 'p_read_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%p_read_36 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read5"   --->   Operation 92 'read' 'p_read_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%p_read_37 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read4"   --->   Operation 93 'read' 'p_read_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%p_read_38 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read3"   --->   Operation 94 'read' 'p_read_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%p_read_39 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2"   --->   Operation 95 'read' 'p_read_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%p_read_40 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1"   --->   Operation 96 'read' 'p_read_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%p_read58 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read"   --->   Operation 97 'read' 'p_read58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (1.58ns)   --->   "%br_ln482 = br i1 %icmp_ln482, void %if.end, void %return" [detector_solid/abs_solid_detector.cpp:482]   --->   Operation 98 'br' 'br_ln482' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%p_cast = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %inputAOV_read, i32 6, i32 63"   --->   Operation 99 'partselect' 'p_cast' <Predicate = (!icmp_ln482)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i58 %p_cast"   --->   Operation 100 'sext' 'p_cast_cast' <Predicate = (!icmp_ln482)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i512 %gmem, i64 %p_cast_cast"   --->   Operation 101 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln482)> <Delay = 0.00>
ST_2 : Operation 102 [70/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 102 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln482)> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 13.1>
ST_3 : Operation 103 [69/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 103 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 13.1>
ST_4 : Operation 104 [68/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 104 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 13.1>
ST_5 : Operation 105 [67/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 105 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 13.1>
ST_6 : Operation 106 [66/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 106 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 13.1>
ST_7 : Operation 107 [65/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 107 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 13.1>
ST_8 : Operation 108 [64/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 108 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 13.1>
ST_9 : Operation 109 [63/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 109 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 13.1>
ST_10 : Operation 110 [62/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 110 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 13.1>
ST_11 : Operation 111 [61/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 111 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 13.1>
ST_12 : Operation 112 [60/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 112 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 13.1>
ST_13 : Operation 113 [59/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 113 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 13.1>
ST_14 : Operation 114 [58/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 114 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 13.1>
ST_15 : Operation 115 [57/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 115 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 13.1>
ST_16 : Operation 116 [56/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 116 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 13.1>
ST_17 : Operation 117 [55/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 117 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 13.1>
ST_18 : Operation 118 [54/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 118 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 13.1>
ST_19 : Operation 119 [53/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 119 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 13.1>
ST_20 : Operation 120 [52/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 120 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 13.1>
ST_21 : Operation 121 [51/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 121 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 13.1>
ST_22 : Operation 122 [50/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 122 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 13.1>
ST_23 : Operation 123 [49/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 123 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 13.1>
ST_24 : Operation 124 [48/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 124 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 13.1>
ST_25 : Operation 125 [47/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 125 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 13.1>
ST_26 : Operation 126 [46/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 126 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 13.1>
ST_27 : Operation 127 [45/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 127 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 13.1>
ST_28 : Operation 128 [44/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 128 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 13.1>
ST_29 : Operation 129 [43/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 129 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 13.1>
ST_30 : Operation 130 [42/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 130 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 13.1>
ST_31 : Operation 131 [41/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 131 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 13.1>
ST_32 : Operation 132 [40/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 132 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 13.1>
ST_33 : Operation 133 [39/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 133 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 13.1>
ST_34 : Operation 134 [38/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 134 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 13.1>
ST_35 : Operation 135 [37/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 135 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 13.1>
ST_36 : Operation 136 [36/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 136 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 13.1>
ST_37 : Operation 137 [35/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 137 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 13.1>
ST_38 : Operation 138 [34/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 138 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 13.1>
ST_39 : Operation 139 [33/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 139 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 13.1>
ST_40 : Operation 140 [32/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 140 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 13.1>
ST_41 : Operation 141 [31/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 141 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 13.1>
ST_42 : Operation 142 [30/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 142 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 13.1>
ST_43 : Operation 143 [29/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 143 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 13.1>
ST_44 : Operation 144 [28/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 144 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 13.1>
ST_45 : Operation 145 [27/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 145 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 13.1>
ST_46 : Operation 146 [26/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 146 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 13.1>
ST_47 : Operation 147 [25/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 147 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 13.1>
ST_48 : Operation 148 [24/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 148 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 13.1>
ST_49 : Operation 149 [23/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 149 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 13.1>
ST_50 : Operation 150 [22/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 150 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 13.1>
ST_51 : Operation 151 [21/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 151 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 13.1>
ST_52 : Operation 152 [20/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 152 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 13.1>
ST_53 : Operation 153 [19/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 153 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 13.1>
ST_54 : Operation 154 [18/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 154 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 13.1>
ST_55 : Operation 155 [17/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 155 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 13.1>
ST_56 : Operation 156 [16/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 156 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 13.1>
ST_57 : Operation 157 [15/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 157 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 13.1>
ST_58 : Operation 158 [14/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 158 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 13.1>
ST_59 : Operation 159 [13/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 159 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 13.1>
ST_60 : Operation 160 [12/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 160 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 13.1>
ST_61 : Operation 161 [11/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 161 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 13.1>
ST_62 : Operation 162 [10/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 162 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 13.1>
ST_63 : Operation 163 [9/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 163 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 13.1>
ST_64 : Operation 164 [8/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 164 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 13.1>
ST_65 : Operation 165 [7/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 165 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 13.1>
ST_66 : Operation 166 [6/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 166 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 13.1>
ST_67 : Operation 167 [5/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 167 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 13.1>
ST_68 : Operation 168 [4/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 168 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 13.1>
ST_69 : Operation 169 [3/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 169 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 13.1>
ST_70 : Operation 170 [2/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 170 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 13.1>
ST_71 : Operation 171 [1/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 171 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 13.1>
ST_72 : Operation 172 [1/1] (13.1ns)   --->   "%gmem_addr_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr"   --->   Operation 172 'read' 'gmem_addr_read' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 173 [1/1] (0.00ns)   --->   "%tmp = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem_addr_read, i32 96, i32 127"   --->   Operation 173 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_73 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem_addr_read, i32 128, i32 159"   --->   Operation 174 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem_addr_read, i32 160, i32 191"   --->   Operation 175 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_76 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem_addr_read, i32 192, i32 223"   --->   Operation 176 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_77 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem_addr_read, i32 224, i32 255"   --->   Operation 177 'partselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem_addr_read, i32 256, i32 287"   --->   Operation 178 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_79 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem_addr_read, i32 288, i32 319"   --->   Operation 179 'partselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_80 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem_addr_read, i32 320, i32 351"   --->   Operation 180 'partselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 181 [1/1] (0.00ns)   --->   "%empty_78 = trunc i512 %gmem_addr_read"   --->   Operation 181 'trunc' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 182 [1/1] (0.00ns)   --->   "%taskId = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %gmem_addr_read, i32 8, i32 15"   --->   Operation 182 'partselect' 'taskId' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 183 [1/1] (0.00ns)   --->   "%executionId = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %gmem_addr_read, i32 16, i32 23"   --->   Operation 183 'partselect' 'executionId' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 184 [1/1] (0.00ns)   --->   "%uniId = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %gmem_addr_read, i32 32, i32 47"   --->   Operation 184 'partselect' 'uniId' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_81 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %gmem_addr_read, i32 48, i32 55"   --->   Operation 185 'partselect' 'tmp_81' <Predicate = true> <Delay = 0.00>

State 73 <SV = 72> <Delay = 2.32>
ST_73 : Operation 186 [1/1] (0.00ns)   --->   "%empty = bitcast i32 %tmp"   --->   Operation 186 'bitcast' 'empty' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 187 [1/1] (0.00ns)   --->   "%dest_AOV_addr = getelementptr i32 %dest_AOV, i64 0, i64 0"   --->   Operation 187 'getelementptr' 'dest_AOV_addr' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 188 [1/1] (0.00ns)   --->   "%empty_71 = bitcast i32 %tmp_73"   --->   Operation 188 'bitcast' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 189 [1/1] (0.00ns)   --->   "%dest_AOV_addr_9 = getelementptr i32 %dest_AOV, i64 0, i64 1"   --->   Operation 189 'getelementptr' 'dest_AOV_addr_9' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 190 [1/1] (2.32ns)   --->   "%store_ln0 = store i32 %empty, i3 %dest_AOV_addr"   --->   Operation 190 'store' 'store_ln0' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_73 : Operation 191 [1/1] (2.32ns)   --->   "%store_ln0 = store i32 %empty_71, i3 %dest_AOV_addr_9"   --->   Operation 191 'store' 'store_ln0' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_73 : Operation 192 [1/1] (1.55ns)   --->   "%icmp_ln491 = icmp_eq  i8 %tmp_81, i8 0" [detector_solid/abs_solid_detector.cpp:491]   --->   Operation 192 'icmp' 'icmp_ln491' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 2.32>
ST_74 : Operation 193 [1/1] (0.00ns)   --->   "%empty_72 = bitcast i32 %tmp_s"   --->   Operation 193 'bitcast' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 194 [1/1] (0.00ns)   --->   "%dest_AOV_addr_10 = getelementptr i32 %dest_AOV, i64 0, i64 2"   --->   Operation 194 'getelementptr' 'dest_AOV_addr_10' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 195 [1/1] (0.00ns)   --->   "%empty_73 = bitcast i32 %tmp_76"   --->   Operation 195 'bitcast' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 196 [1/1] (0.00ns)   --->   "%dest_AOV_addr_11 = getelementptr i32 %dest_AOV, i64 0, i64 3"   --->   Operation 196 'getelementptr' 'dest_AOV_addr_11' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 197 [1/1] (2.32ns)   --->   "%store_ln0 = store i32 %empty_72, i3 %dest_AOV_addr_10"   --->   Operation 197 'store' 'store_ln0' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_74 : Operation 198 [1/1] (2.32ns)   --->   "%store_ln0 = store i32 %empty_73, i3 %dest_AOV_addr_11"   --->   Operation 198 'store' 'store_ln0' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 75 <SV = 74> <Delay = 2.32>
ST_75 : Operation 199 [1/1] (0.00ns)   --->   "%empty_74 = bitcast i32 %tmp_77"   --->   Operation 199 'bitcast' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 200 [1/1] (0.00ns)   --->   "%dest_AOV_addr_12 = getelementptr i32 %dest_AOV, i64 0, i64 4"   --->   Operation 200 'getelementptr' 'dest_AOV_addr_12' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 201 [1/1] (0.00ns)   --->   "%empty_75 = bitcast i32 %tmp_78"   --->   Operation 201 'bitcast' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 202 [1/1] (0.00ns)   --->   "%dest_AOV_addr_13 = getelementptr i32 %dest_AOV, i64 0, i64 5"   --->   Operation 202 'getelementptr' 'dest_AOV_addr_13' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 203 [1/1] (2.32ns)   --->   "%store_ln0 = store i32 %empty_74, i3 %dest_AOV_addr_12"   --->   Operation 203 'store' 'store_ln0' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_75 : Operation 204 [1/1] (2.32ns)   --->   "%store_ln0 = store i32 %empty_75, i3 %dest_AOV_addr_13"   --->   Operation 204 'store' 'store_ln0' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 76 <SV = 75> <Delay = 2.32>
ST_76 : Operation 205 [1/1] (0.00ns)   --->   "%empty_76 = bitcast i32 %tmp_79"   --->   Operation 205 'bitcast' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 206 [1/1] (0.00ns)   --->   "%dest_AOV_addr_14 = getelementptr i32 %dest_AOV, i64 0, i64 6"   --->   Operation 206 'getelementptr' 'dest_AOV_addr_14' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 207 [1/1] (0.00ns)   --->   "%empty_77 = bitcast i32 %tmp_80"   --->   Operation 207 'bitcast' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 208 [1/1] (0.00ns)   --->   "%dest_AOV_addr_15 = getelementptr i32 %dest_AOV, i64 0, i64 7"   --->   Operation 208 'getelementptr' 'dest_AOV_addr_15' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 209 [1/1] (2.32ns)   --->   "%store_ln0 = store i32 %empty_76, i3 %dest_AOV_addr_14"   --->   Operation 209 'store' 'store_ln0' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_76 : Operation 210 [1/1] (2.32ns)   --->   "%store_ln0 = store i32 %empty_77, i3 %dest_AOV_addr_15"   --->   Operation 210 'store' 'store_ln0' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_76 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln491 = br i1 %icmp_ln491, void %if.then1, void %if.end2" [detector_solid/abs_solid_detector.cpp:491]   --->   Operation 211 'br' 'br_ln491' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 212 [1/1] (0.00ns)   --->   "%write_ln492 = write void @_ssdm_op_Write.ap_auto.volatile.i8P0A, i8 %data_in_vld, i8 0" [detector_solid/abs_solid_detector.cpp:492]   --->   Operation 212 'write' 'write_ln492' <Predicate = (!icmp_ln491)> <Delay = 0.00>
ST_76 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln492 = br void %if.end2" [detector_solid/abs_solid_detector.cpp:492]   --->   Operation 213 'br' 'br_ln492' <Predicate = (!icmp_ln491)> <Delay = 0.00>
ST_76 : Operation 214 [1/1] (0.00ns)   --->   "%loop_index = alloca i32 1"   --->   Operation 214 'alloca' 'loop_index' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 215 [1/1] (0.00ns)   --->   "%AOV_7_013 = alloca i32 1"   --->   Operation 215 'alloca' 'AOV_7_013' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 216 [1/1] (0.00ns)   --->   "%write_flag36_0 = alloca i32 1"   --->   Operation 216 'alloca' 'write_flag36_0' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 217 [1/1] (0.00ns)   --->   "%AOV_6_014 = alloca i32 1"   --->   Operation 217 'alloca' 'AOV_6_014' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 218 [1/1] (0.00ns)   --->   "%write_flag33_0 = alloca i32 1"   --->   Operation 218 'alloca' 'write_flag33_0' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 219 [1/1] (0.00ns)   --->   "%AOV_5_015 = alloca i32 1"   --->   Operation 219 'alloca' 'AOV_5_015' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 220 [1/1] (0.00ns)   --->   "%write_flag30_0 = alloca i32 1"   --->   Operation 220 'alloca' 'write_flag30_0' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 221 [1/1] (0.00ns)   --->   "%AOV_4_017 = alloca i32 1"   --->   Operation 221 'alloca' 'AOV_4_017' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 222 [1/1] (0.00ns)   --->   "%write_flag27_0 = alloca i32 1"   --->   Operation 222 'alloca' 'write_flag27_0' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 223 [1/1] (0.00ns)   --->   "%AOV_3_018 = alloca i32 1"   --->   Operation 223 'alloca' 'AOV_3_018' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 224 [1/1] (0.00ns)   --->   "%write_flag24_0 = alloca i32 1"   --->   Operation 224 'alloca' 'write_flag24_0' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 225 [1/1] (0.00ns)   --->   "%AOV_2_020 = alloca i32 1"   --->   Operation 225 'alloca' 'AOV_2_020' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 226 [1/1] (0.00ns)   --->   "%write_flag21_0 = alloca i32 1"   --->   Operation 226 'alloca' 'write_flag21_0' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 227 [1/1] (0.00ns)   --->   "%AOV_1_021 = alloca i32 1"   --->   Operation 227 'alloca' 'AOV_1_021' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 228 [1/1] (0.00ns)   --->   "%write_flag18_0 = alloca i32 1"   --->   Operation 228 'alloca' 'write_flag18_0' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 229 [1/1] (0.00ns)   --->   "%AOV_0_023 = alloca i32 1"   --->   Operation 229 'alloca' 'AOV_0_023' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 230 [1/1] (0.00ns)   --->   "%write_flag15_0 = alloca i32 1"   --->   Operation 230 'alloca' 'write_flag15_0' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 231 [1/1] (1.58ns)   --->   "%store_ln498 = store i1 0, i1 %write_flag15_0" [detector_solid/abs_solid_detector.cpp:498]   --->   Operation 231 'store' 'store_ln498' <Predicate = true> <Delay = 1.58>
ST_76 : Operation 232 [1/1] (1.58ns)   --->   "%store_ln498 = store i1 0, i1 %write_flag18_0" [detector_solid/abs_solid_detector.cpp:498]   --->   Operation 232 'store' 'store_ln498' <Predicate = true> <Delay = 1.58>
ST_76 : Operation 233 [1/1] (1.58ns)   --->   "%store_ln498 = store i1 0, i1 %write_flag21_0" [detector_solid/abs_solid_detector.cpp:498]   --->   Operation 233 'store' 'store_ln498' <Predicate = true> <Delay = 1.58>
ST_76 : Operation 234 [1/1] (1.58ns)   --->   "%store_ln498 = store i1 0, i1 %write_flag24_0" [detector_solid/abs_solid_detector.cpp:498]   --->   Operation 234 'store' 'store_ln498' <Predicate = true> <Delay = 1.58>
ST_76 : Operation 235 [1/1] (1.58ns)   --->   "%store_ln498 = store i1 0, i1 %write_flag27_0" [detector_solid/abs_solid_detector.cpp:498]   --->   Operation 235 'store' 'store_ln498' <Predicate = true> <Delay = 1.58>
ST_76 : Operation 236 [1/1] (1.58ns)   --->   "%store_ln498 = store i1 0, i1 %write_flag30_0" [detector_solid/abs_solid_detector.cpp:498]   --->   Operation 236 'store' 'store_ln498' <Predicate = true> <Delay = 1.58>
ST_76 : Operation 237 [1/1] (1.58ns)   --->   "%store_ln498 = store i1 0, i1 %write_flag33_0" [detector_solid/abs_solid_detector.cpp:498]   --->   Operation 237 'store' 'store_ln498' <Predicate = true> <Delay = 1.58>
ST_76 : Operation 238 [1/1] (1.58ns)   --->   "%store_ln498 = store i1 0, i1 %write_flag36_0" [detector_solid/abs_solid_detector.cpp:498]   --->   Operation 238 'store' 'store_ln498' <Predicate = true> <Delay = 1.58>
ST_76 : Operation 239 [1/1] (1.58ns)   --->   "%store_ln498 = store i4 0, i4 %loop_index" [detector_solid/abs_solid_detector.cpp:498]   --->   Operation 239 'store' 'store_ln498' <Predicate = true> <Delay = 1.58>
ST_76 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln498 = br void %load-store-loop" [detector_solid/abs_solid_detector.cpp:498]   --->   Operation 240 'br' 'br_ln498' <Predicate = true> <Delay = 0.00>

State 77 <SV = 76> <Delay = 2.32>
ST_77 : Operation 241 [1/1] (0.00ns)   --->   "%loop_index_load = load i4 %loop_index"   --->   Operation 241 'load' 'loop_index_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 242 [1/1] (0.00ns)   --->   "%AOV_7_013_load = load i32 %AOV_7_013"   --->   Operation 242 'load' 'AOV_7_013_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 243 [1/1] (0.00ns)   --->   "%write_flag36_0_load = load i1 %write_flag36_0"   --->   Operation 243 'load' 'write_flag36_0_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 244 [1/1] (0.00ns)   --->   "%AOV_6_014_load = load i32 %AOV_6_014"   --->   Operation 244 'load' 'AOV_6_014_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 245 [1/1] (0.00ns)   --->   "%write_flag33_0_load = load i1 %write_flag33_0"   --->   Operation 245 'load' 'write_flag33_0_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 246 [1/1] (0.00ns)   --->   "%AOV_5_015_load = load i32 %AOV_5_015"   --->   Operation 246 'load' 'AOV_5_015_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 247 [1/1] (0.00ns)   --->   "%write_flag30_0_load = load i1 %write_flag30_0"   --->   Operation 247 'load' 'write_flag30_0_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 248 [1/1] (0.00ns)   --->   "%AOV_4_017_load = load i32 %AOV_4_017"   --->   Operation 248 'load' 'AOV_4_017_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 249 [1/1] (0.00ns)   --->   "%write_flag27_0_load = load i1 %write_flag27_0"   --->   Operation 249 'load' 'write_flag27_0_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 250 [1/1] (0.00ns)   --->   "%AOV_3_018_load = load i32 %AOV_3_018"   --->   Operation 250 'load' 'AOV_3_018_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 251 [1/1] (0.00ns)   --->   "%write_flag24_0_load = load i1 %write_flag24_0"   --->   Operation 251 'load' 'write_flag24_0_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 252 [1/1] (0.00ns)   --->   "%AOV_2_020_load = load i32 %AOV_2_020"   --->   Operation 252 'load' 'AOV_2_020_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 253 [1/1] (0.00ns)   --->   "%write_flag21_0_load = load i1 %write_flag21_0"   --->   Operation 253 'load' 'write_flag21_0_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 254 [1/1] (0.00ns)   --->   "%AOV_1_021_load = load i32 %AOV_1_021"   --->   Operation 254 'load' 'AOV_1_021_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 255 [1/1] (0.00ns)   --->   "%write_flag18_0_load = load i1 %write_flag18_0"   --->   Operation 255 'load' 'write_flag18_0_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 256 [1/1] (0.00ns)   --->   "%AOV_0_023_load = load i32 %AOV_0_023"   --->   Operation 256 'load' 'AOV_0_023_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 257 [1/1] (0.00ns)   --->   "%write_flag15_0_load = load i1 %write_flag15_0"   --->   Operation 257 'load' 'write_flag15_0_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 258 [1/1] (0.00ns)   --->   "%loop_index_cast25 = zext i4 %loop_index_load"   --->   Operation 258 'zext' 'loop_index_cast25' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 259 [1/1] (1.30ns)   --->   "%exitcond1 = icmp_eq  i4 %loop_index_load, i4 8"   --->   Operation 259 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 260 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 260 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 261 [1/1] (1.73ns)   --->   "%empty_79 = add i4 %loop_index_load, i4 1"   --->   Operation 261 'add' 'empty_79' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 262 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond1, void %load-store-loop.split, void %return.loopexit"   --->   Operation 262 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 263 [1/1] (0.00ns)   --->   "%dest_AOV_addr_16 = getelementptr i32 %dest_AOV, i64 0, i64 %loop_index_cast25"   --->   Operation 263 'getelementptr' 'dest_AOV_addr_16' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_77 : Operation 264 [2/2] (2.32ns)   --->   "%dest_AOV_load = load i3 %dest_AOV_addr_16"   --->   Operation 264 'load' 'dest_AOV_load' <Predicate = (!exitcond1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_77 : Operation 265 [1/1] (0.00ns)   --->   "%empty_80 = trunc i4 %loop_index_load"   --->   Operation 265 'trunc' 'empty_80' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_77 : Operation 266 [1/1] (1.58ns)   --->   "%br_ln0 = br void %return"   --->   Operation 266 'br' 'br_ln0' <Predicate = (exitcond1)> <Delay = 1.58>

State 78 <SV = 77> <Delay = 2.32>
ST_78 : Operation 267 [1/2] (2.32ns)   --->   "%dest_AOV_load = load i3 %dest_AOV_addr_16"   --->   Operation 267 'load' 'dest_AOV_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_78 : Operation 268 [1/1] (0.95ns)   --->   "%switch_ln0 = switch i3 %empty_80, void %.case.7, i3 0, void %load-store-loop.split..exit_crit_edge, i3 1, void %.case.1, i3 2, void %.case.2, i3 3, void %.case.3, i3 4, void %.case.4, i3 5, void %.case.5, i3 6, void %.case.6"   --->   Operation 268 'switch' 'switch_ln0' <Predicate = true> <Delay = 0.95>
ST_78 : Operation 269 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 1, i1 %write_flag33_0"   --->   Operation 269 'store' 'store_ln0' <Predicate = (empty_80 == 6)> <Delay = 1.58>
ST_78 : Operation 270 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %dest_AOV_load, i32 %AOV_6_014"   --->   Operation 270 'store' 'store_ln0' <Predicate = (empty_80 == 6)> <Delay = 0.00>
ST_78 : Operation 271 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 271 'br' 'br_ln0' <Predicate = (empty_80 == 6)> <Delay = 0.00>
ST_78 : Operation 272 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 1, i1 %write_flag30_0"   --->   Operation 272 'store' 'store_ln0' <Predicate = (empty_80 == 5)> <Delay = 1.58>
ST_78 : Operation 273 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %dest_AOV_load, i32 %AOV_5_015"   --->   Operation 273 'store' 'store_ln0' <Predicate = (empty_80 == 5)> <Delay = 0.00>
ST_78 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 274 'br' 'br_ln0' <Predicate = (empty_80 == 5)> <Delay = 0.00>
ST_78 : Operation 275 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 1, i1 %write_flag27_0"   --->   Operation 275 'store' 'store_ln0' <Predicate = (empty_80 == 4)> <Delay = 1.58>
ST_78 : Operation 276 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %dest_AOV_load, i32 %AOV_4_017"   --->   Operation 276 'store' 'store_ln0' <Predicate = (empty_80 == 4)> <Delay = 0.00>
ST_78 : Operation 277 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 277 'br' 'br_ln0' <Predicate = (empty_80 == 4)> <Delay = 0.00>
ST_78 : Operation 278 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 1, i1 %write_flag24_0"   --->   Operation 278 'store' 'store_ln0' <Predicate = (empty_80 == 3)> <Delay = 1.58>
ST_78 : Operation 279 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %dest_AOV_load, i32 %AOV_3_018"   --->   Operation 279 'store' 'store_ln0' <Predicate = (empty_80 == 3)> <Delay = 0.00>
ST_78 : Operation 280 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 280 'br' 'br_ln0' <Predicate = (empty_80 == 3)> <Delay = 0.00>
ST_78 : Operation 281 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 1, i1 %write_flag21_0"   --->   Operation 281 'store' 'store_ln0' <Predicate = (empty_80 == 2)> <Delay = 1.58>
ST_78 : Operation 282 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %dest_AOV_load, i32 %AOV_2_020"   --->   Operation 282 'store' 'store_ln0' <Predicate = (empty_80 == 2)> <Delay = 0.00>
ST_78 : Operation 283 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 283 'br' 'br_ln0' <Predicate = (empty_80 == 2)> <Delay = 0.00>
ST_78 : Operation 284 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 1, i1 %write_flag18_0"   --->   Operation 284 'store' 'store_ln0' <Predicate = (empty_80 == 1)> <Delay = 1.58>
ST_78 : Operation 285 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %dest_AOV_load, i32 %AOV_1_021"   --->   Operation 285 'store' 'store_ln0' <Predicate = (empty_80 == 1)> <Delay = 0.00>
ST_78 : Operation 286 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 286 'br' 'br_ln0' <Predicate = (empty_80 == 1)> <Delay = 0.00>
ST_78 : Operation 287 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 1, i1 %write_flag15_0"   --->   Operation 287 'store' 'store_ln0' <Predicate = (empty_80 == 0)> <Delay = 1.58>
ST_78 : Operation 288 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %dest_AOV_load, i32 %AOV_0_023"   --->   Operation 288 'store' 'store_ln0' <Predicate = (empty_80 == 0)> <Delay = 0.00>
ST_78 : Operation 289 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 289 'br' 'br_ln0' <Predicate = (empty_80 == 0)> <Delay = 0.00>
ST_78 : Operation 290 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 1, i1 %write_flag36_0"   --->   Operation 290 'store' 'store_ln0' <Predicate = (empty_80 == 7)> <Delay = 1.58>
ST_78 : Operation 291 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %dest_AOV_load, i32 %AOV_7_013"   --->   Operation 291 'store' 'store_ln0' <Predicate = (empty_80 == 7)> <Delay = 0.00>
ST_78 : Operation 292 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 292 'br' 'br_ln0' <Predicate = (empty_80 == 7)> <Delay = 0.00>
ST_78 : Operation 293 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 %empty_79, i4 %loop_index"   --->   Operation 293 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_78 : Operation 294 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop"   --->   Operation 294 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 79 <SV = 77> <Delay = 0.97>
ST_79 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node select_ln499)   --->   "%write_flag15_2 = phi i1 0, void %entry, i1 %write_flag15_0_load, void %return.loopexit"   --->   Operation 295 'phi' 'write_flag15_2' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 296 [1/1] (0.00ns)   --->   "%phi_ln499 = phi i16 %p_read_37, void %entry, i16 %uniId, void %return.loopexit" [detector_solid/abs_solid_detector.cpp:499]   --->   Operation 296 'phi' 'phi_ln499' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node select_ln499)   --->   "%AOV_0_2 = phi i32 <undef>, void %entry, i32 %AOV_0_023_load, void %return.loopexit"   --->   Operation 297 'phi' 'AOV_0_2' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node select_ln499_1)   --->   "%write_flag18_2 = phi i1 0, void %entry, i1 %write_flag18_0_load, void %return.loopexit"   --->   Operation 298 'phi' 'write_flag18_2' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node select_ln499_1)   --->   "%AOV_1_2 = phi i32 <undef>, void %entry, i32 %AOV_1_021_load, void %return.loopexit"   --->   Operation 299 'phi' 'AOV_1_2' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node select_ln499_2)   --->   "%write_flag21_2 = phi i1 0, void %entry, i1 %write_flag21_0_load, void %return.loopexit"   --->   Operation 300 'phi' 'write_flag21_2' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 301 [1/1] (0.00ns)   --->   "%phi_ln499_1 = phi i8 %p_read_38, void %entry, i8 %executionId, void %return.loopexit" [detector_solid/abs_solid_detector.cpp:499]   --->   Operation 301 'phi' 'phi_ln499_1' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node select_ln499_2)   --->   "%AOV_2_2 = phi i32 <undef>, void %entry, i32 %AOV_2_020_load, void %return.loopexit"   --->   Operation 302 'phi' 'AOV_2_2' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node select_ln499_3)   --->   "%write_flag24_2 = phi i1 0, void %entry, i1 %write_flag24_0_load, void %return.loopexit"   --->   Operation 303 'phi' 'write_flag24_2' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node select_ln499_3)   --->   "%AOV_3_2 = phi i32 <undef>, void %entry, i32 %AOV_3_018_load, void %return.loopexit"   --->   Operation 304 'phi' 'AOV_3_2' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node select_ln499_4)   --->   "%write_flag27_2 = phi i1 0, void %entry, i1 %write_flag27_0_load, void %return.loopexit"   --->   Operation 305 'phi' 'write_flag27_2' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 306 [1/1] (0.00ns)   --->   "%phi_ln499_2 = phi i8 %p_read_39, void %entry, i8 %taskId, void %return.loopexit" [detector_solid/abs_solid_detector.cpp:499]   --->   Operation 306 'phi' 'phi_ln499_2' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node select_ln499_4)   --->   "%AOV_4_2 = phi i32 <undef>, void %entry, i32 %AOV_4_017_load, void %return.loopexit"   --->   Operation 307 'phi' 'AOV_4_2' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node select_ln499_5)   --->   "%write_flag30_2 = phi i1 0, void %entry, i1 %write_flag30_0_load, void %return.loopexit"   --->   Operation 308 'phi' 'write_flag30_2' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node select_ln499_5)   --->   "%AOV_5_2 = phi i32 <undef>, void %entry, i32 %AOV_5_015_load, void %return.loopexit"   --->   Operation 309 'phi' 'AOV_5_2' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node select_ln499_6)   --->   "%write_flag33_2 = phi i1 0, void %entry, i1 %write_flag33_0_load, void %return.loopexit"   --->   Operation 310 'phi' 'write_flag33_2' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 311 [1/1] (0.00ns)   --->   "%phi_ln499_3 = phi i8 %p_read_40, void %entry, i8 %empty_78, void %return.loopexit" [detector_solid/abs_solid_detector.cpp:499]   --->   Operation 311 'phi' 'phi_ln499_3' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node select_ln499_6)   --->   "%AOV_6_2 = phi i32 <undef>, void %entry, i32 %AOV_6_014_load, void %return.loopexit"   --->   Operation 312 'phi' 'AOV_6_2' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node select_ln499_7)   --->   "%write_flag36_2 = phi i1 0, void %entry, i1 %write_flag36_0_load, void %return.loopexit"   --->   Operation 313 'phi' 'write_flag36_2' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node or_ln499)   --->   "%write_flag_0 = phi i1 1, void %entry, i1 0, void %return.loopexit"   --->   Operation 314 'phi' 'write_flag_0' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node select_ln499_7)   --->   "%AOV_7_2 = phi i32 <undef>, void %entry, i32 %AOV_7_013_load, void %return.loopexit"   --->   Operation 315 'phi' 'AOV_7_2' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 316 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln499 = or i1 %write_flag_0, i1 %p_read58" [detector_solid/abs_solid_detector.cpp:499]   --->   Operation 316 'or' 'or_ln499' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 317 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln499 = select i1 %write_flag15_2, i32 %AOV_0_2, i32 %p_read_36" [detector_solid/abs_solid_detector.cpp:499]   --->   Operation 317 'select' 'select_ln499' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 318 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln499_1 = select i1 %write_flag18_2, i32 %AOV_1_2, i32 %p_read_35" [detector_solid/abs_solid_detector.cpp:499]   --->   Operation 318 'select' 'select_ln499_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 319 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln499_2 = select i1 %write_flag21_2, i32 %AOV_2_2, i32 %p_read_34" [detector_solid/abs_solid_detector.cpp:499]   --->   Operation 319 'select' 'select_ln499_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 320 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln499_3 = select i1 %write_flag24_2, i32 %AOV_3_2, i32 %p_read_33" [detector_solid/abs_solid_detector.cpp:499]   --->   Operation 320 'select' 'select_ln499_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 321 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln499_4 = select i1 %write_flag27_2, i32 %AOV_4_2, i32 %p_read_32" [detector_solid/abs_solid_detector.cpp:499]   --->   Operation 321 'select' 'select_ln499_4' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 322 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln499_5 = select i1 %write_flag30_2, i32 %AOV_5_2, i32 %p_read_31" [detector_solid/abs_solid_detector.cpp:499]   --->   Operation 322 'select' 'select_ln499_5' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 323 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln499_6 = select i1 %write_flag33_2, i32 %AOV_6_2, i32 %p_read_30" [detector_solid/abs_solid_detector.cpp:499]   --->   Operation 323 'select' 'select_ln499_6' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 324 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln499_7 = select i1 %write_flag36_2, i32 %AOV_7_2, i32 %p_read_29" [detector_solid/abs_solid_detector.cpp:499]   --->   Operation 324 'select' 'select_ln499_7' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 325 [1/1] (0.00ns)   --->   "%mrv = insertvalue i297 <undef>, i1 %or_ln499" [detector_solid/abs_solid_detector.cpp:499]   --->   Operation 325 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 326 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i297 %mrv, i8 %phi_ln499_3" [detector_solid/abs_solid_detector.cpp:499]   --->   Operation 326 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 327 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i297 %mrv_1, i8 %phi_ln499_2" [detector_solid/abs_solid_detector.cpp:499]   --->   Operation 327 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 328 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i297 %mrv_2, i8 %phi_ln499_1" [detector_solid/abs_solid_detector.cpp:499]   --->   Operation 328 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 329 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i297 %mrv_3, i16 %phi_ln499" [detector_solid/abs_solid_detector.cpp:499]   --->   Operation 329 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 330 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i297 %mrv_4, i32 %select_ln499" [detector_solid/abs_solid_detector.cpp:499]   --->   Operation 330 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 331 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i297 %mrv_5, i32 %select_ln499_1" [detector_solid/abs_solid_detector.cpp:499]   --->   Operation 331 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 332 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i297 %mrv_6, i32 %select_ln499_2" [detector_solid/abs_solid_detector.cpp:499]   --->   Operation 332 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 333 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i297 %mrv_7, i32 %select_ln499_3" [detector_solid/abs_solid_detector.cpp:499]   --->   Operation 333 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 334 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i297 %mrv_8, i32 %select_ln499_4" [detector_solid/abs_solid_detector.cpp:499]   --->   Operation 334 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 335 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i297 %mrv_9, i32 %select_ln499_5" [detector_solid/abs_solid_detector.cpp:499]   --->   Operation 335 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 336 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i297 %mrv_s, i32 %select_ln499_6" [detector_solid/abs_solid_detector.cpp:499]   --->   Operation 336 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 337 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i297 %mrv_10, i32 %select_ln499_7" [detector_solid/abs_solid_detector.cpp:499]   --->   Operation 337 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 338 [1/1] (0.00ns)   --->   "%ret_ln499 = ret i297 %mrv_11" [detector_solid/abs_solid_detector.cpp:499]   --->   Operation 338 'ret' 'ret_ln499' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 18ns, clock uncertainty: 4.86ns.

 <State 1>: 1.55ns
The critical path consists of the following:
	wire read operation ('data_in_vld_read', detector_solid/abs_solid_detector.cpp:482) on port 'data_in_vld' (detector_solid/abs_solid_detector.cpp:482) [33]  (0 ns)
	'icmp' operation ('icmp_ln482', detector_solid/abs_solid_detector.cpp:482) [34]  (1.55 ns)

 <State 2>: 13.1ns
The critical path consists of the following:
	wire read operation ('inputAOV_read') on port 'inputAOV' [18]  (0 ns)
	'getelementptr' operation ('gmem_addr') [39]  (0 ns)
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 3>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 4>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 5>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 6>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 7>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 8>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 9>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 10>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 11>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 12>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 13>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 14>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 15>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 16>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 17>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 18>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 19>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 20>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 21>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 22>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 23>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 24>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 25>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 26>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 27>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 28>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 29>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 30>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 31>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 32>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 33>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 34>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 35>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 36>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 37>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 38>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 39>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 40>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 41>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 42>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 43>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 44>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 45>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 46>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 47>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 48>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 49>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 50>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 51>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 52>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 53>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 54>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 55>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 56>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 57>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 58>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 59>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 60>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 61>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 62>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 63>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 64>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 65>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 66>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 67>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 68>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 69>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 70>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 71>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [40]  (13.1 ns)

 <State 72>: 13.1ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read') on port 'gmem' [41]  (13.1 ns)

 <State 73>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln0') of variable 'empty' on array 'dest.AOV', detector_solid/abs_solid_detector.cpp:489 [66]  (2.32 ns)

 <State 74>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln0') of variable 'empty_72' on array 'dest.AOV', detector_solid/abs_solid_detector.cpp:489 [68]  (2.32 ns)

 <State 75>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln0') of variable 'empty_74' on array 'dest.AOV', detector_solid/abs_solid_detector.cpp:489 [70]  (2.32 ns)

 <State 76>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln0') of variable 'empty_76' on array 'dest.AOV', detector_solid/abs_solid_detector.cpp:489 [72]  (2.32 ns)

 <State 77>: 2.32ns
The critical path consists of the following:
	'load' operation ('loop_index_load') on local variable 'loop_index' [113]  (0 ns)
	'getelementptr' operation ('dest_AOV_addr_16') [136]  (0 ns)
	'load' operation ('dest_AOV_load') on array 'dest.AOV', detector_solid/abs_solid_detector.cpp:489 [137]  (2.32 ns)

 <State 78>: 2.32ns
The critical path consists of the following:
	'load' operation ('dest_AOV_load') on array 'dest.AOV', detector_solid/abs_solid_detector.cpp:489 [137]  (2.32 ns)

 <State 79>: 0.978ns
The critical path consists of the following:
	'phi' operation ('write_flag_0') [197]  (0 ns)
	'or' operation ('or_ln499', detector_solid/abs_solid_detector.cpp:499) [199]  (0.978 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
