#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_02771700 .scope module, "StartBitDetect" "StartBitDetect" 2 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "readingChar"
    .port_info 1 /INPUT 1 "data"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 1 "clock"
L_0277c2c8 .functor NOT 1, v0276bcc8_0, C4<0>, C4<0>, C4<0>;
o0277f7bc .functor BUFZ 1, C4<z>; HiZ drive
v0276be28_0 .net "clock", 0 0, o0277f7bc;  0 drivers
v0276bed8_0 .net "counter4", 3 0, v0276c3a8_0;  1 drivers
o0277f84c .functor BUFZ 1, C4<z>; HiZ drive
v0276c248_0 .net "data", 0 0, o0277f84c;  0 drivers
v0276bcc8_0 .var "detectStartBit", 0 0;
v0276c2a0_0 .var "readingChar", 0 0;
o0277f894 .functor BUFZ 1, C4<z>; HiZ drive
v0276bd20_0 .net "reset", 0 0, o0277f894;  0 drivers
E_0277f378 .event posedge, v0276bf30_0;
S_0277ae88 .scope module, "c4" "Counter4" 2 8, 3 1 0, S_02771700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
v0276bf30_0 .net "clk", 0 0, o0277f7bc;  alias, 0 drivers
v0276c3a8_0 .var "q", 3 0;
v0276c1f0_0 .net "rst", 0 0, L_0277c2c8;  1 drivers
E_0277f4b8 .event posedge, v0276c1f0_0, v0276bf30_0;
S_0276ea70 .scope module, "testBench" "testBench" 4 8;
 .timescale 0 0;
v027b4560_0 .net "charSent", 0 0, v027b38c8_0;  1 drivers
v027b4df8_0 .net "clock", 0 0, v0276bdd0_0;  1 drivers
v027b4b38_0 .net "data", 7 0, v027b3b30_0;  1 drivers
v027b4e50_0 .net "load", 0 0, v027b3768_0;  1 drivers
v027b4820_0 .net "serialOut", 0 0, L_027b4610;  1 drivers
v027b45b8_0 .net "transmitEnable", 0 0, v027b3be0_0;  1 drivers
S_0277af58 .scope module, "aTester" "Tester" 4 17, 4 27 0, S_0276ea70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "serialOut"
    .port_info 1 /INPUT 1 "charSent"
    .port_info 2 /OUTPUT 8 "data"
    .port_info 3 /OUTPUT 1 "transmitEnable"
    .port_info 4 /OUTPUT 1 "load"
    .port_info 5 /OUTPUT 1 "clock"
P_0277f3c8 .param/l "stimDelay" 0 4 37, +C4<00000000000000000000000000000001>;
v0276bd78_0 .net "charSent", 0 0, v027b38c8_0;  alias, 1 drivers
v0276bdd0_0 .var "clock", 0 0;
v027b3b30_0 .var "data", 7 0;
v027b35b0_0 .var/i "i", 31 0;
v027b3768_0 .var "load", 0 0;
v027b3608_0 .net "serialOut", 0 0, L_027b4610;  alias, 1 drivers
v027b3be0_0 .var "transmitEnable", 0 0;
S_02773fe8 .scope module, "so" "SerialOutput" 4 16, 5 1 0, S_0276ea70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "serialOut"
    .port_info 1 /OUTPUT 1 "charSent"
    .port_info 2 /INPUT 8 "data"
    .port_info 3 /INPUT 1 "transmitEnable"
    .port_info 4 /INPUT 1 "load"
    .port_info 5 /INPUT 1 "clock"
L_0277c0d0 .functor NOT 1, v027b42c0_0, C4<0>, C4<0>, C4<0>;
L_0277c118 .functor OR 1, L_0277c0d0, v027b4a88_0, C4<0>, C4<0>;
L_0277c160 .functor OR 1, L_0277c118, v027b38c8_0, C4<0>, C4<0>;
L_0277c7d8 .functor NOT 1, v027b42c0_0, C4<0>, C4<0>, C4<0>;
L_0277ca60 .functor NOT 1, v027b4a88_0, C4<0>, C4<0>, C4<0>;
L_0277c940 .functor OR 1, v027b3be0_0, L_0277ca60, C4<0>, C4<0>;
L_0277cc58 .functor NOT 1, v027b38c8_0, C4<0>, C4<0>, C4<0>;
L_0277c5e0 .functor NOT 1, v027b4ae0_0, C4<0>, C4<0>, C4<0>;
L_0277c6b8 .functor OR 1, L_0277cc58, L_0277c5e0, C4<0>, C4<0>;
v027b3660_0 .net *"_s0", 0 0, L_0277c0d0;  1 drivers
v027b3710_0 .net *"_s12", 0 0, L_0277cc58;  1 drivers
v027b37c0_0 .net *"_s14", 0 0, L_0277c5e0;  1 drivers
v027b41b8_0 .net *"_s2", 0 0, L_0277c118;  1 drivers
v027b4000_0 .net *"_s8", 0 0, L_0277ca60;  1 drivers
v027b43c8_0 .net "bicClock", 0 0, v027b3d98_0;  1 drivers
v027b4210_0 .net "charSent", 0 0, v027b38c8_0;  alias, 1 drivers
v027b3f50_0 .net "clock", 0 0, v0276bdd0_0;  alias, 1 drivers
v027b40b0_0 .net "counter4StartBit", 3 0, v027b3c90_0;  1 drivers
v027b4160_0 .net "counter4StopBit", 3 0, v027b36b8_0;  1 drivers
v027b3fa8_0 .net "data", 7 0, v027b3b30_0;  alias, 1 drivers
v027b4058_0 .net "identifer", 3 0, v027b3df0_0;  1 drivers
v027b4370_0 .net "load", 0 0, v027b3768_0;  alias, 1 drivers
v027b4108_0 .net "serialOut", 0 0, L_027b4610;  alias, 1 drivers
v027b4318_0 .net "srClock", 0 0, v027b39d0_0;  1 drivers
v027b4268_0 .net "transmitEnable", 0 0, v027b3be0_0;  alias, 1 drivers
v027b42c0_0 .var "transmitting", 0 0;
v027b4a88_0 .var "waitedABit", 0 0;
v027b4ae0_0 .var "waitedABitStop", 0 0;
E_0277efe0 .event posedge, v0276bdd0_0;
S_027740b8 .scope module, "bic" "BitIdentifierCount" 5 24, 6 1 0, S_02773fe8;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "done"
    .port_info 1 /OUTPUT 4 "identifer"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 1 "bscClock"
v027b3c38_0 .net "bscClock", 0 0, v027b3d98_0;  alias, 1 drivers
v027b38c8_0 .var "done", 0 0;
v027b3df0_0 .var "identifer", 3 0;
v027b3e48_0 .net "reset", 0 0, L_0277c7d8;  1 drivers
E_0277f238 .event posedge, v027b3e48_0, v027b3c38_0;
S_00875010 .scope module, "bsc" "BitSampleCount" 5 21, 7 1 0, S_02773fe8;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "srClock"
    .port_info 1 /OUTPUT 1 "bicClock"
    .port_info 2 /INPUT 1 "resetBSC"
    .port_info 3 /INPUT 1 "clock"
v027b3d98_0 .var "bicClock", 0 0;
v027b3870_0 .net "clock", 0 0, v0276bdd0_0;  alias, 1 drivers
v027b3a28_0 .net "counterOut", 3 0, v027b3ea0_0;  1 drivers
v027b3978_0 .net "resetBSC", 0 0, L_0277c160;  1 drivers
v027b39d0_0 .var "srClock", 0 0;
S_008750e0 .scope module, "counter" "Counter4" 7 8, 3 1 0, S_00875010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
v027b3818_0 .net "clk", 0 0, v0276bdd0_0;  alias, 1 drivers
v027b3ea0_0 .var "q", 3 0;
v027b3b88_0 .net "rst", 0 0, L_0277c160;  alias, 1 drivers
E_0277f3f0 .event posedge, v027b3b88_0, v0276bdd0_0;
S_027765f8 .scope module, "c4Start" "Counter4" 5 26, 3 1 0, S_02773fe8;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
v027b3d40_0 .net "clk", 0 0, v0276bdd0_0;  alias, 1 drivers
v027b3c90_0 .var "q", 3 0;
v027b3ef8_0 .net "rst", 0 0, L_0277c940;  1 drivers
E_0277f0f8 .event posedge, v027b3ef8_0, v0276bdd0_0;
S_027766c8 .scope module, "c4Stop" "Counter4" 5 27, 3 1 0, S_02773fe8;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
v027b3450_0 .net "clk", 0 0, v0276bdd0_0;  alias, 1 drivers
v027b36b8_0 .var "q", 3 0;
v027b3ce8_0 .net "rst", 0 0, L_0277c6b8;  1 drivers
E_0277f1e8 .event posedge, v027b3ce8_0, v0276bdd0_0;
S_00873800 .scope module, "sbt" "shiftBufferTransmit" 5 23, 8 1 0, S_02773fe8;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "load"
    .port_info 1 /INPUT 8 "dataBus"
    .port_info 2 /INPUT 1 "SRclock"
    .port_info 3 /OUTPUT 1 "dataOut"
v027b3a80_0 .net "SRclock", 0 0, v027b39d0_0;  alias, 1 drivers
v027b3920_0 .var "curBit", 2 0;
v027b34a8_0 .net "dataBus", 7 0, v027b3b30_0;  alias, 1 drivers
v027b3500_0 .net "dataOut", 0 0, L_027b4610;  alias, 1 drivers
v027b3558_0 .net "load", 0 0, v027b3768_0;  alias, 1 drivers
v027b3ad8_0 .var "temp", 7 0;
E_0277f2b0 .event posedge, v027b3768_0, v027b39d0_0;
L_027b4610 .part v027b3ad8_0, 0, 1;
    .scope S_0277ae88;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0276c3a8_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_0277ae88;
T_1 ;
    %wait E_0277f4b8;
    %load/vec4 v0276c1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0276c3a8_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0276c3a8_0;
    %cmpi/ne 15, 0, 4;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0276c3a8_0;
    %addi 1, 0, 4;
    %assign/vec4 v0276c3a8_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0276c3a8_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_02771700;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0276c2a0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_02771700;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0276bcc8_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_02771700;
T_4 ;
    %wait E_0277f378;
    %load/vec4 v0276bd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0276c2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0276bcc8_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0276c2a0_0;
    %inv;
    %load/vec4 v0276c248_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0276bcc8_0, 0;
T_4.2 ;
T_4.1 ;
    %load/vec4 v0276bed8_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0276c2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0276bcc8_0, 0;
T_4.4 ;
    %jmp T_4;
    .thread T_4;
    .scope S_008750e0;
T_5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v027b3ea0_0, 0, 4;
    %end;
    .thread T_5;
    .scope S_008750e0;
T_6 ;
    %wait E_0277f3f0;
    %load/vec4 v027b3b88_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v027b3ea0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v027b3ea0_0;
    %cmpi/ne 15, 0, 4;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v027b3ea0_0;
    %addi 1, 0, 4;
    %assign/vec4 v027b3ea0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v027b3ea0_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00875010;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027b39d0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_00875010;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027b3d98_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_00875010;
T_9 ;
    %wait E_0277f3f0;
    %load/vec4 v027b3978_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v027b3d98_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v027b39d0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v027b3a28_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_9.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v027b3d98_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v027b39d0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v027b3a28_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_9.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v027b3d98_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v027b39d0_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v027b3d98_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v027b39d0_0, 0;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00873800;
T_10 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v027b3ad8_0, 0, 8;
    %end;
    .thread T_10;
    .scope S_00873800;
T_11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v027b3920_0, 0, 3;
    %end;
    .thread T_11;
    .scope S_00873800;
T_12 ;
    %wait E_0277f2b0;
    %load/vec4 v027b3558_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v027b34a8_0;
    %assign/vec4 v027b3ad8_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v027b3920_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v027b3ad8_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v027b3ad8_0, 0, 8;
    %load/vec4 v027b3920_0;
    %addi 1, 0, 3;
    %assign/vec4 v027b3920_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_027740b8;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027b38c8_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_027740b8;
T_14 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v027b3df0_0, 0, 4;
    %end;
    .thread T_14;
    .scope S_027740b8;
T_15 ;
    %wait E_0277f238;
    %load/vec4 v027b3e48_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v027b3df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v027b38c8_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v027b3df0_0;
    %addi 1, 0, 4;
    %assign/vec4 v027b3df0_0, 0;
    %load/vec4 v027b3df0_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_15.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v027b38c8_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v027b38c8_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_027765f8;
T_16 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v027b3c90_0, 0, 4;
    %end;
    .thread T_16;
    .scope S_027765f8;
T_17 ;
    %wait E_0277f0f8;
    %load/vec4 v027b3ef8_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v027b3c90_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v027b3c90_0;
    %cmpi/ne 15, 0, 4;
    %jmp/0xz  T_17.2, 4;
    %load/vec4 v027b3c90_0;
    %addi 1, 0, 4;
    %assign/vec4 v027b3c90_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v027b3c90_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_027766c8;
T_18 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v027b36b8_0, 0, 4;
    %end;
    .thread T_18;
    .scope S_027766c8;
T_19 ;
    %wait E_0277f1e8;
    %load/vec4 v027b3ce8_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v027b36b8_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v027b36b8_0;
    %cmpi/ne 15, 0, 4;
    %jmp/0xz  T_19.2, 4;
    %load/vec4 v027b36b8_0;
    %addi 1, 0, 4;
    %assign/vec4 v027b36b8_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v027b36b8_0, 0;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_02773fe8;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027b42c0_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_02773fe8;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027b4a88_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_02773fe8;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027b4ae0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_02773fe8;
T_23 ;
    %wait E_0277efe0;
    %load/vec4 v027b4268_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v027b42c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v027b4a88_0, 0;
T_23.0 ;
    %load/vec4 v027b40b0_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_23.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v027b4a88_0, 0;
T_23.2 ;
    %load/vec4 v027b4160_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_23.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v027b4ae0_0, 0;
T_23.4 ;
    %load/vec4 v027b4210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v027b4ae0_0, 0;
T_23.6 ;
    %load/vec4 v027b4160_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_23.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v027b42c0_0, 0;
T_23.8 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0277af58;
T_24 ;
    %vpi_call 4 42 "$display", "\011\011 clock \011 data \011 enable \011 charRecieved \011 \011 parallelOut" {0 0 0};
    %vpi_call 4 43 "$monitor", "\011\011 %b\011 %b \011 %b \011 %b \011 %b \011 %b", v0276bdd0_0, v027b3b30_0, v027b3be0_0, v0276bd78_0, v027b3608_0, $time {0 0 0};
    %end;
    .thread T_24;
    .scope S_0277af58;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0276bdd0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v027b3b30_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027b3be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027b3768_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v027b35b0_0, 0, 32;
T_25.0 ;
    %load/vec4 v027b35b0_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_25.1, 5;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0276bdd0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0276bdd0_0, 0, 1;
    %load/vec4 v027b35b0_0;
    %addi 1, 0, 32;
    %store/vec4 v027b35b0_0, 0, 32;
    %jmp T_25.0;
T_25.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v027b3768_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v027b3be0_0, 0, 1;
    %pushi/vec4 77, 0, 8;
    %store/vec4 v027b3b30_0, 0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0276bdd0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0276bdd0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0276bdd0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0276bdd0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0276bdd0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0276bdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027b3768_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v027b35b0_0, 0, 32;
T_25.2 ;
    %load/vec4 v027b35b0_0;
    %cmpi/s 176, 0, 32;
    %jmp/0xz T_25.3, 5;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0276bdd0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0276bdd0_0, 0, 1;
    %load/vec4 v027b35b0_0;
    %addi 1, 0, 32;
    %store/vec4 v027b35b0_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %delay 5, 0;
    %vpi_call 4 72 "$finish" {0 0 0};
    %end;
    .thread T_25;
    .scope S_0276ea70;
T_26 ;
    %vpi_call 4 22 "$dumpfile", "vvp/serialoutput2.vcd" {0 0 0};
    %vpi_call 4 23 "$dumpvars", 32'sb00000000000000000000000000000001, S_02773fe8 {0 0 0};
    %end;
    .thread T_26;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "./../StartBitDetect.sv";
    "./../Counter4.sv";
    "SerialOutput_Test2.v";
    "./../SerialOutput.sv";
    "./../BitIdentifierCount.sv";
    "./../BitSampleCount.sv";
    "./../shiftBufferTransmit.sv";
