{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": -1.68778,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.59066,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 2.78778,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 2.53961,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 1.4642,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 2.53961,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.0277305,
	"finish__clock__skew__setup": 0.0400889,
	"finish__clock__skew__hold": 0.0400889,
	"finish__timing__drv__max_slew_limit": 0.305928,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": -0.105566,
	"finish__timing__drv__max_cap": 11,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.103,
	"finish__power__switching__total": 0.0844714,
	"finish__power__leakage__total": 0.00132267,
	"finish__power__total": 0.188794,
	"finish__design__io": 269,
	"finish__design__die__area": 212205,
	"finish__design__core__area": 193770,
	"finish__design__instance__count": 25927,
	"finish__design__instance__area": 55268.7,
	"finish__design__instance__count__stdcell": 25925,
	"finish__design__instance__area__stdcell": 52787.4,
	"finish__design__instance__count__macros": 2,
	"finish__design__instance__area__macros": 2481.25,
	"finish__design__instance__utilization": 0.285228,
	"finish__design__instance__utilization__stdcell": 0.275956
}