Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jul 31 10:51:12 2020
| Host         : LAPTOP-SAC5FN0B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Color_Demo_timing_summary_routed.rpt -pb Color_Demo_timing_summary_routed.pb -rpx Color_Demo_timing_summary_routed.rpx -warn_on_violation
| Design       : Color_Demo
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: Driver_IIC0/FSM_sequential_c_state_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Driver_IIC0/FSM_sequential_c_state_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Driver_IIC0/FSM_sequential_c_state_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Driver_IIC0/FSM_sequential_c_state_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 31 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 134 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -13.815     -211.594                     40                 1572        0.083        0.000                      0                 1572        0.264        0.000                       0                   940  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk_100MHz                {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0      {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_0      {0.000 2.500}        5.000           200.000         
  clk_out3_clk_wiz_0      {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0      {0.000 5.000}        10.000          100.000         
clk_4/inst/clk_in1        {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_1      {0.000 1.250}        2.500           400.000         
  clkfbout_clk_wiz_1      {0.000 5.000}        10.000          100.000         
dphy_hs_clock_p           {0.000 2.380}        4.761           210.040         
  pclk                    {0.000 9.522}        19.044          52.510          
    rgb2dvi/U0/SerialClk  {0.000 1.904}        3.809           262.550         
sys_clk_pin               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1    {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_0_1    {0.000 2.500}        5.000           200.000         
  clk_out3_clk_wiz_0_1    {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0_1    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0            3.325        0.000                      0                   22        0.188        0.000                      0                   22        4.500        0.000                       0                    24  
  clk_out2_clk_wiz_0            0.298        0.000                      0                  237        0.175        0.000                      0                  237        0.264        0.000                       0                   110  
  clk_out3_clk_wiz_0           97.337        0.000                      0                   13        0.250        0.000                      0                   13       49.500        0.000                       0                     7  
  clkfbout_clk_wiz_0                                                                                                                                                        7.845        0.000                       0                     3  
clk_4/inst/clk_in1                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1                                                                                                                                                        0.345        0.000                       0                     2  
  clkfbout_clk_wiz_1                                                                                                                                                        7.845        0.000                       0                     3  
dphy_hs_clock_p                                                                                                                                                             2.606        0.000                       0                     9  
  pclk                        -10.177     -197.779                     39                 1298        0.083        0.000                      0                 1298        8.542        0.000                       0                   772  
    rgb2dvi/U0/SerialClk                                                                                                                                                    2.142        0.000                       0                     8  
sys_clk_pin                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1          3.325        0.000                      0                   22        0.188        0.000                      0                   22        4.500        0.000                       0                    24  
  clk_out2_clk_wiz_0_1          0.298        0.000                      0                  237        0.175        0.000                      0                  237        0.264        0.000                       0                   110  
  clk_out3_clk_wiz_0_1         97.342        0.000                      0                   13        0.250        0.000                      0                   13       49.500        0.000                       0                     7  
  clkfbout_clk_wiz_0_1                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_clk_wiz_0    clk_out1_clk_wiz_0          7.260        0.000                      0                    1        0.335        0.000                      0                    1  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          3.325        0.000                      0                   22        0.114        0.000                      0                   22  
clk_out3_clk_wiz_0_1  clk_out1_clk_wiz_0          7.264        0.000                      0                    1        0.340        0.000                      0                    1  
pclk                  clk_out2_clk_wiz_0        -13.815      -13.815                      1                    1        4.294        0.000                      0                    1  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0          0.298        0.000                      0                  237        0.108        0.000                      0                  237  
clk_out1_clk_wiz_0    clk_out3_clk_wiz_0          3.906        0.000                      0                    9        0.421        0.000                      0                    9  
clk_out1_clk_wiz_0_1  clk_out3_clk_wiz_0          3.906        0.000                      0                    9        0.421        0.000                      0                    9  
clk_out3_clk_wiz_0_1  clk_out3_clk_wiz_0         97.337        0.000                      0                   13        0.140        0.000                      0                   13  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        3.325        0.000                      0                   22        0.114        0.000                      0                   22  
clk_out3_clk_wiz_0    clk_out1_clk_wiz_0_1        7.260        0.000                      0                    1        0.335        0.000                      0                    1  
clk_out3_clk_wiz_0_1  clk_out1_clk_wiz_0_1        7.264        0.000                      0                    1        0.340        0.000                      0                    1  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1        0.298        0.000                      0                  237        0.108        0.000                      0                  237  
pclk                  clk_out2_clk_wiz_0_1      -13.814      -13.814                      1                    1        4.295        0.000                      0                    1  
clk_out1_clk_wiz_0    clk_out3_clk_wiz_0_1        3.911        0.000                      0                    9        0.425        0.000                      0                    9  
clk_out3_clk_wiz_0    clk_out3_clk_wiz_0_1       97.337        0.000                      0                   13        0.140        0.000                      0                   13  
clk_out1_clk_wiz_0_1  clk_out3_clk_wiz_0_1        3.911        0.000                      0                    9        0.425        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.325ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.325ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/SDA_Out_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.641ns  (logic 2.047ns (30.824%)  route 4.594ns (69.176%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.376 r  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869     0.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324     0.818 r  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822     1.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354     1.993 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          1.084     3.077    Driver_IIC0/scl_lc
    SLICE_X27Y3          LUT5 (Prop_lut5_I0_O)        0.348     3.425 f  Driver_IIC0/bcnt[2]_i_6/O
                         net (fo=1, routed)           0.593     4.018    Driver_IIC0/bcnt[2]_i_6_n_0
    SLICE_X27Y3          LUT6 (Prop_lut6_I3_O)        0.124     4.142 f  Driver_IIC0/bcnt[2]_i_2/O
                         net (fo=8, routed)           0.786     4.929    Driver_IIC0/n_state[0]
    SLICE_X28Y4          LUT5 (Prop_lut5_I0_O)        0.150     5.079 r  Driver_IIC0/SDA_Out_i_7/O
                         net (fo=1, routed)           0.440     5.518    Driver_IIC0/SDA_Out_i_7_n_0
    SLICE_X28Y4          LUT6 (Prop_lut6_I0_O)        0.328     5.846 r  Driver_IIC0/SDA_Out_i_2/O
                         net (fo=1, routed)           0.000     5.846    Driver_IIC0/SDA_Out_i_2_n_0
    SLICE_X28Y4          FDPE                                         r  Driver_IIC0/SDA_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.503     8.594    Driver_IIC0/clk_out1
    SLICE_X28Y4          FDPE                                         r  Driver_IIC0/SDA_Out_reg/C
                         clock pessimism              0.570     9.164    
                         clock uncertainty           -0.074     9.090    
    SLICE_X28Y4          FDPE (Setup_fdpe_C_D)        0.081     9.171    Driver_IIC0/SDA_Out_reg
  -------------------------------------------------------------------
                         required time                          9.171    
                         arrival time                          -5.846    
  -------------------------------------------------------------------
                         slack                                  3.325    

Slack (MET) :             3.585ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.345ns  (logic 2.249ns (35.444%)  route 4.096ns (64.556%))
  Logic Levels:           6  (LUT2=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.376 f  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869     0.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324     0.818 f  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822     1.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354     1.993 f  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          1.084     3.077    Driver_IIC0/scl_lc
    SLICE_X27Y3          LUT2 (Prop_lut2_I0_O)        0.376     3.453 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=4, routed)           0.423     3.876    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X27Y3          LUT4 (Prop_lut4_I2_O)        0.326     4.202 r  Driver_IIC0/SDA_Out_i_6/O
                         net (fo=4, routed)           0.317     4.518    Driver_IIC0/n_state[3]
    SLICE_X27Y4          LUT6 (Prop_lut6_I5_O)        0.326     4.844 r  Driver_IIC0/bcnt[2]_i_4/O
                         net (fo=3, routed)           0.582     5.426    Driver_IIC0/bcnt[2]_i_4_n_0
    SLICE_X27Y4          LUT4 (Prop_lut4_I2_O)        0.124     5.550 r  Driver_IIC0/bcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     5.550    Driver_IIC0/bcnt[0]_i_1_n_0
    SLICE_X27Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.503     8.594    Driver_IIC0/clk_out1
    SLICE_X27Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[0]/C
                         clock pessimism              0.585     9.179    
                         clock uncertainty           -0.074     9.105    
    SLICE_X27Y4          FDCE (Setup_fdce_C_D)        0.031     9.136    Driver_IIC0/bcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.136    
                         arrival time                          -5.550    
  -------------------------------------------------------------------
                         slack                                  3.585    

Slack (MET) :             3.603ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.371ns  (logic 2.275ns (35.707%)  route 4.096ns (64.293%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.376 f  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869     0.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324     0.818 f  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822     1.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354     1.993 f  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          1.084     3.077    Driver_IIC0/scl_lc
    SLICE_X27Y3          LUT2 (Prop_lut2_I0_O)        0.376     3.453 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=4, routed)           0.423     3.876    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X27Y3          LUT4 (Prop_lut4_I2_O)        0.326     4.202 r  Driver_IIC0/SDA_Out_i_6/O
                         net (fo=4, routed)           0.317     4.518    Driver_IIC0/n_state[3]
    SLICE_X27Y4          LUT6 (Prop_lut6_I5_O)        0.326     4.844 r  Driver_IIC0/bcnt[2]_i_4/O
                         net (fo=3, routed)           0.582     5.426    Driver_IIC0/bcnt[2]_i_4_n_0
    SLICE_X27Y4          LUT5 (Prop_lut5_I3_O)        0.150     5.576 r  Driver_IIC0/bcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.576    Driver_IIC0/bcnt[1]_i_1_n_0
    SLICE_X27Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.503     8.594    Driver_IIC0/clk_out1
    SLICE_X27Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[1]/C
                         clock pessimism              0.585     9.179    
                         clock uncertainty           -0.074     9.105    
    SLICE_X27Y4          FDCE (Setup_fdce_C_D)        0.075     9.180    Driver_IIC0/bcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.180    
                         arrival time                          -5.576    
  -------------------------------------------------------------------
                         slack                                  3.603    

Slack (MET) :             3.659ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/SDA_Out_reg/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.057ns  (logic 1.693ns (27.953%)  route 4.364ns (72.047%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.376 f  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869     0.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324     0.818 f  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822     1.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354     1.993 f  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          1.084     3.077    Driver_IIC0/scl_lc
    SLICE_X27Y3          LUT5 (Prop_lut5_I0_O)        0.348     3.425 r  Driver_IIC0/bcnt[2]_i_6/O
                         net (fo=1, routed)           0.593     4.018    Driver_IIC0/bcnt[2]_i_6_n_0
    SLICE_X27Y3          LUT6 (Prop_lut6_I3_O)        0.124     4.142 r  Driver_IIC0/bcnt[2]_i_2/O
                         net (fo=8, routed)           0.806     4.948    Driver_IIC0/n_state[0]
    SLICE_X28Y4          LUT6 (Prop_lut6_I0_O)        0.124     5.072 r  Driver_IIC0/SDA_Out_i_1/O
                         net (fo=1, routed)           0.190     5.262    Driver_IIC0/SDA_Out_i_1_n_0
    SLICE_X28Y4          FDPE                                         r  Driver_IIC0/SDA_Out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.503     8.594    Driver_IIC0/clk_out1
    SLICE_X28Y4          FDPE                                         r  Driver_IIC0/SDA_Out_reg/C
                         clock pessimism              0.570     9.164    
                         clock uncertainty           -0.074     9.090    
    SLICE_X28Y4          FDPE (Setup_fdpe_C_CE)      -0.169     8.921    Driver_IIC0/SDA_Out_reg
  -------------------------------------------------------------------
                         required time                          8.921    
                         arrival time                          -5.262    
  -------------------------------------------------------------------
                         slack                                  3.659    

Slack (MET) :             3.867ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.063ns  (logic 2.249ns (37.092%)  route 3.814ns (62.908%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.376 f  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869     0.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324     0.818 f  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822     1.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354     1.993 f  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          1.084     3.077    Driver_IIC0/scl_lc
    SLICE_X27Y3          LUT2 (Prop_lut2_I0_O)        0.376     3.453 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=4, routed)           0.423     3.876    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X27Y3          LUT4 (Prop_lut4_I2_O)        0.326     4.202 r  Driver_IIC0/SDA_Out_i_6/O
                         net (fo=4, routed)           0.317     4.518    Driver_IIC0/n_state[3]
    SLICE_X27Y4          LUT6 (Prop_lut6_I5_O)        0.326     4.844 r  Driver_IIC0/bcnt[2]_i_4/O
                         net (fo=3, routed)           0.300     5.144    Driver_IIC0/bcnt[2]_i_4_n_0
    SLICE_X27Y4          LUT6 (Prop_lut6_I4_O)        0.124     5.268 r  Driver_IIC0/bcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.268    Driver_IIC0/bcnt[2]_i_1_n_0
    SLICE_X27Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.503     8.594    Driver_IIC0/clk_out1
    SLICE_X27Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[2]/C
                         clock pessimism              0.585     9.179    
                         clock uncertainty           -0.074     9.105    
    SLICE_X27Y4          FDCE (Setup_fdce_C_D)        0.031     9.136    Driver_IIC0/bcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.136    
                         arrival time                          -5.268    
  -------------------------------------------------------------------
                         slack                                  3.867    

Slack (MET) :             4.038ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/SDA_Dir_reg_inv/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.891ns  (logic 1.693ns (28.739%)  route 4.198ns (71.261%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.376 f  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869     0.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324     0.818 f  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822     1.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354     1.993 f  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          1.084     3.077    Driver_IIC0/scl_lc
    SLICE_X27Y3          LUT5 (Prop_lut5_I0_O)        0.348     3.425 r  Driver_IIC0/bcnt[2]_i_6/O
                         net (fo=1, routed)           0.593     4.018    Driver_IIC0/bcnt[2]_i_6_n_0
    SLICE_X27Y3          LUT6 (Prop_lut6_I3_O)        0.124     4.142 r  Driver_IIC0/bcnt[2]_i_2/O
                         net (fo=8, routed)           0.830     4.972    Driver_IIC0/n_state[0]
    SLICE_X27Y4          LUT4 (Prop_lut4_I0_O)        0.124     5.096 r  Driver_IIC0/SDA_Dir_inv_i_1/O
                         net (fo=1, routed)           0.000     5.096    Driver_IIC0/SDA_Dir_inv_i_1_n_0
    SLICE_X27Y4          FDCE                                         r  Driver_IIC0/SDA_Dir_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.503     8.594    Driver_IIC0/clk_out1
    SLICE_X27Y4          FDCE                                         r  Driver_IIC0/SDA_Dir_reg_inv/C
                         clock pessimism              0.585     9.179    
                         clock uncertainty           -0.074     9.105    
    SLICE_X27Y4          FDCE (Setup_fdce_C_D)        0.029     9.134    Driver_IIC0/SDA_Dir_reg_inv
  -------------------------------------------------------------------
                         required time                          9.134    
                         arrival time                          -5.096    
  -------------------------------------------------------------------
                         slack                                  4.038    

Slack (MET) :             4.515ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.415ns  (logic 1.805ns (33.336%)  route 3.610ns (66.664%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 8.595 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.376 f  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869     0.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324     0.818 f  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822     1.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354     1.993 f  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          1.084     3.077    Driver_IIC0/scl_lc
    SLICE_X27Y3          LUT2 (Prop_lut2_I0_O)        0.376     3.453 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=4, routed)           0.835     4.288    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X27Y2          LUT6 (Prop_lut6_I3_O)        0.332     4.620 r  Driver_IIC0/FSM_sequential_c_state[2]_i_1/O
                         net (fo=1, routed)           0.000     4.620    Driver_IIC0/n_state__0[2]
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.504     8.595    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[2]/C
                         clock pessimism              0.585     9.180    
                         clock uncertainty           -0.074     9.106    
    SLICE_X27Y2          FDCE (Setup_fdce_C_D)        0.029     9.135    Driver_IIC0/FSM_sequential_c_state_reg[2]
  -------------------------------------------------------------------
                         required time                          9.135    
                         arrival time                          -4.620    
  -------------------------------------------------------------------
                         slack                                  4.515    

Slack (MET) :             4.515ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.417ns  (logic 1.805ns (33.324%)  route 3.612ns (66.676%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 8.595 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.376 f  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869     0.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324     0.818 f  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822     1.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354     1.993 f  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          1.084     3.077    Driver_IIC0/scl_lc
    SLICE_X27Y3          LUT2 (Prop_lut2_I0_O)        0.376     3.453 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=4, routed)           0.837     4.290    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X27Y2          LUT6 (Prop_lut6_I5_O)        0.332     4.622 r  Driver_IIC0/FSM_sequential_c_state[1]_i_1/O
                         net (fo=1, routed)           0.000     4.622    Driver_IIC0/n_state__0[1]
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.504     8.595    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                         clock pessimism              0.585     9.180    
                         clock uncertainty           -0.074     9.106    
    SLICE_X27Y2          FDCE (Setup_fdce_C_D)        0.031     9.137    Driver_IIC0/FSM_sequential_c_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.137    
                         arrival time                          -4.622    
  -------------------------------------------------------------------
                         slack                                  4.515    

Slack (MET) :             4.926ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.002ns  (logic 1.805ns (36.082%)  route 3.197ns (63.918%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.376 f  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869     0.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324     0.818 f  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822     1.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354     1.993 f  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          1.084     3.077    Driver_IIC0/scl_lc
    SLICE_X27Y3          LUT2 (Prop_lut2_I0_O)        0.376     3.453 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=4, routed)           0.423     3.876    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X27Y3          LUT5 (Prop_lut5_I3_O)        0.332     4.208 r  Driver_IIC0/FSM_sequential_c_state[3]_i_1/O
                         net (fo=1, routed)           0.000     4.208    Driver_IIC0/n_state__0[3]
    SLICE_X27Y3          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.503     8.594    Driver_IIC0/clk_out1
    SLICE_X27Y3          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                         clock pessimism              0.585     9.179    
                         clock uncertainty           -0.074     9.105    
    SLICE_X27Y3          FDCE (Setup_fdce_C_D)        0.029     9.134    Driver_IIC0/FSM_sequential_c_state_reg[3]
  -------------------------------------------------------------------
                         required time                          9.134    
                         arrival time                          -4.208    
  -------------------------------------------------------------------
                         slack                                  4.926    

Slack (MET) :             5.226ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.736ns  (logic 1.569ns (33.131%)  route 3.167ns (66.869%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.376 f  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869     0.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324     0.818 f  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822     1.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354     1.993 f  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.908     2.901    Driver_IIC0/scl_lc
    SLICE_X26Y3          LUT6 (Prop_lut6_I3_O)        0.348     3.249 r  Driver_IIC0/FSM_sequential_c_state[0]_i_2/O
                         net (fo=1, routed)           0.568     3.817    Driver_IIC0/FSM_sequential_c_state[0]_i_2_n_0
    SLICE_X28Y3          LUT5 (Prop_lut5_I0_O)        0.124     3.941 r  Driver_IIC0/FSM_sequential_c_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.941    Driver_IIC0/n_state__0[0]
    SLICE_X28Y3          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.503     8.594    Driver_IIC0/clk_out1
    SLICE_X28Y3          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[0]/C
                         clock pessimism              0.570     9.164    
                         clock uncertainty           -0.074     9.090    
    SLICE_X28Y3          FDCE (Setup_fdce_C_D)        0.077     9.167    Driver_IIC0/FSM_sequential_c_state_reg[0]
  -------------------------------------------------------------------
                         required time                          9.167    
                         arrival time                          -3.941    
  -------------------------------------------------------------------
                         slack                                  5.226    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.223%)  route 0.084ns (28.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X26Y2          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y2          FDCE (Prop_fdce_C_Q)         0.164    -0.396 r  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=9, routed)           0.084    -0.312    Driver_IIC0/iicwr_req
    SLICE_X27Y2          LUT6 (Prop_lut6_I3_O)        0.045    -0.267 r  Driver_IIC0/FSM_sequential_c_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    Driver_IIC0/n_state__0[1]
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                         clock pessimism              0.247    -0.547    
    SLICE_X27Y2          FDCE (Hold_fdce_C_D)         0.092    -0.455    Driver_IIC0/FSM_sequential_c_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.209ns (70.981%)  route 0.085ns (29.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X26Y2          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y2          FDCE (Prop_fdce_C_Q)         0.164    -0.396 r  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=9, routed)           0.085    -0.311    Driver_IIC0/iicwr_req
    SLICE_X27Y2          LUT6 (Prop_lut6_I2_O)        0.045    -0.266 r  Driver_IIC0/FSM_sequential_c_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    Driver_IIC0/n_state__0[2]
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[2]/C
                         clock pessimism              0.247    -0.547    
    SLICE_X27Y2          FDCE (Hold_fdce_C_D)         0.091    -0.456    Driver_IIC0/FSM_sequential_c_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 Driver_IIC0/iic_wr_en_r0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/iicwr_req_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.227ns (63.783%)  route 0.129ns (36.217%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.128    -0.432 r  Driver_IIC0/iic_wr_en_r0_reg/Q
                         net (fo=2, routed)           0.129    -0.303    Driver_IIC0/iic_wr_en_r0
    SLICE_X26Y2          LUT5 (Prop_lut5_I1_O)        0.099    -0.204 r  Driver_IIC0/iicwr_req_i_1/O
                         net (fo=1, routed)           0.000    -0.204    Driver_IIC0/iicwr_req_i_1_n_0
    SLICE_X26Y2          FDCE                                         r  Driver_IIC0/iicwr_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X26Y2          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
                         clock pessimism              0.247    -0.547    
    SLICE_X26Y2          FDCE (Hold_fdce_C_D)         0.121    -0.426    Driver_IIC0/iicwr_req_reg
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.337%)  route 0.156ns (45.663%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X25Y2          FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  Driver_IIC0/scl_cnt_reg[1]/Q
                         net (fo=11, routed)          0.156    -0.263    Driver_IIC0/scl_cnt[1]
    SLICE_X25Y1          LUT6 (Prop_lut6_I3_O)        0.045    -0.218 r  Driver_IIC0/scl_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    Driver_IIC0/scl_cnt[4]_i_1_n_0
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[4]/C
                         clock pessimism              0.250    -0.544    
    SLICE_X25Y1          FDCE (Hold_fdce_C_D)         0.092    -0.452    Driver_IIC0/scl_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 Driver_IIC0/iic_wr_en_r0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/iic_wr_en_r1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.128    -0.432 r  Driver_IIC0/iic_wr_en_r0_reg/Q
                         net (fo=2, routed)           0.131    -0.301    Driver_IIC0/iic_wr_en_r0
    SLICE_X26Y2          FDCE                                         r  Driver_IIC0/iic_wr_en_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X26Y2          FDCE                                         r  Driver_IIC0/iic_wr_en_r1_reg/C
                         clock pessimism              0.247    -0.547    
    SLICE_X26Y2          FDCE (Hold_fdce_C_D)         0.005    -0.542    Driver_IIC0/iic_wr_en_r1_reg
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.190ns (51.555%)  route 0.179ns (48.445%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  Driver_IIC0/scl_cnt_reg[2]/Q
                         net (fo=11, routed)          0.179    -0.241    Driver_IIC0/scl_cnt[2]
    SLICE_X25Y1          LUT5 (Prop_lut5_I3_O)        0.049    -0.192 r  Driver_IIC0/scl_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    Driver_IIC0/scl_cnt[3]_i_1_n_0
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
                         clock pessimism              0.234    -0.560    
    SLICE_X25Y1          FDCE (Hold_fdce_C_D)         0.107    -0.453    Driver_IIC0/scl_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Driver_IIC0/bcnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.190ns (51.463%)  route 0.179ns (48.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.565    -0.561    Driver_IIC0/clk_out1
    SLICE_X27Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  Driver_IIC0/bcnt_reg[0]/Q
                         net (fo=17, routed)          0.179    -0.241    Driver_IIC0/bcnt[0]
    SLICE_X27Y4          LUT5 (Prop_lut5_I2_O)        0.049    -0.192 r  Driver_IIC0/bcnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    Driver_IIC0/bcnt[1]_i_1_n_0
    SLICE_X27Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.834    -0.795    Driver_IIC0/clk_out1
    SLICE_X27Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[1]/C
                         clock pessimism              0.234    -0.561    
    SLICE_X27Y4          FDCE (Hold_fdce_C_D)         0.107    -0.454    Driver_IIC0/bcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.510%)  route 0.174ns (45.490%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X24Y2          FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y2          FDCE (Prop_fdce_C_Q)         0.164    -0.396 r  Driver_IIC0/scl_cnt_reg[7]/Q
                         net (fo=6, routed)           0.174    -0.222    Driver_IIC0/scl_cnt[7]
    SLICE_X24Y2          LUT6 (Prop_lut6_I3_O)        0.045    -0.177 r  Driver_IIC0/scl_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    Driver_IIC0/scl_cnt[9]_i_1_n_0
    SLICE_X24Y2          FDCE                                         r  Driver_IIC0/scl_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X24Y2          FDCE                                         r  Driver_IIC0/scl_cnt_reg[9]/C
                         clock pessimism              0.234    -0.560    
    SLICE_X24Y2          FDCE (Hold_fdce_C_D)         0.121    -0.439    Driver_IIC0/scl_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Driver_IIC0/bcnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.226ns (63.127%)  route 0.132ns (36.873%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.565    -0.561    Driver_IIC0/clk_out1
    SLICE_X27Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y4          FDCE (Prop_fdce_C_Q)         0.128    -0.433 r  Driver_IIC0/bcnt_reg[1]/Q
                         net (fo=16, routed)          0.132    -0.301    Driver_IIC0/bcnt[1]
    SLICE_X27Y4          LUT6 (Prop_lut6_I2_O)        0.098    -0.203 r  Driver_IIC0/bcnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    Driver_IIC0/bcnt[2]_i_1_n_0
    SLICE_X27Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.834    -0.795    Driver_IIC0/clk_out1
    SLICE_X27Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[2]/C
                         clock pessimism              0.234    -0.561    
    SLICE_X27Y4          FDCE (Hold_fdce_C_D)         0.092    -0.469    Driver_IIC0/bcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (51.023%)  route 0.179ns (48.977%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  Driver_IIC0/scl_cnt_reg[2]/Q
                         net (fo=11, routed)          0.179    -0.241    Driver_IIC0/scl_cnt[2]
    SLICE_X25Y1          LUT4 (Prop_lut4_I3_O)        0.045    -0.196 r  Driver_IIC0/scl_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    Driver_IIC0/scl_cnt[2]_i_1_n_0
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/C
                         clock pessimism              0.234    -0.560    
    SLICE_X25Y1          FDCE (Hold_fdce_C_D)         0.092    -0.468    Driver_IIC0/scl_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.273    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    clk_10/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X27Y2      Driver_IIC0/iic_wr_en_r0_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X26Y2      Driver_IIC0/iic_wr_en_r1_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X26Y2      Driver_IIC0/iicwr_req_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X25Y1      Driver_IIC0/scl_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X25Y2      Driver_IIC0/scl_cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X25Y1      Driver_IIC0/scl_cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X25Y1      Driver_IIC0/scl_cnt_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X25Y1      Driver_IIC0/scl_cnt_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X27Y2      Driver_IIC0/iic_wr_en_r0_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X26Y2      Driver_IIC0/iic_wr_en_r1_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X26Y2      Driver_IIC0/iicwr_req_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X25Y1      Driver_IIC0/scl_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X25Y2      Driver_IIC0/scl_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X25Y1      Driver_IIC0/scl_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X25Y1      Driver_IIC0/scl_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X25Y1      Driver_IIC0/scl_cnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X25Y1      Driver_IIC0/scl_cnt_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X25Y2      Driver_IIC0/scl_cnt_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X27Y2      Driver_IIC0/iic_wr_en_r0_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X26Y2      Driver_IIC0/iic_wr_en_r1_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X26Y2      Driver_IIC0/iicwr_req_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X25Y1      Driver_IIC0/scl_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X25Y2      Driver_IIC0/scl_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X25Y1      Driver_IIC0/scl_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X25Y1      Driver_IIC0/scl_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X25Y1      Driver_IIC0/scl_cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X25Y1      Driver_IIC0/scl_cnt_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X25Y2      Driver_IIC0/scl_cnt_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.298ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 0.828ns (19.851%)  route 3.343ns (80.149%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.812     0.468    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y24          LUT4 (Prop_lut4_I1_O)        0.124     0.592 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.797     1.390    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.514 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.152    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I5_O)        0.124     2.276 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.095     3.371    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X1Y26          FDRE (Setup_fdre_C_R)       -0.429     3.669    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]
  -------------------------------------------------------------------
                         required time                          3.669    
                         arrival time                          -3.371    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 0.828ns (19.851%)  route 3.343ns (80.149%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.812     0.468    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y24          LUT4 (Prop_lut4_I1_O)        0.124     0.592 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.797     1.390    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.514 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.152    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I5_O)        0.124     2.276 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.095     3.371    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X1Y26          FDRE (Setup_fdre_C_R)       -0.429     3.669    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]
  -------------------------------------------------------------------
                         required time                          3.669    
                         arrival time                          -3.371    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 0.828ns (19.851%)  route 3.343ns (80.149%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.812     0.468    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y24          LUT4 (Prop_lut4_I1_O)        0.124     0.592 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.797     1.390    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.514 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.152    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I5_O)        0.124     2.276 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.095     3.371    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X1Y26          FDRE (Setup_fdre_C_R)       -0.429     3.669    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]
  -------------------------------------------------------------------
                         required time                          3.669    
                         arrival time                          -3.371    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 0.828ns (19.851%)  route 3.343ns (80.149%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.812     0.468    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y24          LUT4 (Prop_lut4_I1_O)        0.124     0.592 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.797     1.390    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.514 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.152    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I5_O)        0.124     2.276 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.095     3.371    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X1Y26          FDRE (Setup_fdre_C_R)       -0.429     3.669    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]
  -------------------------------------------------------------------
                         required time                          3.669    
                         arrival time                          -3.371    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.828ns (19.927%)  route 3.327ns (80.073%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.812     0.468    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y24          LUT4 (Prop_lut4_I1_O)        0.124     0.592 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.797     1.390    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.514 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.152    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I5_O)        0.124     2.276 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.080     3.355    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X1Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X1Y25          FDRE (Setup_fdre_C_R)       -0.429     3.667    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]
  -------------------------------------------------------------------
                         required time                          3.667    
                         arrival time                          -3.355    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.828ns (19.927%)  route 3.327ns (80.073%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.812     0.468    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y24          LUT4 (Prop_lut4_I1_O)        0.124     0.592 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.797     1.390    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.514 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.152    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I5_O)        0.124     2.276 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.080     3.355    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X1Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X1Y25          FDRE (Setup_fdre_C_R)       -0.429     3.667    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]
  -------------------------------------------------------------------
                         required time                          3.667    
                         arrival time                          -3.355    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.828ns (19.927%)  route 3.327ns (80.073%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.812     0.468    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y24          LUT4 (Prop_lut4_I1_O)        0.124     0.592 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.797     1.390    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.514 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.152    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I5_O)        0.124     2.276 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.080     3.355    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X1Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[14]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X1Y25          FDRE (Setup_fdre_C_R)       -0.429     3.667    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[14]
  -------------------------------------------------------------------
                         required time                          3.667    
                         arrival time                          -3.355    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.828ns (19.927%)  route 3.327ns (80.073%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.812     0.468    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y24          LUT4 (Prop_lut4_I1_O)        0.124     0.592 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.797     1.390    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.514 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.152    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I5_O)        0.124     2.276 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.080     3.355    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X1Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X1Y25          FDRE (Setup_fdre_C_R)       -0.429     3.667    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]
  -------------------------------------------------------------------
                         required time                          3.667    
                         arrival time                          -3.355    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.317ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 0.828ns (19.956%)  route 3.321ns (80.044%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.812     0.468    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y24          LUT4 (Prop_lut4_I1_O)        0.124     0.592 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.797     1.390    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.514 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.152    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I5_O)        0.124     2.276 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.073     3.349    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X4Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[17]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X4Y26          FDRE (Setup_fdre_C_R)       -0.429     3.667    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          3.667    
                         arrival time                          -3.349    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 0.828ns (19.956%)  route 3.321ns (80.044%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.812     0.468    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y24          LUT4 (Prop_lut4_I1_O)        0.124     0.592 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.797     1.390    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.514 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.152    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I5_O)        0.124     2.276 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.073     3.349    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X4Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[18]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X4Y26          FDRE (Setup_fdre_C_R)       -0.429     3.667    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          3.667    
                         arrival time                          -3.349    
  -------------------------------------------------------------------
                         slack                                  0.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.807%)  route 0.092ns (33.193%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y27          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/Q
                         net (fo=1, routed)           0.092    -0.333    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in[1]
    SLICE_X3Y26          LUT5 (Prop_lut5_I1_O)        0.045    -0.288 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[1]_i_1_n_0
    SLICE_X3Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/C
                         clock pessimism              0.250    -0.555    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.092    -0.463    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.228%)  route 0.108ns (36.772%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.320    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in[2]
    SLICE_X3Y26          LUT6 (Prop_lut6_I1_O)        0.045    -0.275 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[2]_i_1_n_0
    SLICE_X3Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
                         clock pessimism              0.250    -0.555    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.092    -0.463    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.117%)  route 0.146ns (50.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]/Q
                         net (fo=2, routed)           0.146    -0.281    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]
    SLICE_X2Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[18]/C
                         clock pessimism              0.250    -0.555    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.083    -0.472    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[18]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.909%)  route 0.142ns (50.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[11]/Q
                         net (fo=2, routed)           0.142    -0.287    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[11]
    SLICE_X2Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[11]/C
                         clock pessimism              0.269    -0.537    
    SLICE_X2Y25          FDRE (Hold_fdre_C_D)         0.059    -0.478    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[11]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.220%)  route 0.134ns (48.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/Q
                         net (fo=2, routed)           0.134    -0.294    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]
    SLICE_X3Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/C
                         clock pessimism              0.269    -0.537    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.047    -0.490    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.730%)  route 0.115ns (38.270%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y27          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/Q
                         net (fo=3, routed)           0.115    -0.310    Driver_MIPI0/Data_Read/U0/clock_system_inst/start_dly[1]
    SLICE_X1Y27          LUT6 (Prop_lut6_I2_O)        0.045    -0.265 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826    -0.803    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y27          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
                         clock pessimism              0.250    -0.553    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.092    -0.461    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.525%)  route 0.116ns (38.475%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y27          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/Q
                         net (fo=3, routed)           0.116    -0.309    Driver_MIPI0/Data_Read/U0/clock_system_inst/start_dly[1]
    SLICE_X1Y27          LUT4 (Prop_lut4_I3_O)        0.045    -0.264 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[1]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826    -0.803    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y27          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/C
                         clock pessimism              0.250    -0.553    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.091    -0.462    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.538%)  route 0.162ns (53.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y22          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/Q
                         net (fo=2, routed)           0.162    -0.263    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]
    SLICE_X3Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/C
                         clock pessimism              0.250    -0.556    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.075    -0.481    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.377%)  route 0.138ns (42.623%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/Q
                         net (fo=1, routed)           0.138    -0.290    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in[3]
    SLICE_X3Y26          LUT5 (Prop_lut5_I1_O)        0.045    -0.245 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[3]_i_1_n_0
    SLICE_X3Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/C
                         clock pessimism              0.250    -0.555    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.091    -0.464    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.020%)  route 0.179ns (55.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/Q
                         net (fo=2, routed)           0.179    -0.248    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]
    SLICE_X2Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]/C
                         clock pessimism              0.250    -0.555    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.084    -0.471    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y0  Driver_MIPI0/Data_Read/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0/REFCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X0Y26     Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/C
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1    clk_10/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X2Y22      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_sr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X4Y28      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.invers_clk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X4Y20      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.req_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X3Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X3Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X3Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  Driver_MIPI0/Data_Read/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y22      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_sr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X9Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X9Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y22      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_sr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y28      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.invers_clk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y20      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.req_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       97.337ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.337ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.642ns (32.049%)  route 1.361ns (67.951%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.276 f  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.833     0.557    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y1          LUT3 (Prop_lut3_I2_O)        0.124     0.681 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.528     1.209    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.583    99.181    
                         clock uncertainty           -0.111    99.071    
    SLICE_X30Y0          FDRE (Setup_fdre_C_R)       -0.524    98.547    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         98.547    
                         arrival time                          -1.209    
  -------------------------------------------------------------------
                         slack                                 97.337    

Slack (MET) :             97.337ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.642ns (32.049%)  route 1.361ns (67.951%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.276 f  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.833     0.557    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y1          LUT3 (Prop_lut3_I2_O)        0.124     0.681 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.528     1.209    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.583    99.181    
                         clock uncertainty           -0.111    99.071    
    SLICE_X30Y0          FDRE (Setup_fdre_C_R)       -0.524    98.547    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         98.547    
                         arrival time                          -1.209    
  -------------------------------------------------------------------
                         slack                                 97.337    

Slack (MET) :             97.337ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.642ns (32.049%)  route 1.361ns (67.951%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.276 f  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.833     0.557    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y1          LUT3 (Prop_lut3_I2_O)        0.124     0.681 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.528     1.209    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.583    99.181    
                         clock uncertainty           -0.111    99.071    
    SLICE_X30Y0          FDRE (Setup_fdre_C_R)       -0.524    98.547    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         98.547    
                         arrival time                          -1.209    
  -------------------------------------------------------------------
                         slack                                 97.337    

Slack (MET) :             97.337ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.642ns (32.049%)  route 1.361ns (67.951%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.276 f  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.833     0.557    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y1          LUT3 (Prop_lut3_I2_O)        0.124     0.681 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.528     1.209    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.583    99.181    
                         clock uncertainty           -0.111    99.071    
    SLICE_X30Y0          FDRE (Setup_fdre_C_R)       -0.524    98.547    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         98.547    
                         arrival time                          -1.209    
  -------------------------------------------------------------------
                         slack                                 97.337    

Slack (MET) :             97.633ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.773ns (37.031%)  route 1.314ns (62.969%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.478    -0.316 f  Diver_OV5647_Init/Req_Cnt_reg[1]/Q
                         net (fo=6, routed)           0.980     0.665    Diver_OV5647_Init/Req_Cnt_reg_n_0_[1]
    SLICE_X30Y1          LUT6 (Prop_lut6_I3_O)        0.295     0.960 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.334     1.294    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.608    99.206    
                         clock uncertainty           -0.111    99.096    
    SLICE_X30Y0          FDRE (Setup_fdre_C_CE)      -0.169    98.927    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         98.927    
                         arrival time                          -1.294    
  -------------------------------------------------------------------
                         slack                                 97.633    

Slack (MET) :             97.633ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.773ns (37.031%)  route 1.314ns (62.969%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.478    -0.316 f  Diver_OV5647_Init/Req_Cnt_reg[1]/Q
                         net (fo=6, routed)           0.980     0.665    Diver_OV5647_Init/Req_Cnt_reg_n_0_[1]
    SLICE_X30Y1          LUT6 (Prop_lut6_I3_O)        0.295     0.960 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.334     1.294    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.608    99.206    
                         clock uncertainty           -0.111    99.096    
    SLICE_X30Y0          FDRE (Setup_fdre_C_CE)      -0.169    98.927    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         98.927    
                         arrival time                          -1.294    
  -------------------------------------------------------------------
                         slack                                 97.633    

Slack (MET) :             97.633ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.773ns (37.031%)  route 1.314ns (62.969%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.478    -0.316 f  Diver_OV5647_Init/Req_Cnt_reg[1]/Q
                         net (fo=6, routed)           0.980     0.665    Diver_OV5647_Init/Req_Cnt_reg_n_0_[1]
    SLICE_X30Y1          LUT6 (Prop_lut6_I3_O)        0.295     0.960 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.334     1.294    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.608    99.206    
                         clock uncertainty           -0.111    99.096    
    SLICE_X30Y0          FDRE (Setup_fdre_C_CE)      -0.169    98.927    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         98.927    
                         arrival time                          -1.294    
  -------------------------------------------------------------------
                         slack                                 97.633    

Slack (MET) :             97.633ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.773ns (37.031%)  route 1.314ns (62.969%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.478    -0.316 f  Diver_OV5647_Init/Req_Cnt_reg[1]/Q
                         net (fo=6, routed)           0.980     0.665    Diver_OV5647_Init/Req_Cnt_reg_n_0_[1]
    SLICE_X30Y1          LUT6 (Prop_lut6_I3_O)        0.295     0.960 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.334     1.294    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.608    99.206    
                         clock uncertainty           -0.111    99.096    
    SLICE_X30Y0          FDRE (Setup_fdre_C_CE)      -0.169    98.927    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         98.927    
                         arrival time                          -1.294    
  -------------------------------------------------------------------
                         slack                                 97.633    

Slack (MET) :             98.178ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.763ns  (logic 0.773ns (43.836%)  route 0.990ns (56.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.478    -0.316 f  Diver_OV5647_Init/Req_Cnt_reg[1]/Q
                         net (fo=6, routed)           0.990     0.675    Diver_OV5647_Init/Req_Cnt_reg_n_0_[1]
    SLICE_X30Y1          LUT6 (Prop_lut6_I2_O)        0.295     0.970 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000     0.970    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism              0.583    99.181    
                         clock uncertainty           -0.111    99.071    
    SLICE_X30Y1          FDRE (Setup_fdre_C_D)        0.077    99.148    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                         99.148    
                         arrival time                          -0.970    
  -------------------------------------------------------------------
                         slack                                 98.178    

Slack (MET) :             98.473ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.779ns (52.154%)  route 0.715ns (47.846%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.478    -0.316 f  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.715     0.399    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X30Y0          LUT4 (Prop_lut4_I0_O)        0.301     0.700 r  Diver_OV5647_Init/Req_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.700    Diver_OV5647_Init/Req_Cnt[0]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.608    99.206    
                         clock uncertainty           -0.111    99.096    
    SLICE_X30Y0          FDRE (Setup_fdre_C_D)        0.077    99.173    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         99.173    
                         arrival time                          -0.700    
  -------------------------------------------------------------------
                         slack                                 98.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  Diver_OV5647_Init/Req_Cnt_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.221    Diver_OV5647_Init/Req_Cnt_reg_n_0_[0]
    SLICE_X30Y0          LUT4 (Prop_lut4_I3_O)        0.043    -0.178 r  Diver_OV5647_Init/Req_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    Diver_OV5647_Init/Req_Cnt[1]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.234    -0.559    
    SLICE_X30Y0          FDRE (Hold_fdre_C_D)         0.131    -0.428    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  Diver_OV5647_Init/Req_Cnt_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.221    Diver_OV5647_Init/Req_Cnt_reg_n_0_[0]
    SLICE_X30Y0          LUT4 (Prop_lut4_I2_O)        0.043    -0.178 r  Diver_OV5647_Init/Req_Cnt[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.178    Diver_OV5647_Init/Req_Cnt[3]_i_3_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.234    -0.559    
    SLICE_X30Y0          FDRE (Hold_fdre_C_D)         0.131    -0.428    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  Diver_OV5647_Init/Req_Cnt_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.221    Diver_OV5647_Init/Req_Cnt_reg_n_0_[0]
    SLICE_X30Y0          LUT4 (Prop_lut4_I3_O)        0.045    -0.176 r  Diver_OV5647_Init/Req_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    Diver_OV5647_Init/Req_Cnt[2]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.234    -0.559    
    SLICE_X30Y0          FDRE (Hold_fdre_C_D)         0.121    -0.438    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.395 f  Diver_OV5647_Init/Req_Cnt_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.221    Diver_OV5647_Init/Req_Cnt_reg_n_0_[0]
    SLICE_X30Y0          LUT4 (Prop_lut4_I3_O)        0.045    -0.176 r  Diver_OV5647_Init/Req_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    Diver_OV5647_Init/Req_Cnt[0]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.234    -0.559    
    SLICE_X30Y0          FDRE (Hold_fdre_C_D)         0.120    -0.439    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.209ns (51.012%)  route 0.201ns (48.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.201    -0.195    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y1          LUT6 (Prop_lut6_I1_O)        0.045    -0.150 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000    -0.150    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism              0.234    -0.559    
    SLICE_X30Y1          FDRE (Hold_fdre_C_D)         0.120    -0.439    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.209ns (39.750%)  route 0.317ns (60.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.201    -0.195    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y1          LUT6 (Prop_lut6_I2_O)        0.045    -0.150 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.116    -0.034    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.250    -0.543    
    SLICE_X30Y0          FDRE (Hold_fdre_C_CE)       -0.016    -0.559    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.209ns (39.750%)  route 0.317ns (60.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.201    -0.195    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y1          LUT6 (Prop_lut6_I2_O)        0.045    -0.150 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.116    -0.034    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.250    -0.543    
    SLICE_X30Y0          FDRE (Hold_fdre_C_CE)       -0.016    -0.559    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.209ns (39.750%)  route 0.317ns (60.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.201    -0.195    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y1          LUT6 (Prop_lut6_I2_O)        0.045    -0.150 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.116    -0.034    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.250    -0.543    
    SLICE_X30Y0          FDRE (Hold_fdre_C_CE)       -0.016    -0.559    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.209ns (39.750%)  route 0.317ns (60.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.201    -0.195    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y1          LUT6 (Prop_lut6_I2_O)        0.045    -0.150 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.116    -0.034    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.250    -0.543    
    SLICE_X30Y0          FDRE (Hold_fdre_C_CE)       -0.016    -0.559    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.209ns (29.892%)  route 0.490ns (70.108%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.395 f  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.312    -0.084    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y1          LUT3 (Prop_lut3_I2_O)        0.045    -0.039 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.178     0.140    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.250    -0.543    
    SLICE_X30Y0          FDRE (Hold_fdre_C_R)         0.009    -0.534    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.674    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y4    clk_10/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X30Y0      Diver_OV5647_Init/Req_Cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X30Y0      Diver_OV5647_Init/Req_Cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X30Y0      Diver_OV5647_Init/Req_Cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X30Y0      Diver_OV5647_Init/Req_Cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X30Y1      Diver_OV5647_Init/Write_Flag_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y0      Diver_OV5647_Init/Req_Cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y0      Diver_OV5647_Init/Req_Cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y0      Diver_OV5647_Init/Req_Cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y0      Diver_OV5647_Init/Req_Cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y1      Diver_OV5647_Init/Write_Flag_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y0      Diver_OV5647_Init/Req_Cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y0      Diver_OV5647_Init/Req_Cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y0      Diver_OV5647_Init/Req_Cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y0      Diver_OV5647_Init/Req_Cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y1      Diver_OV5647_Init/Write_Flag_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y0      Diver_OV5647_Init/Req_Cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y0      Diver_OV5647_Init/Req_Cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y0      Diver_OV5647_Init/Req_Cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y0      Diver_OV5647_Init/Req_Cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y1      Diver_OV5647_Init/Write_Flag_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y0      Diver_OV5647_Init/Req_Cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y0      Diver_OV5647_Init/Req_Cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y0      Diver_OV5647_Init/Req_Cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y0      Diver_OV5647_Init/Req_Cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y1      Diver_OV5647_Init/Write_Flag_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    clk_10/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_4/inst/clk_in1
  To Clock:  clk_4/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_4/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_4/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_4/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_4/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_4/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_4/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_4/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_4/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { clk_4/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.500       0.345      BUFGCTRL_X0Y2    clk_4/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.500       1.251      MMCME2_ADV_X0Y0  clk_4/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.500       210.860    MMCME2_ADV_X0Y0  clk_4/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_4/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y7    clk_4/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_4/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_4/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_4/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_4/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dphy_hs_clock_p
  To Clock:  dphy_hs_clock_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.606ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dphy_hs_clock_p
Waveform(ns):       { 0.000 2.380 }
Period(ns):         4.761
Sources:            { Clk_Rx_Data_P }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCTRL/I0     n/a            2.155         4.761       2.606      BUFGCTRL_X0Y5  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/I0
Min Period  n/a     BUFGCTRL/I1     n/a            2.155         4.761       2.606      BUFGCTRL_X0Y5  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/I1
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         4.761       3.094      ILOGIC_X0Y16   Driver_MIPI0/Data_Read/U0/bits_gen[0].line_if_inst/ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         4.761       3.094      ILOGIC_X0Y16   Driver_MIPI0/Data_Read/U0/bits_gen[0].line_if_inst/ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         4.761       3.094      ILOGIC_X0Y2    Driver_MIPI0/Data_Read/U0/bits_gen[1].line_if_inst/ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         4.761       3.094      ILOGIC_X0Y2    Driver_MIPI0/Data_Read/U0/bits_gen[1].line_if_inst/ISERDESE2_inst/CLKB
Min Period  n/a     BUFMRCE/I       n/a            1.666         4.761       3.095      BUFMRCE_X0Y1   Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/I
Min Period  n/a     BUFIO/I         n/a            1.666         4.761       3.095      BUFIO_X0Y1     Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFIO_inst/I
Min Period  n/a     BUFR/I          n/a            1.666         4.761       3.095      BUFR_X0Y1      Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  pclk
  To Clock:  pclk

Setup :           39  Failing Endpoints,  Worst Slack      -10.177ns,  Total Violation     -197.779ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.542ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.177ns  (required time - arrival time)
  Source:                 Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_S_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.044ns  (pclk rise@19.044ns - pclk rise@0.000ns)
  Data Path Delay:        29.188ns  (logic 17.582ns (60.236%)  route 11.606ns (39.764%))
  Logic Levels:           56  (CARRY4=44 LUT3=9 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.034ns = ( 29.078 - 19.044 ) 
    Source Clock Delay      (SCD):    11.418ns
    Clock Pessimism Removal (CPR):    1.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901     0.901 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.901    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.717 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796     3.513    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.637 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.698     4.335    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     4.431 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142     6.573    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103     6.676 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339     8.015    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     8.997 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713     9.710    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.806 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=769, routed)         1.611    11.418    Image_Process_Edge/RGB_To_HSV0/clk_100MHz_out
    SLICE_X24Y19         FDRE                                         r  Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_S_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y19         FDRE (Prop_fdre_C_Q)         0.518    11.936 f  Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_S_reg[0]/Q
                         net (fo=21, routed)          0.868    12.803    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_S[0]
    SLICE_X24Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.927 r  Image_Process_Edge/RGB_To_HSV0/HSV_S[7]_i_106/O
                         net (fo=13, routed)          0.650    13.577    Image_Process_Edge/RGB_To_HSV0/HSV_S[7]_i_106_n_0
    SLICE_X23Y18         LUT4 (Prop_lut4_I1_O)        0.124    13.701 r  Image_Process_Edge/RGB_To_HSV0/HSV_S[7]_i_98/O
                         net (fo=4, routed)           0.590    14.291    Image_Process_Edge/RGB_To_HSV0/HSV_S[7]_i_98_n_0
    SLICE_X22Y17         LUT4 (Prop_lut4_I0_O)        0.124    14.415 r  Image_Process_Edge/RGB_To_HSV0/HSV_S[7]_i_104/O
                         net (fo=1, routed)           0.000    14.415    Image_Process_Edge/RGB_To_HSV0/HSV_S[7]_i_104_n_0
    SLICE_X22Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.948 r  Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[7]_i_80/CO[3]
                         net (fo=1, routed)           0.000    14.948    Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[7]_i_80_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.065 r  Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.065    Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[7]_i_77_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.319 r  Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[7]_i_76/CO[0]
                         net (fo=11, routed)          0.789    16.107    Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[7]_i_76_n_3
    SLICE_X21Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    16.930 r  Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000    16.930    Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[7]_i_68_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.044 r  Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000    17.044    Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[7]_i_65_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.201 r  Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[7]_i_64/CO[1]
                         net (fo=11, routed)          0.641    17.842    Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[7]_i_64_n_2
    SLICE_X20Y17         LUT3 (Prop_lut3_I0_O)        0.329    18.171 r  Image_Process_Edge/RGB_To_HSV0/HSV_S[7]_i_75/O
                         net (fo=1, routed)           0.000    18.171    Image_Process_Edge/RGB_To_HSV0/HSV_S[7]_i_75_n_0
    SLICE_X20Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.721 r  Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    18.721    Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[7]_i_56_n_0
    SLICE_X20Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.835 r  Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.835    Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[7]_i_53_n_0
    SLICE_X20Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.992 r  Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[7]_i_52/CO[1]
                         net (fo=11, routed)          0.603    19.595    Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[7]_i_52_n_2
    SLICE_X20Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    20.380 r  Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.380    Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[7]_i_44_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.494 r  Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.494    Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[7]_i_41_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.651 r  Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[7]_i_40/CO[1]
                         net (fo=11, routed)          0.702    21.353    Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[7]_i_40_n_2
    SLICE_X19Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.138 r  Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    22.138    Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[7]_i_32_n_0
    SLICE_X19Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.252 r  Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.252    Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[7]_i_29_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.409 r  Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[7]_i_28/CO[1]
                         net (fo=11, routed)          0.650    23.059    Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[7]_i_28_n_2
    SLICE_X18Y20         LUT3 (Prop_lut3_I0_O)        0.329    23.388 r  Image_Process_Edge/RGB_To_HSV0/HSV_S[7]_i_39/O
                         net (fo=1, routed)           0.000    23.388    Image_Process_Edge/RGB_To_HSV0/HSV_S[7]_i_39_n_0
    SLICE_X18Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.921 r  Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    23.921    Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[7]_i_17_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.038 r  Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    24.038    Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[7]_i_14_n_0
    SLICE_X18Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.195 r  Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[7]_i_13/CO[1]
                         net (fo=11, routed)          0.613    24.808    Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[7]_i_13_n_2
    SLICE_X20Y24         LUT3 (Prop_lut3_I0_O)        0.332    25.140 r  Image_Process_Edge/RGB_To_HSV0/HSV_S[7]_i_20/O
                         net (fo=1, routed)           0.000    25.140    Image_Process_Edge/RGB_To_HSV0/HSV_S[7]_i_20_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.690 r  Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.009    25.699    Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[7]_i_4_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.856 r  Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[7]_i_3/CO[1]
                         net (fo=11, routed)          0.652    26.508    Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[7]_i_3_n_2
    SLICE_X21Y23         LUT3 (Prop_lut3_I0_O)        0.329    26.837 r  Image_Process_Edge/RGB_To_HSV0/HSV_S[7]_i_24/O
                         net (fo=1, routed)           0.000    26.837    Image_Process_Edge/RGB_To_HSV0/HSV_S[7]_i_24_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.387 r  Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    27.387    Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[7]_i_7_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.501 r  Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.009    27.510    Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[7]_i_2_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.688 r  Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[7]_i_1/CO[1]
                         net (fo=12, routed)          0.851    28.538    Image_Process_Edge/RGB_To_HSV0/Res_S[7]
    SLICE_X23Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    29.323 r  Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.009    29.332    Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[6]_i_5_n_0
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.446 r  Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.446    Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[6]_i_2_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    29.624 r  Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[6]_i_1/CO[1]
                         net (fo=12, routed)          0.680    30.305    Image_Process_Edge/RGB_To_HSV0/Res_S[6]
    SLICE_X22Y24         LUT3 (Prop_lut3_I0_O)        0.329    30.634 r  Image_Process_Edge/RGB_To_HSV0/HSV_S[5]_i_12/O
                         net (fo=1, routed)           0.000    30.634    Image_Process_Edge/RGB_To_HSV0/HSV_S[5]_i_12_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.167 r  Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.009    31.176    Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[5]_i_5_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.293 r  Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.293    Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[5]_i_2_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    31.472 r  Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[5]_i_1/CO[1]
                         net (fo=12, routed)          0.836    32.308    Image_Process_Edge/RGB_To_HSV0/Res_S[5]
    SLICE_X19Y23         LUT3 (Prop_lut3_I0_O)        0.332    32.640 r  Image_Process_Edge/RGB_To_HSV0/HSV_S[4]_i_12/O
                         net (fo=1, routed)           0.000    32.640    Image_Process_Edge/RGB_To_HSV0/HSV_S[4]_i_12_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.190 r  Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.190    Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[4]_i_5_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.304 r  Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.009    33.313    Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[4]_i_2_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    33.491 r  Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[4]_i_1/CO[1]
                         net (fo=12, routed)          0.680    34.172    Image_Process_Edge/RGB_To_HSV0/Res_S[4]
    SLICE_X18Y23         LUT3 (Prop_lut3_I0_O)        0.329    34.501 r  Image_Process_Edge/RGB_To_HSV0/HSV_S[3]_i_12/O
                         net (fo=1, routed)           0.000    34.501    Image_Process_Edge/RGB_To_HSV0/HSV_S[3]_i_12_n_0
    SLICE_X18Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.034 r  Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.034    Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[3]_i_5_n_0
    SLICE_X18Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.151 r  Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.009    35.160    Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[3]_i_2_n_0
    SLICE_X18Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    35.339 r  Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[3]_i_1/CO[1]
                         net (fo=12, routed)          0.595    35.933    Image_Process_Edge/RGB_To_HSV0/Res_S[3]
    SLICE_X18Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    36.736 r  Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.736    Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[2]_i_5_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.853 r  Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.853    Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[2]_i_2_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    37.032 r  Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[2]_i_1/CO[1]
                         net (fo=12, routed)          0.500    37.533    Image_Process_Edge/RGB_To_HSV0/Res_S[2]
    SLICE_X19Y27         LUT3 (Prop_lut3_I0_O)        0.332    37.865 r  Image_Process_Edge/RGB_To_HSV0/HSV_S[1]_i_12/O
                         net (fo=1, routed)           0.000    37.865    Image_Process_Edge/RGB_To_HSV0/HSV_S[1]_i_12_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.415 r  Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.415    Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[1]_i_5_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.529 r  Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.529    Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[1]_i_2_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    38.707 r  Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[1]_i_1/CO[1]
                         net (fo=12, routed)          0.654    39.360    Image_Process_Edge/RGB_To_HSV0/Res_S[1]
    SLICE_X21Y28         LUT3 (Prop_lut3_I0_O)        0.329    39.689 r  Image_Process_Edge/RGB_To_HSV0/HSV_S[0]_i_12/O
                         net (fo=1, routed)           0.000    39.689    Image_Process_Edge/RGB_To_HSV0/HSV_S[0]_i_12_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.221 r  Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.221    Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[0]_i_4_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.335 r  Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.335    Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[0]_i_2_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.606 r  Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[0]_i_1/CO[0]
                         net (fo=1, routed)           0.000    40.606    Image_Process_Edge/RGB_To_HSV0/Res_S[0]
    SLICE_X21Y30         FDRE                                         r  Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=769, routed)         1.488    29.078    Image_Process_Edge/RGB_To_HSV0/clk_100MHz_out
    SLICE_X21Y30         FDRE                                         r  Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[0]/C
                         clock pessimism              1.341    30.419    
                         clock uncertainty           -0.035    30.383    
    SLICE_X21Y30         FDRE (Setup_fdre_C_D)        0.046    30.429    Image_Process_Edge/RGB_To_HSV0/HSV_S_reg[0]
  -------------------------------------------------------------------
                         required time                         30.429    
                         arrival time                         -40.606    
  -------------------------------------------------------------------
                         slack                                -10.177    

Slack (VIOLATED) :        -9.227ns  (required time - arrival time)
  Source:                 Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Image_Process_Edge/RGB_To_HSV0/HSV_H_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.044ns  (pclk rise@19.044ns - pclk rise@0.000ns)
  Data Path Delay:        28.305ns  (logic 17.538ns (61.961%)  route 10.767ns (38.039%))
  Logic Levels:           58  (CARRY4=44 LUT1=1 LUT2=1 LUT3=10 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.041ns = ( 29.085 - 19.044 ) 
    Source Clock Delay      (SCD):    11.422ns
    Clock Pessimism Removal (CPR):    1.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901     0.901 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.901    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.717 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796     3.513    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.637 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.698     4.335    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     4.431 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142     6.573    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103     6.676 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339     8.015    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     8.997 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713     9.710    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.806 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=769, routed)         1.615    11.422    Image_Process_Edge/RGB_To_HSV0/clk_100MHz_out
    SLICE_X31Y17         FDRE                                         r  Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDRE (Prop_fdre_C_Q)         0.456    11.878 f  Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[3]/Q
                         net (fo=18, routed)          0.848    12.725    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H[3]
    SLICE_X30Y18         LUT6 (Prop_lut6_I0_O)        0.124    12.849 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry_i_9/O
                         net (fo=13, routed)          0.499    13.348    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X29Y17         LUT6 (Prop_lut6_I1_O)        0.124    13.472 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry_i_8/O
                         net (fo=1, routed)           0.425    13.898    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry_i_8_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.535 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000    14.535    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.652 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.652    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry__0_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.906 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.669    15.575    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry__1_n_3
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.367    15.942 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_48/O
                         net (fo=1, routed)           0.000    15.942    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_48_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.492 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.492    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_32_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.606 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    16.606    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_29_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.763 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.525    17.287    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X28Y20         LUT3 (Prop_lut3_I0_O)        0.329    17.616 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_39/O
                         net (fo=1, routed)           0.000    17.616    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_39_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.149 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.149    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_20_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.266 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.266    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_17_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.423 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.604    19.028    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_1[0]
    SLICE_X28Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    19.831 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.831    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_11_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.948 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.009    19.957    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_8_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.114 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.724    20.837    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_3[0]
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.332    21.169 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_53/O
                         net (fo=1, routed)           0.000    21.169    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_53_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.719 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.719    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_31_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.833 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.833    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_4_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.990 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.650    22.640    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_5[0]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.329    22.969 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_50/O
                         net (fo=1, routed)           0.000    22.969    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_50_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.502 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000    23.502    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_26_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.619 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    23.619    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_14_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.776 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_2/CO[1]
                         net (fo=12, routed)          0.573    24.349    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_7[0]
    SLICE_X24Y22         LUT3 (Prop_lut3_I0_O)        0.332    24.681 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_47/O
                         net (fo=1, routed)           0.000    24.681    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_47_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.214 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.214    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_25_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.331 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    25.331    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_13_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.488 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.500    25.988    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_9[0]
    SLICE_X25Y23         LUT3 (Prop_lut3_I0_O)        0.332    26.320 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_56/O
                         net (fo=1, routed)           0.000    26.320    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_56_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.870 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    26.870    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_36_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.984 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.009    26.993    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_17_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.150 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.535    27.686    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_11[0]
    SLICE_X26Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    28.486 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.486    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_13_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.603 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.603    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_20_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.760 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.803    29.563    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_13[0]
    SLICE_X27Y24         LUT3 (Prop_lut3_I0_O)        0.332    29.895 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_36/O
                         net (fo=1, routed)           0.000    29.895    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_36_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.445 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.009    30.454    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.568 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.568    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_10_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.725 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.690    31.415    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_15[0]
    SLICE_X27Y29         LUT3 (Prop_lut3_I0_O)        0.329    31.744 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_29/O
                         net (fo=1, routed)           0.000    31.744    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_29_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.294 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.294    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.451 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_9/CO[1]
                         net (fo=13, routed)          0.758    33.209    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_17[0]
    SLICE_X26Y29         LUT3 (Prop_lut3_I0_O)        0.329    33.538 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_23/O
                         net (fo=1, routed)           0.000    33.538    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_23_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    33.914 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.914    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.031 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    34.031    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.188 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.718    34.906    Image_Process_Edge/RGB_To_HSV0/Res_H[2]
    SLICE_X25Y27         LUT2 (Prop_lut2_I0_O)        0.332    35.238 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    35.238    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.788 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.788    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.902 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.902    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.059 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.660    36.719    Image_Process_Edge/RGB_To_HSV0/Res_H[1]
    SLICE_X24Y26         LUT3 (Prop_lut3_I0_O)        0.329    37.048 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_5/O
                         net (fo=1, routed)           0.000    37.048    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_5_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.581 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    37.581    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.698 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.698    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    37.952 f  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.558    38.511    Image_Process_Edge/RGB_To_HSV0/Res_H[0]
    SLICE_X24Y30         LUT1 (Prop_lut1_I0_O)        0.367    38.878 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_8/O
                         net (fo=1, routed)           0.000    38.878    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_8_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    39.391 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry/CO[3]
                         net (fo=1, routed)           0.000    39.391    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.508 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    39.508    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    39.727 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1/O[0]
                         net (fo=1, routed)           0.000    39.727    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_n_7
    SLICE_X24Y32         FDRE                                         r  Image_Process_Edge/RGB_To_HSV0/HSV_H_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=769, routed)         1.495    29.085    Image_Process_Edge/RGB_To_HSV0/clk_100MHz_out
    SLICE_X24Y32         FDRE                                         r  Image_Process_Edge/RGB_To_HSV0/HSV_H_reg[8]/C
                         clock pessimism              1.341    30.426    
                         clock uncertainty           -0.035    30.390    
    SLICE_X24Y32         FDRE (Setup_fdre_C_D)        0.109    30.499    Image_Process_Edge/RGB_To_HSV0/HSV_H_reg[8]
  -------------------------------------------------------------------
                         required time                         30.499    
                         arrival time                         -39.727    
  -------------------------------------------------------------------
                         slack                                 -9.227    

Slack (VIOLATED) :        -9.216ns  (required time - arrival time)
  Source:                 Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Image_Process_Edge/RGB_To_HSV0/HSV_H_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.044ns  (pclk rise@19.044ns - pclk rise@0.000ns)
  Data Path Delay:        28.292ns  (logic 17.525ns (61.943%)  route 10.767ns (38.057%))
  Logic Levels:           57  (CARRY4=43 LUT1=1 LUT2=1 LUT3=10 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.039ns = ( 29.083 - 19.044 ) 
    Source Clock Delay      (SCD):    11.422ns
    Clock Pessimism Removal (CPR):    1.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901     0.901 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.901    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.717 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796     3.513    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.637 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.698     4.335    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     4.431 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142     6.573    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103     6.676 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339     8.015    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     8.997 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713     9.710    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.806 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=769, routed)         1.615    11.422    Image_Process_Edge/RGB_To_HSV0/clk_100MHz_out
    SLICE_X31Y17         FDRE                                         r  Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDRE (Prop_fdre_C_Q)         0.456    11.878 f  Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[3]/Q
                         net (fo=18, routed)          0.848    12.725    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H[3]
    SLICE_X30Y18         LUT6 (Prop_lut6_I0_O)        0.124    12.849 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry_i_9/O
                         net (fo=13, routed)          0.499    13.348    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X29Y17         LUT6 (Prop_lut6_I1_O)        0.124    13.472 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry_i_8/O
                         net (fo=1, routed)           0.425    13.898    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry_i_8_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.535 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000    14.535    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.652 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.652    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry__0_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.906 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.669    15.575    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry__1_n_3
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.367    15.942 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_48/O
                         net (fo=1, routed)           0.000    15.942    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_48_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.492 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.492    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_32_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.606 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    16.606    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_29_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.763 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.525    17.287    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X28Y20         LUT3 (Prop_lut3_I0_O)        0.329    17.616 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_39/O
                         net (fo=1, routed)           0.000    17.616    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_39_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.149 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.149    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_20_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.266 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.266    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_17_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.423 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.604    19.028    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_1[0]
    SLICE_X28Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    19.831 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.831    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_11_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.948 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.009    19.957    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_8_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.114 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.724    20.837    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_3[0]
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.332    21.169 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_53/O
                         net (fo=1, routed)           0.000    21.169    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_53_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.719 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.719    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_31_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.833 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.833    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_4_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.990 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.650    22.640    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_5[0]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.329    22.969 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_50/O
                         net (fo=1, routed)           0.000    22.969    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_50_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.502 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000    23.502    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_26_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.619 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    23.619    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_14_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.776 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_2/CO[1]
                         net (fo=12, routed)          0.573    24.349    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_7[0]
    SLICE_X24Y22         LUT3 (Prop_lut3_I0_O)        0.332    24.681 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_47/O
                         net (fo=1, routed)           0.000    24.681    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_47_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.214 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.214    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_25_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.331 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    25.331    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_13_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.488 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.500    25.988    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_9[0]
    SLICE_X25Y23         LUT3 (Prop_lut3_I0_O)        0.332    26.320 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_56/O
                         net (fo=1, routed)           0.000    26.320    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_56_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.870 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    26.870    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_36_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.984 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.009    26.993    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_17_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.150 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.535    27.686    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_11[0]
    SLICE_X26Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    28.486 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.486    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_13_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.603 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.603    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_20_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.760 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.803    29.563    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_13[0]
    SLICE_X27Y24         LUT3 (Prop_lut3_I0_O)        0.332    29.895 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_36/O
                         net (fo=1, routed)           0.000    29.895    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_36_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.445 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.009    30.454    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.568 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.568    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_10_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.725 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.690    31.415    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_15[0]
    SLICE_X27Y29         LUT3 (Prop_lut3_I0_O)        0.329    31.744 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_29/O
                         net (fo=1, routed)           0.000    31.744    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_29_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.294 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.294    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.451 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_9/CO[1]
                         net (fo=13, routed)          0.758    33.209    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_17[0]
    SLICE_X26Y29         LUT3 (Prop_lut3_I0_O)        0.329    33.538 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_23/O
                         net (fo=1, routed)           0.000    33.538    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_23_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    33.914 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.914    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.031 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    34.031    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.188 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.718    34.906    Image_Process_Edge/RGB_To_HSV0/Res_H[2]
    SLICE_X25Y27         LUT2 (Prop_lut2_I0_O)        0.332    35.238 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    35.238    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.788 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.788    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.902 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.902    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.059 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.660    36.719    Image_Process_Edge/RGB_To_HSV0/Res_H[1]
    SLICE_X24Y26         LUT3 (Prop_lut3_I0_O)        0.329    37.048 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_5/O
                         net (fo=1, routed)           0.000    37.048    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_5_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.581 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    37.581    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.698 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.698    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    37.952 f  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.558    38.511    Image_Process_Edge/RGB_To_HSV0/Res_H[0]
    SLICE_X24Y30         LUT1 (Prop_lut1_I0_O)        0.367    38.878 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_8/O
                         net (fo=1, routed)           0.000    38.878    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_8_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    39.391 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry/CO[3]
                         net (fo=1, routed)           0.000    39.391    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.714 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0/O[1]
                         net (fo=1, routed)           0.000    39.714    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_n_6
    SLICE_X24Y31         FDRE                                         r  Image_Process_Edge/RGB_To_HSV0/HSV_H_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=769, routed)         1.493    29.083    Image_Process_Edge/RGB_To_HSV0/clk_100MHz_out
    SLICE_X24Y31         FDRE                                         r  Image_Process_Edge/RGB_To_HSV0/HSV_H_reg[5]/C
                         clock pessimism              1.341    30.424    
                         clock uncertainty           -0.035    30.388    
    SLICE_X24Y31         FDRE (Setup_fdre_C_D)        0.109    30.497    Image_Process_Edge/RGB_To_HSV0/HSV_H_reg[5]
  -------------------------------------------------------------------
                         required time                         30.497    
                         arrival time                         -39.714    
  -------------------------------------------------------------------
                         slack                                 -9.216    

Slack (VIOLATED) :        -9.208ns  (required time - arrival time)
  Source:                 Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Image_Process_Edge/RGB_To_HSV0/HSV_H_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.044ns  (pclk rise@19.044ns - pclk rise@0.000ns)
  Data Path Delay:        28.284ns  (logic 17.517ns (61.933%)  route 10.767ns (38.067%))
  Logic Levels:           57  (CARRY4=43 LUT1=1 LUT2=1 LUT3=10 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.039ns = ( 29.083 - 19.044 ) 
    Source Clock Delay      (SCD):    11.422ns
    Clock Pessimism Removal (CPR):    1.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901     0.901 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.901    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.717 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796     3.513    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.637 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.698     4.335    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     4.431 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142     6.573    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103     6.676 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339     8.015    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     8.997 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713     9.710    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.806 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=769, routed)         1.615    11.422    Image_Process_Edge/RGB_To_HSV0/clk_100MHz_out
    SLICE_X31Y17         FDRE                                         r  Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDRE (Prop_fdre_C_Q)         0.456    11.878 f  Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[3]/Q
                         net (fo=18, routed)          0.848    12.725    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H[3]
    SLICE_X30Y18         LUT6 (Prop_lut6_I0_O)        0.124    12.849 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry_i_9/O
                         net (fo=13, routed)          0.499    13.348    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X29Y17         LUT6 (Prop_lut6_I1_O)        0.124    13.472 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry_i_8/O
                         net (fo=1, routed)           0.425    13.898    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry_i_8_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.535 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000    14.535    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.652 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.652    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry__0_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.906 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.669    15.575    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry__1_n_3
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.367    15.942 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_48/O
                         net (fo=1, routed)           0.000    15.942    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_48_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.492 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.492    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_32_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.606 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    16.606    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_29_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.763 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.525    17.287    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X28Y20         LUT3 (Prop_lut3_I0_O)        0.329    17.616 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_39/O
                         net (fo=1, routed)           0.000    17.616    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_39_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.149 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.149    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_20_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.266 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.266    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_17_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.423 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.604    19.028    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_1[0]
    SLICE_X28Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    19.831 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.831    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_11_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.948 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.009    19.957    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_8_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.114 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.724    20.837    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_3[0]
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.332    21.169 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_53/O
                         net (fo=1, routed)           0.000    21.169    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_53_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.719 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.719    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_31_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.833 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.833    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_4_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.990 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.650    22.640    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_5[0]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.329    22.969 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_50/O
                         net (fo=1, routed)           0.000    22.969    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_50_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.502 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000    23.502    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_26_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.619 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    23.619    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_14_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.776 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_2/CO[1]
                         net (fo=12, routed)          0.573    24.349    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_7[0]
    SLICE_X24Y22         LUT3 (Prop_lut3_I0_O)        0.332    24.681 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_47/O
                         net (fo=1, routed)           0.000    24.681    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_47_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.214 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.214    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_25_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.331 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    25.331    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_13_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.488 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.500    25.988    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_9[0]
    SLICE_X25Y23         LUT3 (Prop_lut3_I0_O)        0.332    26.320 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_56/O
                         net (fo=1, routed)           0.000    26.320    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_56_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.870 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    26.870    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_36_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.984 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.009    26.993    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_17_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.150 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.535    27.686    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_11[0]
    SLICE_X26Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    28.486 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.486    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_13_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.603 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.603    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_20_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.760 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.803    29.563    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_13[0]
    SLICE_X27Y24         LUT3 (Prop_lut3_I0_O)        0.332    29.895 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_36/O
                         net (fo=1, routed)           0.000    29.895    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_36_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.445 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.009    30.454    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.568 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.568    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_10_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.725 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.690    31.415    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_15[0]
    SLICE_X27Y29         LUT3 (Prop_lut3_I0_O)        0.329    31.744 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_29/O
                         net (fo=1, routed)           0.000    31.744    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_29_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.294 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.294    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.451 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_9/CO[1]
                         net (fo=13, routed)          0.758    33.209    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_17[0]
    SLICE_X26Y29         LUT3 (Prop_lut3_I0_O)        0.329    33.538 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_23/O
                         net (fo=1, routed)           0.000    33.538    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_23_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    33.914 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.914    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.031 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    34.031    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.188 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.718    34.906    Image_Process_Edge/RGB_To_HSV0/Res_H[2]
    SLICE_X25Y27         LUT2 (Prop_lut2_I0_O)        0.332    35.238 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    35.238    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.788 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.788    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.902 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.902    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.059 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.660    36.719    Image_Process_Edge/RGB_To_HSV0/Res_H[1]
    SLICE_X24Y26         LUT3 (Prop_lut3_I0_O)        0.329    37.048 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_5/O
                         net (fo=1, routed)           0.000    37.048    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_5_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.581 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    37.581    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.698 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.698    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    37.952 f  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.558    38.511    Image_Process_Edge/RGB_To_HSV0/Res_H[0]
    SLICE_X24Y30         LUT1 (Prop_lut1_I0_O)        0.367    38.878 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_8/O
                         net (fo=1, routed)           0.000    38.878    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_8_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    39.391 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry/CO[3]
                         net (fo=1, routed)           0.000    39.391    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    39.706 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0/O[3]
                         net (fo=1, routed)           0.000    39.706    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_n_4
    SLICE_X24Y31         FDRE                                         r  Image_Process_Edge/RGB_To_HSV0/HSV_H_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=769, routed)         1.493    29.083    Image_Process_Edge/RGB_To_HSV0/clk_100MHz_out
    SLICE_X24Y31         FDRE                                         r  Image_Process_Edge/RGB_To_HSV0/HSV_H_reg[7]/C
                         clock pessimism              1.341    30.424    
                         clock uncertainty           -0.035    30.388    
    SLICE_X24Y31         FDRE (Setup_fdre_C_D)        0.109    30.497    Image_Process_Edge/RGB_To_HSV0/HSV_H_reg[7]
  -------------------------------------------------------------------
                         required time                         30.497    
                         arrival time                         -39.706    
  -------------------------------------------------------------------
                         slack                                 -9.208    

Slack (VIOLATED) :        -9.132ns  (required time - arrival time)
  Source:                 Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Image_Process_Edge/RGB_To_HSV0/HSV_H_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.044ns  (pclk rise@19.044ns - pclk rise@0.000ns)
  Data Path Delay:        28.208ns  (logic 17.441ns (61.830%)  route 10.767ns (38.170%))
  Logic Levels:           57  (CARRY4=43 LUT1=1 LUT2=1 LUT3=10 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.039ns = ( 29.083 - 19.044 ) 
    Source Clock Delay      (SCD):    11.422ns
    Clock Pessimism Removal (CPR):    1.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901     0.901 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.901    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.717 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796     3.513    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.637 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.698     4.335    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     4.431 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142     6.573    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103     6.676 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339     8.015    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     8.997 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713     9.710    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.806 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=769, routed)         1.615    11.422    Image_Process_Edge/RGB_To_HSV0/clk_100MHz_out
    SLICE_X31Y17         FDRE                                         r  Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDRE (Prop_fdre_C_Q)         0.456    11.878 f  Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[3]/Q
                         net (fo=18, routed)          0.848    12.725    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H[3]
    SLICE_X30Y18         LUT6 (Prop_lut6_I0_O)        0.124    12.849 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry_i_9/O
                         net (fo=13, routed)          0.499    13.348    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X29Y17         LUT6 (Prop_lut6_I1_O)        0.124    13.472 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry_i_8/O
                         net (fo=1, routed)           0.425    13.898    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry_i_8_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.535 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000    14.535    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.652 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.652    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry__0_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.906 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.669    15.575    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry__1_n_3
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.367    15.942 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_48/O
                         net (fo=1, routed)           0.000    15.942    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_48_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.492 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.492    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_32_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.606 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    16.606    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_29_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.763 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.525    17.287    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X28Y20         LUT3 (Prop_lut3_I0_O)        0.329    17.616 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_39/O
                         net (fo=1, routed)           0.000    17.616    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_39_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.149 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.149    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_20_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.266 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.266    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_17_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.423 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.604    19.028    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_1[0]
    SLICE_X28Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    19.831 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.831    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_11_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.948 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.009    19.957    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_8_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.114 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.724    20.837    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_3[0]
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.332    21.169 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_53/O
                         net (fo=1, routed)           0.000    21.169    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_53_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.719 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.719    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_31_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.833 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.833    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_4_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.990 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.650    22.640    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_5[0]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.329    22.969 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_50/O
                         net (fo=1, routed)           0.000    22.969    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_50_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.502 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000    23.502    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_26_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.619 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    23.619    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_14_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.776 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_2/CO[1]
                         net (fo=12, routed)          0.573    24.349    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_7[0]
    SLICE_X24Y22         LUT3 (Prop_lut3_I0_O)        0.332    24.681 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_47/O
                         net (fo=1, routed)           0.000    24.681    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_47_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.214 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.214    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_25_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.331 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    25.331    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_13_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.488 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.500    25.988    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_9[0]
    SLICE_X25Y23         LUT3 (Prop_lut3_I0_O)        0.332    26.320 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_56/O
                         net (fo=1, routed)           0.000    26.320    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_56_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.870 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    26.870    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_36_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.984 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.009    26.993    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_17_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.150 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.535    27.686    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_11[0]
    SLICE_X26Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    28.486 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.486    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_13_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.603 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.603    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_20_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.760 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.803    29.563    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_13[0]
    SLICE_X27Y24         LUT3 (Prop_lut3_I0_O)        0.332    29.895 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_36/O
                         net (fo=1, routed)           0.000    29.895    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_36_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.445 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.009    30.454    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.568 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.568    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_10_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.725 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.690    31.415    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_15[0]
    SLICE_X27Y29         LUT3 (Prop_lut3_I0_O)        0.329    31.744 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_29/O
                         net (fo=1, routed)           0.000    31.744    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_29_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.294 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.294    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.451 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_9/CO[1]
                         net (fo=13, routed)          0.758    33.209    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_17[0]
    SLICE_X26Y29         LUT3 (Prop_lut3_I0_O)        0.329    33.538 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_23/O
                         net (fo=1, routed)           0.000    33.538    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_23_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    33.914 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.914    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.031 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    34.031    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.188 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.718    34.906    Image_Process_Edge/RGB_To_HSV0/Res_H[2]
    SLICE_X25Y27         LUT2 (Prop_lut2_I0_O)        0.332    35.238 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    35.238    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.788 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.788    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.902 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.902    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.059 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.660    36.719    Image_Process_Edge/RGB_To_HSV0/Res_H[1]
    SLICE_X24Y26         LUT3 (Prop_lut3_I0_O)        0.329    37.048 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_5/O
                         net (fo=1, routed)           0.000    37.048    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_5_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.581 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    37.581    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.698 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.698    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    37.952 f  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.558    38.511    Image_Process_Edge/RGB_To_HSV0/Res_H[0]
    SLICE_X24Y30         LUT1 (Prop_lut1_I0_O)        0.367    38.878 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_8/O
                         net (fo=1, routed)           0.000    38.878    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_8_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    39.391 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry/CO[3]
                         net (fo=1, routed)           0.000    39.391    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    39.630 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0/O[2]
                         net (fo=1, routed)           0.000    39.630    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_n_5
    SLICE_X24Y31         FDRE                                         r  Image_Process_Edge/RGB_To_HSV0/HSV_H_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=769, routed)         1.493    29.083    Image_Process_Edge/RGB_To_HSV0/clk_100MHz_out
    SLICE_X24Y31         FDRE                                         r  Image_Process_Edge/RGB_To_HSV0/HSV_H_reg[6]/C
                         clock pessimism              1.341    30.424    
                         clock uncertainty           -0.035    30.388    
    SLICE_X24Y31         FDRE (Setup_fdre_C_D)        0.109    30.497    Image_Process_Edge/RGB_To_HSV0/HSV_H_reg[6]
  -------------------------------------------------------------------
                         required time                         30.497    
                         arrival time                         -39.630    
  -------------------------------------------------------------------
                         slack                                 -9.132    

Slack (VIOLATED) :        -9.112ns  (required time - arrival time)
  Source:                 Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Image_Process_Edge/RGB_To_HSV0/HSV_H_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.044ns  (pclk rise@19.044ns - pclk rise@0.000ns)
  Data Path Delay:        28.188ns  (logic 17.421ns (61.803%)  route 10.767ns (38.197%))
  Logic Levels:           57  (CARRY4=43 LUT1=1 LUT2=1 LUT3=10 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.039ns = ( 29.083 - 19.044 ) 
    Source Clock Delay      (SCD):    11.422ns
    Clock Pessimism Removal (CPR):    1.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901     0.901 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.901    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.717 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796     3.513    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.637 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.698     4.335    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     4.431 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142     6.573    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103     6.676 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339     8.015    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     8.997 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713     9.710    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.806 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=769, routed)         1.615    11.422    Image_Process_Edge/RGB_To_HSV0/clk_100MHz_out
    SLICE_X31Y17         FDRE                                         r  Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDRE (Prop_fdre_C_Q)         0.456    11.878 f  Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[3]/Q
                         net (fo=18, routed)          0.848    12.725    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H[3]
    SLICE_X30Y18         LUT6 (Prop_lut6_I0_O)        0.124    12.849 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry_i_9/O
                         net (fo=13, routed)          0.499    13.348    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X29Y17         LUT6 (Prop_lut6_I1_O)        0.124    13.472 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry_i_8/O
                         net (fo=1, routed)           0.425    13.898    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry_i_8_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.535 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000    14.535    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.652 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.652    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry__0_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.906 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.669    15.575    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry__1_n_3
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.367    15.942 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_48/O
                         net (fo=1, routed)           0.000    15.942    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_48_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.492 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.492    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_32_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.606 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    16.606    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_29_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.763 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.525    17.287    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X28Y20         LUT3 (Prop_lut3_I0_O)        0.329    17.616 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_39/O
                         net (fo=1, routed)           0.000    17.616    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_39_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.149 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.149    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_20_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.266 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.266    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_17_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.423 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.604    19.028    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_1[0]
    SLICE_X28Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    19.831 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.831    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_11_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.948 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.009    19.957    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_8_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.114 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.724    20.837    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_3[0]
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.332    21.169 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_53/O
                         net (fo=1, routed)           0.000    21.169    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_53_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.719 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.719    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_31_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.833 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.833    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_4_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.990 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.650    22.640    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_5[0]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.329    22.969 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_50/O
                         net (fo=1, routed)           0.000    22.969    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_50_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.502 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000    23.502    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_26_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.619 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    23.619    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_14_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.776 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_2/CO[1]
                         net (fo=12, routed)          0.573    24.349    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_7[0]
    SLICE_X24Y22         LUT3 (Prop_lut3_I0_O)        0.332    24.681 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_47/O
                         net (fo=1, routed)           0.000    24.681    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_47_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.214 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.214    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_25_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.331 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    25.331    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_13_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.488 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.500    25.988    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_9[0]
    SLICE_X25Y23         LUT3 (Prop_lut3_I0_O)        0.332    26.320 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_56/O
                         net (fo=1, routed)           0.000    26.320    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_56_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.870 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    26.870    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_36_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.984 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.009    26.993    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_17_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.150 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.535    27.686    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_11[0]
    SLICE_X26Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    28.486 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.486    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_13_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.603 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.603    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_20_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.760 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.803    29.563    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_13[0]
    SLICE_X27Y24         LUT3 (Prop_lut3_I0_O)        0.332    29.895 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_36/O
                         net (fo=1, routed)           0.000    29.895    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_36_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.445 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.009    30.454    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.568 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.568    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_10_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.725 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.690    31.415    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_15[0]
    SLICE_X27Y29         LUT3 (Prop_lut3_I0_O)        0.329    31.744 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_29/O
                         net (fo=1, routed)           0.000    31.744    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_29_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.294 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.294    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.451 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_9/CO[1]
                         net (fo=13, routed)          0.758    33.209    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_17[0]
    SLICE_X26Y29         LUT3 (Prop_lut3_I0_O)        0.329    33.538 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_23/O
                         net (fo=1, routed)           0.000    33.538    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_23_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    33.914 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.914    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.031 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    34.031    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.188 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.718    34.906    Image_Process_Edge/RGB_To_HSV0/Res_H[2]
    SLICE_X25Y27         LUT2 (Prop_lut2_I0_O)        0.332    35.238 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    35.238    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.788 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.788    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.902 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.902    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.059 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.660    36.719    Image_Process_Edge/RGB_To_HSV0/Res_H[1]
    SLICE_X24Y26         LUT3 (Prop_lut3_I0_O)        0.329    37.048 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_5/O
                         net (fo=1, routed)           0.000    37.048    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_5_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.581 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    37.581    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.698 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.698    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    37.952 f  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.558    38.511    Image_Process_Edge/RGB_To_HSV0/Res_H[0]
    SLICE_X24Y30         LUT1 (Prop_lut1_I0_O)        0.367    38.878 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_8/O
                         net (fo=1, routed)           0.000    38.878    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_8_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    39.391 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry/CO[3]
                         net (fo=1, routed)           0.000    39.391    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    39.610 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0/O[0]
                         net (fo=1, routed)           0.000    39.610    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_n_7
    SLICE_X24Y31         FDRE                                         r  Image_Process_Edge/RGB_To_HSV0/HSV_H_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=769, routed)         1.493    29.083    Image_Process_Edge/RGB_To_HSV0/clk_100MHz_out
    SLICE_X24Y31         FDRE                                         r  Image_Process_Edge/RGB_To_HSV0/HSV_H_reg[4]/C
                         clock pessimism              1.341    30.424    
                         clock uncertainty           -0.035    30.388    
    SLICE_X24Y31         FDRE (Setup_fdre_C_D)        0.109    30.497    Image_Process_Edge/RGB_To_HSV0/HSV_H_reg[4]
  -------------------------------------------------------------------
                         required time                         30.497    
                         arrival time                         -39.610    
  -------------------------------------------------------------------
                         slack                                 -9.112    

Slack (VIOLATED) :        -8.989ns  (required time - arrival time)
  Source:                 Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Image_Process_Edge/RGB_To_HSV0/HSV_H_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.044ns  (pclk rise@19.044ns - pclk rise@0.000ns)
  Data Path Delay:        28.064ns  (logic 17.297ns (61.634%)  route 10.767ns (38.366%))
  Logic Levels:           56  (CARRY4=42 LUT1=1 LUT2=1 LUT3=10 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.038ns = ( 29.082 - 19.044 ) 
    Source Clock Delay      (SCD):    11.422ns
    Clock Pessimism Removal (CPR):    1.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901     0.901 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.901    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.717 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796     3.513    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.637 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.698     4.335    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     4.431 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142     6.573    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103     6.676 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339     8.015    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     8.997 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713     9.710    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.806 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=769, routed)         1.615    11.422    Image_Process_Edge/RGB_To_HSV0/clk_100MHz_out
    SLICE_X31Y17         FDRE                                         r  Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDRE (Prop_fdre_C_Q)         0.456    11.878 f  Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[3]/Q
                         net (fo=18, routed)          0.848    12.725    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H[3]
    SLICE_X30Y18         LUT6 (Prop_lut6_I0_O)        0.124    12.849 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry_i_9/O
                         net (fo=13, routed)          0.499    13.348    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X29Y17         LUT6 (Prop_lut6_I1_O)        0.124    13.472 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry_i_8/O
                         net (fo=1, routed)           0.425    13.898    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry_i_8_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.535 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000    14.535    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.652 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.652    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry__0_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.906 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.669    15.575    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry__1_n_3
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.367    15.942 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_48/O
                         net (fo=1, routed)           0.000    15.942    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_48_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.492 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.492    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_32_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.606 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    16.606    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_29_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.763 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.525    17.287    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X28Y20         LUT3 (Prop_lut3_I0_O)        0.329    17.616 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_39/O
                         net (fo=1, routed)           0.000    17.616    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_39_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.149 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.149    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_20_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.266 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.266    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_17_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.423 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.604    19.028    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_1[0]
    SLICE_X28Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    19.831 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.831    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_11_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.948 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.009    19.957    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_8_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.114 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.724    20.837    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_3[0]
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.332    21.169 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_53/O
                         net (fo=1, routed)           0.000    21.169    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_53_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.719 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.719    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_31_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.833 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.833    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_4_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.990 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.650    22.640    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_5[0]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.329    22.969 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_50/O
                         net (fo=1, routed)           0.000    22.969    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_50_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.502 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000    23.502    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_26_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.619 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    23.619    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_14_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.776 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_2/CO[1]
                         net (fo=12, routed)          0.573    24.349    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_7[0]
    SLICE_X24Y22         LUT3 (Prop_lut3_I0_O)        0.332    24.681 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_47/O
                         net (fo=1, routed)           0.000    24.681    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_47_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.214 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.214    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_25_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.331 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    25.331    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_13_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.488 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.500    25.988    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_9[0]
    SLICE_X25Y23         LUT3 (Prop_lut3_I0_O)        0.332    26.320 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_56/O
                         net (fo=1, routed)           0.000    26.320    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_56_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.870 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    26.870    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_36_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.984 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.009    26.993    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_17_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.150 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.535    27.686    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_11[0]
    SLICE_X26Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    28.486 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.486    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_13_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.603 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.603    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_20_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.760 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.803    29.563    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_13[0]
    SLICE_X27Y24         LUT3 (Prop_lut3_I0_O)        0.332    29.895 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_36/O
                         net (fo=1, routed)           0.000    29.895    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_36_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.445 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.009    30.454    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.568 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.568    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_10_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.725 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.690    31.415    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_15[0]
    SLICE_X27Y29         LUT3 (Prop_lut3_I0_O)        0.329    31.744 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_29/O
                         net (fo=1, routed)           0.000    31.744    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_29_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.294 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.294    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.451 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_9/CO[1]
                         net (fo=13, routed)          0.758    33.209    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_17[0]
    SLICE_X26Y29         LUT3 (Prop_lut3_I0_O)        0.329    33.538 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_23/O
                         net (fo=1, routed)           0.000    33.538    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_23_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    33.914 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.914    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.031 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    34.031    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.188 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.718    34.906    Image_Process_Edge/RGB_To_HSV0/Res_H[2]
    SLICE_X25Y27         LUT2 (Prop_lut2_I0_O)        0.332    35.238 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    35.238    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.788 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.788    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.902 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.902    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.059 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.660    36.719    Image_Process_Edge/RGB_To_HSV0/Res_H[1]
    SLICE_X24Y26         LUT3 (Prop_lut3_I0_O)        0.329    37.048 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_5/O
                         net (fo=1, routed)           0.000    37.048    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_5_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.581 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    37.581    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.698 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.698    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    37.952 f  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.558    38.511    Image_Process_Edge/RGB_To_HSV0/Res_H[0]
    SLICE_X24Y30         LUT1 (Prop_lut1_I0_O)        0.367    38.878 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_8/O
                         net (fo=1, routed)           0.000    38.878    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_8_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    39.486 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry/O[3]
                         net (fo=1, routed)           0.000    39.486    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_n_4
    SLICE_X24Y30         FDRE                                         r  Image_Process_Edge/RGB_To_HSV0/HSV_H_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=769, routed)         1.492    29.082    Image_Process_Edge/RGB_To_HSV0/clk_100MHz_out
    SLICE_X24Y30         FDRE                                         r  Image_Process_Edge/RGB_To_HSV0/HSV_H_reg[3]/C
                         clock pessimism              1.341    30.423    
                         clock uncertainty           -0.035    30.387    
    SLICE_X24Y30         FDRE (Setup_fdre_C_D)        0.109    30.496    Image_Process_Edge/RGB_To_HSV0/HSV_H_reg[3]
  -------------------------------------------------------------------
                         required time                         30.496    
                         arrival time                         -39.486    
  -------------------------------------------------------------------
                         slack                                 -8.989    

Slack (VIOLATED) :        -8.925ns  (required time - arrival time)
  Source:                 Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Image_Process_Edge/RGB_To_HSV0/HSV_H_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.044ns  (pclk rise@19.044ns - pclk rise@0.000ns)
  Data Path Delay:        28.000ns  (logic 17.233ns (61.546%)  route 10.767ns (38.454%))
  Logic Levels:           56  (CARRY4=42 LUT1=1 LUT2=1 LUT3=10 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.038ns = ( 29.082 - 19.044 ) 
    Source Clock Delay      (SCD):    11.422ns
    Clock Pessimism Removal (CPR):    1.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901     0.901 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.901    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.717 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796     3.513    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.637 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.698     4.335    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     4.431 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142     6.573    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103     6.676 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339     8.015    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     8.997 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713     9.710    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.806 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=769, routed)         1.615    11.422    Image_Process_Edge/RGB_To_HSV0/clk_100MHz_out
    SLICE_X31Y17         FDRE                                         r  Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDRE (Prop_fdre_C_Q)         0.456    11.878 f  Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[3]/Q
                         net (fo=18, routed)          0.848    12.725    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H[3]
    SLICE_X30Y18         LUT6 (Prop_lut6_I0_O)        0.124    12.849 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry_i_9/O
                         net (fo=13, routed)          0.499    13.348    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X29Y17         LUT6 (Prop_lut6_I1_O)        0.124    13.472 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry_i_8/O
                         net (fo=1, routed)           0.425    13.898    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry_i_8_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.535 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000    14.535    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.652 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.652    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry__0_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.906 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.669    15.575    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry__1_n_3
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.367    15.942 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_48/O
                         net (fo=1, routed)           0.000    15.942    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_48_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.492 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.492    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_32_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.606 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    16.606    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_29_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.763 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.525    17.287    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X28Y20         LUT3 (Prop_lut3_I0_O)        0.329    17.616 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_39/O
                         net (fo=1, routed)           0.000    17.616    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_39_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.149 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.149    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_20_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.266 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.266    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_17_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.423 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.604    19.028    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_1[0]
    SLICE_X28Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    19.831 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.831    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_11_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.948 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.009    19.957    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_8_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.114 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.724    20.837    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_3[0]
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.332    21.169 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_53/O
                         net (fo=1, routed)           0.000    21.169    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_53_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.719 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.719    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_31_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.833 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.833    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_4_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.990 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.650    22.640    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_5[0]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.329    22.969 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_50/O
                         net (fo=1, routed)           0.000    22.969    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_50_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.502 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000    23.502    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_26_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.619 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    23.619    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_14_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.776 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_2/CO[1]
                         net (fo=12, routed)          0.573    24.349    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_7[0]
    SLICE_X24Y22         LUT3 (Prop_lut3_I0_O)        0.332    24.681 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_47/O
                         net (fo=1, routed)           0.000    24.681    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_47_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.214 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.214    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_25_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.331 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    25.331    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_13_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.488 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.500    25.988    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_9[0]
    SLICE_X25Y23         LUT3 (Prop_lut3_I0_O)        0.332    26.320 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_56/O
                         net (fo=1, routed)           0.000    26.320    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_56_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.870 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    26.870    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_36_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.984 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.009    26.993    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_17_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.150 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.535    27.686    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_11[0]
    SLICE_X26Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    28.486 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.486    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_13_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.603 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.603    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_20_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.760 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.803    29.563    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_13[0]
    SLICE_X27Y24         LUT3 (Prop_lut3_I0_O)        0.332    29.895 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_36/O
                         net (fo=1, routed)           0.000    29.895    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_36_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.445 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.009    30.454    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.568 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.568    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_10_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.725 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.690    31.415    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_15[0]
    SLICE_X27Y29         LUT3 (Prop_lut3_I0_O)        0.329    31.744 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_29/O
                         net (fo=1, routed)           0.000    31.744    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_29_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.294 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.294    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.451 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_9/CO[1]
                         net (fo=13, routed)          0.758    33.209    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_17[0]
    SLICE_X26Y29         LUT3 (Prop_lut3_I0_O)        0.329    33.538 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_23/O
                         net (fo=1, routed)           0.000    33.538    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_23_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    33.914 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.914    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.031 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    34.031    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.188 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.718    34.906    Image_Process_Edge/RGB_To_HSV0/Res_H[2]
    SLICE_X25Y27         LUT2 (Prop_lut2_I0_O)        0.332    35.238 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    35.238    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.788 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.788    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.902 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.902    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.059 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.660    36.719    Image_Process_Edge/RGB_To_HSV0/Res_H[1]
    SLICE_X24Y26         LUT3 (Prop_lut3_I0_O)        0.329    37.048 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_5/O
                         net (fo=1, routed)           0.000    37.048    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_5_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.581 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    37.581    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.698 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.698    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    37.952 f  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.558    38.511    Image_Process_Edge/RGB_To_HSV0/Res_H[0]
    SLICE_X24Y30         LUT1 (Prop_lut1_I0_O)        0.367    38.878 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_8/O
                         net (fo=1, routed)           0.000    38.878    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_8_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    39.422 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry/O[2]
                         net (fo=1, routed)           0.000    39.422    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_n_5
    SLICE_X24Y30         FDRE                                         r  Image_Process_Edge/RGB_To_HSV0/HSV_H_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=769, routed)         1.492    29.082    Image_Process_Edge/RGB_To_HSV0/clk_100MHz_out
    SLICE_X24Y30         FDRE                                         r  Image_Process_Edge/RGB_To_HSV0/HSV_H_reg[2]/C
                         clock pessimism              1.341    30.423    
                         clock uncertainty           -0.035    30.387    
    SLICE_X24Y30         FDRE (Setup_fdre_C_D)        0.109    30.496    Image_Process_Edge/RGB_To_HSV0/HSV_H_reg[2]
  -------------------------------------------------------------------
                         required time                         30.496    
                         arrival time                         -39.422    
  -------------------------------------------------------------------
                         slack                                 -8.925    

Slack (VIOLATED) :        -8.808ns  (required time - arrival time)
  Source:                 Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Image_Process_Edge/RGB_To_HSV0/HSV_H_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.044ns  (pclk rise@19.044ns - pclk rise@0.000ns)
  Data Path Delay:        27.883ns  (logic 17.116ns (61.385%)  route 10.767ns (38.615%))
  Logic Levels:           56  (CARRY4=42 LUT1=1 LUT2=1 LUT3=10 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.038ns = ( 29.082 - 19.044 ) 
    Source Clock Delay      (SCD):    11.422ns
    Clock Pessimism Removal (CPR):    1.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901     0.901 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.901    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.717 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796     3.513    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.637 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.698     4.335    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     4.431 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142     6.573    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103     6.676 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339     8.015    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     8.997 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713     9.710    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.806 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=769, routed)         1.615    11.422    Image_Process_Edge/RGB_To_HSV0/clk_100MHz_out
    SLICE_X31Y17         FDRE                                         r  Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDRE (Prop_fdre_C_Q)         0.456    11.878 f  Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[3]/Q
                         net (fo=18, routed)          0.848    12.725    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H[3]
    SLICE_X30Y18         LUT6 (Prop_lut6_I0_O)        0.124    12.849 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry_i_9/O
                         net (fo=13, routed)          0.499    13.348    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X29Y17         LUT6 (Prop_lut6_I1_O)        0.124    13.472 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry_i_8/O
                         net (fo=1, routed)           0.425    13.898    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry_i_8_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.535 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000    14.535    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.652 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.652    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry__0_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.906 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.669    15.575    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry__1_n_3
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.367    15.942 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_48/O
                         net (fo=1, routed)           0.000    15.942    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_48_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.492 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.492    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_32_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.606 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    16.606    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_29_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.763 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.525    17.287    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X28Y20         LUT3 (Prop_lut3_I0_O)        0.329    17.616 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_39/O
                         net (fo=1, routed)           0.000    17.616    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_39_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.149 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.149    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_20_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.266 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.266    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_17_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.423 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.604    19.028    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_1[0]
    SLICE_X28Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    19.831 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.831    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_11_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.948 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.009    19.957    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_8_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.114 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.724    20.837    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_3[0]
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.332    21.169 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_53/O
                         net (fo=1, routed)           0.000    21.169    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_53_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.719 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.719    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_31_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.833 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.833    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_4_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.990 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.650    22.640    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_5[0]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.329    22.969 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_50/O
                         net (fo=1, routed)           0.000    22.969    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_50_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.502 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000    23.502    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_26_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.619 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    23.619    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_14_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.776 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_2/CO[1]
                         net (fo=12, routed)          0.573    24.349    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_7[0]
    SLICE_X24Y22         LUT3 (Prop_lut3_I0_O)        0.332    24.681 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_47/O
                         net (fo=1, routed)           0.000    24.681    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_47_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.214 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.214    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_25_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.331 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    25.331    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_13_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.488 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.500    25.988    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_9[0]
    SLICE_X25Y23         LUT3 (Prop_lut3_I0_O)        0.332    26.320 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_56/O
                         net (fo=1, routed)           0.000    26.320    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_56_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.870 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    26.870    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_36_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.984 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.009    26.993    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_17_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.150 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.535    27.686    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_11[0]
    SLICE_X26Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    28.486 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.486    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_13_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.603 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.603    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_20_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.760 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.803    29.563    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_13[0]
    SLICE_X27Y24         LUT3 (Prop_lut3_I0_O)        0.332    29.895 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_36/O
                         net (fo=1, routed)           0.000    29.895    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_36_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.445 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.009    30.454    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.568 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.568    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_10_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.725 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.690    31.415    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_15[0]
    SLICE_X27Y29         LUT3 (Prop_lut3_I0_O)        0.329    31.744 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_29/O
                         net (fo=1, routed)           0.000    31.744    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_29_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.294 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.294    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.451 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_9/CO[1]
                         net (fo=13, routed)          0.758    33.209    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_17[0]
    SLICE_X26Y29         LUT3 (Prop_lut3_I0_O)        0.329    33.538 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_23/O
                         net (fo=1, routed)           0.000    33.538    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_23_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    33.914 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.914    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.031 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    34.031    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.188 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.718    34.906    Image_Process_Edge/RGB_To_HSV0/Res_H[2]
    SLICE_X25Y27         LUT2 (Prop_lut2_I0_O)        0.332    35.238 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    35.238    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.788 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.788    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.902 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.902    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.059 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.660    36.719    Image_Process_Edge/RGB_To_HSV0/Res_H[1]
    SLICE_X24Y26         LUT3 (Prop_lut3_I0_O)        0.329    37.048 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_5/O
                         net (fo=1, routed)           0.000    37.048    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_5_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.581 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    37.581    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.698 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.698    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    37.952 f  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.558    38.511    Image_Process_Edge/RGB_To_HSV0/Res_H[0]
    SLICE_X24Y30         LUT1 (Prop_lut1_I0_O)        0.367    38.878 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_8/O
                         net (fo=1, routed)           0.000    38.878    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_8_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    39.305 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry/O[1]
                         net (fo=1, routed)           0.000    39.305    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_n_6
    SLICE_X24Y30         FDRE                                         r  Image_Process_Edge/RGB_To_HSV0/HSV_H_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=769, routed)         1.492    29.082    Image_Process_Edge/RGB_To_HSV0/clk_100MHz_out
    SLICE_X24Y30         FDRE                                         r  Image_Process_Edge/RGB_To_HSV0/HSV_H_reg[1]/C
                         clock pessimism              1.341    30.423    
                         clock uncertainty           -0.035    30.387    
    SLICE_X24Y30         FDRE (Setup_fdre_C_D)        0.109    30.496    Image_Process_Edge/RGB_To_HSV0/HSV_H_reg[1]
  -------------------------------------------------------------------
                         required time                         30.496    
                         arrival time                         -39.305    
  -------------------------------------------------------------------
                         slack                                 -8.808    

Slack (VIOLATED) :        -8.633ns  (required time - arrival time)
  Source:                 Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Image_Process_Edge/RGB_To_HSV0/HSV_H_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.044ns  (pclk rise@19.044ns - pclk rise@0.000ns)
  Data Path Delay:        27.708ns  (logic 16.941ns (61.141%)  route 10.767ns (38.859%))
  Logic Levels:           56  (CARRY4=42 LUT1=1 LUT2=1 LUT3=10 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.038ns = ( 29.082 - 19.044 ) 
    Source Clock Delay      (SCD):    11.422ns
    Clock Pessimism Removal (CPR):    1.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901     0.901 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.901    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.717 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796     3.513    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124     3.637 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.698     4.335    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     4.431 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142     6.573    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103     6.676 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339     8.015    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     8.997 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713     9.710    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.806 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=769, routed)         1.615    11.422    Image_Process_Edge/RGB_To_HSV0/clk_100MHz_out
    SLICE_X31Y17         FDRE                                         r  Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDRE (Prop_fdre_C_Q)         0.456    11.878 f  Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[3]/Q
                         net (fo=18, routed)          0.848    12.725    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H[3]
    SLICE_X30Y18         LUT6 (Prop_lut6_I0_O)        0.124    12.849 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry_i_9/O
                         net (fo=13, routed)          0.499    13.348    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry_i_9_n_0
    SLICE_X29Y17         LUT6 (Prop_lut6_I1_O)        0.124    13.472 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry_i_8/O
                         net (fo=1, routed)           0.425    13.898    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry_i_8_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.535 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry/CO[3]
                         net (fo=1, routed)           0.000    14.535    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.652 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.652    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry__0_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.906 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry__1/CO[0]
                         net (fo=11, routed)          0.669    15.575    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__7_carry__1_n_3
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.367    15.942 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_48/O
                         net (fo=1, routed)           0.000    15.942    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_48_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.492 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.492    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_32_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.606 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    16.606    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_29_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.763 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_28/CO[1]
                         net (fo=11, routed)          0.525    17.287    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_0[0]
    SLICE_X28Y20         LUT3 (Prop_lut3_I0_O)        0.329    17.616 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_39/O
                         net (fo=1, routed)           0.000    17.616    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_39_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.149 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.149    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_20_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.266 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.266    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_17_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.423 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_16/CO[1]
                         net (fo=11, routed)          0.604    19.028    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_1[0]
    SLICE_X28Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    19.831 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.831    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_11_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.948 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.009    19.957    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_8_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.114 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_7/CO[1]
                         net (fo=11, routed)          0.724    20.837    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_3[0]
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.332    21.169 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_53/O
                         net (fo=1, routed)           0.000    21.169    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_53_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.719 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.719    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_31_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.833 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.833    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_4_n_0
    SLICE_X27Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.990 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_3/CO[1]
                         net (fo=11, routed)          0.650    22.640    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_5[0]
    SLICE_X26Y21         LUT3 (Prop_lut3_I0_O)        0.329    22.969 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_50/O
                         net (fo=1, routed)           0.000    22.969    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_50_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.502 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000    23.502    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_26_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.619 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_14/CO[3]
                         net (fo=1, routed)           0.000    23.619    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_14_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.776 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__1_i_2/CO[1]
                         net (fo=12, routed)          0.573    24.349    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_7[0]
    SLICE_X24Y22         LUT3 (Prop_lut3_I0_O)        0.332    24.681 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_47/O
                         net (fo=1, routed)           0.000    24.681    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_47_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.214 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.214    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_25_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.331 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    25.331    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_13_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.488 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_9/CO[1]
                         net (fo=13, routed)          0.500    25.988    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_9[0]
    SLICE_X25Y23         LUT3 (Prop_lut3_I0_O)        0.332    26.320 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_56/O
                         net (fo=1, routed)           0.000    26.320    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_56_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.870 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    26.870    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_36_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.984 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.009    26.993    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_17_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.150 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_10/CO[1]
                         net (fo=13, routed)          0.535    27.686    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_11[0]
    SLICE_X26Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    28.486 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.486    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_13_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.603 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.603    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_20_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.760 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_11/CO[1]
                         net (fo=13, routed)          0.803    29.563    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_13[0]
    SLICE_X27Y24         LUT3 (Prop_lut3_I0_O)        0.332    29.895 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_36/O
                         net (fo=1, routed)           0.000    29.895    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_36_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.445 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_26/CO[3]
                         net (fo=1, routed)           0.009    30.454    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_26_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.568 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.568    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_10_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.725 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry__0_i_12/CO[1]
                         net (fo=13, routed)          0.690    31.415    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_15[0]
    SLICE_X27Y29         LUT3 (Prop_lut3_I0_O)        0.329    31.744 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_29/O
                         net (fo=1, routed)           0.000    31.744    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_29_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.294 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.294    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_15_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.451 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_9/CO[1]
                         net (fo=13, routed)          0.758    33.209    Image_Process_Edge/RGB_To_HSV0/HSV_Divisior_H_reg[7]_17[0]
    SLICE_X26Y29         LUT3 (Prop_lut3_I0_O)        0.329    33.538 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_23/O
                         net (fo=1, routed)           0.000    33.538    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_23_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    33.914 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.914    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_11_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.031 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    34.031    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_8_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.188 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_7/CO[1]
                         net (fo=13, routed)          0.718    34.906    Image_Process_Edge/RGB_To_HSV0/Res_H[2]
    SLICE_X25Y27         LUT2 (Prop_lut2_I0_O)        0.332    35.238 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_14/O
                         net (fo=1, routed)           0.000    35.238    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_14_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.788 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.788    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_2_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.902 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.902    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry__0_i_1_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.059 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_1/CO[1]
                         net (fo=13, routed)          0.660    36.719    Image_Process_Edge/RGB_To_HSV0/Res_H[1]
    SLICE_X24Y26         LUT3 (Prop_lut3_I0_O)        0.329    37.048 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_5/O
                         net (fo=1, routed)           0.000    37.048    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_i_5_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.581 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry/CO[3]
                         net (fo=1, routed)           0.000    37.581    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.698 r  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.698    Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry__0_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    37.952 f  Image_Process_Edge/RGB_To_HSV0/Divider_Res_H__449_carry__1/CO[0]
                         net (fo=2, routed)           0.558    38.511    Image_Process_Edge/RGB_To_HSV0/Res_H[0]
    SLICE_X24Y30         LUT1 (Prop_lut1_I0_O)        0.367    38.878 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_8/O
                         net (fo=1, routed)           0.000    38.878    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_i_8_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    39.130 r  Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry/O[0]
                         net (fo=1, routed)           0.000    39.130    Image_Process_Edge/RGB_To_HSV0/HSV_H0_carry_n_7
    SLICE_X24Y30         FDRE                                         r  Image_Process_Edge/RGB_To_HSV0/HSV_H_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000    19.044    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.590 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=769, routed)         1.492    29.082    Image_Process_Edge/RGB_To_HSV0/clk_100MHz_out
    SLICE_X24Y30         FDRE                                         r  Image_Process_Edge/RGB_To_HSV0/HSV_H_reg[0]/C
                         clock pessimism              1.341    30.423    
                         clock uncertainty           -0.035    30.387    
    SLICE_X24Y30         FDRE (Setup_fdre_C_D)        0.109    30.496    Image_Process_Edge/RGB_To_HSV0/HSV_H_reg[0]
  -------------------------------------------------------------------
                         required time                         30.496    
                         arrival time                         -39.130    
  -------------------------------------------------------------------
                         slack                                 -8.633    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.148ns (42.365%)  route 0.201ns (57.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.989ns
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    1.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=769, routed)         0.564     3.499    Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/rxbyteclkhs
    SLICE_X10Y10         FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.148     3.647 r  Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_out_reg[9]/Q
                         net (fo=5, routed)           0.201     3.848    Driver_MIPI0/Data_To_Csi/U0/parser_inst/D[9]
    SLICE_X18Y10         FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.294     1.865    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.894 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.900    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.445    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.876 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.131    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.160 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=769, routed)         0.829     4.989    Driver_MIPI0/Data_To_Csi/U0/parser_inst/rxbyteclkhs
    SLICE_X18Y10         FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[9]/C
                         clock pessimism             -1.230     3.759    
    SLICE_X18Y10         FDRE (Hold_fdre_C_D)         0.006     3.765    Driver_MIPI0/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.765    
                         arrival time                           3.848    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 Image_Process_Edge/Delay_HSync/Signal_Buffer_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Image_Process_Edge/Delay_HSync/Signal_Buffer_reg[5]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.148ns (65.315%)  route 0.079ns (34.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.992ns
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    1.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=769, routed)         0.562     3.497    Image_Process_Edge/Delay_HSync/clk_100MHz_out
    SLICE_X22Y11         FDRE                                         r  Image_Process_Edge/Delay_HSync/Signal_Buffer_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y11         FDRE (Prop_fdre_C_Q)         0.148     3.645 r  Image_Process_Edge/Delay_HSync/Signal_Buffer_reg[0]__0/Q
                         net (fo=2, routed)           0.079     3.723    Image_Process_Edge/Delay_HSync/Signal_Buffer[0]
    SLICE_X22Y11         SRL16E                                       r  Image_Process_Edge/Delay_HSync/Signal_Buffer_reg[5]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.294     1.865    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.894 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.900    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.445    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.876 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.131    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.160 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=769, routed)         0.832     4.992    Image_Process_Edge/Delay_HSync/clk_100MHz_out
    SLICE_X22Y11         SRL16E                                       r  Image_Process_Edge/Delay_HSync/Signal_Buffer_reg[5]_srl5/CLK
                         clock pessimism             -1.495     3.497    
    SLICE_X22Y11         SRL16E (Hold_srl16e_CLK_D)
                                                      0.129     3.626    Image_Process_Edge/Delay_HSync/Signal_Buffer_reg[5]_srl5
  -------------------------------------------------------------------
                         required time                         -3.626    
                         arrival time                           3.723    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Driver_Csi_To_Dvp0/frame_start_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Driver_Csi_To_Dvp0/frame_start_r2_reg/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.076%)  route 0.285ns (66.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.987ns
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    1.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=769, routed)         0.561     3.496    Driver_MIPI0/Driver_Csi_To_Dvp0/rxbyteclkhs
    SLICE_X15Y14         FDRE                                         r  Driver_MIPI0/Driver_Csi_To_Dvp0/frame_start_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y14         FDRE (Prop_fdre_C_Q)         0.141     3.637 r  Driver_MIPI0/Driver_Csi_To_Dvp0/frame_start_r1_reg/Q
                         net (fo=2, routed)           0.285     3.922    Driver_MIPI0/Driver_Csi_To_Dvp0/frame_start_r1
    SLICE_X18Y12         FDRE                                         r  Driver_MIPI0/Driver_Csi_To_Dvp0/frame_start_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.294     1.865    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.894 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.900    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.445    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.876 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.131    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.160 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=769, routed)         0.827     4.987    Driver_MIPI0/Driver_Csi_To_Dvp0/rxbyteclkhs
    SLICE_X18Y12         FDRE                                         r  Driver_MIPI0/Driver_Csi_To_Dvp0/frame_start_r2_reg/C
                         clock pessimism             -1.230     3.757    
    SLICE_X18Y12         FDRE (Hold_fdre_C_D)         0.060     3.817    Driver_MIPI0/Driver_Csi_To_Dvp0/frame_start_r2_reg
  -------------------------------------------------------------------
                         required time                         -3.817    
                         arrival time                           3.922    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.457%)  route 0.067ns (26.543%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    3.523ns
    Clock Pessimism Removal (CPR):    1.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=769, routed)         0.588     3.523    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X35Y33         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.141     3.664 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/Q
                         net (fo=2, routed)           0.067     3.731    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_[1]
    SLICE_X34Y33         LUT6 (Prop_lut6_I4_O)        0.045     3.776 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[1]_i_1__0/O
                         net (fo=1, routed)           0.000     3.776    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[1]_i_1__0_n_0
    SLICE_X34Y33         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.294     1.865    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.894 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.900    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.445    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.876 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.131    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.160 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=769, routed)         0.856     5.016    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y33         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism             -1.480     3.536    
    SLICE_X34Y33         FDRE (Hold_fdre_C_D)         0.120     3.656    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.656    
                         arrival time                           3.776    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    3.519ns
    Clock Pessimism Removal (CPR):    1.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=769, routed)         0.584     3.519    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X39Y29         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDPE (Prop_fdpe_C_Q)         0.141     3.660 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     3.716    rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X39Y29         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.294     1.865    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.894 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.900    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.445    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.876 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.131    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.160 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=769, routed)         0.853     5.013    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X39Y29         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -1.494     3.519    
    SLICE_X39Y29         FDPE (Hold_fdpe_C_D)         0.075     3.594    rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.594    
                         arrival time                           3.716    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Image_Process_Edge/HSV_To_RGB0/RGB_G_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Image_Process_Edge/HSV_To_RGB0/RGB_G_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.986ns
    Source Clock Delay      (SCD):    3.494ns
    Clock Pessimism Removal (CPR):    1.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=769, routed)         0.559     3.494    Image_Process_Edge/HSV_To_RGB0/clk_100MHz_out
    SLICE_X31Y31         FDRE                                         r  Image_Process_Edge/HSV_To_RGB0/RGB_G_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.141     3.635 r  Image_Process_Edge/HSV_To_RGB0/RGB_G_reg[3]/Q
                         net (fo=1, routed)           0.056     3.691    Image_Process_Edge/HSV_To_RGB0/RGB_G[3]
    SLICE_X31Y31         FDRE                                         r  Image_Process_Edge/HSV_To_RGB0/RGB_G_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.294     1.865    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.894 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.900    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.445    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.876 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.131    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.160 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=769, routed)         0.826     4.986    Image_Process_Edge/HSV_To_RGB0/clk_100MHz_out
    SLICE_X31Y31         FDRE                                         r  Image_Process_Edge/HSV_To_RGB0/RGB_G_reg[11]/C
                         clock pessimism             -1.492     3.494    
    SLICE_X31Y31         FDRE (Hold_fdre_C_D)         0.075     3.569    Image_Process_Edge/HSV_To_RGB0/RGB_G_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.569    
                         arrival time                           3.691    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Image_Process_Edge/HSV_To_RGB0/RGB_B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Image_Process_Edge/HSV_To_RGB0/RGB_B_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    3.520ns
    Clock Pessimism Removal (CPR):    1.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=769, routed)         0.585     3.520    Image_Process_Edge/HSV_To_RGB0/clk_100MHz_out
    SLICE_X32Y30         FDRE                                         r  Image_Process_Edge/HSV_To_RGB0/RGB_B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.141     3.661 r  Image_Process_Edge/HSV_To_RGB0/RGB_B_reg[3]/Q
                         net (fo=1, routed)           0.065     3.726    Image_Process_Edge/HSV_To_RGB0/RGB_B[3]
    SLICE_X32Y30         FDRE                                         r  Image_Process_Edge/HSV_To_RGB0/RGB_B_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.294     1.865    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.894 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.900    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.445    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.876 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.131    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.160 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=769, routed)         0.853     5.013    Image_Process_Edge/HSV_To_RGB0/clk_100MHz_out
    SLICE_X32Y30         FDRE                                         r  Image_Process_Edge/HSV_To_RGB0/RGB_B_reg[11]/C
                         clock pessimism             -1.493     3.520    
    SLICE_X32Y30         FDRE (Hold_fdre_C_D)         0.075     3.595    Image_Process_Edge/HSV_To_RGB0/RGB_B_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.595    
                         arrival time                           3.726    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.141ns (27.481%)  route 0.372ns (72.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.032ns
    Source Clock Delay      (SCD):    3.495ns
    Clock Pessimism Removal (CPR):    1.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=769, routed)         0.560     3.495    Driver_MIPI0/Data_To_Csi/U0/parser_inst/rxbyteclkhs
    SLICE_X19Y10         FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y10         FDRE (Prop_fdre_C_Q)         0.141     3.636 r  Driver_MIPI0/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[8]/Q
                         net (fo=1, routed)           0.372     4.008    Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[8]
    RAMB18_X0Y4          RAMB18E1                                     r  Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.294     1.865    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.894 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.900    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.445    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.876 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.131    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.160 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=769, routed)         0.872     5.032    Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -1.459     3.573    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[8])
                                                      0.296     3.869    Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.869    
                         arrival time                           4.008    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Driver_Bayer_To_RGB0/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.204ns (44.844%)  route 0.251ns (55.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.032ns
    Source Clock Delay      (SCD):    3.535ns
    Clock Pessimism Removal (CPR):    1.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=769, routed)         0.600     3.535    Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y4          RAMB18E1                                     r  Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.204     3.739 r  Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[0]
                         net (fo=4, routed)           0.251     3.990    Driver_MIPI0/Driver_Bayer_To_RGB0/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X0Y5          RAMB18E1                                     r  Driver_MIPI0/Driver_Bayer_To_RGB0/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.294     1.865    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.894 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.900    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.445    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.876 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.131    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.160 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=769, routed)         0.872     5.032    Driver_MIPI0/Driver_Bayer_To_RGB0/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y5          RAMB18E1                                     r  Driver_MIPI0/Driver_Bayer_To_RGB0/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -1.478     3.554    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     3.850    Driver_MIPI0/Driver_Bayer_To_RGB0/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.850    
                         arrival time                           3.990    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_dl_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.994ns
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    1.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=769, routed)         0.564     3.499    Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/rxbyteclkhs
    SLICE_X11Y10         FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_dl_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDRE (Prop_fdre_C_Q)         0.141     3.640 r  Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_dl_reg[10]/Q
                         net (fo=1, routed)           0.087     3.727    Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_dl[10]
    SLICE_X10Y10         LUT3 (Prop_lut3_I0_O)        0.045     3.772 r  Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_out[10]_i_1/O
                         net (fo=1, routed)           0.000     3.772    Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_out[10]_i_1_n_0
    SLICE_X10Y10         FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.294     1.865    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.894 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.900    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.445    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.876 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.131    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.160 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=769, routed)         0.834     4.994    Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/rxbyteclkhs
    SLICE_X10Y10         FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_out_reg[10]/C
                         clock pessimism             -1.482     3.512    
    SLICE_X10Y10         FDRE (Hold_fdre_C_D)         0.120     3.632    Driver_MIPI0/Data_To_Csi/U0/lane_merge_inst/data_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.632    
                         arrival time                           3.772    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pclk
Waveform(ns):       { 0.000 9.522 }
Period(ns):         19.044
Sources:            { Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         19.044      16.468     RAMB18_X0Y7    Driver_MIPI0/Driver_Bayer_To_RGB0/bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         19.044      16.468     RAMB18_X0Y7    Driver_MIPI0/Driver_Bayer_To_RGB0/bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         19.044      16.468     RAMB18_X0Y6    Driver_MIPI0/Driver_Bayer_To_RGB0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         19.044      16.468     RAMB18_X0Y6    Driver_MIPI0/Driver_Bayer_To_RGB0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         19.044      16.468     RAMB18_X0Y5    Driver_MIPI0/Driver_Bayer_To_RGB0/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         19.044      16.468     RAMB18_X0Y5    Driver_MIPI0/Driver_Bayer_To_RGB0/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         19.044      16.468     RAMB18_X0Y4    Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         19.044      16.468     RAMB18_X0Y4    Driver_MIPI0/Driver_Csi_To_Dvp0/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         19.044      16.889     BUFGCTRL_X0Y0  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         19.044      17.377     ILOGIC_X0Y16   Driver_MIPI0/Data_Read/U0/bits_gen[0].line_if_inst/ISERDESE2_inst/CLKDIV
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X30Y16   Driver_MIPI0/Driver_Bayer_To_RGB0/data_in_r2_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X30Y16   Driver_MIPI0/Driver_Bayer_To_RGB0/data_in_r2_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X30Y16   Driver_MIPI0/Driver_Bayer_To_RGB0/data_in_r2_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X30Y16   Driver_MIPI0/Driver_Bayer_To_RGB0/data_in_r2_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X30Y16   Driver_MIPI0/Driver_Bayer_To_RGB0/data_in_r2_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X30Y16   Driver_MIPI0/Driver_Bayer_To_RGB0/data_in_r2_reg[5]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X30Y16   Driver_MIPI0/Driver_Bayer_To_RGB0/data_in_r2_reg[6]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X30Y16   Driver_MIPI0/Driver_Bayer_To_RGB0/data_in_r2_reg[7]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X38Y14   Driver_MIPI0/Driver_Bayer_To_RGB0/de_delay_r_reg[5]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X22Y11   Driver_MIPI0/Driver_Bayer_To_RGB0/de_pos_r1_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X30Y16   Driver_MIPI0/Driver_Bayer_To_RGB0/data_in_r2_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X30Y16   Driver_MIPI0/Driver_Bayer_To_RGB0/data_in_r2_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X30Y16   Driver_MIPI0/Driver_Bayer_To_RGB0/data_in_r2_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X30Y16   Driver_MIPI0/Driver_Bayer_To_RGB0/data_in_r2_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X30Y16   Driver_MIPI0/Driver_Bayer_To_RGB0/data_in_r2_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X30Y16   Driver_MIPI0/Driver_Bayer_To_RGB0/data_in_r2_reg[5]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X30Y16   Driver_MIPI0/Driver_Bayer_To_RGB0/data_in_r2_reg[6]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X30Y16   Driver_MIPI0/Driver_Bayer_To_RGB0/data_in_r2_reg[7]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X38Y14   Driver_MIPI0/Driver_Bayer_To_RGB0/de_delay_r_reg[5]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         9.522       8.542      SLICE_X22Y11   Driver_MIPI0/Driver_Bayer_To_RGB0/de_pos_r1_reg_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rgb2dvi/U0/SerialClk
  To Clock:  rgb2dvi/U0/SerialClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.142ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rgb2dvi/U0/SerialClk
Waveform(ns):       { 0.000 1.904 }
Period(ns):         3.809
Sources:            { rgb2dvi/U0/SerialClk }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.809       2.142      OLOGIC_X1Y26  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.809       2.142      OLOGIC_X1Y25  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.809       2.142      OLOGIC_X1Y30  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.809       2.142      OLOGIC_X1Y29  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.809       2.142      OLOGIC_X1Y28  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.809       2.142      OLOGIC_X1Y32  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.809       2.142      OLOGIC_X1Y31  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.809       2.142      OLOGIC_X1Y27  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.325ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.325ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/SDA_Out_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.641ns  (logic 2.047ns (30.824%)  route 4.594ns (69.176%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.376 r  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869     0.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324     0.818 r  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822     1.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354     1.993 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          1.084     3.077    Driver_IIC0/scl_lc
    SLICE_X27Y3          LUT5 (Prop_lut5_I0_O)        0.348     3.425 f  Driver_IIC0/bcnt[2]_i_6/O
                         net (fo=1, routed)           0.593     4.018    Driver_IIC0/bcnt[2]_i_6_n_0
    SLICE_X27Y3          LUT6 (Prop_lut6_I3_O)        0.124     4.142 f  Driver_IIC0/bcnt[2]_i_2/O
                         net (fo=8, routed)           0.786     4.929    Driver_IIC0/n_state[0]
    SLICE_X28Y4          LUT5 (Prop_lut5_I0_O)        0.150     5.079 r  Driver_IIC0/SDA_Out_i_7/O
                         net (fo=1, routed)           0.440     5.518    Driver_IIC0/SDA_Out_i_7_n_0
    SLICE_X28Y4          LUT6 (Prop_lut6_I0_O)        0.328     5.846 r  Driver_IIC0/SDA_Out_i_2/O
                         net (fo=1, routed)           0.000     5.846    Driver_IIC0/SDA_Out_i_2_n_0
    SLICE_X28Y4          FDPE                                         r  Driver_IIC0/SDA_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.503     8.594    Driver_IIC0/clk_out1
    SLICE_X28Y4          FDPE                                         r  Driver_IIC0/SDA_Out_reg/C
                         clock pessimism              0.570     9.164    
                         clock uncertainty           -0.074     9.091    
    SLICE_X28Y4          FDPE (Setup_fdpe_C_D)        0.081     9.172    Driver_IIC0/SDA_Out_reg
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                          -5.846    
  -------------------------------------------------------------------
                         slack                                  3.325    

Slack (MET) :             3.586ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.345ns  (logic 2.249ns (35.444%)  route 4.096ns (64.556%))
  Logic Levels:           6  (LUT2=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.376 f  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869     0.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324     0.818 f  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822     1.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354     1.993 f  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          1.084     3.077    Driver_IIC0/scl_lc
    SLICE_X27Y3          LUT2 (Prop_lut2_I0_O)        0.376     3.453 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=4, routed)           0.423     3.876    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X27Y3          LUT4 (Prop_lut4_I2_O)        0.326     4.202 r  Driver_IIC0/SDA_Out_i_6/O
                         net (fo=4, routed)           0.317     4.518    Driver_IIC0/n_state[3]
    SLICE_X27Y4          LUT6 (Prop_lut6_I5_O)        0.326     4.844 r  Driver_IIC0/bcnt[2]_i_4/O
                         net (fo=3, routed)           0.582     5.426    Driver_IIC0/bcnt[2]_i_4_n_0
    SLICE_X27Y4          LUT4 (Prop_lut4_I2_O)        0.124     5.550 r  Driver_IIC0/bcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     5.550    Driver_IIC0/bcnt[0]_i_1_n_0
    SLICE_X27Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.503     8.594    Driver_IIC0/clk_out1
    SLICE_X27Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[0]/C
                         clock pessimism              0.585     9.179    
                         clock uncertainty           -0.074     9.106    
    SLICE_X27Y4          FDCE (Setup_fdce_C_D)        0.031     9.137    Driver_IIC0/bcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.137    
                         arrival time                          -5.550    
  -------------------------------------------------------------------
                         slack                                  3.586    

Slack (MET) :             3.604ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.371ns  (logic 2.275ns (35.707%)  route 4.096ns (64.293%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.376 f  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869     0.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324     0.818 f  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822     1.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354     1.993 f  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          1.084     3.077    Driver_IIC0/scl_lc
    SLICE_X27Y3          LUT2 (Prop_lut2_I0_O)        0.376     3.453 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=4, routed)           0.423     3.876    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X27Y3          LUT4 (Prop_lut4_I2_O)        0.326     4.202 r  Driver_IIC0/SDA_Out_i_6/O
                         net (fo=4, routed)           0.317     4.518    Driver_IIC0/n_state[3]
    SLICE_X27Y4          LUT6 (Prop_lut6_I5_O)        0.326     4.844 r  Driver_IIC0/bcnt[2]_i_4/O
                         net (fo=3, routed)           0.582     5.426    Driver_IIC0/bcnt[2]_i_4_n_0
    SLICE_X27Y4          LUT5 (Prop_lut5_I3_O)        0.150     5.576 r  Driver_IIC0/bcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.576    Driver_IIC0/bcnt[1]_i_1_n_0
    SLICE_X27Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.503     8.594    Driver_IIC0/clk_out1
    SLICE_X27Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[1]/C
                         clock pessimism              0.585     9.179    
                         clock uncertainty           -0.074     9.106    
    SLICE_X27Y4          FDCE (Setup_fdce_C_D)        0.075     9.181    Driver_IIC0/bcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.181    
                         arrival time                          -5.576    
  -------------------------------------------------------------------
                         slack                                  3.604    

Slack (MET) :             3.660ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/SDA_Out_reg/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.057ns  (logic 1.693ns (27.953%)  route 4.364ns (72.047%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.376 f  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869     0.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324     0.818 f  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822     1.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354     1.993 f  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          1.084     3.077    Driver_IIC0/scl_lc
    SLICE_X27Y3          LUT5 (Prop_lut5_I0_O)        0.348     3.425 r  Driver_IIC0/bcnt[2]_i_6/O
                         net (fo=1, routed)           0.593     4.018    Driver_IIC0/bcnt[2]_i_6_n_0
    SLICE_X27Y3          LUT6 (Prop_lut6_I3_O)        0.124     4.142 r  Driver_IIC0/bcnt[2]_i_2/O
                         net (fo=8, routed)           0.806     4.948    Driver_IIC0/n_state[0]
    SLICE_X28Y4          LUT6 (Prop_lut6_I0_O)        0.124     5.072 r  Driver_IIC0/SDA_Out_i_1/O
                         net (fo=1, routed)           0.190     5.262    Driver_IIC0/SDA_Out_i_1_n_0
    SLICE_X28Y4          FDPE                                         r  Driver_IIC0/SDA_Out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.503     8.594    Driver_IIC0/clk_out1
    SLICE_X28Y4          FDPE                                         r  Driver_IIC0/SDA_Out_reg/C
                         clock pessimism              0.570     9.164    
                         clock uncertainty           -0.074     9.091    
    SLICE_X28Y4          FDPE (Setup_fdpe_C_CE)      -0.169     8.922    Driver_IIC0/SDA_Out_reg
  -------------------------------------------------------------------
                         required time                          8.922    
                         arrival time                          -5.262    
  -------------------------------------------------------------------
                         slack                                  3.660    

Slack (MET) :             3.868ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.063ns  (logic 2.249ns (37.092%)  route 3.814ns (62.908%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.376 f  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869     0.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324     0.818 f  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822     1.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354     1.993 f  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          1.084     3.077    Driver_IIC0/scl_lc
    SLICE_X27Y3          LUT2 (Prop_lut2_I0_O)        0.376     3.453 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=4, routed)           0.423     3.876    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X27Y3          LUT4 (Prop_lut4_I2_O)        0.326     4.202 r  Driver_IIC0/SDA_Out_i_6/O
                         net (fo=4, routed)           0.317     4.518    Driver_IIC0/n_state[3]
    SLICE_X27Y4          LUT6 (Prop_lut6_I5_O)        0.326     4.844 r  Driver_IIC0/bcnt[2]_i_4/O
                         net (fo=3, routed)           0.300     5.144    Driver_IIC0/bcnt[2]_i_4_n_0
    SLICE_X27Y4          LUT6 (Prop_lut6_I4_O)        0.124     5.268 r  Driver_IIC0/bcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.268    Driver_IIC0/bcnt[2]_i_1_n_0
    SLICE_X27Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.503     8.594    Driver_IIC0/clk_out1
    SLICE_X27Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[2]/C
                         clock pessimism              0.585     9.179    
                         clock uncertainty           -0.074     9.106    
    SLICE_X27Y4          FDCE (Setup_fdce_C_D)        0.031     9.137    Driver_IIC0/bcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.137    
                         arrival time                          -5.268    
  -------------------------------------------------------------------
                         slack                                  3.868    

Slack (MET) :             4.039ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/SDA_Dir_reg_inv/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.891ns  (logic 1.693ns (28.739%)  route 4.198ns (71.261%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.376 f  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869     0.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324     0.818 f  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822     1.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354     1.993 f  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          1.084     3.077    Driver_IIC0/scl_lc
    SLICE_X27Y3          LUT5 (Prop_lut5_I0_O)        0.348     3.425 r  Driver_IIC0/bcnt[2]_i_6/O
                         net (fo=1, routed)           0.593     4.018    Driver_IIC0/bcnt[2]_i_6_n_0
    SLICE_X27Y3          LUT6 (Prop_lut6_I3_O)        0.124     4.142 r  Driver_IIC0/bcnt[2]_i_2/O
                         net (fo=8, routed)           0.830     4.972    Driver_IIC0/n_state[0]
    SLICE_X27Y4          LUT4 (Prop_lut4_I0_O)        0.124     5.096 r  Driver_IIC0/SDA_Dir_inv_i_1/O
                         net (fo=1, routed)           0.000     5.096    Driver_IIC0/SDA_Dir_inv_i_1_n_0
    SLICE_X27Y4          FDCE                                         r  Driver_IIC0/SDA_Dir_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.503     8.594    Driver_IIC0/clk_out1
    SLICE_X27Y4          FDCE                                         r  Driver_IIC0/SDA_Dir_reg_inv/C
                         clock pessimism              0.585     9.179    
                         clock uncertainty           -0.074     9.106    
    SLICE_X27Y4          FDCE (Setup_fdce_C_D)        0.029     9.135    Driver_IIC0/SDA_Dir_reg_inv
  -------------------------------------------------------------------
                         required time                          9.135    
                         arrival time                          -5.096    
  -------------------------------------------------------------------
                         slack                                  4.039    

Slack (MET) :             4.516ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.415ns  (logic 1.805ns (33.336%)  route 3.610ns (66.664%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 8.595 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.376 f  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869     0.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324     0.818 f  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822     1.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354     1.993 f  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          1.084     3.077    Driver_IIC0/scl_lc
    SLICE_X27Y3          LUT2 (Prop_lut2_I0_O)        0.376     3.453 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=4, routed)           0.835     4.288    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X27Y2          LUT6 (Prop_lut6_I3_O)        0.332     4.620 r  Driver_IIC0/FSM_sequential_c_state[2]_i_1/O
                         net (fo=1, routed)           0.000     4.620    Driver_IIC0/n_state__0[2]
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.504     8.595    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[2]/C
                         clock pessimism              0.585     9.180    
                         clock uncertainty           -0.074     9.107    
    SLICE_X27Y2          FDCE (Setup_fdce_C_D)        0.029     9.136    Driver_IIC0/FSM_sequential_c_state_reg[2]
  -------------------------------------------------------------------
                         required time                          9.136    
                         arrival time                          -4.620    
  -------------------------------------------------------------------
                         slack                                  4.516    

Slack (MET) :             4.516ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.417ns  (logic 1.805ns (33.324%)  route 3.612ns (66.676%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 8.595 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.376 f  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869     0.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324     0.818 f  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822     1.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354     1.993 f  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          1.084     3.077    Driver_IIC0/scl_lc
    SLICE_X27Y3          LUT2 (Prop_lut2_I0_O)        0.376     3.453 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=4, routed)           0.837     4.290    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X27Y2          LUT6 (Prop_lut6_I5_O)        0.332     4.622 r  Driver_IIC0/FSM_sequential_c_state[1]_i_1/O
                         net (fo=1, routed)           0.000     4.622    Driver_IIC0/n_state__0[1]
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.504     8.595    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                         clock pessimism              0.585     9.180    
                         clock uncertainty           -0.074     9.107    
    SLICE_X27Y2          FDCE (Setup_fdce_C_D)        0.031     9.138    Driver_IIC0/FSM_sequential_c_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.138    
                         arrival time                          -4.622    
  -------------------------------------------------------------------
                         slack                                  4.516    

Slack (MET) :             4.927ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.002ns  (logic 1.805ns (36.082%)  route 3.197ns (63.918%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.376 f  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869     0.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324     0.818 f  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822     1.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354     1.993 f  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          1.084     3.077    Driver_IIC0/scl_lc
    SLICE_X27Y3          LUT2 (Prop_lut2_I0_O)        0.376     3.453 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=4, routed)           0.423     3.876    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X27Y3          LUT5 (Prop_lut5_I3_O)        0.332     4.208 r  Driver_IIC0/FSM_sequential_c_state[3]_i_1/O
                         net (fo=1, routed)           0.000     4.208    Driver_IIC0/n_state__0[3]
    SLICE_X27Y3          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.503     8.594    Driver_IIC0/clk_out1
    SLICE_X27Y3          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                         clock pessimism              0.585     9.179    
                         clock uncertainty           -0.074     9.106    
    SLICE_X27Y3          FDCE (Setup_fdce_C_D)        0.029     9.135    Driver_IIC0/FSM_sequential_c_state_reg[3]
  -------------------------------------------------------------------
                         required time                          9.135    
                         arrival time                          -4.208    
  -------------------------------------------------------------------
                         slack                                  4.927    

Slack (MET) :             5.227ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.736ns  (logic 1.569ns (33.131%)  route 3.167ns (66.869%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.376 f  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869     0.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324     0.818 f  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822     1.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354     1.993 f  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.908     2.901    Driver_IIC0/scl_lc
    SLICE_X26Y3          LUT6 (Prop_lut6_I3_O)        0.348     3.249 r  Driver_IIC0/FSM_sequential_c_state[0]_i_2/O
                         net (fo=1, routed)           0.568     3.817    Driver_IIC0/FSM_sequential_c_state[0]_i_2_n_0
    SLICE_X28Y3          LUT5 (Prop_lut5_I0_O)        0.124     3.941 r  Driver_IIC0/FSM_sequential_c_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.941    Driver_IIC0/n_state__0[0]
    SLICE_X28Y3          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.503     8.594    Driver_IIC0/clk_out1
    SLICE_X28Y3          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[0]/C
                         clock pessimism              0.570     9.164    
                         clock uncertainty           -0.074     9.091    
    SLICE_X28Y3          FDCE (Setup_fdce_C_D)        0.077     9.168    Driver_IIC0/FSM_sequential_c_state_reg[0]
  -------------------------------------------------------------------
                         required time                          9.168    
                         arrival time                          -3.941    
  -------------------------------------------------------------------
                         slack                                  5.227    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.223%)  route 0.084ns (28.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X26Y2          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y2          FDCE (Prop_fdce_C_Q)         0.164    -0.396 r  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=9, routed)           0.084    -0.312    Driver_IIC0/iicwr_req
    SLICE_X27Y2          LUT6 (Prop_lut6_I3_O)        0.045    -0.267 r  Driver_IIC0/FSM_sequential_c_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    Driver_IIC0/n_state__0[1]
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                         clock pessimism              0.247    -0.547    
    SLICE_X27Y2          FDCE (Hold_fdce_C_D)         0.092    -0.455    Driver_IIC0/FSM_sequential_c_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.209ns (70.981%)  route 0.085ns (29.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X26Y2          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y2          FDCE (Prop_fdce_C_Q)         0.164    -0.396 r  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=9, routed)           0.085    -0.311    Driver_IIC0/iicwr_req
    SLICE_X27Y2          LUT6 (Prop_lut6_I2_O)        0.045    -0.266 r  Driver_IIC0/FSM_sequential_c_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    Driver_IIC0/n_state__0[2]
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[2]/C
                         clock pessimism              0.247    -0.547    
    SLICE_X27Y2          FDCE (Hold_fdce_C_D)         0.091    -0.456    Driver_IIC0/FSM_sequential_c_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 Driver_IIC0/iic_wr_en_r0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/iicwr_req_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.227ns (63.783%)  route 0.129ns (36.217%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.128    -0.432 r  Driver_IIC0/iic_wr_en_r0_reg/Q
                         net (fo=2, routed)           0.129    -0.303    Driver_IIC0/iic_wr_en_r0
    SLICE_X26Y2          LUT5 (Prop_lut5_I1_O)        0.099    -0.204 r  Driver_IIC0/iicwr_req_i_1/O
                         net (fo=1, routed)           0.000    -0.204    Driver_IIC0/iicwr_req_i_1_n_0
    SLICE_X26Y2          FDCE                                         r  Driver_IIC0/iicwr_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X26Y2          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
                         clock pessimism              0.247    -0.547    
    SLICE_X26Y2          FDCE (Hold_fdce_C_D)         0.121    -0.426    Driver_IIC0/iicwr_req_reg
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.337%)  route 0.156ns (45.663%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X25Y2          FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  Driver_IIC0/scl_cnt_reg[1]/Q
                         net (fo=11, routed)          0.156    -0.263    Driver_IIC0/scl_cnt[1]
    SLICE_X25Y1          LUT6 (Prop_lut6_I3_O)        0.045    -0.218 r  Driver_IIC0/scl_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    Driver_IIC0/scl_cnt[4]_i_1_n_0
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[4]/C
                         clock pessimism              0.250    -0.544    
    SLICE_X25Y1          FDCE (Hold_fdce_C_D)         0.092    -0.452    Driver_IIC0/scl_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 Driver_IIC0/iic_wr_en_r0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/iic_wr_en_r1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.128    -0.432 r  Driver_IIC0/iic_wr_en_r0_reg/Q
                         net (fo=2, routed)           0.131    -0.301    Driver_IIC0/iic_wr_en_r0
    SLICE_X26Y2          FDCE                                         r  Driver_IIC0/iic_wr_en_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X26Y2          FDCE                                         r  Driver_IIC0/iic_wr_en_r1_reg/C
                         clock pessimism              0.247    -0.547    
    SLICE_X26Y2          FDCE (Hold_fdce_C_D)         0.005    -0.542    Driver_IIC0/iic_wr_en_r1_reg
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.190ns (51.555%)  route 0.179ns (48.445%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  Driver_IIC0/scl_cnt_reg[2]/Q
                         net (fo=11, routed)          0.179    -0.241    Driver_IIC0/scl_cnt[2]
    SLICE_X25Y1          LUT5 (Prop_lut5_I3_O)        0.049    -0.192 r  Driver_IIC0/scl_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    Driver_IIC0/scl_cnt[3]_i_1_n_0
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
                         clock pessimism              0.234    -0.560    
    SLICE_X25Y1          FDCE (Hold_fdce_C_D)         0.107    -0.453    Driver_IIC0/scl_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Driver_IIC0/bcnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.190ns (51.463%)  route 0.179ns (48.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.565    -0.561    Driver_IIC0/clk_out1
    SLICE_X27Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  Driver_IIC0/bcnt_reg[0]/Q
                         net (fo=17, routed)          0.179    -0.241    Driver_IIC0/bcnt[0]
    SLICE_X27Y4          LUT5 (Prop_lut5_I2_O)        0.049    -0.192 r  Driver_IIC0/bcnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    Driver_IIC0/bcnt[1]_i_1_n_0
    SLICE_X27Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.834    -0.795    Driver_IIC0/clk_out1
    SLICE_X27Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[1]/C
                         clock pessimism              0.234    -0.561    
    SLICE_X27Y4          FDCE (Hold_fdce_C_D)         0.107    -0.454    Driver_IIC0/bcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.510%)  route 0.174ns (45.490%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X24Y2          FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y2          FDCE (Prop_fdce_C_Q)         0.164    -0.396 r  Driver_IIC0/scl_cnt_reg[7]/Q
                         net (fo=6, routed)           0.174    -0.222    Driver_IIC0/scl_cnt[7]
    SLICE_X24Y2          LUT6 (Prop_lut6_I3_O)        0.045    -0.177 r  Driver_IIC0/scl_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    Driver_IIC0/scl_cnt[9]_i_1_n_0
    SLICE_X24Y2          FDCE                                         r  Driver_IIC0/scl_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X24Y2          FDCE                                         r  Driver_IIC0/scl_cnt_reg[9]/C
                         clock pessimism              0.234    -0.560    
    SLICE_X24Y2          FDCE (Hold_fdce_C_D)         0.121    -0.439    Driver_IIC0/scl_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Driver_IIC0/bcnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.226ns (63.127%)  route 0.132ns (36.873%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.565    -0.561    Driver_IIC0/clk_out1
    SLICE_X27Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y4          FDCE (Prop_fdce_C_Q)         0.128    -0.433 r  Driver_IIC0/bcnt_reg[1]/Q
                         net (fo=16, routed)          0.132    -0.301    Driver_IIC0/bcnt[1]
    SLICE_X27Y4          LUT6 (Prop_lut6_I2_O)        0.098    -0.203 r  Driver_IIC0/bcnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    Driver_IIC0/bcnt[2]_i_1_n_0
    SLICE_X27Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.834    -0.795    Driver_IIC0/clk_out1
    SLICE_X27Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[2]/C
                         clock pessimism              0.234    -0.561    
    SLICE_X27Y4          FDCE (Hold_fdce_C_D)         0.092    -0.469    Driver_IIC0/bcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (51.023%)  route 0.179ns (48.977%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  Driver_IIC0/scl_cnt_reg[2]/Q
                         net (fo=11, routed)          0.179    -0.241    Driver_IIC0/scl_cnt[2]
    SLICE_X25Y1          LUT4 (Prop_lut4_I3_O)        0.045    -0.196 r  Driver_IIC0/scl_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    Driver_IIC0/scl_cnt[2]_i_1_n_0
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/C
                         clock pessimism              0.234    -0.560    
    SLICE_X25Y1          FDCE (Hold_fdce_C_D)         0.092    -0.468    Driver_IIC0/scl_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.273    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    clk_10/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X27Y2      Driver_IIC0/iic_wr_en_r0_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X26Y2      Driver_IIC0/iic_wr_en_r1_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X26Y2      Driver_IIC0/iicwr_req_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X25Y1      Driver_IIC0/scl_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X25Y2      Driver_IIC0/scl_cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X25Y1      Driver_IIC0/scl_cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X25Y1      Driver_IIC0/scl_cnt_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X25Y1      Driver_IIC0/scl_cnt_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X27Y2      Driver_IIC0/iic_wr_en_r0_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X26Y2      Driver_IIC0/iic_wr_en_r1_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X26Y2      Driver_IIC0/iicwr_req_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X25Y1      Driver_IIC0/scl_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X25Y2      Driver_IIC0/scl_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X25Y1      Driver_IIC0/scl_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X25Y1      Driver_IIC0/scl_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X25Y1      Driver_IIC0/scl_cnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X25Y1      Driver_IIC0/scl_cnt_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X25Y2      Driver_IIC0/scl_cnt_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X27Y2      Driver_IIC0/iic_wr_en_r0_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X26Y2      Driver_IIC0/iic_wr_en_r1_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X26Y2      Driver_IIC0/iicwr_req_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X25Y1      Driver_IIC0/scl_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X25Y2      Driver_IIC0/scl_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X25Y1      Driver_IIC0/scl_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X25Y1      Driver_IIC0/scl_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X25Y1      Driver_IIC0/scl_cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X25Y1      Driver_IIC0/scl_cnt_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X25Y2      Driver_IIC0/scl_cnt_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.298ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 0.828ns (19.851%)  route 3.343ns (80.149%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.812     0.468    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y24          LUT4 (Prop_lut4_I1_O)        0.124     0.592 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.797     1.390    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.514 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.152    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I5_O)        0.124     2.276 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.095     3.371    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X1Y26          FDRE (Setup_fdre_C_R)       -0.429     3.669    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]
  -------------------------------------------------------------------
                         required time                          3.669    
                         arrival time                          -3.371    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 0.828ns (19.851%)  route 3.343ns (80.149%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.812     0.468    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y24          LUT4 (Prop_lut4_I1_O)        0.124     0.592 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.797     1.390    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.514 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.152    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I5_O)        0.124     2.276 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.095     3.371    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X1Y26          FDRE (Setup_fdre_C_R)       -0.429     3.669    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]
  -------------------------------------------------------------------
                         required time                          3.669    
                         arrival time                          -3.371    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 0.828ns (19.851%)  route 3.343ns (80.149%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.812     0.468    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y24          LUT4 (Prop_lut4_I1_O)        0.124     0.592 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.797     1.390    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.514 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.152    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I5_O)        0.124     2.276 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.095     3.371    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X1Y26          FDRE (Setup_fdre_C_R)       -0.429     3.669    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]
  -------------------------------------------------------------------
                         required time                          3.669    
                         arrival time                          -3.371    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 0.828ns (19.851%)  route 3.343ns (80.149%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.812     0.468    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y24          LUT4 (Prop_lut4_I1_O)        0.124     0.592 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.797     1.390    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.514 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.152    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I5_O)        0.124     2.276 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.095     3.371    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X1Y26          FDRE (Setup_fdre_C_R)       -0.429     3.669    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]
  -------------------------------------------------------------------
                         required time                          3.669    
                         arrival time                          -3.371    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.828ns (19.927%)  route 3.327ns (80.073%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.812     0.468    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y24          LUT4 (Prop_lut4_I1_O)        0.124     0.592 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.797     1.390    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.514 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.152    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I5_O)        0.124     2.276 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.080     3.355    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X1Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X1Y25          FDRE (Setup_fdre_C_R)       -0.429     3.667    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]
  -------------------------------------------------------------------
                         required time                          3.667    
                         arrival time                          -3.355    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.828ns (19.927%)  route 3.327ns (80.073%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.812     0.468    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y24          LUT4 (Prop_lut4_I1_O)        0.124     0.592 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.797     1.390    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.514 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.152    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I5_O)        0.124     2.276 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.080     3.355    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X1Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X1Y25          FDRE (Setup_fdre_C_R)       -0.429     3.667    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]
  -------------------------------------------------------------------
                         required time                          3.667    
                         arrival time                          -3.355    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.828ns (19.927%)  route 3.327ns (80.073%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.812     0.468    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y24          LUT4 (Prop_lut4_I1_O)        0.124     0.592 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.797     1.390    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.514 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.152    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I5_O)        0.124     2.276 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.080     3.355    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X1Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[14]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X1Y25          FDRE (Setup_fdre_C_R)       -0.429     3.667    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[14]
  -------------------------------------------------------------------
                         required time                          3.667    
                         arrival time                          -3.355    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.828ns (19.927%)  route 3.327ns (80.073%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.812     0.468    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y24          LUT4 (Prop_lut4_I1_O)        0.124     0.592 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.797     1.390    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.514 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.152    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I5_O)        0.124     2.276 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.080     3.355    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X1Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X1Y25          FDRE (Setup_fdre_C_R)       -0.429     3.667    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]
  -------------------------------------------------------------------
                         required time                          3.667    
                         arrival time                          -3.355    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 0.828ns (19.956%)  route 3.321ns (80.044%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.812     0.468    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y24          LUT4 (Prop_lut4_I1_O)        0.124     0.592 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.797     1.390    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.514 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.152    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I5_O)        0.124     2.276 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.073     3.349    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X4Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[17]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X4Y26          FDRE (Setup_fdre_C_R)       -0.429     3.667    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          3.667    
                         arrival time                          -3.349    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 0.828ns (19.956%)  route 3.321ns (80.044%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.812     0.468    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y24          LUT4 (Prop_lut4_I1_O)        0.124     0.592 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.797     1.390    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.514 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.152    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I5_O)        0.124     2.276 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.073     3.349    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X4Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[18]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X4Y26          FDRE (Setup_fdre_C_R)       -0.429     3.667    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          3.667    
                         arrival time                          -3.349    
  -------------------------------------------------------------------
                         slack                                  0.318    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.807%)  route 0.092ns (33.193%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y27          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/Q
                         net (fo=1, routed)           0.092    -0.333    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in[1]
    SLICE_X3Y26          LUT5 (Prop_lut5_I1_O)        0.045    -0.288 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[1]_i_1_n_0
    SLICE_X3Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/C
                         clock pessimism              0.250    -0.555    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.092    -0.463    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.228%)  route 0.108ns (36.772%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.320    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in[2]
    SLICE_X3Y26          LUT6 (Prop_lut6_I1_O)        0.045    -0.275 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[2]_i_1_n_0
    SLICE_X3Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
                         clock pessimism              0.250    -0.555    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.092    -0.463    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.117%)  route 0.146ns (50.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]/Q
                         net (fo=2, routed)           0.146    -0.281    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]
    SLICE_X2Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[18]/C
                         clock pessimism              0.250    -0.555    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.083    -0.472    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[18]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.909%)  route 0.142ns (50.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[11]/Q
                         net (fo=2, routed)           0.142    -0.287    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[11]
    SLICE_X2Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[11]/C
                         clock pessimism              0.269    -0.537    
    SLICE_X2Y25          FDRE (Hold_fdre_C_D)         0.059    -0.478    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[11]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.220%)  route 0.134ns (48.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/Q
                         net (fo=2, routed)           0.134    -0.294    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]
    SLICE_X3Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/C
                         clock pessimism              0.269    -0.537    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.047    -0.490    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.730%)  route 0.115ns (38.270%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y27          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/Q
                         net (fo=3, routed)           0.115    -0.310    Driver_MIPI0/Data_Read/U0/clock_system_inst/start_dly[1]
    SLICE_X1Y27          LUT6 (Prop_lut6_I2_O)        0.045    -0.265 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826    -0.803    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y27          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
                         clock pessimism              0.250    -0.553    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.092    -0.461    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.525%)  route 0.116ns (38.475%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y27          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/Q
                         net (fo=3, routed)           0.116    -0.309    Driver_MIPI0/Data_Read/U0/clock_system_inst/start_dly[1]
    SLICE_X1Y27          LUT4 (Prop_lut4_I3_O)        0.045    -0.264 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[1]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826    -0.803    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y27          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/C
                         clock pessimism              0.250    -0.553    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.091    -0.462    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.538%)  route 0.162ns (53.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y22          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/Q
                         net (fo=2, routed)           0.162    -0.263    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]
    SLICE_X3Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/C
                         clock pessimism              0.250    -0.556    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.075    -0.481    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.377%)  route 0.138ns (42.623%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/Q
                         net (fo=1, routed)           0.138    -0.290    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in[3]
    SLICE_X3Y26          LUT5 (Prop_lut5_I1_O)        0.045    -0.245 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[3]_i_1_n_0
    SLICE_X3Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/C
                         clock pessimism              0.250    -0.555    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.091    -0.464    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.020%)  route 0.179ns (55.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/Q
                         net (fo=2, routed)           0.179    -0.248    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]
    SLICE_X2Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]/C
                         clock pessimism              0.250    -0.555    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.084    -0.471    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y0  Driver_MIPI0/Data_Read/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0/REFCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X0Y26     Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/C
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1    clk_10/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X2Y22      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_sr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X4Y28      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.invers_clk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X4Y20      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.req_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X3Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X3Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X3Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  Driver_MIPI0/Data_Read/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y22      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_sr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X9Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X9Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y22      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_sr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y28      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.invers_clk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y20      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.req_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y27      Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       97.342ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.342ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.642ns (32.049%)  route 1.361ns (67.951%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.276 f  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.833     0.557    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y1          LUT3 (Prop_lut3_I2_O)        0.124     0.681 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.528     1.209    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.583    99.181    
                         clock uncertainty           -0.106    99.075    
    SLICE_X30Y0          FDRE (Setup_fdre_C_R)       -0.524    98.551    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         98.551    
                         arrival time                          -1.209    
  -------------------------------------------------------------------
                         slack                                 97.342    

Slack (MET) :             97.342ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.642ns (32.049%)  route 1.361ns (67.951%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.276 f  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.833     0.557    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y1          LUT3 (Prop_lut3_I2_O)        0.124     0.681 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.528     1.209    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.583    99.181    
                         clock uncertainty           -0.106    99.075    
    SLICE_X30Y0          FDRE (Setup_fdre_C_R)       -0.524    98.551    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         98.551    
                         arrival time                          -1.209    
  -------------------------------------------------------------------
                         slack                                 97.342    

Slack (MET) :             97.342ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.642ns (32.049%)  route 1.361ns (67.951%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.276 f  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.833     0.557    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y1          LUT3 (Prop_lut3_I2_O)        0.124     0.681 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.528     1.209    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.583    99.181    
                         clock uncertainty           -0.106    99.075    
    SLICE_X30Y0          FDRE (Setup_fdre_C_R)       -0.524    98.551    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         98.551    
                         arrival time                          -1.209    
  -------------------------------------------------------------------
                         slack                                 97.342    

Slack (MET) :             97.342ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.642ns (32.049%)  route 1.361ns (67.951%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.276 f  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.833     0.557    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y1          LUT3 (Prop_lut3_I2_O)        0.124     0.681 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.528     1.209    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.583    99.181    
                         clock uncertainty           -0.106    99.075    
    SLICE_X30Y0          FDRE (Setup_fdre_C_R)       -0.524    98.551    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         98.551    
                         arrival time                          -1.209    
  -------------------------------------------------------------------
                         slack                                 97.342    

Slack (MET) :             97.638ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.773ns (37.031%)  route 1.314ns (62.969%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.478    -0.316 f  Diver_OV5647_Init/Req_Cnt_reg[1]/Q
                         net (fo=6, routed)           0.980     0.665    Diver_OV5647_Init/Req_Cnt_reg_n_0_[1]
    SLICE_X30Y1          LUT6 (Prop_lut6_I3_O)        0.295     0.960 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.334     1.294    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.608    99.206    
                         clock uncertainty           -0.106    99.100    
    SLICE_X30Y0          FDRE (Setup_fdre_C_CE)      -0.169    98.931    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         98.931    
                         arrival time                          -1.294    
  -------------------------------------------------------------------
                         slack                                 97.638    

Slack (MET) :             97.638ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.773ns (37.031%)  route 1.314ns (62.969%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.478    -0.316 f  Diver_OV5647_Init/Req_Cnt_reg[1]/Q
                         net (fo=6, routed)           0.980     0.665    Diver_OV5647_Init/Req_Cnt_reg_n_0_[1]
    SLICE_X30Y1          LUT6 (Prop_lut6_I3_O)        0.295     0.960 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.334     1.294    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.608    99.206    
                         clock uncertainty           -0.106    99.100    
    SLICE_X30Y0          FDRE (Setup_fdre_C_CE)      -0.169    98.931    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         98.931    
                         arrival time                          -1.294    
  -------------------------------------------------------------------
                         slack                                 97.638    

Slack (MET) :             97.638ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.773ns (37.031%)  route 1.314ns (62.969%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.478    -0.316 f  Diver_OV5647_Init/Req_Cnt_reg[1]/Q
                         net (fo=6, routed)           0.980     0.665    Diver_OV5647_Init/Req_Cnt_reg_n_0_[1]
    SLICE_X30Y1          LUT6 (Prop_lut6_I3_O)        0.295     0.960 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.334     1.294    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.608    99.206    
                         clock uncertainty           -0.106    99.100    
    SLICE_X30Y0          FDRE (Setup_fdre_C_CE)      -0.169    98.931    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         98.931    
                         arrival time                          -1.294    
  -------------------------------------------------------------------
                         slack                                 97.638    

Slack (MET) :             97.638ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.773ns (37.031%)  route 1.314ns (62.969%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.478    -0.316 f  Diver_OV5647_Init/Req_Cnt_reg[1]/Q
                         net (fo=6, routed)           0.980     0.665    Diver_OV5647_Init/Req_Cnt_reg_n_0_[1]
    SLICE_X30Y1          LUT6 (Prop_lut6_I3_O)        0.295     0.960 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.334     1.294    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.608    99.206    
                         clock uncertainty           -0.106    99.100    
    SLICE_X30Y0          FDRE (Setup_fdre_C_CE)      -0.169    98.931    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         98.931    
                         arrival time                          -1.294    
  -------------------------------------------------------------------
                         slack                                 97.638    

Slack (MET) :             98.183ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.763ns  (logic 0.773ns (43.836%)  route 0.990ns (56.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.478    -0.316 f  Diver_OV5647_Init/Req_Cnt_reg[1]/Q
                         net (fo=6, routed)           0.990     0.675    Diver_OV5647_Init/Req_Cnt_reg_n_0_[1]
    SLICE_X30Y1          LUT6 (Prop_lut6_I2_O)        0.295     0.970 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000     0.970    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism              0.583    99.181    
                         clock uncertainty           -0.106    99.075    
    SLICE_X30Y1          FDRE (Setup_fdre_C_D)        0.077    99.152    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                         99.152    
                         arrival time                          -0.970    
  -------------------------------------------------------------------
                         slack                                 98.183    

Slack (MET) :             98.477ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.779ns (52.154%)  route 0.715ns (47.846%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.478    -0.316 f  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.715     0.399    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X30Y0          LUT4 (Prop_lut4_I0_O)        0.301     0.700 r  Diver_OV5647_Init/Req_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.700    Diver_OV5647_Init/Req_Cnt[0]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.608    99.206    
                         clock uncertainty           -0.106    99.100    
    SLICE_X30Y0          FDRE (Setup_fdre_C_D)        0.077    99.177    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         99.177    
                         arrival time                          -0.700    
  -------------------------------------------------------------------
                         slack                                 98.477    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  Diver_OV5647_Init/Req_Cnt_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.221    Diver_OV5647_Init/Req_Cnt_reg_n_0_[0]
    SLICE_X30Y0          LUT4 (Prop_lut4_I3_O)        0.043    -0.178 r  Diver_OV5647_Init/Req_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    Diver_OV5647_Init/Req_Cnt[1]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.234    -0.559    
    SLICE_X30Y0          FDRE (Hold_fdre_C_D)         0.131    -0.428    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  Diver_OV5647_Init/Req_Cnt_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.221    Diver_OV5647_Init/Req_Cnt_reg_n_0_[0]
    SLICE_X30Y0          LUT4 (Prop_lut4_I2_O)        0.043    -0.178 r  Diver_OV5647_Init/Req_Cnt[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.178    Diver_OV5647_Init/Req_Cnt[3]_i_3_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.234    -0.559    
    SLICE_X30Y0          FDRE (Hold_fdre_C_D)         0.131    -0.428    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  Diver_OV5647_Init/Req_Cnt_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.221    Diver_OV5647_Init/Req_Cnt_reg_n_0_[0]
    SLICE_X30Y0          LUT4 (Prop_lut4_I3_O)        0.045    -0.176 r  Diver_OV5647_Init/Req_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    Diver_OV5647_Init/Req_Cnt[2]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.234    -0.559    
    SLICE_X30Y0          FDRE (Hold_fdre_C_D)         0.121    -0.438    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.395 f  Diver_OV5647_Init/Req_Cnt_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.221    Diver_OV5647_Init/Req_Cnt_reg_n_0_[0]
    SLICE_X30Y0          LUT4 (Prop_lut4_I3_O)        0.045    -0.176 r  Diver_OV5647_Init/Req_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    Diver_OV5647_Init/Req_Cnt[0]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.234    -0.559    
    SLICE_X30Y0          FDRE (Hold_fdre_C_D)         0.120    -0.439    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.209ns (51.012%)  route 0.201ns (48.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.201    -0.195    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y1          LUT6 (Prop_lut6_I1_O)        0.045    -0.150 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000    -0.150    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism              0.234    -0.559    
    SLICE_X30Y1          FDRE (Hold_fdre_C_D)         0.120    -0.439    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.209ns (39.750%)  route 0.317ns (60.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.201    -0.195    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y1          LUT6 (Prop_lut6_I2_O)        0.045    -0.150 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.116    -0.034    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.250    -0.543    
    SLICE_X30Y0          FDRE (Hold_fdre_C_CE)       -0.016    -0.559    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.209ns (39.750%)  route 0.317ns (60.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.201    -0.195    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y1          LUT6 (Prop_lut6_I2_O)        0.045    -0.150 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.116    -0.034    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.250    -0.543    
    SLICE_X30Y0          FDRE (Hold_fdre_C_CE)       -0.016    -0.559    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.209ns (39.750%)  route 0.317ns (60.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.201    -0.195    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y1          LUT6 (Prop_lut6_I2_O)        0.045    -0.150 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.116    -0.034    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.250    -0.543    
    SLICE_X30Y0          FDRE (Hold_fdre_C_CE)       -0.016    -0.559    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.209ns (39.750%)  route 0.317ns (60.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.201    -0.195    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y1          LUT6 (Prop_lut6_I2_O)        0.045    -0.150 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.116    -0.034    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.250    -0.543    
    SLICE_X30Y0          FDRE (Hold_fdre_C_CE)       -0.016    -0.559    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.209ns (29.892%)  route 0.490ns (70.108%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.395 f  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.312    -0.084    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y1          LUT3 (Prop_lut3_I2_O)        0.045    -0.039 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.178     0.140    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.250    -0.543    
    SLICE_X30Y0          FDRE (Hold_fdre_C_R)         0.009    -0.534    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.674    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y4    clk_10/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X30Y0      Diver_OV5647_Init/Req_Cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X30Y0      Diver_OV5647_Init/Req_Cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X30Y0      Diver_OV5647_Init/Req_Cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X30Y0      Diver_OV5647_Init/Req_Cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X30Y1      Diver_OV5647_Init/Write_Flag_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y0      Diver_OV5647_Init/Req_Cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y0      Diver_OV5647_Init/Req_Cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y0      Diver_OV5647_Init/Req_Cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y0      Diver_OV5647_Init/Req_Cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y1      Diver_OV5647_Init/Write_Flag_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y0      Diver_OV5647_Init/Req_Cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y0      Diver_OV5647_Init/Req_Cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y0      Diver_OV5647_Init/Req_Cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y0      Diver_OV5647_Init/Req_Cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y1      Diver_OV5647_Init/Write_Flag_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y0      Diver_OV5647_Init/Req_Cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y0      Diver_OV5647_Init/Req_Cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y0      Diver_OV5647_Init/Req_Cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y0      Diver_OV5647_Init/Req_Cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y1      Diver_OV5647_Init/Write_Flag_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y0      Diver_OV5647_Init/Req_Cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y0      Diver_OV5647_Init/Req_Cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y0      Diver_OV5647_Init/Req_Cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y0      Diver_OV5647_Init/Req_Cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y1      Diver_OV5647_Init/Write_Flag_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    clk_10/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.260ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.335ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.260ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_IIC0/iic_wr_en_r0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.518ns (22.949%)  route 1.739ns (77.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 8.595 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.276 r  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           1.739     1.463    Driver_IIC0/IIC_Write
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.504     8.595    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
                         clock pessimism              0.406     9.001    
                         clock uncertainty           -0.231     8.770    
    SLICE_X27Y2          FDCE (Setup_fdce_C_D)       -0.047     8.723    Driver_IIC0/iic_wr_en_r0_reg
  -------------------------------------------------------------------
                         required time                          8.723    
                         arrival time                          -1.463    
  -------------------------------------------------------------------
                         slack                                  7.260    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_IIC0/iic_wr_en_r0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.164ns (17.169%)  route 0.791ns (82.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.791     0.396    Driver_IIC0/IIC_Write
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
                         clock pessimism              0.549    -0.245    
                         clock uncertainty            0.231    -0.014    
    SLICE_X27Y2          FDCE (Hold_fdce_C_D)         0.075     0.061    Driver_IIC0/iic_wr_en_r0_reg
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.396    
  -------------------------------------------------------------------
                         slack                                  0.335    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.325ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.325ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/SDA_Out_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.641ns  (logic 2.047ns (30.824%)  route 4.594ns (69.176%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.376 r  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869     0.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324     0.818 r  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822     1.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354     1.993 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          1.084     3.077    Driver_IIC0/scl_lc
    SLICE_X27Y3          LUT5 (Prop_lut5_I0_O)        0.348     3.425 f  Driver_IIC0/bcnt[2]_i_6/O
                         net (fo=1, routed)           0.593     4.018    Driver_IIC0/bcnt[2]_i_6_n_0
    SLICE_X27Y3          LUT6 (Prop_lut6_I3_O)        0.124     4.142 f  Driver_IIC0/bcnt[2]_i_2/O
                         net (fo=8, routed)           0.786     4.929    Driver_IIC0/n_state[0]
    SLICE_X28Y4          LUT5 (Prop_lut5_I0_O)        0.150     5.079 r  Driver_IIC0/SDA_Out_i_7/O
                         net (fo=1, routed)           0.440     5.518    Driver_IIC0/SDA_Out_i_7_n_0
    SLICE_X28Y4          LUT6 (Prop_lut6_I0_O)        0.328     5.846 r  Driver_IIC0/SDA_Out_i_2/O
                         net (fo=1, routed)           0.000     5.846    Driver_IIC0/SDA_Out_i_2_n_0
    SLICE_X28Y4          FDPE                                         r  Driver_IIC0/SDA_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.503     8.594    Driver_IIC0/clk_out1
    SLICE_X28Y4          FDPE                                         r  Driver_IIC0/SDA_Out_reg/C
                         clock pessimism              0.570     9.164    
                         clock uncertainty           -0.074     9.090    
    SLICE_X28Y4          FDPE (Setup_fdpe_C_D)        0.081     9.171    Driver_IIC0/SDA_Out_reg
  -------------------------------------------------------------------
                         required time                          9.171    
                         arrival time                          -5.846    
  -------------------------------------------------------------------
                         slack                                  3.325    

Slack (MET) :             3.585ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.345ns  (logic 2.249ns (35.444%)  route 4.096ns (64.556%))
  Logic Levels:           6  (LUT2=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.376 f  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869     0.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324     0.818 f  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822     1.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354     1.993 f  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          1.084     3.077    Driver_IIC0/scl_lc
    SLICE_X27Y3          LUT2 (Prop_lut2_I0_O)        0.376     3.453 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=4, routed)           0.423     3.876    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X27Y3          LUT4 (Prop_lut4_I2_O)        0.326     4.202 r  Driver_IIC0/SDA_Out_i_6/O
                         net (fo=4, routed)           0.317     4.518    Driver_IIC0/n_state[3]
    SLICE_X27Y4          LUT6 (Prop_lut6_I5_O)        0.326     4.844 r  Driver_IIC0/bcnt[2]_i_4/O
                         net (fo=3, routed)           0.582     5.426    Driver_IIC0/bcnt[2]_i_4_n_0
    SLICE_X27Y4          LUT4 (Prop_lut4_I2_O)        0.124     5.550 r  Driver_IIC0/bcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     5.550    Driver_IIC0/bcnt[0]_i_1_n_0
    SLICE_X27Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.503     8.594    Driver_IIC0/clk_out1
    SLICE_X27Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[0]/C
                         clock pessimism              0.585     9.179    
                         clock uncertainty           -0.074     9.105    
    SLICE_X27Y4          FDCE (Setup_fdce_C_D)        0.031     9.136    Driver_IIC0/bcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.136    
                         arrival time                          -5.550    
  -------------------------------------------------------------------
                         slack                                  3.585    

Slack (MET) :             3.603ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.371ns  (logic 2.275ns (35.707%)  route 4.096ns (64.293%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.376 f  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869     0.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324     0.818 f  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822     1.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354     1.993 f  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          1.084     3.077    Driver_IIC0/scl_lc
    SLICE_X27Y3          LUT2 (Prop_lut2_I0_O)        0.376     3.453 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=4, routed)           0.423     3.876    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X27Y3          LUT4 (Prop_lut4_I2_O)        0.326     4.202 r  Driver_IIC0/SDA_Out_i_6/O
                         net (fo=4, routed)           0.317     4.518    Driver_IIC0/n_state[3]
    SLICE_X27Y4          LUT6 (Prop_lut6_I5_O)        0.326     4.844 r  Driver_IIC0/bcnt[2]_i_4/O
                         net (fo=3, routed)           0.582     5.426    Driver_IIC0/bcnt[2]_i_4_n_0
    SLICE_X27Y4          LUT5 (Prop_lut5_I3_O)        0.150     5.576 r  Driver_IIC0/bcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.576    Driver_IIC0/bcnt[1]_i_1_n_0
    SLICE_X27Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.503     8.594    Driver_IIC0/clk_out1
    SLICE_X27Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[1]/C
                         clock pessimism              0.585     9.179    
                         clock uncertainty           -0.074     9.105    
    SLICE_X27Y4          FDCE (Setup_fdce_C_D)        0.075     9.180    Driver_IIC0/bcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.180    
                         arrival time                          -5.576    
  -------------------------------------------------------------------
                         slack                                  3.603    

Slack (MET) :             3.659ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/SDA_Out_reg/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.057ns  (logic 1.693ns (27.953%)  route 4.364ns (72.047%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.376 f  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869     0.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324     0.818 f  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822     1.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354     1.993 f  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          1.084     3.077    Driver_IIC0/scl_lc
    SLICE_X27Y3          LUT5 (Prop_lut5_I0_O)        0.348     3.425 r  Driver_IIC0/bcnt[2]_i_6/O
                         net (fo=1, routed)           0.593     4.018    Driver_IIC0/bcnt[2]_i_6_n_0
    SLICE_X27Y3          LUT6 (Prop_lut6_I3_O)        0.124     4.142 r  Driver_IIC0/bcnt[2]_i_2/O
                         net (fo=8, routed)           0.806     4.948    Driver_IIC0/n_state[0]
    SLICE_X28Y4          LUT6 (Prop_lut6_I0_O)        0.124     5.072 r  Driver_IIC0/SDA_Out_i_1/O
                         net (fo=1, routed)           0.190     5.262    Driver_IIC0/SDA_Out_i_1_n_0
    SLICE_X28Y4          FDPE                                         r  Driver_IIC0/SDA_Out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.503     8.594    Driver_IIC0/clk_out1
    SLICE_X28Y4          FDPE                                         r  Driver_IIC0/SDA_Out_reg/C
                         clock pessimism              0.570     9.164    
                         clock uncertainty           -0.074     9.090    
    SLICE_X28Y4          FDPE (Setup_fdpe_C_CE)      -0.169     8.921    Driver_IIC0/SDA_Out_reg
  -------------------------------------------------------------------
                         required time                          8.921    
                         arrival time                          -5.262    
  -------------------------------------------------------------------
                         slack                                  3.659    

Slack (MET) :             3.867ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.063ns  (logic 2.249ns (37.092%)  route 3.814ns (62.908%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.376 f  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869     0.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324     0.818 f  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822     1.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354     1.993 f  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          1.084     3.077    Driver_IIC0/scl_lc
    SLICE_X27Y3          LUT2 (Prop_lut2_I0_O)        0.376     3.453 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=4, routed)           0.423     3.876    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X27Y3          LUT4 (Prop_lut4_I2_O)        0.326     4.202 r  Driver_IIC0/SDA_Out_i_6/O
                         net (fo=4, routed)           0.317     4.518    Driver_IIC0/n_state[3]
    SLICE_X27Y4          LUT6 (Prop_lut6_I5_O)        0.326     4.844 r  Driver_IIC0/bcnt[2]_i_4/O
                         net (fo=3, routed)           0.300     5.144    Driver_IIC0/bcnt[2]_i_4_n_0
    SLICE_X27Y4          LUT6 (Prop_lut6_I4_O)        0.124     5.268 r  Driver_IIC0/bcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.268    Driver_IIC0/bcnt[2]_i_1_n_0
    SLICE_X27Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.503     8.594    Driver_IIC0/clk_out1
    SLICE_X27Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[2]/C
                         clock pessimism              0.585     9.179    
                         clock uncertainty           -0.074     9.105    
    SLICE_X27Y4          FDCE (Setup_fdce_C_D)        0.031     9.136    Driver_IIC0/bcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.136    
                         arrival time                          -5.268    
  -------------------------------------------------------------------
                         slack                                  3.867    

Slack (MET) :             4.038ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/SDA_Dir_reg_inv/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.891ns  (logic 1.693ns (28.739%)  route 4.198ns (71.261%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.376 f  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869     0.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324     0.818 f  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822     1.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354     1.993 f  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          1.084     3.077    Driver_IIC0/scl_lc
    SLICE_X27Y3          LUT5 (Prop_lut5_I0_O)        0.348     3.425 r  Driver_IIC0/bcnt[2]_i_6/O
                         net (fo=1, routed)           0.593     4.018    Driver_IIC0/bcnt[2]_i_6_n_0
    SLICE_X27Y3          LUT6 (Prop_lut6_I3_O)        0.124     4.142 r  Driver_IIC0/bcnt[2]_i_2/O
                         net (fo=8, routed)           0.830     4.972    Driver_IIC0/n_state[0]
    SLICE_X27Y4          LUT4 (Prop_lut4_I0_O)        0.124     5.096 r  Driver_IIC0/SDA_Dir_inv_i_1/O
                         net (fo=1, routed)           0.000     5.096    Driver_IIC0/SDA_Dir_inv_i_1_n_0
    SLICE_X27Y4          FDCE                                         r  Driver_IIC0/SDA_Dir_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.503     8.594    Driver_IIC0/clk_out1
    SLICE_X27Y4          FDCE                                         r  Driver_IIC0/SDA_Dir_reg_inv/C
                         clock pessimism              0.585     9.179    
                         clock uncertainty           -0.074     9.105    
    SLICE_X27Y4          FDCE (Setup_fdce_C_D)        0.029     9.134    Driver_IIC0/SDA_Dir_reg_inv
  -------------------------------------------------------------------
                         required time                          9.134    
                         arrival time                          -5.096    
  -------------------------------------------------------------------
                         slack                                  4.038    

Slack (MET) :             4.515ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.415ns  (logic 1.805ns (33.336%)  route 3.610ns (66.664%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 8.595 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.376 f  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869     0.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324     0.818 f  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822     1.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354     1.993 f  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          1.084     3.077    Driver_IIC0/scl_lc
    SLICE_X27Y3          LUT2 (Prop_lut2_I0_O)        0.376     3.453 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=4, routed)           0.835     4.288    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X27Y2          LUT6 (Prop_lut6_I3_O)        0.332     4.620 r  Driver_IIC0/FSM_sequential_c_state[2]_i_1/O
                         net (fo=1, routed)           0.000     4.620    Driver_IIC0/n_state__0[2]
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.504     8.595    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[2]/C
                         clock pessimism              0.585     9.180    
                         clock uncertainty           -0.074     9.106    
    SLICE_X27Y2          FDCE (Setup_fdce_C_D)        0.029     9.135    Driver_IIC0/FSM_sequential_c_state_reg[2]
  -------------------------------------------------------------------
                         required time                          9.135    
                         arrival time                          -4.620    
  -------------------------------------------------------------------
                         slack                                  4.515    

Slack (MET) :             4.515ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.417ns  (logic 1.805ns (33.324%)  route 3.612ns (66.676%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 8.595 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.376 f  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869     0.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324     0.818 f  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822     1.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354     1.993 f  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          1.084     3.077    Driver_IIC0/scl_lc
    SLICE_X27Y3          LUT2 (Prop_lut2_I0_O)        0.376     3.453 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=4, routed)           0.837     4.290    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X27Y2          LUT6 (Prop_lut6_I5_O)        0.332     4.622 r  Driver_IIC0/FSM_sequential_c_state[1]_i_1/O
                         net (fo=1, routed)           0.000     4.622    Driver_IIC0/n_state__0[1]
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.504     8.595    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                         clock pessimism              0.585     9.180    
                         clock uncertainty           -0.074     9.106    
    SLICE_X27Y2          FDCE (Setup_fdce_C_D)        0.031     9.137    Driver_IIC0/FSM_sequential_c_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.137    
                         arrival time                          -4.622    
  -------------------------------------------------------------------
                         slack                                  4.515    

Slack (MET) :             4.926ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.002ns  (logic 1.805ns (36.082%)  route 3.197ns (63.918%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.376 f  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869     0.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324     0.818 f  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822     1.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354     1.993 f  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          1.084     3.077    Driver_IIC0/scl_lc
    SLICE_X27Y3          LUT2 (Prop_lut2_I0_O)        0.376     3.453 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=4, routed)           0.423     3.876    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X27Y3          LUT5 (Prop_lut5_I3_O)        0.332     4.208 r  Driver_IIC0/FSM_sequential_c_state[3]_i_1/O
                         net (fo=1, routed)           0.000     4.208    Driver_IIC0/n_state__0[3]
    SLICE_X27Y3          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.503     8.594    Driver_IIC0/clk_out1
    SLICE_X27Y3          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                         clock pessimism              0.585     9.179    
                         clock uncertainty           -0.074     9.105    
    SLICE_X27Y3          FDCE (Setup_fdce_C_D)        0.029     9.134    Driver_IIC0/FSM_sequential_c_state_reg[3]
  -------------------------------------------------------------------
                         required time                          9.134    
                         arrival time                          -4.208    
  -------------------------------------------------------------------
                         slack                                  4.926    

Slack (MET) :             5.226ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.736ns  (logic 1.569ns (33.131%)  route 3.167ns (66.869%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.376 f  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869     0.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324     0.818 f  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822     1.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354     1.993 f  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.908     2.901    Driver_IIC0/scl_lc
    SLICE_X26Y3          LUT6 (Prop_lut6_I3_O)        0.348     3.249 r  Driver_IIC0/FSM_sequential_c_state[0]_i_2/O
                         net (fo=1, routed)           0.568     3.817    Driver_IIC0/FSM_sequential_c_state[0]_i_2_n_0
    SLICE_X28Y3          LUT5 (Prop_lut5_I0_O)        0.124     3.941 r  Driver_IIC0/FSM_sequential_c_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.941    Driver_IIC0/n_state__0[0]
    SLICE_X28Y3          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.503     8.594    Driver_IIC0/clk_out1
    SLICE_X28Y3          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[0]/C
                         clock pessimism              0.570     9.164    
                         clock uncertainty           -0.074     9.090    
    SLICE_X28Y3          FDCE (Setup_fdce_C_D)        0.077     9.167    Driver_IIC0/FSM_sequential_c_state_reg[0]
  -------------------------------------------------------------------
                         required time                          9.167    
                         arrival time                          -3.941    
  -------------------------------------------------------------------
                         slack                                  5.226    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.223%)  route 0.084ns (28.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X26Y2          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y2          FDCE (Prop_fdce_C_Q)         0.164    -0.396 r  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=9, routed)           0.084    -0.312    Driver_IIC0/iicwr_req
    SLICE_X27Y2          LUT6 (Prop_lut6_I3_O)        0.045    -0.267 r  Driver_IIC0/FSM_sequential_c_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    Driver_IIC0/n_state__0[1]
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                         clock pessimism              0.247    -0.547    
                         clock uncertainty            0.074    -0.473    
    SLICE_X27Y2          FDCE (Hold_fdce_C_D)         0.092    -0.381    Driver_IIC0/FSM_sequential_c_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.209ns (70.981%)  route 0.085ns (29.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X26Y2          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y2          FDCE (Prop_fdce_C_Q)         0.164    -0.396 r  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=9, routed)           0.085    -0.311    Driver_IIC0/iicwr_req
    SLICE_X27Y2          LUT6 (Prop_lut6_I2_O)        0.045    -0.266 r  Driver_IIC0/FSM_sequential_c_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    Driver_IIC0/n_state__0[2]
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[2]/C
                         clock pessimism              0.247    -0.547    
                         clock uncertainty            0.074    -0.473    
    SLICE_X27Y2          FDCE (Hold_fdce_C_D)         0.091    -0.382    Driver_IIC0/FSM_sequential_c_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 Driver_IIC0/iic_wr_en_r0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/iicwr_req_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.227ns (63.783%)  route 0.129ns (36.217%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.128    -0.432 r  Driver_IIC0/iic_wr_en_r0_reg/Q
                         net (fo=2, routed)           0.129    -0.303    Driver_IIC0/iic_wr_en_r0
    SLICE_X26Y2          LUT5 (Prop_lut5_I1_O)        0.099    -0.204 r  Driver_IIC0/iicwr_req_i_1/O
                         net (fo=1, routed)           0.000    -0.204    Driver_IIC0/iicwr_req_i_1_n_0
    SLICE_X26Y2          FDCE                                         r  Driver_IIC0/iicwr_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X26Y2          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
                         clock pessimism              0.247    -0.547    
                         clock uncertainty            0.074    -0.473    
    SLICE_X26Y2          FDCE (Hold_fdce_C_D)         0.121    -0.352    Driver_IIC0/iicwr_req_reg
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.337%)  route 0.156ns (45.663%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X25Y2          FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  Driver_IIC0/scl_cnt_reg[1]/Q
                         net (fo=11, routed)          0.156    -0.263    Driver_IIC0/scl_cnt[1]
    SLICE_X25Y1          LUT6 (Prop_lut6_I3_O)        0.045    -0.218 r  Driver_IIC0/scl_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    Driver_IIC0/scl_cnt[4]_i_1_n_0
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[4]/C
                         clock pessimism              0.250    -0.544    
                         clock uncertainty            0.074    -0.470    
    SLICE_X25Y1          FDCE (Hold_fdce_C_D)         0.092    -0.378    Driver_IIC0/scl_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Driver_IIC0/iic_wr_en_r0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/iic_wr_en_r1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.128    -0.432 r  Driver_IIC0/iic_wr_en_r0_reg/Q
                         net (fo=2, routed)           0.131    -0.301    Driver_IIC0/iic_wr_en_r0
    SLICE_X26Y2          FDCE                                         r  Driver_IIC0/iic_wr_en_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X26Y2          FDCE                                         r  Driver_IIC0/iic_wr_en_r1_reg/C
                         clock pessimism              0.247    -0.547    
                         clock uncertainty            0.074    -0.473    
    SLICE_X26Y2          FDCE (Hold_fdce_C_D)         0.005    -0.468    Driver_IIC0/iic_wr_en_r1_reg
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.190ns (51.555%)  route 0.179ns (48.445%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  Driver_IIC0/scl_cnt_reg[2]/Q
                         net (fo=11, routed)          0.179    -0.241    Driver_IIC0/scl_cnt[2]
    SLICE_X25Y1          LUT5 (Prop_lut5_I3_O)        0.049    -0.192 r  Driver_IIC0/scl_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    Driver_IIC0/scl_cnt[3]_i_1_n_0
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
                         clock pessimism              0.234    -0.560    
                         clock uncertainty            0.074    -0.486    
    SLICE_X25Y1          FDCE (Hold_fdce_C_D)         0.107    -0.379    Driver_IIC0/scl_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Driver_IIC0/bcnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.190ns (51.463%)  route 0.179ns (48.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.565    -0.561    Driver_IIC0/clk_out1
    SLICE_X27Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  Driver_IIC0/bcnt_reg[0]/Q
                         net (fo=17, routed)          0.179    -0.241    Driver_IIC0/bcnt[0]
    SLICE_X27Y4          LUT5 (Prop_lut5_I2_O)        0.049    -0.192 r  Driver_IIC0/bcnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    Driver_IIC0/bcnt[1]_i_1_n_0
    SLICE_X27Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.834    -0.795    Driver_IIC0/clk_out1
    SLICE_X27Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[1]/C
                         clock pessimism              0.234    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X27Y4          FDCE (Hold_fdce_C_D)         0.107    -0.380    Driver_IIC0/bcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.510%)  route 0.174ns (45.490%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X24Y2          FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y2          FDCE (Prop_fdce_C_Q)         0.164    -0.396 r  Driver_IIC0/scl_cnt_reg[7]/Q
                         net (fo=6, routed)           0.174    -0.222    Driver_IIC0/scl_cnt[7]
    SLICE_X24Y2          LUT6 (Prop_lut6_I3_O)        0.045    -0.177 r  Driver_IIC0/scl_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    Driver_IIC0/scl_cnt[9]_i_1_n_0
    SLICE_X24Y2          FDCE                                         r  Driver_IIC0/scl_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X24Y2          FDCE                                         r  Driver_IIC0/scl_cnt_reg[9]/C
                         clock pessimism              0.234    -0.560    
                         clock uncertainty            0.074    -0.486    
    SLICE_X24Y2          FDCE (Hold_fdce_C_D)         0.121    -0.365    Driver_IIC0/scl_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Driver_IIC0/bcnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.226ns (63.127%)  route 0.132ns (36.873%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.565    -0.561    Driver_IIC0/clk_out1
    SLICE_X27Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y4          FDCE (Prop_fdce_C_Q)         0.128    -0.433 r  Driver_IIC0/bcnt_reg[1]/Q
                         net (fo=16, routed)          0.132    -0.301    Driver_IIC0/bcnt[1]
    SLICE_X27Y4          LUT6 (Prop_lut6_I2_O)        0.098    -0.203 r  Driver_IIC0/bcnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    Driver_IIC0/bcnt[2]_i_1_n_0
    SLICE_X27Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.834    -0.795    Driver_IIC0/clk_out1
    SLICE_X27Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[2]/C
                         clock pessimism              0.234    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X27Y4          FDCE (Hold_fdce_C_D)         0.092    -0.395    Driver_IIC0/bcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (51.023%)  route 0.179ns (48.977%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  Driver_IIC0/scl_cnt_reg[2]/Q
                         net (fo=11, routed)          0.179    -0.241    Driver_IIC0/scl_cnt[2]
    SLICE_X25Y1          LUT4 (Prop_lut4_I3_O)        0.045    -0.196 r  Driver_IIC0/scl_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    Driver_IIC0/scl_cnt[2]_i_1_n_0
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/C
                         clock pessimism              0.234    -0.560    
                         clock uncertainty            0.074    -0.486    
    SLICE_X25Y1          FDCE (Hold_fdce_C_D)         0.092    -0.394    Driver_IIC0/scl_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.198    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.264ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.340ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.264ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_IIC0/iic_wr_en_r0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.518ns (22.949%)  route 1.739ns (77.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 8.595 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.276 r  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           1.739     1.463    Driver_IIC0/IIC_Write
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.504     8.595    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
                         clock pessimism              0.406     9.001    
                         clock uncertainty           -0.226     8.775    
    SLICE_X27Y2          FDCE (Setup_fdce_C_D)       -0.047     8.728    Driver_IIC0/iic_wr_en_r0_reg
  -------------------------------------------------------------------
                         required time                          8.728    
                         arrival time                          -1.463    
  -------------------------------------------------------------------
                         slack                                  7.264    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_IIC0/iic_wr_en_r0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.164ns (17.169%)  route 0.791ns (82.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.791     0.396    Driver_IIC0/IIC_Write
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
                         clock pessimism              0.549    -0.245    
                         clock uncertainty            0.226    -0.019    
    SLICE_X27Y2          FDCE (Hold_fdce_C_D)         0.075     0.056    Driver_IIC0/iic_wr_en_r0_reg
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.396    
  -------------------------------------------------------------------
                         slack                                  0.340    





---------------------------------------------------------------------------------------------------
From Clock:  pclk
  To Clock:  clk_out2_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack      -13.815ns,  Total Violation      -13.815ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.294ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.815ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/err_req_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_upd_req_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_out2_clk_wiz_0 rise@1295.000ns - pclk rise@1294.992ns)
  Data Path Delay:        0.779ns  (logic 0.456ns (58.536%)  route 0.323ns (41.464%))
  Logic Levels:           0  
  Clock Path Skew:        -12.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 1293.604 - 1295.000 ) 
    Source Clock Delay      (SCD):    11.439ns = ( 1306.431 - 1294.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)    1294.992  1294.992 r  
    G11                                               0.000  1294.992 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000  1294.992    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901  1295.893 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000  1295.893    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816  1296.709 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796  1298.505    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124  1298.629 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.698  1299.327    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096  1299.423 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142  1301.565    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103  1301.668 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339  1303.007    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982  1303.990 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713  1304.703    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1304.798 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=769, routed)         1.632  1306.431    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X11Y11         FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/err_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.456  1306.887 r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/err_req_reg/Q
                         net (fo=1, routed)           0.323  1307.210    Driver_MIPI0/Data_Read/U0/trig_req
    SLICE_X9Y11          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_upd_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                   1295.000  1295.000 r  
    H4                                                0.000  1295.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  1295.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361  1296.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1297.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128  1290.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605  1291.999    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1292.090 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.513  1293.604    Driver_MIPI0/Data_Read/U0/in_delay_clk
    SLICE_X9Y11          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_upd_req_reg/C
                         clock pessimism              0.000  1293.604    
                         clock uncertainty           -0.166  1293.438    
    SLICE_X9Y11          FDRE (Setup_fdre_C_D)       -0.043  1293.395    Driver_MIPI0/Data_Read/U0/clock_upd_req_reg
  -------------------------------------------------------------------
                         required time                       1293.395    
                         arrival time                       -1307.210    
  -------------------------------------------------------------------
                         slack                                -13.815    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.294ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/err_req_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_upd_req_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        -4.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=769, routed)         0.564     3.499    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X11Y11         FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/err_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.141     3.640 r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/err_req_reg/Q
                         net (fo=1, routed)           0.101     3.741    Driver_MIPI0/Data_Read/U0/trig_req
    SLICE_X9Y11          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_upd_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.834    -0.795    Driver_MIPI0/Data_Read/U0/in_delay_clk
    SLICE_X9Y11          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_upd_req_reg/C
                         clock pessimism              0.000    -0.795    
                         clock uncertainty            0.166    -0.629    
    SLICE_X9Y11          FDRE (Hold_fdre_C_D)         0.076    -0.553    Driver_MIPI0/Data_Read/U0/clock_upd_req_reg
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                           3.741    
  -------------------------------------------------------------------
                         slack                                  4.294    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.298ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 0.828ns (19.851%)  route 3.343ns (80.149%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.812     0.468    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y24          LUT4 (Prop_lut4_I1_O)        0.124     0.592 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.797     1.390    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.514 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.152    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I5_O)        0.124     2.276 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.095     3.371    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X1Y26          FDRE (Setup_fdre_C_R)       -0.429     3.669    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]
  -------------------------------------------------------------------
                         required time                          3.669    
                         arrival time                          -3.371    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 0.828ns (19.851%)  route 3.343ns (80.149%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.812     0.468    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y24          LUT4 (Prop_lut4_I1_O)        0.124     0.592 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.797     1.390    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.514 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.152    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I5_O)        0.124     2.276 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.095     3.371    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X1Y26          FDRE (Setup_fdre_C_R)       -0.429     3.669    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]
  -------------------------------------------------------------------
                         required time                          3.669    
                         arrival time                          -3.371    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 0.828ns (19.851%)  route 3.343ns (80.149%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.812     0.468    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y24          LUT4 (Prop_lut4_I1_O)        0.124     0.592 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.797     1.390    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.514 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.152    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I5_O)        0.124     2.276 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.095     3.371    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X1Y26          FDRE (Setup_fdre_C_R)       -0.429     3.669    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]
  -------------------------------------------------------------------
                         required time                          3.669    
                         arrival time                          -3.371    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 0.828ns (19.851%)  route 3.343ns (80.149%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.812     0.468    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y24          LUT4 (Prop_lut4_I1_O)        0.124     0.592 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.797     1.390    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.514 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.152    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I5_O)        0.124     2.276 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.095     3.371    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X1Y26          FDRE (Setup_fdre_C_R)       -0.429     3.669    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]
  -------------------------------------------------------------------
                         required time                          3.669    
                         arrival time                          -3.371    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.828ns (19.927%)  route 3.327ns (80.073%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.812     0.468    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y24          LUT4 (Prop_lut4_I1_O)        0.124     0.592 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.797     1.390    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.514 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.152    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I5_O)        0.124     2.276 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.080     3.355    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X1Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X1Y25          FDRE (Setup_fdre_C_R)       -0.429     3.667    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]
  -------------------------------------------------------------------
                         required time                          3.667    
                         arrival time                          -3.355    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.828ns (19.927%)  route 3.327ns (80.073%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.812     0.468    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y24          LUT4 (Prop_lut4_I1_O)        0.124     0.592 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.797     1.390    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.514 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.152    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I5_O)        0.124     2.276 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.080     3.355    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X1Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X1Y25          FDRE (Setup_fdre_C_R)       -0.429     3.667    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]
  -------------------------------------------------------------------
                         required time                          3.667    
                         arrival time                          -3.355    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.828ns (19.927%)  route 3.327ns (80.073%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.812     0.468    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y24          LUT4 (Prop_lut4_I1_O)        0.124     0.592 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.797     1.390    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.514 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.152    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I5_O)        0.124     2.276 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.080     3.355    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X1Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[14]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X1Y25          FDRE (Setup_fdre_C_R)       -0.429     3.667    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[14]
  -------------------------------------------------------------------
                         required time                          3.667    
                         arrival time                          -3.355    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.828ns (19.927%)  route 3.327ns (80.073%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.812     0.468    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y24          LUT4 (Prop_lut4_I1_O)        0.124     0.592 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.797     1.390    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.514 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.152    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I5_O)        0.124     2.276 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.080     3.355    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X1Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X1Y25          FDRE (Setup_fdre_C_R)       -0.429     3.667    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]
  -------------------------------------------------------------------
                         required time                          3.667    
                         arrival time                          -3.355    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.317ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 0.828ns (19.956%)  route 3.321ns (80.044%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.812     0.468    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y24          LUT4 (Prop_lut4_I1_O)        0.124     0.592 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.797     1.390    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.514 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.152    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I5_O)        0.124     2.276 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.073     3.349    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X4Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[17]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X4Y26          FDRE (Setup_fdre_C_R)       -0.429     3.667    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          3.667    
                         arrival time                          -3.349    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 0.828ns (19.956%)  route 3.321ns (80.044%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.812     0.468    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y24          LUT4 (Prop_lut4_I1_O)        0.124     0.592 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.797     1.390    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.514 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.152    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I5_O)        0.124     2.276 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.073     3.349    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X4Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[18]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X4Y26          FDRE (Setup_fdre_C_R)       -0.429     3.667    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          3.667    
                         arrival time                          -3.349    
  -------------------------------------------------------------------
                         slack                                  0.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.807%)  route 0.092ns (33.193%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y27          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/Q
                         net (fo=1, routed)           0.092    -0.333    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in[1]
    SLICE_X3Y26          LUT5 (Prop_lut5_I1_O)        0.045    -0.288 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[1]_i_1_n_0
    SLICE_X3Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/C
                         clock pessimism              0.250    -0.555    
                         clock uncertainty            0.067    -0.488    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.092    -0.396    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.228%)  route 0.108ns (36.772%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.320    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in[2]
    SLICE_X3Y26          LUT6 (Prop_lut6_I1_O)        0.045    -0.275 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[2]_i_1_n_0
    SLICE_X3Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
                         clock pessimism              0.250    -0.555    
                         clock uncertainty            0.067    -0.488    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.092    -0.396    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.117%)  route 0.146ns (50.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]/Q
                         net (fo=2, routed)           0.146    -0.281    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]
    SLICE_X2Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[18]/C
                         clock pessimism              0.250    -0.555    
                         clock uncertainty            0.067    -0.488    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.083    -0.405    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[18]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.909%)  route 0.142ns (50.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[11]/Q
                         net (fo=2, routed)           0.142    -0.287    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[11]
    SLICE_X2Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[11]/C
                         clock pessimism              0.269    -0.537    
                         clock uncertainty            0.067    -0.470    
    SLICE_X2Y25          FDRE (Hold_fdre_C_D)         0.059    -0.411    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[11]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.220%)  route 0.134ns (48.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/Q
                         net (fo=2, routed)           0.134    -0.294    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]
    SLICE_X3Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/C
                         clock pessimism              0.269    -0.537    
                         clock uncertainty            0.067    -0.470    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.047    -0.423    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.730%)  route 0.115ns (38.270%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y27          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/Q
                         net (fo=3, routed)           0.115    -0.310    Driver_MIPI0/Data_Read/U0/clock_system_inst/start_dly[1]
    SLICE_X1Y27          LUT6 (Prop_lut6_I2_O)        0.045    -0.265 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826    -0.803    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y27          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
                         clock pessimism              0.250    -0.553    
                         clock uncertainty            0.067    -0.486    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.092    -0.394    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.525%)  route 0.116ns (38.475%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y27          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/Q
                         net (fo=3, routed)           0.116    -0.309    Driver_MIPI0/Data_Read/U0/clock_system_inst/start_dly[1]
    SLICE_X1Y27          LUT4 (Prop_lut4_I3_O)        0.045    -0.264 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[1]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826    -0.803    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y27          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/C
                         clock pessimism              0.250    -0.553    
                         clock uncertainty            0.067    -0.486    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.091    -0.395    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.538%)  route 0.162ns (53.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y22          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/Q
                         net (fo=2, routed)           0.162    -0.263    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]
    SLICE_X3Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/C
                         clock pessimism              0.250    -0.556    
                         clock uncertainty            0.067    -0.489    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.075    -0.414    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.377%)  route 0.138ns (42.623%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/Q
                         net (fo=1, routed)           0.138    -0.290    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in[3]
    SLICE_X3Y26          LUT5 (Prop_lut5_I1_O)        0.045    -0.245 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[3]_i_1_n_0
    SLICE_X3Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/C
                         clock pessimism              0.250    -0.555    
                         clock uncertainty            0.067    -0.488    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.091    -0.397    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.020%)  route 0.179ns (55.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/Q
                         net (fo=2, routed)           0.179    -0.248    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]
    SLICE_X2Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]/C
                         clock pessimism              0.250    -0.555    
                         clock uncertainty            0.067    -0.488    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.084    -0.404    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.156    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.906ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.421ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.906ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        5.138ns  (logic 1.802ns (35.072%)  route 3.336ns (64.928%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    89.624 r  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869    90.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324    90.818 r  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822    91.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354    91.993 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.546    92.539    Driver_IIC0/scl_lc
    SLICE_X27Y2          LUT5 (Prop_lut5_I4_O)        0.373    92.912 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.571    93.483    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT3 (Prop_lut3_I0_O)        0.332    93.815 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.528    94.343    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.231    98.773    
    SLICE_X30Y0          FDRE (Setup_fdre_C_R)       -0.524    98.249    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         98.249    
                         arrival time                         -94.343    
  -------------------------------------------------------------------
                         slack                                  3.906    

Slack (MET) :             3.906ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        5.138ns  (logic 1.802ns (35.072%)  route 3.336ns (64.928%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    89.624 r  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869    90.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324    90.818 r  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822    91.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354    91.993 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.546    92.539    Driver_IIC0/scl_lc
    SLICE_X27Y2          LUT5 (Prop_lut5_I4_O)        0.373    92.912 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.571    93.483    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT3 (Prop_lut3_I0_O)        0.332    93.815 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.528    94.343    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.231    98.773    
    SLICE_X30Y0          FDRE (Setup_fdre_C_R)       -0.524    98.249    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         98.249    
                         arrival time                         -94.343    
  -------------------------------------------------------------------
                         slack                                  3.906    

Slack (MET) :             3.906ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        5.138ns  (logic 1.802ns (35.072%)  route 3.336ns (64.928%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    89.624 r  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869    90.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324    90.818 r  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822    91.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354    91.993 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.546    92.539    Driver_IIC0/scl_lc
    SLICE_X27Y2          LUT5 (Prop_lut5_I4_O)        0.373    92.912 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.571    93.483    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT3 (Prop_lut3_I0_O)        0.332    93.815 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.528    94.343    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.231    98.773    
    SLICE_X30Y0          FDRE (Setup_fdre_C_R)       -0.524    98.249    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         98.249    
                         arrival time                         -94.343    
  -------------------------------------------------------------------
                         slack                                  3.906    

Slack (MET) :             3.906ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        5.138ns  (logic 1.802ns (35.072%)  route 3.336ns (64.928%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    89.624 r  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869    90.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324    90.818 r  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822    91.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354    91.993 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.546    92.539    Driver_IIC0/scl_lc
    SLICE_X27Y2          LUT5 (Prop_lut5_I4_O)        0.373    92.912 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.571    93.483    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT3 (Prop_lut3_I0_O)        0.332    93.815 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.528    94.343    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.231    98.773    
    SLICE_X30Y0          FDRE (Setup_fdre_C_R)       -0.524    98.249    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         98.249    
                         arrival time                         -94.343    
  -------------------------------------------------------------------
                         slack                                  3.906    

Slack (MET) :             4.113ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        5.532ns  (logic 1.802ns (32.575%)  route 3.730ns (67.425%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    89.624 r  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869    90.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324    90.818 r  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822    91.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354    91.993 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.546    92.539    Driver_IIC0/scl_lc
    SLICE_X27Y2          LUT5 (Prop_lut5_I4_O)        0.373    92.912 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          1.493    94.405    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT6 (Prop_lut6_I0_O)        0.332    94.737 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000    94.737    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.231    98.773    
    SLICE_X30Y1          FDRE (Setup_fdre_C_D)        0.077    98.850    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                         98.850    
                         arrival time                         -94.737    
  -------------------------------------------------------------------
                         slack                                  4.113    

Slack (MET) :             4.168ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        5.232ns  (logic 1.802ns (34.445%)  route 3.430ns (65.555%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    89.624 r  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869    90.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324    90.818 r  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822    91.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354    91.993 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.546    92.539    Driver_IIC0/scl_lc
    SLICE_X27Y2          LUT5 (Prop_lut5_I4_O)        0.373    92.912 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.859    93.771    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT6 (Prop_lut6_I1_O)        0.332    94.103 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.334    94.437    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.231    98.773    
    SLICE_X30Y0          FDRE (Setup_fdre_C_CE)      -0.169    98.604    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         98.604    
                         arrival time                         -94.437    
  -------------------------------------------------------------------
                         slack                                  4.168    

Slack (MET) :             4.168ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        5.232ns  (logic 1.802ns (34.445%)  route 3.430ns (65.555%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    89.624 r  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869    90.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324    90.818 r  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822    91.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354    91.993 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.546    92.539    Driver_IIC0/scl_lc
    SLICE_X27Y2          LUT5 (Prop_lut5_I4_O)        0.373    92.912 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.859    93.771    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT6 (Prop_lut6_I1_O)        0.332    94.103 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.334    94.437    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.231    98.773    
    SLICE_X30Y0          FDRE (Setup_fdre_C_CE)      -0.169    98.604    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         98.604    
                         arrival time                         -94.437    
  -------------------------------------------------------------------
                         slack                                  4.168    

Slack (MET) :             4.168ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        5.232ns  (logic 1.802ns (34.445%)  route 3.430ns (65.555%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    89.624 r  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869    90.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324    90.818 r  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822    91.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354    91.993 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.546    92.539    Driver_IIC0/scl_lc
    SLICE_X27Y2          LUT5 (Prop_lut5_I4_O)        0.373    92.912 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.859    93.771    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT6 (Prop_lut6_I1_O)        0.332    94.103 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.334    94.437    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.231    98.773    
    SLICE_X30Y0          FDRE (Setup_fdre_C_CE)      -0.169    98.604    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         98.604    
                         arrival time                         -94.437    
  -------------------------------------------------------------------
                         slack                                  4.168    

Slack (MET) :             4.168ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        5.232ns  (logic 1.802ns (34.445%)  route 3.430ns (65.555%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    89.624 r  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869    90.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324    90.818 r  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822    91.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354    91.993 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.546    92.539    Driver_IIC0/scl_lc
    SLICE_X27Y2          LUT5 (Prop_lut5_I4_O)        0.373    92.912 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.859    93.771    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT6 (Prop_lut6_I1_O)        0.332    94.103 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.334    94.437    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.231    98.773    
    SLICE_X30Y0          FDRE (Setup_fdre_C_CE)      -0.169    98.604    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         98.604    
                         arrival time                         -94.437    
  -------------------------------------------------------------------
                         slack                                  4.168    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.297ns (30.401%)  route 0.680ns (69.599%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.232    -0.188    Driver_IIC0/c_state[1]
    SLICE_X27Y2          LUT5 (Prop_lut5_I0_O)        0.044    -0.144 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.270     0.126    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT3 (Prop_lut3_I0_O)        0.112     0.238 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.178     0.417    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.231    -0.013    
    SLICE_X30Y0          FDRE (Hold_fdre_C_R)         0.009    -0.004    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.417    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.297ns (30.401%)  route 0.680ns (69.599%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.232    -0.188    Driver_IIC0/c_state[1]
    SLICE_X27Y2          LUT5 (Prop_lut5_I0_O)        0.044    -0.144 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.270     0.126    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT3 (Prop_lut3_I0_O)        0.112     0.238 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.178     0.417    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.231    -0.013    
    SLICE_X30Y0          FDRE (Hold_fdre_C_R)         0.009    -0.004    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.417    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.297ns (30.401%)  route 0.680ns (69.599%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.232    -0.188    Driver_IIC0/c_state[1]
    SLICE_X27Y2          LUT5 (Prop_lut5_I0_O)        0.044    -0.144 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.270     0.126    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT3 (Prop_lut3_I0_O)        0.112     0.238 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.178     0.417    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.231    -0.013    
    SLICE_X30Y0          FDRE (Hold_fdre_C_R)         0.009    -0.004    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.417    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.297ns (30.401%)  route 0.680ns (69.599%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.232    -0.188    Driver_IIC0/c_state[1]
    SLICE_X27Y2          LUT5 (Prop_lut5_I0_O)        0.044    -0.144 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.270     0.126    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT3 (Prop_lut3_I0_O)        0.112     0.238 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.178     0.417    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.231    -0.013    
    SLICE_X30Y0          FDRE (Hold_fdre_C_R)         0.009    -0.004    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.417    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.297ns (29.713%)  route 0.703ns (70.287%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.232    -0.188    Driver_IIC0/c_state[1]
    SLICE_X27Y2          LUT5 (Prop_lut5_I0_O)        0.044    -0.144 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.355     0.211    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT6 (Prop_lut6_I1_O)        0.112     0.323 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.116     0.439    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.231    -0.013    
    SLICE_X30Y0          FDRE (Hold_fdre_C_CE)       -0.016    -0.029    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.439    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.297ns (29.713%)  route 0.703ns (70.287%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.232    -0.188    Driver_IIC0/c_state[1]
    SLICE_X27Y2          LUT5 (Prop_lut5_I0_O)        0.044    -0.144 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.355     0.211    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT6 (Prop_lut6_I1_O)        0.112     0.323 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.116     0.439    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.231    -0.013    
    SLICE_X30Y0          FDRE (Hold_fdre_C_CE)       -0.016    -0.029    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.439    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.297ns (29.713%)  route 0.703ns (70.287%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.232    -0.188    Driver_IIC0/c_state[1]
    SLICE_X27Y2          LUT5 (Prop_lut5_I0_O)        0.044    -0.144 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.355     0.211    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT6 (Prop_lut6_I1_O)        0.112     0.323 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.116     0.439    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.231    -0.013    
    SLICE_X30Y0          FDRE (Hold_fdre_C_CE)       -0.016    -0.029    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.439    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.297ns (29.713%)  route 0.703ns (70.287%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.232    -0.188    Driver_IIC0/c_state[1]
    SLICE_X27Y2          LUT5 (Prop_lut5_I0_O)        0.044    -0.144 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.355     0.211    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT6 (Prop_lut6_I1_O)        0.112     0.323 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.116     0.439    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.231    -0.013    
    SLICE_X30Y0          FDRE (Hold_fdre_C_CE)       -0.016    -0.029    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.439    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.251ns  (logic 0.297ns (23.745%)  route 0.954ns (76.255%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.232    -0.188    Driver_IIC0/c_state[1]
    SLICE_X27Y2          LUT5 (Prop_lut5_I0_O)        0.044    -0.144 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.722     0.578    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT6 (Prop_lut6_I0_O)        0.112     0.690 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000     0.690    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.231    -0.013    
    SLICE_X30Y1          FDRE (Hold_fdre_C_D)         0.120     0.107    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.583    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.906ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.421ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.906ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        5.138ns  (logic 1.802ns (35.072%)  route 3.336ns (64.928%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    89.624 r  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869    90.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324    90.818 r  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822    91.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354    91.993 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.546    92.539    Driver_IIC0/scl_lc
    SLICE_X27Y2          LUT5 (Prop_lut5_I4_O)        0.373    92.912 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.571    93.483    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT3 (Prop_lut3_I0_O)        0.332    93.815 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.528    94.343    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.231    98.773    
    SLICE_X30Y0          FDRE (Setup_fdre_C_R)       -0.524    98.249    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         98.249    
                         arrival time                         -94.343    
  -------------------------------------------------------------------
                         slack                                  3.906    

Slack (MET) :             3.906ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        5.138ns  (logic 1.802ns (35.072%)  route 3.336ns (64.928%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    89.624 r  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869    90.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324    90.818 r  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822    91.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354    91.993 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.546    92.539    Driver_IIC0/scl_lc
    SLICE_X27Y2          LUT5 (Prop_lut5_I4_O)        0.373    92.912 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.571    93.483    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT3 (Prop_lut3_I0_O)        0.332    93.815 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.528    94.343    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.231    98.773    
    SLICE_X30Y0          FDRE (Setup_fdre_C_R)       -0.524    98.249    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         98.249    
                         arrival time                         -94.343    
  -------------------------------------------------------------------
                         slack                                  3.906    

Slack (MET) :             3.906ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        5.138ns  (logic 1.802ns (35.072%)  route 3.336ns (64.928%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    89.624 r  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869    90.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324    90.818 r  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822    91.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354    91.993 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.546    92.539    Driver_IIC0/scl_lc
    SLICE_X27Y2          LUT5 (Prop_lut5_I4_O)        0.373    92.912 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.571    93.483    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT3 (Prop_lut3_I0_O)        0.332    93.815 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.528    94.343    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.231    98.773    
    SLICE_X30Y0          FDRE (Setup_fdre_C_R)       -0.524    98.249    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         98.249    
                         arrival time                         -94.343    
  -------------------------------------------------------------------
                         slack                                  3.906    

Slack (MET) :             3.906ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        5.138ns  (logic 1.802ns (35.072%)  route 3.336ns (64.928%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    89.624 r  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869    90.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324    90.818 r  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822    91.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354    91.993 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.546    92.539    Driver_IIC0/scl_lc
    SLICE_X27Y2          LUT5 (Prop_lut5_I4_O)        0.373    92.912 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.571    93.483    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT3 (Prop_lut3_I0_O)        0.332    93.815 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.528    94.343    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.231    98.773    
    SLICE_X30Y0          FDRE (Setup_fdre_C_R)       -0.524    98.249    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         98.249    
                         arrival time                         -94.343    
  -------------------------------------------------------------------
                         slack                                  3.906    

Slack (MET) :             4.113ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        5.532ns  (logic 1.802ns (32.575%)  route 3.730ns (67.425%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    89.624 r  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869    90.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324    90.818 r  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822    91.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354    91.993 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.546    92.539    Driver_IIC0/scl_lc
    SLICE_X27Y2          LUT5 (Prop_lut5_I4_O)        0.373    92.912 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          1.493    94.405    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT6 (Prop_lut6_I0_O)        0.332    94.737 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000    94.737    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.231    98.773    
    SLICE_X30Y1          FDRE (Setup_fdre_C_D)        0.077    98.850    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                         98.850    
                         arrival time                         -94.737    
  -------------------------------------------------------------------
                         slack                                  4.113    

Slack (MET) :             4.168ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        5.232ns  (logic 1.802ns (34.445%)  route 3.430ns (65.555%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    89.624 r  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869    90.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324    90.818 r  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822    91.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354    91.993 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.546    92.539    Driver_IIC0/scl_lc
    SLICE_X27Y2          LUT5 (Prop_lut5_I4_O)        0.373    92.912 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.859    93.771    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT6 (Prop_lut6_I1_O)        0.332    94.103 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.334    94.437    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.231    98.773    
    SLICE_X30Y0          FDRE (Setup_fdre_C_CE)      -0.169    98.604    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         98.604    
                         arrival time                         -94.437    
  -------------------------------------------------------------------
                         slack                                  4.168    

Slack (MET) :             4.168ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        5.232ns  (logic 1.802ns (34.445%)  route 3.430ns (65.555%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    89.624 r  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869    90.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324    90.818 r  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822    91.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354    91.993 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.546    92.539    Driver_IIC0/scl_lc
    SLICE_X27Y2          LUT5 (Prop_lut5_I4_O)        0.373    92.912 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.859    93.771    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT6 (Prop_lut6_I1_O)        0.332    94.103 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.334    94.437    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.231    98.773    
    SLICE_X30Y0          FDRE (Setup_fdre_C_CE)      -0.169    98.604    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         98.604    
                         arrival time                         -94.437    
  -------------------------------------------------------------------
                         slack                                  4.168    

Slack (MET) :             4.168ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        5.232ns  (logic 1.802ns (34.445%)  route 3.430ns (65.555%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    89.624 r  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869    90.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324    90.818 r  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822    91.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354    91.993 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.546    92.539    Driver_IIC0/scl_lc
    SLICE_X27Y2          LUT5 (Prop_lut5_I4_O)        0.373    92.912 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.859    93.771    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT6 (Prop_lut6_I1_O)        0.332    94.103 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.334    94.437    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.231    98.773    
    SLICE_X30Y0          FDRE (Setup_fdre_C_CE)      -0.169    98.604    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         98.604    
                         arrival time                         -94.437    
  -------------------------------------------------------------------
                         slack                                  4.168    

Slack (MET) :             4.168ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        5.232ns  (logic 1.802ns (34.445%)  route 3.430ns (65.555%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    89.624 r  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869    90.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324    90.818 r  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822    91.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354    91.993 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.546    92.539    Driver_IIC0/scl_lc
    SLICE_X27Y2          LUT5 (Prop_lut5_I4_O)        0.373    92.912 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.859    93.771    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT6 (Prop_lut6_I1_O)        0.332    94.103 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.334    94.437    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.231    98.773    
    SLICE_X30Y0          FDRE (Setup_fdre_C_CE)      -0.169    98.604    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         98.604    
                         arrival time                         -94.437    
  -------------------------------------------------------------------
                         slack                                  4.168    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.297ns (30.401%)  route 0.680ns (69.599%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.232    -0.188    Driver_IIC0/c_state[1]
    SLICE_X27Y2          LUT5 (Prop_lut5_I0_O)        0.044    -0.144 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.270     0.126    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT3 (Prop_lut3_I0_O)        0.112     0.238 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.178     0.417    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.231    -0.013    
    SLICE_X30Y0          FDRE (Hold_fdre_C_R)         0.009    -0.004    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.417    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.297ns (30.401%)  route 0.680ns (69.599%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.232    -0.188    Driver_IIC0/c_state[1]
    SLICE_X27Y2          LUT5 (Prop_lut5_I0_O)        0.044    -0.144 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.270     0.126    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT3 (Prop_lut3_I0_O)        0.112     0.238 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.178     0.417    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.231    -0.013    
    SLICE_X30Y0          FDRE (Hold_fdre_C_R)         0.009    -0.004    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.417    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.297ns (30.401%)  route 0.680ns (69.599%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.232    -0.188    Driver_IIC0/c_state[1]
    SLICE_X27Y2          LUT5 (Prop_lut5_I0_O)        0.044    -0.144 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.270     0.126    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT3 (Prop_lut3_I0_O)        0.112     0.238 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.178     0.417    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.231    -0.013    
    SLICE_X30Y0          FDRE (Hold_fdre_C_R)         0.009    -0.004    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.417    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.297ns (30.401%)  route 0.680ns (69.599%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.232    -0.188    Driver_IIC0/c_state[1]
    SLICE_X27Y2          LUT5 (Prop_lut5_I0_O)        0.044    -0.144 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.270     0.126    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT3 (Prop_lut3_I0_O)        0.112     0.238 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.178     0.417    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.231    -0.013    
    SLICE_X30Y0          FDRE (Hold_fdre_C_R)         0.009    -0.004    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.417    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.297ns (29.713%)  route 0.703ns (70.287%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.232    -0.188    Driver_IIC0/c_state[1]
    SLICE_X27Y2          LUT5 (Prop_lut5_I0_O)        0.044    -0.144 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.355     0.211    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT6 (Prop_lut6_I1_O)        0.112     0.323 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.116     0.439    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.231    -0.013    
    SLICE_X30Y0          FDRE (Hold_fdre_C_CE)       -0.016    -0.029    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.439    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.297ns (29.713%)  route 0.703ns (70.287%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.232    -0.188    Driver_IIC0/c_state[1]
    SLICE_X27Y2          LUT5 (Prop_lut5_I0_O)        0.044    -0.144 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.355     0.211    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT6 (Prop_lut6_I1_O)        0.112     0.323 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.116     0.439    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.231    -0.013    
    SLICE_X30Y0          FDRE (Hold_fdre_C_CE)       -0.016    -0.029    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.439    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.297ns (29.713%)  route 0.703ns (70.287%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.232    -0.188    Driver_IIC0/c_state[1]
    SLICE_X27Y2          LUT5 (Prop_lut5_I0_O)        0.044    -0.144 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.355     0.211    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT6 (Prop_lut6_I1_O)        0.112     0.323 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.116     0.439    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.231    -0.013    
    SLICE_X30Y0          FDRE (Hold_fdre_C_CE)       -0.016    -0.029    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.439    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.297ns (29.713%)  route 0.703ns (70.287%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.232    -0.188    Driver_IIC0/c_state[1]
    SLICE_X27Y2          LUT5 (Prop_lut5_I0_O)        0.044    -0.144 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.355     0.211    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT6 (Prop_lut6_I1_O)        0.112     0.323 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.116     0.439    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.231    -0.013    
    SLICE_X30Y0          FDRE (Hold_fdre_C_CE)       -0.016    -0.029    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.439    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.251ns  (logic 0.297ns (23.745%)  route 0.954ns (76.255%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.232    -0.188    Driver_IIC0/c_state[1]
    SLICE_X27Y2          LUT5 (Prop_lut5_I0_O)        0.044    -0.144 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.722     0.578    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT6 (Prop_lut6_I0_O)        0.112     0.690 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000     0.690    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.231    -0.013    
    SLICE_X30Y1          FDRE (Hold_fdre_C_D)         0.120     0.107    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.583    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       97.337ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.337ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.642ns (32.049%)  route 1.361ns (67.951%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.276 f  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.833     0.557    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y1          LUT3 (Prop_lut3_I2_O)        0.124     0.681 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.528     1.209    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.583    99.181    
                         clock uncertainty           -0.111    99.071    
    SLICE_X30Y0          FDRE (Setup_fdre_C_R)       -0.524    98.547    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         98.547    
                         arrival time                          -1.209    
  -------------------------------------------------------------------
                         slack                                 97.337    

Slack (MET) :             97.337ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.642ns (32.049%)  route 1.361ns (67.951%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.276 f  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.833     0.557    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y1          LUT3 (Prop_lut3_I2_O)        0.124     0.681 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.528     1.209    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.583    99.181    
                         clock uncertainty           -0.111    99.071    
    SLICE_X30Y0          FDRE (Setup_fdre_C_R)       -0.524    98.547    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         98.547    
                         arrival time                          -1.209    
  -------------------------------------------------------------------
                         slack                                 97.337    

Slack (MET) :             97.337ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.642ns (32.049%)  route 1.361ns (67.951%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.276 f  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.833     0.557    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y1          LUT3 (Prop_lut3_I2_O)        0.124     0.681 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.528     1.209    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.583    99.181    
                         clock uncertainty           -0.111    99.071    
    SLICE_X30Y0          FDRE (Setup_fdre_C_R)       -0.524    98.547    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         98.547    
                         arrival time                          -1.209    
  -------------------------------------------------------------------
                         slack                                 97.337    

Slack (MET) :             97.337ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.642ns (32.049%)  route 1.361ns (67.951%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.276 f  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.833     0.557    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y1          LUT3 (Prop_lut3_I2_O)        0.124     0.681 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.528     1.209    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.583    99.181    
                         clock uncertainty           -0.111    99.071    
    SLICE_X30Y0          FDRE (Setup_fdre_C_R)       -0.524    98.547    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         98.547    
                         arrival time                          -1.209    
  -------------------------------------------------------------------
                         slack                                 97.337    

Slack (MET) :             97.633ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.773ns (37.031%)  route 1.314ns (62.969%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.478    -0.316 f  Diver_OV5647_Init/Req_Cnt_reg[1]/Q
                         net (fo=6, routed)           0.980     0.665    Diver_OV5647_Init/Req_Cnt_reg_n_0_[1]
    SLICE_X30Y1          LUT6 (Prop_lut6_I3_O)        0.295     0.960 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.334     1.294    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.608    99.206    
                         clock uncertainty           -0.111    99.096    
    SLICE_X30Y0          FDRE (Setup_fdre_C_CE)      -0.169    98.927    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         98.927    
                         arrival time                          -1.294    
  -------------------------------------------------------------------
                         slack                                 97.633    

Slack (MET) :             97.633ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.773ns (37.031%)  route 1.314ns (62.969%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.478    -0.316 f  Diver_OV5647_Init/Req_Cnt_reg[1]/Q
                         net (fo=6, routed)           0.980     0.665    Diver_OV5647_Init/Req_Cnt_reg_n_0_[1]
    SLICE_X30Y1          LUT6 (Prop_lut6_I3_O)        0.295     0.960 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.334     1.294    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.608    99.206    
                         clock uncertainty           -0.111    99.096    
    SLICE_X30Y0          FDRE (Setup_fdre_C_CE)      -0.169    98.927    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         98.927    
                         arrival time                          -1.294    
  -------------------------------------------------------------------
                         slack                                 97.633    

Slack (MET) :             97.633ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.773ns (37.031%)  route 1.314ns (62.969%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.478    -0.316 f  Diver_OV5647_Init/Req_Cnt_reg[1]/Q
                         net (fo=6, routed)           0.980     0.665    Diver_OV5647_Init/Req_Cnt_reg_n_0_[1]
    SLICE_X30Y1          LUT6 (Prop_lut6_I3_O)        0.295     0.960 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.334     1.294    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.608    99.206    
                         clock uncertainty           -0.111    99.096    
    SLICE_X30Y0          FDRE (Setup_fdre_C_CE)      -0.169    98.927    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         98.927    
                         arrival time                          -1.294    
  -------------------------------------------------------------------
                         slack                                 97.633    

Slack (MET) :             97.633ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.773ns (37.031%)  route 1.314ns (62.969%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.478    -0.316 f  Diver_OV5647_Init/Req_Cnt_reg[1]/Q
                         net (fo=6, routed)           0.980     0.665    Diver_OV5647_Init/Req_Cnt_reg_n_0_[1]
    SLICE_X30Y1          LUT6 (Prop_lut6_I3_O)        0.295     0.960 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.334     1.294    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.608    99.206    
                         clock uncertainty           -0.111    99.096    
    SLICE_X30Y0          FDRE (Setup_fdre_C_CE)      -0.169    98.927    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         98.927    
                         arrival time                          -1.294    
  -------------------------------------------------------------------
                         slack                                 97.633    

Slack (MET) :             98.178ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.763ns  (logic 0.773ns (43.836%)  route 0.990ns (56.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.478    -0.316 f  Diver_OV5647_Init/Req_Cnt_reg[1]/Q
                         net (fo=6, routed)           0.990     0.675    Diver_OV5647_Init/Req_Cnt_reg_n_0_[1]
    SLICE_X30Y1          LUT6 (Prop_lut6_I2_O)        0.295     0.970 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000     0.970    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism              0.583    99.181    
                         clock uncertainty           -0.111    99.071    
    SLICE_X30Y1          FDRE (Setup_fdre_C_D)        0.077    99.148    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                         99.148    
                         arrival time                          -0.970    
  -------------------------------------------------------------------
                         slack                                 98.178    

Slack (MET) :             98.473ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0 rise@100.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.779ns (52.154%)  route 0.715ns (47.846%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.478    -0.316 f  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.715     0.399    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X30Y0          LUT4 (Prop_lut4_I0_O)        0.301     0.700 r  Diver_OV5647_Init/Req_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.700    Diver_OV5647_Init/Req_Cnt[0]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.608    99.206    
                         clock uncertainty           -0.111    99.096    
    SLICE_X30Y0          FDRE (Setup_fdre_C_D)        0.077    99.173    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         99.173    
                         arrival time                          -0.700    
  -------------------------------------------------------------------
                         slack                                 98.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  Diver_OV5647_Init/Req_Cnt_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.221    Diver_OV5647_Init/Req_Cnt_reg_n_0_[0]
    SLICE_X30Y0          LUT4 (Prop_lut4_I3_O)        0.043    -0.178 r  Diver_OV5647_Init/Req_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    Diver_OV5647_Init/Req_Cnt[1]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.234    -0.559    
                         clock uncertainty            0.111    -0.449    
    SLICE_X30Y0          FDRE (Hold_fdre_C_D)         0.131    -0.318    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  Diver_OV5647_Init/Req_Cnt_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.221    Diver_OV5647_Init/Req_Cnt_reg_n_0_[0]
    SLICE_X30Y0          LUT4 (Prop_lut4_I2_O)        0.043    -0.178 r  Diver_OV5647_Init/Req_Cnt[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.178    Diver_OV5647_Init/Req_Cnt[3]_i_3_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.234    -0.559    
                         clock uncertainty            0.111    -0.449    
    SLICE_X30Y0          FDRE (Hold_fdre_C_D)         0.131    -0.318    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  Diver_OV5647_Init/Req_Cnt_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.221    Diver_OV5647_Init/Req_Cnt_reg_n_0_[0]
    SLICE_X30Y0          LUT4 (Prop_lut4_I3_O)        0.045    -0.176 r  Diver_OV5647_Init/Req_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    Diver_OV5647_Init/Req_Cnt[2]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.234    -0.559    
                         clock uncertainty            0.111    -0.449    
    SLICE_X30Y0          FDRE (Hold_fdre_C_D)         0.121    -0.328    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.395 f  Diver_OV5647_Init/Req_Cnt_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.221    Diver_OV5647_Init/Req_Cnt_reg_n_0_[0]
    SLICE_X30Y0          LUT4 (Prop_lut4_I3_O)        0.045    -0.176 r  Diver_OV5647_Init/Req_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    Diver_OV5647_Init/Req_Cnt[0]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.234    -0.559    
                         clock uncertainty            0.111    -0.449    
    SLICE_X30Y0          FDRE (Hold_fdre_C_D)         0.120    -0.329    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.209ns (51.012%)  route 0.201ns (48.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.201    -0.195    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y1          LUT6 (Prop_lut6_I1_O)        0.045    -0.150 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000    -0.150    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism              0.234    -0.559    
                         clock uncertainty            0.111    -0.449    
    SLICE_X30Y1          FDRE (Hold_fdre_C_D)         0.120    -0.329    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.209ns (39.750%)  route 0.317ns (60.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.201    -0.195    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y1          LUT6 (Prop_lut6_I2_O)        0.045    -0.150 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.116    -0.034    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.250    -0.543    
                         clock uncertainty            0.111    -0.433    
    SLICE_X30Y0          FDRE (Hold_fdre_C_CE)       -0.016    -0.449    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.209ns (39.750%)  route 0.317ns (60.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.201    -0.195    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y1          LUT6 (Prop_lut6_I2_O)        0.045    -0.150 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.116    -0.034    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.250    -0.543    
                         clock uncertainty            0.111    -0.433    
    SLICE_X30Y0          FDRE (Hold_fdre_C_CE)       -0.016    -0.449    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.209ns (39.750%)  route 0.317ns (60.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.201    -0.195    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y1          LUT6 (Prop_lut6_I2_O)        0.045    -0.150 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.116    -0.034    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.250    -0.543    
                         clock uncertainty            0.111    -0.433    
    SLICE_X30Y0          FDRE (Hold_fdre_C_CE)       -0.016    -0.449    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.209ns (39.750%)  route 0.317ns (60.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.201    -0.195    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y1          LUT6 (Prop_lut6_I2_O)        0.045    -0.150 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.116    -0.034    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.250    -0.543    
                         clock uncertainty            0.111    -0.433    
    SLICE_X30Y0          FDRE (Hold_fdre_C_CE)       -0.016    -0.449    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.209ns (29.892%)  route 0.490ns (70.108%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.395 f  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.312    -0.084    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y1          LUT3 (Prop_lut3_I2_O)        0.045    -0.039 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.178     0.140    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.250    -0.543    
                         clock uncertainty            0.111    -0.433    
    SLICE_X30Y0          FDRE (Hold_fdre_C_R)         0.009    -0.424    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.564    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.325ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.325ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/SDA_Out_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.641ns  (logic 2.047ns (30.824%)  route 4.594ns (69.176%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.376 r  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869     0.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324     0.818 r  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822     1.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354     1.993 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          1.084     3.077    Driver_IIC0/scl_lc
    SLICE_X27Y3          LUT5 (Prop_lut5_I0_O)        0.348     3.425 f  Driver_IIC0/bcnt[2]_i_6/O
                         net (fo=1, routed)           0.593     4.018    Driver_IIC0/bcnt[2]_i_6_n_0
    SLICE_X27Y3          LUT6 (Prop_lut6_I3_O)        0.124     4.142 f  Driver_IIC0/bcnt[2]_i_2/O
                         net (fo=8, routed)           0.786     4.929    Driver_IIC0/n_state[0]
    SLICE_X28Y4          LUT5 (Prop_lut5_I0_O)        0.150     5.079 r  Driver_IIC0/SDA_Out_i_7/O
                         net (fo=1, routed)           0.440     5.518    Driver_IIC0/SDA_Out_i_7_n_0
    SLICE_X28Y4          LUT6 (Prop_lut6_I0_O)        0.328     5.846 r  Driver_IIC0/SDA_Out_i_2/O
                         net (fo=1, routed)           0.000     5.846    Driver_IIC0/SDA_Out_i_2_n_0
    SLICE_X28Y4          FDPE                                         r  Driver_IIC0/SDA_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.503     8.594    Driver_IIC0/clk_out1
    SLICE_X28Y4          FDPE                                         r  Driver_IIC0/SDA_Out_reg/C
                         clock pessimism              0.570     9.164    
                         clock uncertainty           -0.074     9.090    
    SLICE_X28Y4          FDPE (Setup_fdpe_C_D)        0.081     9.171    Driver_IIC0/SDA_Out_reg
  -------------------------------------------------------------------
                         required time                          9.171    
                         arrival time                          -5.846    
  -------------------------------------------------------------------
                         slack                                  3.325    

Slack (MET) :             3.585ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.345ns  (logic 2.249ns (35.444%)  route 4.096ns (64.556%))
  Logic Levels:           6  (LUT2=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.376 f  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869     0.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324     0.818 f  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822     1.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354     1.993 f  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          1.084     3.077    Driver_IIC0/scl_lc
    SLICE_X27Y3          LUT2 (Prop_lut2_I0_O)        0.376     3.453 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=4, routed)           0.423     3.876    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X27Y3          LUT4 (Prop_lut4_I2_O)        0.326     4.202 r  Driver_IIC0/SDA_Out_i_6/O
                         net (fo=4, routed)           0.317     4.518    Driver_IIC0/n_state[3]
    SLICE_X27Y4          LUT6 (Prop_lut6_I5_O)        0.326     4.844 r  Driver_IIC0/bcnt[2]_i_4/O
                         net (fo=3, routed)           0.582     5.426    Driver_IIC0/bcnt[2]_i_4_n_0
    SLICE_X27Y4          LUT4 (Prop_lut4_I2_O)        0.124     5.550 r  Driver_IIC0/bcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     5.550    Driver_IIC0/bcnt[0]_i_1_n_0
    SLICE_X27Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.503     8.594    Driver_IIC0/clk_out1
    SLICE_X27Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[0]/C
                         clock pessimism              0.585     9.179    
                         clock uncertainty           -0.074     9.105    
    SLICE_X27Y4          FDCE (Setup_fdce_C_D)        0.031     9.136    Driver_IIC0/bcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.136    
                         arrival time                          -5.550    
  -------------------------------------------------------------------
                         slack                                  3.585    

Slack (MET) :             3.603ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.371ns  (logic 2.275ns (35.707%)  route 4.096ns (64.293%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.376 f  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869     0.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324     0.818 f  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822     1.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354     1.993 f  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          1.084     3.077    Driver_IIC0/scl_lc
    SLICE_X27Y3          LUT2 (Prop_lut2_I0_O)        0.376     3.453 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=4, routed)           0.423     3.876    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X27Y3          LUT4 (Prop_lut4_I2_O)        0.326     4.202 r  Driver_IIC0/SDA_Out_i_6/O
                         net (fo=4, routed)           0.317     4.518    Driver_IIC0/n_state[3]
    SLICE_X27Y4          LUT6 (Prop_lut6_I5_O)        0.326     4.844 r  Driver_IIC0/bcnt[2]_i_4/O
                         net (fo=3, routed)           0.582     5.426    Driver_IIC0/bcnt[2]_i_4_n_0
    SLICE_X27Y4          LUT5 (Prop_lut5_I3_O)        0.150     5.576 r  Driver_IIC0/bcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.576    Driver_IIC0/bcnt[1]_i_1_n_0
    SLICE_X27Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.503     8.594    Driver_IIC0/clk_out1
    SLICE_X27Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[1]/C
                         clock pessimism              0.585     9.179    
                         clock uncertainty           -0.074     9.105    
    SLICE_X27Y4          FDCE (Setup_fdce_C_D)        0.075     9.180    Driver_IIC0/bcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.180    
                         arrival time                          -5.576    
  -------------------------------------------------------------------
                         slack                                  3.603    

Slack (MET) :             3.659ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/SDA_Out_reg/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.057ns  (logic 1.693ns (27.953%)  route 4.364ns (72.047%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.376 f  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869     0.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324     0.818 f  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822     1.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354     1.993 f  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          1.084     3.077    Driver_IIC0/scl_lc
    SLICE_X27Y3          LUT5 (Prop_lut5_I0_O)        0.348     3.425 r  Driver_IIC0/bcnt[2]_i_6/O
                         net (fo=1, routed)           0.593     4.018    Driver_IIC0/bcnt[2]_i_6_n_0
    SLICE_X27Y3          LUT6 (Prop_lut6_I3_O)        0.124     4.142 r  Driver_IIC0/bcnt[2]_i_2/O
                         net (fo=8, routed)           0.806     4.948    Driver_IIC0/n_state[0]
    SLICE_X28Y4          LUT6 (Prop_lut6_I0_O)        0.124     5.072 r  Driver_IIC0/SDA_Out_i_1/O
                         net (fo=1, routed)           0.190     5.262    Driver_IIC0/SDA_Out_i_1_n_0
    SLICE_X28Y4          FDPE                                         r  Driver_IIC0/SDA_Out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.503     8.594    Driver_IIC0/clk_out1
    SLICE_X28Y4          FDPE                                         r  Driver_IIC0/SDA_Out_reg/C
                         clock pessimism              0.570     9.164    
                         clock uncertainty           -0.074     9.090    
    SLICE_X28Y4          FDPE (Setup_fdpe_C_CE)      -0.169     8.921    Driver_IIC0/SDA_Out_reg
  -------------------------------------------------------------------
                         required time                          8.921    
                         arrival time                          -5.262    
  -------------------------------------------------------------------
                         slack                                  3.659    

Slack (MET) :             3.867ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.063ns  (logic 2.249ns (37.092%)  route 3.814ns (62.908%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.376 f  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869     0.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324     0.818 f  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822     1.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354     1.993 f  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          1.084     3.077    Driver_IIC0/scl_lc
    SLICE_X27Y3          LUT2 (Prop_lut2_I0_O)        0.376     3.453 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=4, routed)           0.423     3.876    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X27Y3          LUT4 (Prop_lut4_I2_O)        0.326     4.202 r  Driver_IIC0/SDA_Out_i_6/O
                         net (fo=4, routed)           0.317     4.518    Driver_IIC0/n_state[3]
    SLICE_X27Y4          LUT6 (Prop_lut6_I5_O)        0.326     4.844 r  Driver_IIC0/bcnt[2]_i_4/O
                         net (fo=3, routed)           0.300     5.144    Driver_IIC0/bcnt[2]_i_4_n_0
    SLICE_X27Y4          LUT6 (Prop_lut6_I4_O)        0.124     5.268 r  Driver_IIC0/bcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.268    Driver_IIC0/bcnt[2]_i_1_n_0
    SLICE_X27Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.503     8.594    Driver_IIC0/clk_out1
    SLICE_X27Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[2]/C
                         clock pessimism              0.585     9.179    
                         clock uncertainty           -0.074     9.105    
    SLICE_X27Y4          FDCE (Setup_fdce_C_D)        0.031     9.136    Driver_IIC0/bcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.136    
                         arrival time                          -5.268    
  -------------------------------------------------------------------
                         slack                                  3.867    

Slack (MET) :             4.038ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/SDA_Dir_reg_inv/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.891ns  (logic 1.693ns (28.739%)  route 4.198ns (71.261%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.376 f  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869     0.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324     0.818 f  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822     1.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354     1.993 f  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          1.084     3.077    Driver_IIC0/scl_lc
    SLICE_X27Y3          LUT5 (Prop_lut5_I0_O)        0.348     3.425 r  Driver_IIC0/bcnt[2]_i_6/O
                         net (fo=1, routed)           0.593     4.018    Driver_IIC0/bcnt[2]_i_6_n_0
    SLICE_X27Y3          LUT6 (Prop_lut6_I3_O)        0.124     4.142 r  Driver_IIC0/bcnt[2]_i_2/O
                         net (fo=8, routed)           0.830     4.972    Driver_IIC0/n_state[0]
    SLICE_X27Y4          LUT4 (Prop_lut4_I0_O)        0.124     5.096 r  Driver_IIC0/SDA_Dir_inv_i_1/O
                         net (fo=1, routed)           0.000     5.096    Driver_IIC0/SDA_Dir_inv_i_1_n_0
    SLICE_X27Y4          FDCE                                         r  Driver_IIC0/SDA_Dir_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.503     8.594    Driver_IIC0/clk_out1
    SLICE_X27Y4          FDCE                                         r  Driver_IIC0/SDA_Dir_reg_inv/C
                         clock pessimism              0.585     9.179    
                         clock uncertainty           -0.074     9.105    
    SLICE_X27Y4          FDCE (Setup_fdce_C_D)        0.029     9.134    Driver_IIC0/SDA_Dir_reg_inv
  -------------------------------------------------------------------
                         required time                          9.134    
                         arrival time                          -5.096    
  -------------------------------------------------------------------
                         slack                                  4.038    

Slack (MET) :             4.515ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.415ns  (logic 1.805ns (33.336%)  route 3.610ns (66.664%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 8.595 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.376 f  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869     0.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324     0.818 f  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822     1.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354     1.993 f  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          1.084     3.077    Driver_IIC0/scl_lc
    SLICE_X27Y3          LUT2 (Prop_lut2_I0_O)        0.376     3.453 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=4, routed)           0.835     4.288    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X27Y2          LUT6 (Prop_lut6_I3_O)        0.332     4.620 r  Driver_IIC0/FSM_sequential_c_state[2]_i_1/O
                         net (fo=1, routed)           0.000     4.620    Driver_IIC0/n_state__0[2]
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.504     8.595    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[2]/C
                         clock pessimism              0.585     9.180    
                         clock uncertainty           -0.074     9.106    
    SLICE_X27Y2          FDCE (Setup_fdce_C_D)        0.029     9.135    Driver_IIC0/FSM_sequential_c_state_reg[2]
  -------------------------------------------------------------------
                         required time                          9.135    
                         arrival time                          -4.620    
  -------------------------------------------------------------------
                         slack                                  4.515    

Slack (MET) :             4.515ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.417ns  (logic 1.805ns (33.324%)  route 3.612ns (66.676%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 8.595 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.376 f  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869     0.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324     0.818 f  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822     1.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354     1.993 f  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          1.084     3.077    Driver_IIC0/scl_lc
    SLICE_X27Y3          LUT2 (Prop_lut2_I0_O)        0.376     3.453 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=4, routed)           0.837     4.290    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X27Y2          LUT6 (Prop_lut6_I5_O)        0.332     4.622 r  Driver_IIC0/FSM_sequential_c_state[1]_i_1/O
                         net (fo=1, routed)           0.000     4.622    Driver_IIC0/n_state__0[1]
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.504     8.595    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                         clock pessimism              0.585     9.180    
                         clock uncertainty           -0.074     9.106    
    SLICE_X27Y2          FDCE (Setup_fdce_C_D)        0.031     9.137    Driver_IIC0/FSM_sequential_c_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.137    
                         arrival time                          -4.622    
  -------------------------------------------------------------------
                         slack                                  4.515    

Slack (MET) :             4.926ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.002ns  (logic 1.805ns (36.082%)  route 3.197ns (63.918%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.376 f  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869     0.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324     0.818 f  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822     1.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354     1.993 f  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          1.084     3.077    Driver_IIC0/scl_lc
    SLICE_X27Y3          LUT2 (Prop_lut2_I0_O)        0.376     3.453 r  Driver_IIC0/FSM_sequential_c_state[3]_i_3/O
                         net (fo=4, routed)           0.423     3.876    Driver_IIC0/FSM_sequential_c_state[3]_i_3_n_0
    SLICE_X27Y3          LUT5 (Prop_lut5_I3_O)        0.332     4.208 r  Driver_IIC0/FSM_sequential_c_state[3]_i_1/O
                         net (fo=1, routed)           0.000     4.208    Driver_IIC0/n_state__0[3]
    SLICE_X27Y3          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.503     8.594    Driver_IIC0/clk_out1
    SLICE_X27Y3          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                         clock pessimism              0.585     9.179    
                         clock uncertainty           -0.074     9.105    
    SLICE_X27Y3          FDCE (Setup_fdce_C_D)        0.029     9.134    Driver_IIC0/FSM_sequential_c_state_reg[3]
  -------------------------------------------------------------------
                         required time                          9.134    
                         arrival time                          -4.208    
  -------------------------------------------------------------------
                         slack                                  4.926    

Slack (MET) :             5.226ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.736ns  (logic 1.569ns (33.131%)  route 3.167ns (66.869%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    -0.795    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    -0.376 f  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869     0.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324     0.818 f  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822     1.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354     1.993 f  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.908     2.901    Driver_IIC0/scl_lc
    SLICE_X26Y3          LUT6 (Prop_lut6_I3_O)        0.348     3.249 r  Driver_IIC0/FSM_sequential_c_state[0]_i_2/O
                         net (fo=1, routed)           0.568     3.817    Driver_IIC0/FSM_sequential_c_state[0]_i_2_n_0
    SLICE_X28Y3          LUT5 (Prop_lut5_I0_O)        0.124     3.941 r  Driver_IIC0/FSM_sequential_c_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.941    Driver_IIC0/n_state__0[0]
    SLICE_X28Y3          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.503     8.594    Driver_IIC0/clk_out1
    SLICE_X28Y3          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[0]/C
                         clock pessimism              0.570     9.164    
                         clock uncertainty           -0.074     9.090    
    SLICE_X28Y3          FDCE (Setup_fdce_C_D)        0.077     9.167    Driver_IIC0/FSM_sequential_c_state_reg[0]
  -------------------------------------------------------------------
                         required time                          9.167    
                         arrival time                          -3.941    
  -------------------------------------------------------------------
                         slack                                  5.226    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.223%)  route 0.084ns (28.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X26Y2          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y2          FDCE (Prop_fdce_C_Q)         0.164    -0.396 r  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=9, routed)           0.084    -0.312    Driver_IIC0/iicwr_req
    SLICE_X27Y2          LUT6 (Prop_lut6_I3_O)        0.045    -0.267 r  Driver_IIC0/FSM_sequential_c_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    Driver_IIC0/n_state__0[1]
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                         clock pessimism              0.247    -0.547    
                         clock uncertainty            0.074    -0.473    
    SLICE_X27Y2          FDCE (Hold_fdce_C_D)         0.092    -0.381    Driver_IIC0/FSM_sequential_c_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 Driver_IIC0/iicwr_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.209ns (70.981%)  route 0.085ns (29.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X26Y2          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y2          FDCE (Prop_fdce_C_Q)         0.164    -0.396 r  Driver_IIC0/iicwr_req_reg/Q
                         net (fo=9, routed)           0.085    -0.311    Driver_IIC0/iicwr_req
    SLICE_X27Y2          LUT6 (Prop_lut6_I2_O)        0.045    -0.266 r  Driver_IIC0/FSM_sequential_c_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    Driver_IIC0/n_state__0[2]
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[2]/C
                         clock pessimism              0.247    -0.547    
                         clock uncertainty            0.074    -0.473    
    SLICE_X27Y2          FDCE (Hold_fdce_C_D)         0.091    -0.382    Driver_IIC0/FSM_sequential_c_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 Driver_IIC0/iic_wr_en_r0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/iicwr_req_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.227ns (63.783%)  route 0.129ns (36.217%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.128    -0.432 r  Driver_IIC0/iic_wr_en_r0_reg/Q
                         net (fo=2, routed)           0.129    -0.303    Driver_IIC0/iic_wr_en_r0
    SLICE_X26Y2          LUT5 (Prop_lut5_I1_O)        0.099    -0.204 r  Driver_IIC0/iicwr_req_i_1/O
                         net (fo=1, routed)           0.000    -0.204    Driver_IIC0/iicwr_req_i_1_n_0
    SLICE_X26Y2          FDCE                                         r  Driver_IIC0/iicwr_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X26Y2          FDCE                                         r  Driver_IIC0/iicwr_req_reg/C
                         clock pessimism              0.247    -0.547    
                         clock uncertainty            0.074    -0.473    
    SLICE_X26Y2          FDCE (Hold_fdce_C_D)         0.121    -0.352    Driver_IIC0/iicwr_req_reg
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.337%)  route 0.156ns (45.663%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X25Y2          FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  Driver_IIC0/scl_cnt_reg[1]/Q
                         net (fo=11, routed)          0.156    -0.263    Driver_IIC0/scl_cnt[1]
    SLICE_X25Y1          LUT6 (Prop_lut6_I3_O)        0.045    -0.218 r  Driver_IIC0/scl_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    Driver_IIC0/scl_cnt[4]_i_1_n_0
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[4]/C
                         clock pessimism              0.250    -0.544    
                         clock uncertainty            0.074    -0.470    
    SLICE_X25Y1          FDCE (Hold_fdce_C_D)         0.092    -0.378    Driver_IIC0/scl_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Driver_IIC0/iic_wr_en_r0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/iic_wr_en_r1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.128    -0.432 r  Driver_IIC0/iic_wr_en_r0_reg/Q
                         net (fo=2, routed)           0.131    -0.301    Driver_IIC0/iic_wr_en_r0
    SLICE_X26Y2          FDCE                                         r  Driver_IIC0/iic_wr_en_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X26Y2          FDCE                                         r  Driver_IIC0/iic_wr_en_r1_reg/C
                         clock pessimism              0.247    -0.547    
                         clock uncertainty            0.074    -0.473    
    SLICE_X26Y2          FDCE (Hold_fdce_C_D)         0.005    -0.468    Driver_IIC0/iic_wr_en_r1_reg
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.190ns (51.555%)  route 0.179ns (48.445%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  Driver_IIC0/scl_cnt_reg[2]/Q
                         net (fo=11, routed)          0.179    -0.241    Driver_IIC0/scl_cnt[2]
    SLICE_X25Y1          LUT5 (Prop_lut5_I3_O)        0.049    -0.192 r  Driver_IIC0/scl_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    Driver_IIC0/scl_cnt[3]_i_1_n_0
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
                         clock pessimism              0.234    -0.560    
                         clock uncertainty            0.074    -0.486    
    SLICE_X25Y1          FDCE (Hold_fdce_C_D)         0.107    -0.379    Driver_IIC0/scl_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Driver_IIC0/bcnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.190ns (51.463%)  route 0.179ns (48.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.565    -0.561    Driver_IIC0/clk_out1
    SLICE_X27Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  Driver_IIC0/bcnt_reg[0]/Q
                         net (fo=17, routed)          0.179    -0.241    Driver_IIC0/bcnt[0]
    SLICE_X27Y4          LUT5 (Prop_lut5_I2_O)        0.049    -0.192 r  Driver_IIC0/bcnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    Driver_IIC0/bcnt[1]_i_1_n_0
    SLICE_X27Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.834    -0.795    Driver_IIC0/clk_out1
    SLICE_X27Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[1]/C
                         clock pessimism              0.234    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X27Y4          FDCE (Hold_fdce_C_D)         0.107    -0.380    Driver_IIC0/bcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.510%)  route 0.174ns (45.490%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X24Y2          FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y2          FDCE (Prop_fdce_C_Q)         0.164    -0.396 r  Driver_IIC0/scl_cnt_reg[7]/Q
                         net (fo=6, routed)           0.174    -0.222    Driver_IIC0/scl_cnt[7]
    SLICE_X24Y2          LUT6 (Prop_lut6_I3_O)        0.045    -0.177 r  Driver_IIC0/scl_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    Driver_IIC0/scl_cnt[9]_i_1_n_0
    SLICE_X24Y2          FDCE                                         r  Driver_IIC0/scl_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X24Y2          FDCE                                         r  Driver_IIC0/scl_cnt_reg[9]/C
                         clock pessimism              0.234    -0.560    
                         clock uncertainty            0.074    -0.486    
    SLICE_X24Y2          FDCE (Hold_fdce_C_D)         0.121    -0.365    Driver_IIC0/scl_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Driver_IIC0/bcnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.226ns (63.127%)  route 0.132ns (36.873%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.565    -0.561    Driver_IIC0/clk_out1
    SLICE_X27Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y4          FDCE (Prop_fdce_C_Q)         0.128    -0.433 r  Driver_IIC0/bcnt_reg[1]/Q
                         net (fo=16, routed)          0.132    -0.301    Driver_IIC0/bcnt[1]
    SLICE_X27Y4          LUT6 (Prop_lut6_I2_O)        0.098    -0.203 r  Driver_IIC0/bcnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    Driver_IIC0/bcnt[2]_i_1_n_0
    SLICE_X27Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.834    -0.795    Driver_IIC0/clk_out1
    SLICE_X27Y4          FDCE                                         r  Driver_IIC0/bcnt_reg[2]/C
                         clock pessimism              0.234    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X27Y4          FDCE (Hold_fdce_C_D)         0.092    -0.395    Driver_IIC0/bcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (51.023%)  route 0.179ns (48.977%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  Driver_IIC0/scl_cnt_reg[2]/Q
                         net (fo=11, routed)          0.179    -0.241    Driver_IIC0/scl_cnt[2]
    SLICE_X25Y1          LUT4 (Prop_lut4_I3_O)        0.045    -0.196 r  Driver_IIC0/scl_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    Driver_IIC0/scl_cnt[2]_i_1_n_0
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/C
                         clock pessimism              0.234    -0.560    
                         clock uncertainty            0.074    -0.486    
    SLICE_X25Y1          FDCE (Hold_fdce_C_D)         0.092    -0.394    Driver_IIC0/scl_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.198    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.260ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.335ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.260ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_IIC0/iic_wr_en_r0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.518ns (22.949%)  route 1.739ns (77.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 8.595 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.276 r  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           1.739     1.463    Driver_IIC0/IIC_Write
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.504     8.595    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
                         clock pessimism              0.406     9.001    
                         clock uncertainty           -0.231     8.770    
    SLICE_X27Y2          FDCE (Setup_fdce_C_D)       -0.047     8.723    Driver_IIC0/iic_wr_en_r0_reg
  -------------------------------------------------------------------
                         required time                          8.723    
                         arrival time                          -1.463    
  -------------------------------------------------------------------
                         slack                                  7.260    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_IIC0/iic_wr_en_r0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.164ns (17.169%)  route 0.791ns (82.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.791     0.396    Driver_IIC0/IIC_Write
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
                         clock pessimism              0.549    -0.245    
                         clock uncertainty            0.231    -0.014    
    SLICE_X27Y2          FDCE (Hold_fdce_C_D)         0.075     0.061    Driver_IIC0/iic_wr_en_r0_reg
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.396    
  -------------------------------------------------------------------
                         slack                                  0.335    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.264ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.340ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.264ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_IIC0/iic_wr_en_r0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.518ns (22.949%)  route 1.739ns (77.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 8.595 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.276 r  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           1.739     1.463    Driver_IIC0/IIC_Write
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.504     8.595    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
                         clock pessimism              0.406     9.001    
                         clock uncertainty           -0.226     8.775    
    SLICE_X27Y2          FDCE (Setup_fdce_C_D)       -0.047     8.728    Driver_IIC0/iic_wr_en_r0_reg
  -------------------------------------------------------------------
                         required time                          8.728    
                         arrival time                          -1.463    
  -------------------------------------------------------------------
                         slack                                  7.264    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_IIC0/iic_wr_en_r0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.164ns (17.169%)  route 0.791ns (82.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.791     0.396    Driver_IIC0/IIC_Write
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.835    -0.794    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/iic_wr_en_r0_reg/C
                         clock pessimism              0.549    -0.245    
                         clock uncertainty            0.226    -0.019    
    SLICE_X27Y2          FDCE (Hold_fdce_C_D)         0.075     0.056    Driver_IIC0/iic_wr_en_r0_reg
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.396    
  -------------------------------------------------------------------
                         slack                                  0.340    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.298ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 0.828ns (19.851%)  route 3.343ns (80.149%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.812     0.468    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y24          LUT4 (Prop_lut4_I1_O)        0.124     0.592 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.797     1.390    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.514 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.152    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I5_O)        0.124     2.276 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.095     3.371    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X1Y26          FDRE (Setup_fdre_C_R)       -0.429     3.669    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[16]
  -------------------------------------------------------------------
                         required time                          3.669    
                         arrival time                          -3.371    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 0.828ns (19.851%)  route 3.343ns (80.149%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.812     0.468    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y24          LUT4 (Prop_lut4_I1_O)        0.124     0.592 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.797     1.390    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.514 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.152    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I5_O)        0.124     2.276 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.095     3.371    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X1Y26          FDRE (Setup_fdre_C_R)       -0.429     3.669    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[17]
  -------------------------------------------------------------------
                         required time                          3.669    
                         arrival time                          -3.371    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 0.828ns (19.851%)  route 3.343ns (80.149%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.812     0.468    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y24          LUT4 (Prop_lut4_I1_O)        0.124     0.592 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.797     1.390    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.514 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.152    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I5_O)        0.124     2.276 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.095     3.371    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X1Y26          FDRE (Setup_fdre_C_R)       -0.429     3.669    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]
  -------------------------------------------------------------------
                         required time                          3.669    
                         arrival time                          -3.371    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 0.828ns (19.851%)  route 3.343ns (80.149%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 3.595 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.812     0.468    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y24          LUT4 (Prop_lut4_I1_O)        0.124     0.592 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.797     1.390    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.514 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.152    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I5_O)        0.124     2.276 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.095     3.371    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.504     3.595    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/C
                         clock pessimism              0.570     4.165    
                         clock uncertainty           -0.067     4.098    
    SLICE_X1Y26          FDRE (Setup_fdre_C_R)       -0.429     3.669    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]
  -------------------------------------------------------------------
                         required time                          3.669    
                         arrival time                          -3.371    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.828ns (19.927%)  route 3.327ns (80.073%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.812     0.468    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y24          LUT4 (Prop_lut4_I1_O)        0.124     0.592 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.797     1.390    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.514 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.152    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I5_O)        0.124     2.276 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.080     3.355    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X1Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X1Y25          FDRE (Setup_fdre_C_R)       -0.429     3.667    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]
  -------------------------------------------------------------------
                         required time                          3.667    
                         arrival time                          -3.355    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.828ns (19.927%)  route 3.327ns (80.073%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.812     0.468    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y24          LUT4 (Prop_lut4_I1_O)        0.124     0.592 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.797     1.390    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.514 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.152    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I5_O)        0.124     2.276 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.080     3.355    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X1Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X1Y25          FDRE (Setup_fdre_C_R)       -0.429     3.667    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]
  -------------------------------------------------------------------
                         required time                          3.667    
                         arrival time                          -3.355    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.828ns (19.927%)  route 3.327ns (80.073%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.812     0.468    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y24          LUT4 (Prop_lut4_I1_O)        0.124     0.592 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.797     1.390    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.514 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.152    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I5_O)        0.124     2.276 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.080     3.355    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X1Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[14]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X1Y25          FDRE (Setup_fdre_C_R)       -0.429     3.667    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[14]
  -------------------------------------------------------------------
                         required time                          3.667    
                         arrival time                          -3.355    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.828ns (19.927%)  route 3.327ns (80.073%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.812     0.468    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y24          LUT4 (Prop_lut4_I1_O)        0.124     0.592 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.797     1.390    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.514 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.152    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I5_O)        0.124     2.276 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.080     3.355    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X1Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X1Y25          FDRE (Setup_fdre_C_R)       -0.429     3.667    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[15]
  -------------------------------------------------------------------
                         required time                          3.667    
                         arrival time                          -3.355    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.317ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 0.828ns (19.956%)  route 3.321ns (80.044%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.812     0.468    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y24          LUT4 (Prop_lut4_I1_O)        0.124     0.592 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.797     1.390    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.514 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.152    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I5_O)        0.124     2.276 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.073     3.349    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X4Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[17]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X4Y26          FDRE (Setup_fdre_C_R)       -0.429     3.667    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          3.667    
                         arrival time                          -3.349    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 0.828ns (19.956%)  route 3.321ns (80.044%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.619    -0.800    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y23          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.344 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.812     0.468    Driver_MIPI0/Data_Read/U0/clock_system_inst/acc_cnt[8]
    SLICE_X5Y24          LUT4 (Prop_lut4_I1_O)        0.124     0.592 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5/O
                         net (fo=1, routed)           0.797     1.390    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_5_n_0
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.514 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3/O
                         net (fo=1, routed)           0.638     2.152    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_3_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I5_O)        0.124     2.276 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1/O
                         net (fo=60, routed)          1.073     3.349    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0
    SLICE_X4Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.502     3.593    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X4Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[18]/C
                         clock pessimism              0.570     4.163    
                         clock uncertainty           -0.067     4.096    
    SLICE_X4Y26          FDRE (Setup_fdre_C_R)       -0.429     3.667    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          3.667    
                         arrival time                          -3.349    
  -------------------------------------------------------------------
                         slack                                  0.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.807%)  route 0.092ns (33.193%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y27          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/Q
                         net (fo=1, routed)           0.092    -0.333    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in[1]
    SLICE_X3Y26          LUT5 (Prop_lut5_I1_O)        0.045    -0.288 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[1]_i_1_n_0
    SLICE_X3Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/C
                         clock pessimism              0.250    -0.555    
                         clock uncertainty            0.067    -0.488    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.092    -0.396    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.228%)  route 0.108ns (36.772%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.320    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in[2]
    SLICE_X3Y26          LUT6 (Prop_lut6_I1_O)        0.045    -0.275 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[2]_i_1_n_0
    SLICE_X3Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
                         clock pessimism              0.250    -0.555    
                         clock uncertainty            0.067    -0.488    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.092    -0.396    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.117%)  route 0.146ns (50.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]/Q
                         net (fo=2, routed)           0.146    -0.281    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[18]
    SLICE_X2Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[18]/C
                         clock pessimism              0.250    -0.555    
                         clock uncertainty            0.067    -0.488    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.083    -0.405    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[18]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.909%)  route 0.142ns (50.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[11]/Q
                         net (fo=2, routed)           0.142    -0.287    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[11]
    SLICE_X2Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[11]/C
                         clock pessimism              0.269    -0.537    
                         clock uncertainty            0.067    -0.470    
    SLICE_X2Y25          FDRE (Hold_fdre_C_D)         0.059    -0.411    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[11]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.220%)  route 0.134ns (48.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/Q
                         net (fo=2, routed)           0.134    -0.294    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]
    SLICE_X3Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/C
                         clock pessimism              0.269    -0.537    
                         clock uncertainty            0.067    -0.470    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.047    -0.423    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.730%)  route 0.115ns (38.270%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y27          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/Q
                         net (fo=3, routed)           0.115    -0.310    Driver_MIPI0/Data_Read/U0/clock_system_inst/start_dly[1]
    SLICE_X1Y27          LUT6 (Prop_lut6_I2_O)        0.045    -0.265 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826    -0.803    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y27          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
                         clock pessimism              0.250    -0.553    
                         clock uncertainty            0.067    -0.486    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.092    -0.394    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.525%)  route 0.116ns (38.475%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y27          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.start_dly_reg[1]/Q
                         net (fo=3, routed)           0.116    -0.309    Driver_MIPI0/Data_Read/U0/clock_system_inst/start_dly[1]
    SLICE_X1Y27          LUT4 (Prop_lut4_I3_O)        0.045    -0.264 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[1]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.826    -0.803    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y27          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/C
                         clock pessimism              0.250    -0.553    
                         clock uncertainty            0.067    -0.486    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.091    -0.395    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.538%)  route 0.162ns (53.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y22          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/Q
                         net (fo=2, routed)           0.162    -0.263    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]
    SLICE_X3Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/C
                         clock pessimism              0.250    -0.556    
                         clock uncertainty            0.067    -0.489    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.075    -0.414    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.377%)  route 0.138ns (42.623%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y25          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/Q
                         net (fo=1, routed)           0.138    -0.290    Driver_MIPI0/Data_Read/U0/clock_system_inst/p_1_in[3]
    SLICE_X3Y26          LUT5 (Prop_lut5_I1_O)        0.045    -0.245 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay[3]_i_1_n_0
    SLICE_X3Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/C
                         clock pessimism              0.250    -0.555    
                         clock uncertainty            0.067    -0.488    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.091    -0.397    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.020%)  route 0.179ns (55.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]/Q
                         net (fo=2, routed)           0.179    -0.248    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[19]
    SLICE_X2Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    Driver_MIPI0/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y26          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]/C
                         clock pessimism              0.250    -0.555    
                         clock uncertainty            0.067    -0.488    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.084    -0.404    Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[19]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.156    





---------------------------------------------------------------------------------------------------
From Clock:  pclk
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            1  Failing Endpoint ,  Worst Slack      -13.814ns,  Total Violation      -13.814ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.295ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.814ns  (required time - arrival time)
  Source:                 Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/err_req_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_upd_req_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_out2_clk_wiz_0_1 rise@1295.000ns - pclk rise@1294.992ns)
  Data Path Delay:        0.779ns  (logic 0.456ns (58.536%)  route 0.323ns (41.464%))
  Logic Levels:           0  
  Clock Path Skew:        -12.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 1293.604 - 1295.000 ) 
    Source Clock Delay      (SCD):    11.439ns = ( 1306.431 - 1294.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)    1294.992  1294.992 r  
    G11                                               0.000  1294.992 f  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000  1294.992    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901  1295.893 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000  1295.893    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816  1296.709 f  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796  1298.505    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124  1298.629 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.698  1299.327    Driver_MIPI0/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096  1299.423 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142  1301.565    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103  1301.668 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339  1303.007    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982  1303.990 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713  1304.703    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1304.798 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=769, routed)         1.632  1306.431    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X11Y11         FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/err_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.456  1306.887 r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/err_req_reg/Q
                         net (fo=1, routed)           0.323  1307.210    Driver_MIPI0/Data_Read/U0/trig_req
    SLICE_X9Y11          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_upd_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                   1295.000  1295.000 r  
    H4                                                0.000  1295.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  1295.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361  1296.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1297.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128  1290.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605  1291.999    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1292.090 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.513  1293.604    Driver_MIPI0/Data_Read/U0/in_delay_clk
    SLICE_X9Y11          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_upd_req_reg/C
                         clock pessimism              0.000  1293.604    
                         clock uncertainty           -0.165  1293.438    
    SLICE_X9Y11          FDRE (Setup_fdre_C_D)       -0.043  1293.396    Driver_MIPI0/Data_Read/U0/clock_upd_req_reg
  -------------------------------------------------------------------
                         required time                       1293.396    
                         arrival time                       -1307.210    
  -------------------------------------------------------------------
                         slack                                -13.814    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.295ns  (arrival time - required time)
  Source:                 Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/err_req_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            Driver_MIPI0/Data_Read/U0/clock_upd_req_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        -4.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  Clk_Rx_Data_P (IN)
                         net (fo=0)                   0.000     0.000    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    Driver_MIPI0/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    Driver_MIPI0/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    Driver_MIPI0/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.935 r  Driver_MIPI0/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=769, routed)         0.564     3.499    Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X11Y11         FDRE                                         r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/err_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.141     3.640 r  Driver_MIPI0/Data_To_Csi/U0/lane_align_inst/err_req_reg/Q
                         net (fo=1, routed)           0.101     3.741    Driver_MIPI0/Data_Read/U0/trig_req
    SLICE_X9Y11          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_upd_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.834    -0.795    Driver_MIPI0/Data_Read/U0/in_delay_clk
    SLICE_X9Y11          FDRE                                         r  Driver_MIPI0/Data_Read/U0/clock_upd_req_reg/C
                         clock pessimism              0.000    -0.795    
                         clock uncertainty            0.165    -0.630    
    SLICE_X9Y11          FDRE (Hold_fdre_C_D)         0.076    -0.554    Driver_MIPI0/Data_Read/U0/clock_upd_req_reg
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                           3.741    
  -------------------------------------------------------------------
                         slack                                  4.295    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.911ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.425ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.911ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        5.138ns  (logic 1.802ns (35.072%)  route 3.336ns (64.928%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    89.624 r  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869    90.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324    90.818 r  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822    91.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354    91.993 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.546    92.539    Driver_IIC0/scl_lc
    SLICE_X27Y2          LUT5 (Prop_lut5_I4_O)        0.373    92.912 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.571    93.483    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT3 (Prop_lut3_I0_O)        0.332    93.815 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.528    94.343    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.226    98.778    
    SLICE_X30Y0          FDRE (Setup_fdre_C_R)       -0.524    98.254    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         98.254    
                         arrival time                         -94.343    
  -------------------------------------------------------------------
                         slack                                  3.911    

Slack (MET) :             3.911ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        5.138ns  (logic 1.802ns (35.072%)  route 3.336ns (64.928%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    89.624 r  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869    90.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324    90.818 r  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822    91.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354    91.993 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.546    92.539    Driver_IIC0/scl_lc
    SLICE_X27Y2          LUT5 (Prop_lut5_I4_O)        0.373    92.912 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.571    93.483    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT3 (Prop_lut3_I0_O)        0.332    93.815 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.528    94.343    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.226    98.778    
    SLICE_X30Y0          FDRE (Setup_fdre_C_R)       -0.524    98.254    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         98.254    
                         arrival time                         -94.343    
  -------------------------------------------------------------------
                         slack                                  3.911    

Slack (MET) :             3.911ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        5.138ns  (logic 1.802ns (35.072%)  route 3.336ns (64.928%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    89.624 r  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869    90.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324    90.818 r  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822    91.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354    91.993 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.546    92.539    Driver_IIC0/scl_lc
    SLICE_X27Y2          LUT5 (Prop_lut5_I4_O)        0.373    92.912 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.571    93.483    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT3 (Prop_lut3_I0_O)        0.332    93.815 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.528    94.343    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.226    98.778    
    SLICE_X30Y0          FDRE (Setup_fdre_C_R)       -0.524    98.254    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         98.254    
                         arrival time                         -94.343    
  -------------------------------------------------------------------
                         slack                                  3.911    

Slack (MET) :             3.911ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        5.138ns  (logic 1.802ns (35.072%)  route 3.336ns (64.928%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    89.624 r  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869    90.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324    90.818 r  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822    91.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354    91.993 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.546    92.539    Driver_IIC0/scl_lc
    SLICE_X27Y2          LUT5 (Prop_lut5_I4_O)        0.373    92.912 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.571    93.483    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT3 (Prop_lut3_I0_O)        0.332    93.815 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.528    94.343    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.226    98.778    
    SLICE_X30Y0          FDRE (Setup_fdre_C_R)       -0.524    98.254    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         98.254    
                         arrival time                         -94.343    
  -------------------------------------------------------------------
                         slack                                  3.911    

Slack (MET) :             4.118ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        5.532ns  (logic 1.802ns (32.575%)  route 3.730ns (67.425%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    89.624 r  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869    90.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324    90.818 r  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822    91.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354    91.993 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.546    92.539    Driver_IIC0/scl_lc
    SLICE_X27Y2          LUT5 (Prop_lut5_I4_O)        0.373    92.912 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          1.493    94.405    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT6 (Prop_lut6_I0_O)        0.332    94.737 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000    94.737    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.226    98.778    
    SLICE_X30Y1          FDRE (Setup_fdre_C_D)        0.077    98.855    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                         98.855    
                         arrival time                         -94.737    
  -------------------------------------------------------------------
                         slack                                  4.118    

Slack (MET) :             4.172ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        5.232ns  (logic 1.802ns (34.445%)  route 3.430ns (65.555%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    89.624 r  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869    90.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324    90.818 r  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822    91.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354    91.993 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.546    92.539    Driver_IIC0/scl_lc
    SLICE_X27Y2          LUT5 (Prop_lut5_I4_O)        0.373    92.912 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.859    93.771    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT6 (Prop_lut6_I1_O)        0.332    94.103 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.334    94.437    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.226    98.778    
    SLICE_X30Y0          FDRE (Setup_fdre_C_CE)      -0.169    98.609    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         98.609    
                         arrival time                         -94.437    
  -------------------------------------------------------------------
                         slack                                  4.172    

Slack (MET) :             4.172ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        5.232ns  (logic 1.802ns (34.445%)  route 3.430ns (65.555%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    89.624 r  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869    90.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324    90.818 r  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822    91.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354    91.993 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.546    92.539    Driver_IIC0/scl_lc
    SLICE_X27Y2          LUT5 (Prop_lut5_I4_O)        0.373    92.912 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.859    93.771    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT6 (Prop_lut6_I1_O)        0.332    94.103 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.334    94.437    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.226    98.778    
    SLICE_X30Y0          FDRE (Setup_fdre_C_CE)      -0.169    98.609    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         98.609    
                         arrival time                         -94.437    
  -------------------------------------------------------------------
                         slack                                  4.172    

Slack (MET) :             4.172ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        5.232ns  (logic 1.802ns (34.445%)  route 3.430ns (65.555%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    89.624 r  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869    90.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324    90.818 r  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822    91.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354    91.993 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.546    92.539    Driver_IIC0/scl_lc
    SLICE_X27Y2          LUT5 (Prop_lut5_I4_O)        0.373    92.912 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.859    93.771    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT6 (Prop_lut6_I1_O)        0.332    94.103 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.334    94.437    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.226    98.778    
    SLICE_X30Y0          FDRE (Setup_fdre_C_CE)      -0.169    98.609    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         98.609    
                         arrival time                         -94.437    
  -------------------------------------------------------------------
                         slack                                  4.172    

Slack (MET) :             4.172ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        5.232ns  (logic 1.802ns (34.445%)  route 3.430ns (65.555%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    89.624 r  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869    90.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324    90.818 r  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822    91.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354    91.993 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.546    92.539    Driver_IIC0/scl_lc
    SLICE_X27Y2          LUT5 (Prop_lut5_I4_O)        0.373    92.912 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.859    93.771    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT6 (Prop_lut6_I1_O)        0.332    94.103 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.334    94.437    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.226    98.778    
    SLICE_X30Y0          FDRE (Setup_fdre_C_CE)      -0.169    98.609    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         98.609    
                         arrival time                         -94.437    
  -------------------------------------------------------------------
                         slack                                  4.172    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.297ns (30.401%)  route 0.680ns (69.599%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.232    -0.188    Driver_IIC0/c_state[1]
    SLICE_X27Y2          LUT5 (Prop_lut5_I0_O)        0.044    -0.144 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.270     0.126    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT3 (Prop_lut3_I0_O)        0.112     0.238 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.178     0.417    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.226    -0.018    
    SLICE_X30Y0          FDRE (Hold_fdre_C_R)         0.009    -0.009    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.417    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.297ns (30.401%)  route 0.680ns (69.599%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.232    -0.188    Driver_IIC0/c_state[1]
    SLICE_X27Y2          LUT5 (Prop_lut5_I0_O)        0.044    -0.144 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.270     0.126    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT3 (Prop_lut3_I0_O)        0.112     0.238 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.178     0.417    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.226    -0.018    
    SLICE_X30Y0          FDRE (Hold_fdre_C_R)         0.009    -0.009    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.417    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.297ns (30.401%)  route 0.680ns (69.599%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.232    -0.188    Driver_IIC0/c_state[1]
    SLICE_X27Y2          LUT5 (Prop_lut5_I0_O)        0.044    -0.144 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.270     0.126    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT3 (Prop_lut3_I0_O)        0.112     0.238 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.178     0.417    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.226    -0.018    
    SLICE_X30Y0          FDRE (Hold_fdre_C_R)         0.009    -0.009    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.417    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.297ns (30.401%)  route 0.680ns (69.599%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.232    -0.188    Driver_IIC0/c_state[1]
    SLICE_X27Y2          LUT5 (Prop_lut5_I0_O)        0.044    -0.144 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.270     0.126    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT3 (Prop_lut3_I0_O)        0.112     0.238 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.178     0.417    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.226    -0.018    
    SLICE_X30Y0          FDRE (Hold_fdre_C_R)         0.009    -0.009    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.417    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.297ns (29.713%)  route 0.703ns (70.287%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.232    -0.188    Driver_IIC0/c_state[1]
    SLICE_X27Y2          LUT5 (Prop_lut5_I0_O)        0.044    -0.144 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.355     0.211    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT6 (Prop_lut6_I1_O)        0.112     0.323 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.116     0.439    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.226    -0.018    
    SLICE_X30Y0          FDRE (Hold_fdre_C_CE)       -0.016    -0.034    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.034    
                         arrival time                           0.439    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.297ns (29.713%)  route 0.703ns (70.287%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.232    -0.188    Driver_IIC0/c_state[1]
    SLICE_X27Y2          LUT5 (Prop_lut5_I0_O)        0.044    -0.144 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.355     0.211    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT6 (Prop_lut6_I1_O)        0.112     0.323 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.116     0.439    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.226    -0.018    
    SLICE_X30Y0          FDRE (Hold_fdre_C_CE)       -0.016    -0.034    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.034    
                         arrival time                           0.439    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.297ns (29.713%)  route 0.703ns (70.287%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.232    -0.188    Driver_IIC0/c_state[1]
    SLICE_X27Y2          LUT5 (Prop_lut5_I0_O)        0.044    -0.144 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.355     0.211    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT6 (Prop_lut6_I1_O)        0.112     0.323 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.116     0.439    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.226    -0.018    
    SLICE_X30Y0          FDRE (Hold_fdre_C_CE)       -0.016    -0.034    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.034    
                         arrival time                           0.439    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.297ns (29.713%)  route 0.703ns (70.287%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.232    -0.188    Driver_IIC0/c_state[1]
    SLICE_X27Y2          LUT5 (Prop_lut5_I0_O)        0.044    -0.144 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.355     0.211    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT6 (Prop_lut6_I1_O)        0.112     0.323 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.116     0.439    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.226    -0.018    
    SLICE_X30Y0          FDRE (Hold_fdre_C_CE)       -0.016    -0.034    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.034    
                         arrival time                           0.439    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.251ns  (logic 0.297ns (23.745%)  route 0.954ns (76.255%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.232    -0.188    Driver_IIC0/c_state[1]
    SLICE_X27Y2          LUT5 (Prop_lut5_I0_O)        0.044    -0.144 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.722     0.578    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT6 (Prop_lut6_I0_O)        0.112     0.690 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000     0.690    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.226    -0.018    
    SLICE_X30Y1          FDRE (Hold_fdre_C_D)         0.120     0.102    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.588    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       97.337ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.337ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.642ns (32.049%)  route 1.361ns (67.951%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.276 f  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.833     0.557    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y1          LUT3 (Prop_lut3_I2_O)        0.124     0.681 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.528     1.209    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.583    99.181    
                         clock uncertainty           -0.111    99.071    
    SLICE_X30Y0          FDRE (Setup_fdre_C_R)       -0.524    98.547    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         98.547    
                         arrival time                          -1.209    
  -------------------------------------------------------------------
                         slack                                 97.337    

Slack (MET) :             97.337ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.642ns (32.049%)  route 1.361ns (67.951%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.276 f  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.833     0.557    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y1          LUT3 (Prop_lut3_I2_O)        0.124     0.681 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.528     1.209    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.583    99.181    
                         clock uncertainty           -0.111    99.071    
    SLICE_X30Y0          FDRE (Setup_fdre_C_R)       -0.524    98.547    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         98.547    
                         arrival time                          -1.209    
  -------------------------------------------------------------------
                         slack                                 97.337    

Slack (MET) :             97.337ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.642ns (32.049%)  route 1.361ns (67.951%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.276 f  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.833     0.557    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y1          LUT3 (Prop_lut3_I2_O)        0.124     0.681 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.528     1.209    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.583    99.181    
                         clock uncertainty           -0.111    99.071    
    SLICE_X30Y0          FDRE (Setup_fdre_C_R)       -0.524    98.547    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         98.547    
                         arrival time                          -1.209    
  -------------------------------------------------------------------
                         slack                                 97.337    

Slack (MET) :             97.337ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.642ns (32.049%)  route 1.361ns (67.951%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.276 f  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.833     0.557    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y1          LUT3 (Prop_lut3_I2_O)        0.124     0.681 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.528     1.209    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.583    99.181    
                         clock uncertainty           -0.111    99.071    
    SLICE_X30Y0          FDRE (Setup_fdre_C_R)       -0.524    98.547    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         98.547    
                         arrival time                          -1.209    
  -------------------------------------------------------------------
                         slack                                 97.337    

Slack (MET) :             97.633ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.773ns (37.031%)  route 1.314ns (62.969%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.478    -0.316 f  Diver_OV5647_Init/Req_Cnt_reg[1]/Q
                         net (fo=6, routed)           0.980     0.665    Diver_OV5647_Init/Req_Cnt_reg_n_0_[1]
    SLICE_X30Y1          LUT6 (Prop_lut6_I3_O)        0.295     0.960 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.334     1.294    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.608    99.206    
                         clock uncertainty           -0.111    99.096    
    SLICE_X30Y0          FDRE (Setup_fdre_C_CE)      -0.169    98.927    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         98.927    
                         arrival time                          -1.294    
  -------------------------------------------------------------------
                         slack                                 97.633    

Slack (MET) :             97.633ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.773ns (37.031%)  route 1.314ns (62.969%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.478    -0.316 f  Diver_OV5647_Init/Req_Cnt_reg[1]/Q
                         net (fo=6, routed)           0.980     0.665    Diver_OV5647_Init/Req_Cnt_reg_n_0_[1]
    SLICE_X30Y1          LUT6 (Prop_lut6_I3_O)        0.295     0.960 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.334     1.294    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.608    99.206    
                         clock uncertainty           -0.111    99.096    
    SLICE_X30Y0          FDRE (Setup_fdre_C_CE)      -0.169    98.927    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         98.927    
                         arrival time                          -1.294    
  -------------------------------------------------------------------
                         slack                                 97.633    

Slack (MET) :             97.633ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.773ns (37.031%)  route 1.314ns (62.969%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.478    -0.316 f  Diver_OV5647_Init/Req_Cnt_reg[1]/Q
                         net (fo=6, routed)           0.980     0.665    Diver_OV5647_Init/Req_Cnt_reg_n_0_[1]
    SLICE_X30Y1          LUT6 (Prop_lut6_I3_O)        0.295     0.960 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.334     1.294    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.608    99.206    
                         clock uncertainty           -0.111    99.096    
    SLICE_X30Y0          FDRE (Setup_fdre_C_CE)      -0.169    98.927    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         98.927    
                         arrival time                          -1.294    
  -------------------------------------------------------------------
                         slack                                 97.633    

Slack (MET) :             97.633ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.773ns (37.031%)  route 1.314ns (62.969%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.478    -0.316 f  Diver_OV5647_Init/Req_Cnt_reg[1]/Q
                         net (fo=6, routed)           0.980     0.665    Diver_OV5647_Init/Req_Cnt_reg_n_0_[1]
    SLICE_X30Y1          LUT6 (Prop_lut6_I3_O)        0.295     0.960 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.334     1.294    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.608    99.206    
                         clock uncertainty           -0.111    99.096    
    SLICE_X30Y0          FDRE (Setup_fdre_C_CE)      -0.169    98.927    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         98.927    
                         arrival time                          -1.294    
  -------------------------------------------------------------------
                         slack                                 97.633    

Slack (MET) :             98.178ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.763ns  (logic 0.773ns (43.836%)  route 0.990ns (56.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.478    -0.316 f  Diver_OV5647_Init/Req_Cnt_reg[1]/Q
                         net (fo=6, routed)           0.990     0.675    Diver_OV5647_Init/Req_Cnt_reg_n_0_[1]
    SLICE_X30Y1          LUT6 (Prop_lut6_I2_O)        0.295     0.970 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000     0.970    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism              0.583    99.181    
                         clock uncertainty           -0.111    99.071    
    SLICE_X30Y1          FDRE (Setup_fdre_C_D)        0.077    99.148    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                         99.148    
                         arrival time                          -0.970    
  -------------------------------------------------------------------
                         slack                                 98.178    

Slack (MET) :             98.473ns  (required time - arrival time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.779ns (52.154%)  route 0.715ns (47.846%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.625    -0.794    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.478    -0.316 f  Diver_OV5647_Init/Req_Cnt_reg[3]/Q
                         net (fo=6, routed)           0.715     0.399    Diver_OV5647_Init/Req_Cnt_reg_n_0_[3]
    SLICE_X30Y0          LUT4 (Prop_lut4_I0_O)        0.301     0.700 r  Diver_OV5647_Init/Req_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.700    Diver_OV5647_Init/Req_Cnt[0]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.608    99.206    
                         clock uncertainty           -0.111    99.096    
    SLICE_X30Y0          FDRE (Setup_fdre_C_D)        0.077    99.173    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         99.173    
                         arrival time                          -0.700    
  -------------------------------------------------------------------
                         slack                                 98.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  Diver_OV5647_Init/Req_Cnt_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.221    Diver_OV5647_Init/Req_Cnt_reg_n_0_[0]
    SLICE_X30Y0          LUT4 (Prop_lut4_I3_O)        0.043    -0.178 r  Diver_OV5647_Init/Req_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    Diver_OV5647_Init/Req_Cnt[1]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.234    -0.559    
                         clock uncertainty            0.111    -0.449    
    SLICE_X30Y0          FDRE (Hold_fdre_C_D)         0.131    -0.318    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  Diver_OV5647_Init/Req_Cnt_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.221    Diver_OV5647_Init/Req_Cnt_reg_n_0_[0]
    SLICE_X30Y0          LUT4 (Prop_lut4_I2_O)        0.043    -0.178 r  Diver_OV5647_Init/Req_Cnt[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.178    Diver_OV5647_Init/Req_Cnt[3]_i_3_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.234    -0.559    
                         clock uncertainty            0.111    -0.449    
    SLICE_X30Y0          FDRE (Hold_fdre_C_D)         0.131    -0.318    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  Diver_OV5647_Init/Req_Cnt_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.221    Diver_OV5647_Init/Req_Cnt_reg_n_0_[0]
    SLICE_X30Y0          LUT4 (Prop_lut4_I3_O)        0.045    -0.176 r  Diver_OV5647_Init/Req_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    Diver_OV5647_Init/Req_Cnt[2]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.234    -0.559    
                         clock uncertainty            0.111    -0.449    
    SLICE_X30Y0          FDRE (Hold_fdre_C_D)         0.121    -0.328    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Req_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.395 f  Diver_OV5647_Init/Req_Cnt_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.221    Diver_OV5647_Init/Req_Cnt_reg_n_0_[0]
    SLICE_X30Y0          LUT4 (Prop_lut4_I3_O)        0.045    -0.176 r  Diver_OV5647_Init/Req_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    Diver_OV5647_Init/Req_Cnt[0]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.234    -0.559    
                         clock uncertainty            0.111    -0.449    
    SLICE_X30Y0          FDRE (Hold_fdre_C_D)         0.120    -0.329    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.209ns (51.012%)  route 0.201ns (48.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.201    -0.195    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y1          LUT6 (Prop_lut6_I1_O)        0.045    -0.150 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000    -0.150    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism              0.234    -0.559    
                         clock uncertainty            0.111    -0.449    
    SLICE_X30Y1          FDRE (Hold_fdre_C_D)         0.120    -0.329    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.209ns (39.750%)  route 0.317ns (60.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.201    -0.195    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y1          LUT6 (Prop_lut6_I2_O)        0.045    -0.150 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.116    -0.034    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.250    -0.543    
                         clock uncertainty            0.111    -0.433    
    SLICE_X30Y0          FDRE (Hold_fdre_C_CE)       -0.016    -0.449    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.209ns (39.750%)  route 0.317ns (60.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.201    -0.195    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y1          LUT6 (Prop_lut6_I2_O)        0.045    -0.150 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.116    -0.034    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.250    -0.543    
                         clock uncertainty            0.111    -0.433    
    SLICE_X30Y0          FDRE (Hold_fdre_C_CE)       -0.016    -0.449    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.209ns (39.750%)  route 0.317ns (60.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.201    -0.195    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y1          LUT6 (Prop_lut6_I2_O)        0.045    -0.150 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.116    -0.034    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.250    -0.543    
                         clock uncertainty            0.111    -0.433    
    SLICE_X30Y0          FDRE (Hold_fdre_C_CE)       -0.016    -0.449    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.209ns (39.750%)  route 0.317ns (60.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.201    -0.195    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y1          LUT6 (Prop_lut6_I2_O)        0.045    -0.150 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.116    -0.034    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.250    -0.543    
                         clock uncertainty            0.111    -0.433    
    SLICE_X30Y0          FDRE (Hold_fdre_C_CE)       -0.016    -0.449    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 Diver_OV5647_Init/Write_Flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.209ns (29.892%)  route 0.490ns (70.108%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.567    -0.559    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.395 f  Diver_OV5647_Init/Write_Flag_reg/Q
                         net (fo=4, routed)           0.312    -0.084    Diver_OV5647_Init/IIC_Write
    SLICE_X30Y1          LUT3 (Prop_lut3_I2_O)        0.045    -0.039 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.178     0.140    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.250    -0.543    
                         clock uncertainty            0.111    -0.433    
    SLICE_X30Y0          FDRE (Hold_fdre_C_R)         0.009    -0.424    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.564    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.911ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.425ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.911ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        5.138ns  (logic 1.802ns (35.072%)  route 3.336ns (64.928%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    89.624 r  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869    90.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324    90.818 r  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822    91.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354    91.993 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.546    92.539    Driver_IIC0/scl_lc
    SLICE_X27Y2          LUT5 (Prop_lut5_I4_O)        0.373    92.912 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.571    93.483    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT3 (Prop_lut3_I0_O)        0.332    93.815 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.528    94.343    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.226    98.778    
    SLICE_X30Y0          FDRE (Setup_fdre_C_R)       -0.524    98.254    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         98.254    
                         arrival time                         -94.343    
  -------------------------------------------------------------------
                         slack                                  3.911    

Slack (MET) :             3.911ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        5.138ns  (logic 1.802ns (35.072%)  route 3.336ns (64.928%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    89.624 r  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869    90.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324    90.818 r  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822    91.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354    91.993 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.546    92.539    Driver_IIC0/scl_lc
    SLICE_X27Y2          LUT5 (Prop_lut5_I4_O)        0.373    92.912 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.571    93.483    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT3 (Prop_lut3_I0_O)        0.332    93.815 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.528    94.343    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.226    98.778    
    SLICE_X30Y0          FDRE (Setup_fdre_C_R)       -0.524    98.254    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         98.254    
                         arrival time                         -94.343    
  -------------------------------------------------------------------
                         slack                                  3.911    

Slack (MET) :             3.911ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        5.138ns  (logic 1.802ns (35.072%)  route 3.336ns (64.928%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    89.624 r  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869    90.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324    90.818 r  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822    91.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354    91.993 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.546    92.539    Driver_IIC0/scl_lc
    SLICE_X27Y2          LUT5 (Prop_lut5_I4_O)        0.373    92.912 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.571    93.483    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT3 (Prop_lut3_I0_O)        0.332    93.815 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.528    94.343    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.226    98.778    
    SLICE_X30Y0          FDRE (Setup_fdre_C_R)       -0.524    98.254    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         98.254    
                         arrival time                         -94.343    
  -------------------------------------------------------------------
                         slack                                  3.911    

Slack (MET) :             3.911ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        5.138ns  (logic 1.802ns (35.072%)  route 3.336ns (64.928%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    89.624 r  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869    90.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324    90.818 r  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822    91.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354    91.993 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.546    92.539    Driver_IIC0/scl_lc
    SLICE_X27Y2          LUT5 (Prop_lut5_I4_O)        0.373    92.912 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.571    93.483    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT3 (Prop_lut3_I0_O)        0.332    93.815 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.528    94.343    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.226    98.778    
    SLICE_X30Y0          FDRE (Setup_fdre_C_R)       -0.524    98.254    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         98.254    
                         arrival time                         -94.343    
  -------------------------------------------------------------------
                         slack                                  3.911    

Slack (MET) :             4.118ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        5.532ns  (logic 1.802ns (32.575%)  route 3.730ns (67.425%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    89.624 r  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869    90.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324    90.818 r  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822    91.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354    91.993 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.546    92.539    Driver_IIC0/scl_lc
    SLICE_X27Y2          LUT5 (Prop_lut5_I4_O)        0.373    92.912 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          1.493    94.405    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT6 (Prop_lut6_I0_O)        0.332    94.737 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000    94.737    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.226    98.778    
    SLICE_X30Y1          FDRE (Setup_fdre_C_D)        0.077    98.855    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                         98.855    
                         arrival time                         -94.737    
  -------------------------------------------------------------------
                         slack                                  4.118    

Slack (MET) :             4.172ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        5.232ns  (logic 1.802ns (34.445%)  route 3.430ns (65.555%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    89.624 r  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869    90.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324    90.818 r  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822    91.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354    91.993 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.546    92.539    Driver_IIC0/scl_lc
    SLICE_X27Y2          LUT5 (Prop_lut5_I4_O)        0.373    92.912 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.859    93.771    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT6 (Prop_lut6_I1_O)        0.332    94.103 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.334    94.437    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.226    98.778    
    SLICE_X30Y0          FDRE (Setup_fdre_C_CE)      -0.169    98.609    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         98.609    
                         arrival time                         -94.437    
  -------------------------------------------------------------------
                         slack                                  4.172    

Slack (MET) :             4.172ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        5.232ns  (logic 1.802ns (34.445%)  route 3.430ns (65.555%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    89.624 r  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869    90.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324    90.818 r  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822    91.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354    91.993 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.546    92.539    Driver_IIC0/scl_lc
    SLICE_X27Y2          LUT5 (Prop_lut5_I4_O)        0.373    92.912 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.859    93.771    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT6 (Prop_lut6_I1_O)        0.332    94.103 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.334    94.437    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.226    98.778    
    SLICE_X30Y0          FDRE (Setup_fdre_C_CE)      -0.169    98.609    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         98.609    
                         arrival time                         -94.437    
  -------------------------------------------------------------------
                         slack                                  4.172    

Slack (MET) :             4.172ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        5.232ns  (logic 1.802ns (34.445%)  route 3.430ns (65.555%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    89.624 r  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869    90.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324    90.818 r  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822    91.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354    91.993 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.546    92.539    Driver_IIC0/scl_lc
    SLICE_X27Y2          LUT5 (Prop_lut5_I4_O)        0.373    92.912 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.859    93.771    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT6 (Prop_lut6_I1_O)        0.332    94.103 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.334    94.437    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.226    98.778    
    SLICE_X30Y0          FDRE (Setup_fdre_C_CE)      -0.169    98.609    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         98.609    
                         arrival time                         -94.437    
  -------------------------------------------------------------------
                         slack                                  4.172    

Slack (MET) :             4.172ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@90.000ns)
  Data Path Delay:        5.232ns  (logic 1.802ns (34.445%)  route 3.430ns (65.555%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 98.598 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 89.205 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     90.000    90.000 r  
    H4                                                0.000    90.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    90.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    91.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    85.800 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    87.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    87.581 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          1.624    89.205    Driver_IIC0/clk_out1
    SLICE_X25Y1          FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDCE (Prop_fdce_C_Q)         0.419    89.624 r  Driver_IIC0/scl_cnt_reg[3]/Q
                         net (fo=8, routed)           0.869    90.494    Driver_IIC0/scl_cnt[3]
    SLICE_X25Y2          LUT4 (Prop_lut4_I3_O)        0.324    90.818 r  Driver_IIC0/SDA_Out_i_11/O
                         net (fo=2, routed)           0.822    91.639    Driver_IIC0/SDA_Out_i_11_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I3_O)        0.354    91.993 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=15, routed)          0.546    92.539    Driver_IIC0/scl_lc
    SLICE_X27Y2          LUT5 (Prop_lut5_I4_O)        0.373    92.912 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.859    93.771    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT6 (Prop_lut6_I1_O)        0.332    94.103 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.334    94.437    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           1.507    98.598    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.406    99.004    
                         clock uncertainty           -0.226    98.778    
    SLICE_X30Y0          FDRE (Setup_fdre_C_CE)      -0.169    98.609    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         98.609    
                         arrival time                         -94.437    
  -------------------------------------------------------------------
                         slack                                  4.172    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.297ns (30.401%)  route 0.680ns (69.599%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.232    -0.188    Driver_IIC0/c_state[1]
    SLICE_X27Y2          LUT5 (Prop_lut5_I0_O)        0.044    -0.144 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.270     0.126    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT3 (Prop_lut3_I0_O)        0.112     0.238 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.178     0.417    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.226    -0.018    
    SLICE_X30Y0          FDRE (Hold_fdre_C_R)         0.009    -0.009    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.417    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.297ns (30.401%)  route 0.680ns (69.599%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.232    -0.188    Driver_IIC0/c_state[1]
    SLICE_X27Y2          LUT5 (Prop_lut5_I0_O)        0.044    -0.144 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.270     0.126    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT3 (Prop_lut3_I0_O)        0.112     0.238 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.178     0.417    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.226    -0.018    
    SLICE_X30Y0          FDRE (Hold_fdre_C_R)         0.009    -0.009    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.417    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.297ns (30.401%)  route 0.680ns (69.599%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.232    -0.188    Driver_IIC0/c_state[1]
    SLICE_X27Y2          LUT5 (Prop_lut5_I0_O)        0.044    -0.144 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.270     0.126    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT3 (Prop_lut3_I0_O)        0.112     0.238 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.178     0.417    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.226    -0.018    
    SLICE_X30Y0          FDRE (Hold_fdre_C_R)         0.009    -0.009    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.417    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.297ns (30.401%)  route 0.680ns (69.599%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.232    -0.188    Driver_IIC0/c_state[1]
    SLICE_X27Y2          LUT5 (Prop_lut5_I0_O)        0.044    -0.144 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.270     0.126    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT3 (Prop_lut3_I0_O)        0.112     0.238 r  Diver_OV5647_Init/Req_Cnt[3]_i_1/O
                         net (fo=4, routed)           0.178     0.417    Diver_OV5647_Init/Req_Cnt[3]_i_1_n_0
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.226    -0.018    
    SLICE_X30Y0          FDRE (Hold_fdre_C_R)         0.009    -0.009    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.417    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.297ns (29.713%)  route 0.703ns (70.287%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.232    -0.188    Driver_IIC0/c_state[1]
    SLICE_X27Y2          LUT5 (Prop_lut5_I0_O)        0.044    -0.144 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.355     0.211    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT6 (Prop_lut6_I1_O)        0.112     0.323 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.116     0.439    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[0]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.226    -0.018    
    SLICE_X30Y0          FDRE (Hold_fdre_C_CE)       -0.016    -0.034    Diver_OV5647_Init/Req_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.034    
                         arrival time                           0.439    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.297ns (29.713%)  route 0.703ns (70.287%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.232    -0.188    Driver_IIC0/c_state[1]
    SLICE_X27Y2          LUT5 (Prop_lut5_I0_O)        0.044    -0.144 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.355     0.211    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT6 (Prop_lut6_I1_O)        0.112     0.323 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.116     0.439    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[1]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.226    -0.018    
    SLICE_X30Y0          FDRE (Hold_fdre_C_CE)       -0.016    -0.034    Diver_OV5647_Init/Req_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.034    
                         arrival time                           0.439    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.297ns (29.713%)  route 0.703ns (70.287%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.232    -0.188    Driver_IIC0/c_state[1]
    SLICE_X27Y2          LUT5 (Prop_lut5_I0_O)        0.044    -0.144 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.355     0.211    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT6 (Prop_lut6_I1_O)        0.112     0.323 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.116     0.439    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[2]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.226    -0.018    
    SLICE_X30Y0          FDRE (Hold_fdre_C_CE)       -0.016    -0.034    Diver_OV5647_Init/Req_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.034    
                         arrival time                           0.439    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Req_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.297ns (29.713%)  route 0.703ns (70.287%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.232    -0.188    Driver_IIC0/c_state[1]
    SLICE_X27Y2          LUT5 (Prop_lut5_I0_O)        0.044    -0.144 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.355     0.211    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT6 (Prop_lut6_I1_O)        0.112     0.323 r  Diver_OV5647_Init/Req_Cnt[3]_i_2/O
                         net (fo=4, routed)           0.116     0.439    Diver_OV5647_Init/Req_Cnt
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y0          FDRE                                         r  Diver_OV5647_Init/Req_Cnt_reg[3]/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.226    -0.018    
    SLICE_X30Y0          FDRE (Hold_fdre_C_CE)       -0.016    -0.034    Diver_OV5647_Init/Req_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.034    
                         arrival time                           0.439    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Diver_OV5647_Init/Write_Flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.251ns  (logic 0.297ns (23.745%)  route 0.954ns (76.255%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=22, routed)          0.566    -0.560    Driver_IIC0/clk_out1
    SLICE_X27Y2          FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  Driver_IIC0/FSM_sequential_c_state_reg[1]/Q
                         net (fo=16, routed)          0.232    -0.188    Driver_IIC0/c_state[1]
    SLICE_X27Y2          LUT5 (Prop_lut5_I0_O)        0.044    -0.144 f  Driver_IIC0/FSM_sequential_Write_State[6]_i_3/O
                         net (fo=13, routed)          0.722     0.578    Diver_OV5647_Init/IIC_Busy
    SLICE_X30Y1          LUT6 (Prop_lut6_I0_O)        0.112     0.690 r  Diver_OV5647_Init/Write_Flag_i_1/O
                         net (fo=1, routed)           0.000     0.690    Diver_OV5647_Init/Write_Flag_i_1_n_0
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout3_buf/O
                         net (fo=5, routed)           0.836    -0.793    Diver_OV5647_Init/clk_out3
    SLICE_X30Y1          FDRE                                         r  Diver_OV5647_Init/Write_Flag_reg/C
                         clock pessimism              0.549    -0.244    
                         clock uncertainty            0.226    -0.018    
    SLICE_X30Y1          FDRE (Hold_fdre_C_D)         0.120     0.102    Diver_OV5647_Init/Write_Flag_reg
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.588    





