{"vcs1":{"timestamp_begin":1729935718.242275673, "rt":1.96, "ut":0.28, "st":0.31}}
{"vcselab":{"timestamp_begin":1729935720.295282943, "rt":1.32, "ut":0.26, "st":0.22}}
{"link":{"timestamp_begin":1729935721.698228294, "rt":0.44, "ut":0.17, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1729935717.539843584}
{"VCS_COMP_START_TIME": 1729935717.539843584}
{"VCS_COMP_END_TIME": 1729935723.486877793}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329908}}
{"stitch_vcselab": {"peak_mem": 215160}}
