<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: generic interconnect tests
should_fail: 0
tags: 6.6.8
incdirs: /home/travis/build/SymbiFlow/sv-tests/tests/chapter-6
top_module: 
type: parsing
mode: parsing
files: <a href="../../../tests/chapter-6/6.6.8--interconnect.sv.html" target="file-frame">tests/chapter-6/6.6.8--interconnect.sv</a>
time_elapsed: 0.087s
ram usage: 11652 KB
</pre>
<pre class="log">

%Error: <a href="../../../tests/chapter-6/6.6.8--interconnect.sv.html#l-8" target="file-frame">tests/chapter-6/6.6.8--interconnect.sv:8</a>: Unsupported: SystemVerilog 2012 reserved word not implemented: &#39;interconnect&#39;
 interconnect bus;
 ^~~~~~~~~~~~
%Error: <a href="../../../tests/chapter-6/6.6.8--interconnect.sv.html#l-8" target="file-frame">tests/chapter-6/6.6.8--interconnect.sv:8</a>: syntax error, unexpected &#39;;&#39;, expecting IDENTIFIER
 interconnect bus;
                 ^
%Error: Exiting due to 2 error(s)
        ... See the manual and http://www.veripool.org/verilator for more assistance.

</pre>
</body>