clock_sim_netlist.v,verilog,xil_defaultlib,../../../../minisys.srcs/sources_1/ip/clock/clock_sim_netlist.v,incdir="../../../../minisys.srcs/sources_1/ip/clock"
glbl.v,Verilog,xil_defaultlib,glbl.v
