Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue May  9 19:04:15 2023
| Host         : Stativus running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file game_top_timing_summary_routed.rpt -pb game_top_timing_summary_routed.pb -rpx game_top_timing_summary_routed.rpx -warn_on_violation
| Design       : game_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 17 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: clock_gen_inst/gameclk_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: clock_gen_inst/spiclk_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: seg_inst/clk_count_reg[16]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 196 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
   -118.691   -17232.271                   2108                 4168        0.144        0.000                      0                 4168        3.000        0.000                       0                  2276  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                         ------------         ----------      --------------
clock_gen_inst/clk_wiz_instance/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_106_clk_wiz_0                           {0.000 4.704}        9.408           106.296         
  clk_60_clk_wiz_0                            {0.000 8.362}        16.725          59.792          
  clk_8_clk_wiz_0                             {0.000 62.718}       125.436         7.972           
  clkfbout_clk_wiz_0                          {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_gen_inst/clk_wiz_instance/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_106_clk_wiz_0                              -118.691   -17232.271                   2108                 4125        0.144        0.000                      0                 4125        4.204        0.000                       0                  2245  
  clk_60_clk_wiz_0                                 11.711        0.000                      0                   41        0.268        0.000                      0                   41        7.862        0.000                       0                    23  
  clk_8_clk_wiz_0                                 123.603        0.000                      0                    2        0.417        0.000                      0                    2       62.218        0.000                       0                     4  
  clkfbout_clk_wiz_0                                                                                                                                                                           47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_gen_inst/clk_wiz_instance/inst/clk_in1
  To Clock:  clock_gen_inst/clk_wiz_instance/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_gen_inst/clk_wiz_instance/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_gen_inst/clk_wiz_instance/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_106_clk_wiz_0
  To Clock:  clk_106_clk_wiz_0

Setup :         2108  Failing Endpoints,  Worst Slack     -118.691ns,  Total Violation   -17232.271ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.204ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -118.691ns  (required time - arrival time)
  Source:                 drawcon_inst/tcol_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_106_clk_wiz_0  {rise@0.000ns fall@4.704ns period=9.408ns})
  Destination:            drawcon_inst/pixel_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_106_clk_wiz_0  {rise@0.000ns fall@4.704ns period=9.408ns})
  Path Group:             clk_106_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.408ns  (clk_106_clk_wiz_0 rise@9.408ns - clk_106_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        127.929ns  (logic 58.634ns (45.833%)  route 69.295ns (54.167%))
  Logic Levels:           150  (CARRY4=63 LUT1=1 LUT2=1 LUT4=16 LUT5=61 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.743ns = ( 6.665 - 9.408 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.319ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_106_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_gen_inst/clk_wiz_instance/inst/clk_106_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_gen_inst/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=2243, routed)        1.813    -2.208    drawcon_inst/clk_106
    SLICE_X37Y6          FDRE                                         r  drawcon_inst/tcol_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDRE (Prop_fdre_C_Q)         0.456    -1.752 f  drawcon_inst/tcol_reg[5]/Q
                         net (fo=6, routed)           0.457    -1.295    drawcon_inst/tcol[5]
    SLICE_X34Y6          LUT1 (Prop_lut1_I0_O)        0.124    -1.171 r  drawcon_inst/col_selected[11]_i_831/O
                         net (fo=1, routed)           0.000    -1.171    drawcon_inst/col_selected[11]_i_831_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    -0.528 r  drawcon_inst/col_selected_reg[11]_i_184/O[3]
                         net (fo=33, routed)          0.889     0.361    drawcon_inst_n_1210
    SLICE_X35Y8          LUT5 (Prop_lut5_I0_O)        0.307     0.668 r  col_selected[11]_i_819/O
                         net (fo=1, routed)           0.000     0.668    drawcon_inst/S[0]
    SLICE_X35Y8          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.248 r  drawcon_inst/col_selected_reg[11]_i_181/O[2]
                         net (fo=35, routed)          0.937     2.184    drawcon_inst_n_1226
    SLICE_X33Y8          LUT5 (Prop_lut5_I1_O)        0.302     2.486 r  col_selected[11]_i_801/O
                         net (fo=1, routed)           0.000     2.486    drawcon_inst/col_selected[7]_i_212_0[0]
    SLICE_X33Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     3.126 f  drawcon_inst/col_selected_reg[11]_i_178/O[3]
                         net (fo=33, routed)          0.908     4.035    drawcon_inst/col_selected[11]_i_802_0[3]
    SLICE_X33Y10         LUT5 (Prop_lut5_I1_O)        0.306     4.341 r  drawcon_inst/col_selected[11]_i_784/O
                         net (fo=1, routed)           0.000     4.341    drawcon_inst/col_selected[11]_i_784_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.765 r  drawcon_inst/col_selected_reg[11]_i_175/O[1]
                         net (fo=31, routed)          0.714     5.479    drawcon_inst/col_selected[11]_i_784_0[1]
    SLICE_X32Y9          LUT4 (Prop_lut4_I0_O)        0.303     5.782 r  drawcon_inst/col_selected[4]_i_76/O
                         net (fo=7, routed)           0.390     6.172    drawcon_inst/col_selected[4]_i_76_n_0
    SLICE_X34Y10         LUT5 (Prop_lut5_I3_O)        0.124     6.296 r  drawcon_inst/col_selected[11]_i_766/O
                         net (fo=1, routed)           0.000     6.296    drawcon_inst/col_selected[11]_i_766_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     6.904 f  drawcon_inst/col_selected_reg[11]_i_172/O[3]
                         net (fo=31, routed)          0.734     7.638    drawcon_inst/col_selected[11]_i_766_0[3]
    SLICE_X37Y9          LUT4 (Prop_lut4_I3_O)        0.307     7.945 f  drawcon_inst/col_selected[4]_i_77/O
                         net (fo=4, routed)           0.821     8.766    drawcon_inst/col_selected[4]_i_77_n_0
    SLICE_X37Y10         LUT5 (Prop_lut5_I4_O)        0.124     8.890 r  drawcon_inst/col_selected[7]_i_202/O
                         net (fo=1, routed)           0.000     8.890    drawcon_inst/col_selected[7]_i_202_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.437 r  drawcon_inst/col_selected_reg[7]_i_100/O[2]
                         net (fo=5, routed)           1.110    10.547    drawcon_inst_n_1294
    SLICE_X37Y12         LUT5 (Prop_lut5_I4_O)        0.332    10.879 r  col_selected[11]_i_725/O
                         net (fo=1, routed)           0.000    10.879    drawcon_inst/col_selected[7]_i_184[1]
    SLICE_X37Y12         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    11.280 r  drawcon_inst/col_selected_reg[11]_i_166/O[3]
                         net (fo=33, routed)          0.916    12.197    drawcon_inst_n_1300
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.306    12.503 r  col_selected[11]_i_711/O
                         net (fo=1, routed)           0.000    12.503    drawcon_inst/col_selected[7]_i_177_0[0]
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.143 r  drawcon_inst/col_selected_reg[11]_i_163/O[3]
                         net (fo=33, routed)          0.889    14.031    drawcon_inst_n_1315
    SLICE_X33Y12         LUT5 (Prop_lut5_I0_O)        0.306    14.337 r  col_selected[11]_i_693/O
                         net (fo=1, routed)           0.000    14.337    drawcon_inst/col_selected[7]_i_170_0[0]
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.917 r  drawcon_inst/col_selected_reg[11]_i_160/O[2]
                         net (fo=31, routed)          0.615    15.532    drawcon_inst/col_selected[11]_i_694_0[2]
    SLICE_X31Y12         LUT4 (Prop_lut4_I1_O)        0.302    15.834 r  drawcon_inst/col_selected[4]_i_67/O
                         net (fo=7, routed)           0.340    16.174    drawcon_inst/col_selected[4]_i_67_n_0
    SLICE_X32Y12         LUT5 (Prop_lut5_I3_O)        0.124    16.298 r  drawcon_inst/col_selected[11]_i_676/O
                         net (fo=1, routed)           0.000    16.298    drawcon_inst/col_selected[11]_i_676_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.845 r  drawcon_inst/col_selected_reg[11]_i_157/O[2]
                         net (fo=33, routed)          1.019    17.864    drawcon_inst_n_1346
    SLICE_X31Y13         LUT5 (Prop_lut5_I2_O)        0.302    18.166 r  col_selected[11]_i_657/O
                         net (fo=1, routed)           0.000    18.166    drawcon_inst/col_selected[7]_i_156_0[0]
    SLICE_X31Y13         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.806 f  drawcon_inst/col_selected_reg[11]_i_154/O[3]
                         net (fo=36, routed)          1.033    19.840    drawcon_inst/col_selected[11]_i_658_0[3]
    SLICE_X34Y14         LUT5 (Prop_lut5_I3_O)        0.306    20.146 r  drawcon_inst/col_selected[11]_i_640/O
                         net (fo=1, routed)           0.000    20.146    drawcon_inst/col_selected[11]_i_640_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    20.754 f  drawcon_inst/col_selected_reg[11]_i_151/O[3]
                         net (fo=33, routed)          0.978    21.732    drawcon_inst_n_1375
    SLICE_X35Y14         LUT5 (Prop_lut5_I1_O)        0.337    22.069 r  col_selected[11]_i_617/O
                         net (fo=1, routed)           0.000    22.069    drawcon_inst/col_selected[7]_i_142[1]
    SLICE_X35Y14         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    22.470 r  drawcon_inst/col_selected_reg[11]_i_148/O[3]
                         net (fo=35, routed)          1.035    23.506    drawcon_inst_n_1390
    SLICE_X34Y16         LUT5 (Prop_lut5_I0_O)        0.306    23.812 r  col_selected[11]_i_603/O
                         net (fo=1, routed)           0.000    23.812    drawcon_inst/col_selected[7]_i_135_0[0]
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    24.390 r  drawcon_inst/col_selected_reg[11]_i_145/O[2]
                         net (fo=31, routed)          0.696    25.085    drawcon_inst/col_selected[11]_i_604_0[2]
    SLICE_X31Y16         LUT4 (Prop_lut4_I1_O)        0.301    25.386 r  drawcon_inst/col_selected[11]_i_1450/O
                         net (fo=5, routed)           0.575    25.961    drawcon_inst/col_selected[11]_i_1450_n_0
    SLICE_X33Y14         LUT5 (Prop_lut5_I3_O)        0.124    26.085 r  drawcon_inst/col_selected[11]_i_586/O
                         net (fo=1, routed)           0.000    26.085    drawcon_inst/col_selected[11]_i_586_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.691 r  drawcon_inst/col_selected_reg[11]_i_142/O[3]
                         net (fo=35, routed)          1.200    27.892    drawcon_inst_n_1420
    SLICE_X34Y18         LUT5 (Prop_lut5_I0_O)        0.306    28.198 r  col_selected[11]_i_1390/O
                         net (fo=1, routed)           0.000    28.198    drawcon_inst/col_selected[11]_i_1380_0[0]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.776 r  drawcon_inst/col_selected_reg[11]_i_403/O[2]
                         net (fo=5, routed)           0.748    29.524    drawcon_inst_n_1444
    SLICE_X32Y17         LUT5 (Prop_lut5_I4_O)        0.330    29.854 r  col_selected[11]_i_392/O
                         net (fo=1, routed)           0.000    29.854    drawcon_inst/col_selected[11]_i_1373[1]
    SLICE_X32Y17         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    30.255 f  drawcon_inst/col_selected_reg[11]_i_112/O[3]
                         net (fo=33, routed)          1.244    31.499    drawcon_inst/col_selected[11]_i_397_0[3]
    SLICE_X31Y22         LUT5 (Prop_lut5_I0_O)        0.306    31.805 r  drawcon_inst/col_selected[11]_i_1377/O
                         net (fo=1, routed)           0.000    31.805    drawcon_inst/data17[4]
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    32.229 f  drawcon_inst/col_selected_reg[11]_i_365/O[1]
                         net (fo=5, routed)           0.794    33.023    drawcon_inst_n_1475
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.303    33.326 r  col_selected[11]_i_358/O
                         net (fo=1, routed)           0.000    33.326    drawcon_inst/col_selected[11]_i_329_0[0]
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    33.966 f  drawcon_inst/col_selected_reg[11]_i_106/O[3]
                         net (fo=31, routed)          0.659    34.625    drawcon_inst/col_selected[11]_i_359_0[3]
    SLICE_X30Y19         LUT4 (Prop_lut4_I3_O)        0.306    34.931 f  drawcon_inst/col_selected[4]_i_81/O
                         net (fo=7, routed)           0.353    35.284    drawcon_inst/col_selected[4]_i_81_n_0
    SLICE_X30Y17         LUT5 (Prop_lut5_I3_O)        0.124    35.408 r  drawcon_inst/col_selected[11]_i_340/O
                         net (fo=1, routed)           0.000    35.408    drawcon_inst/col_selected[11]_i_340_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    36.016 r  drawcon_inst/col_selected_reg[11]_i_103/O[3]
                         net (fo=33, routed)          1.061    37.078    drawcon_inst_n_1495
    SLICE_X27Y18         LUT5 (Prop_lut5_I0_O)        0.307    37.385 r  col_selected[11]_i_320/O
                         net (fo=1, routed)           0.000    37.385    drawcon_inst/col_selected[11]_i_1344_0[0]
    SLICE_X27Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.025 r  drawcon_inst/col_selected_reg[11]_i_100/O[3]
                         net (fo=36, routed)          1.242    39.267    drawcon_inst_n_1510
    SLICE_X30Y14         LUT5 (Prop_lut5_I0_O)        0.306    39.573 r  col_selected[11]_i_1347/O
                         net (fo=1, routed)           0.000    39.573    drawcon_inst/col_selected[11]_i_1336_2[0]
    SLICE_X30Y14         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    40.216 f  drawcon_inst/col_selected_reg[11]_i_289/O[3]
                         net (fo=5, routed)           1.047    41.263    drawcon_inst_n_1533
    SLICE_X29Y14         LUT5 (Prop_lut5_I4_O)        0.307    41.570 r  col_selected[11]_i_280/O
                         net (fo=1, routed)           0.000    41.570    drawcon_inst/col_selected[11]_i_1444_0[2]
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    41.818 f  drawcon_inst/col_selected_reg[11]_i_94/O[3]
                         net (fo=33, routed)          0.677    42.495    drawcon_inst/col_selected[11]_i_283_0[3]
    SLICE_X28Y15         LUT5 (Prop_lut5_I0_O)        0.306    42.801 r  drawcon_inst/col_selected[11]_i_568/O
                         net (fo=1, routed)           0.000    42.801    drawcon_inst/col_selected[11]_i_568_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    43.225 r  drawcon_inst/col_selected_reg[11]_i_139/O[1]
                         net (fo=31, routed)          0.826    44.051    drawcon_inst/col_selected[11]_i_568_0[1]
    SLICE_X29Y13         LUT4 (Prop_lut4_I0_O)        0.303    44.354 r  drawcon_inst/col_selected[4]_i_91/O
                         net (fo=5, routed)           0.466    44.820    drawcon_inst/col_selected[4]_i_91_n_0
    SLICE_X27Y13         LUT5 (Prop_lut5_I4_O)        0.124    44.944 r  drawcon_inst/col_selected[11]_i_549/O
                         net (fo=1, routed)           0.000    44.944    drawcon_inst/col_selected[11]_i_549_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    45.368 f  drawcon_inst/col_selected_reg[11]_i_136/O[1]
                         net (fo=33, routed)          1.254    46.622    drawcon_inst_n_1572
    SLICE_X28Y9          LUT5 (Prop_lut5_I1_O)        0.303    46.925 r  col_selected[11]_i_529/O
                         net (fo=1, routed)           0.000    46.925    drawcon_inst/col_selected[11]_i_1423_0[0]
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    47.565 r  drawcon_inst/col_selected_reg[11]_i_133/O[3]
                         net (fo=35, routed)          1.069    48.634    drawcon_inst_n_1585
    SLICE_X30Y10         LUT5 (Prop_lut5_I0_O)        0.306    48.940 r  col_selected[11]_i_510/O
                         net (fo=1, routed)           0.000    48.940    drawcon_inst/col_selected[11]_i_1416_0[0]
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    49.583 r  drawcon_inst/col_selected_reg[11]_i_130/O[3]
                         net (fo=33, routed)          1.091    50.674    drawcon_inst_n_1600
    SLICE_X26Y11         LUT5 (Prop_lut5_I0_O)        0.307    50.981 r  col_selected[11]_i_491/O
                         net (fo=1, routed)           0.000    50.981    drawcon_inst/col_selected[11]_i_462_0[0]
    SLICE_X26Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    51.561 f  drawcon_inst/col_selected_reg[11]_i_127/O[2]
                         net (fo=33, routed)          1.126    52.687    drawcon_inst/col_selected[11]_i_492_0[2]
    SLICE_X24Y15         LUT5 (Prop_lut5_I2_O)        0.302    52.989 r  drawcon_inst/col_selected[11]_i_473/O
                         net (fo=1, routed)           0.000    52.989    drawcon_inst/col_selected[11]_i_473_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    53.595 f  drawcon_inst/col_selected_reg[11]_i_124/O[3]
                         net (fo=31, routed)          0.770    54.365    drawcon_inst/col_selected[11]_i_473_0[3]
    SLICE_X24Y17         LUT4 (Prop_lut4_I3_O)        0.306    54.671 f  drawcon_inst/col_selected[4]_i_85/O
                         net (fo=7, routed)           0.469    55.141    drawcon_inst/col_selected[4]_i_85_n_0
    SLICE_X23Y18         LUT5 (Prop_lut5_I3_O)        0.124    55.265 r  drawcon_inst/col_selected[11]_i_454/O
                         net (fo=1, routed)           0.000    55.265    drawcon_inst/col_selected[11]_i_454_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    55.871 r  drawcon_inst/col_selected_reg[11]_i_121/O[3]
                         net (fo=33, routed)          0.729    56.599    drawcon_inst_n_1645
    SLICE_X24Y18         LUT5 (Prop_lut5_I0_O)        0.306    56.905 r  col_selected[11]_i_434/O
                         net (fo=1, routed)           0.000    56.905    drawcon_inst/col_selected[7]_i_334_0[0]
    SLICE_X24Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    57.485 f  drawcon_inst/col_selected_reg[11]_i_118/O[2]
                         net (fo=37, routed)          1.008    58.493    drawcon_inst/col_selected[11]_i_435_0[2]
    SLICE_X22Y18         LUT5 (Prop_lut5_I2_O)        0.302    58.795 r  drawcon_inst/col_selected[11]_i_1112/O
                         net (fo=1, routed)           0.000    58.795    drawcon_inst/col_selected[11]_i_1112_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    59.342 r  drawcon_inst/col_selected_reg[11]_i_232/O[2]
                         net (fo=33, routed)          0.920    60.262    drawcon_inst_n_1676
    SLICE_X21Y18         LUT5 (Prop_lut5_I2_O)        0.302    60.564 r  col_selected[11]_i_1093/O
                         net (fo=1, routed)           0.000    60.564    drawcon_inst/col_selected[7]_i_320_0[0]
    SLICE_X21Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    61.144 r  drawcon_inst/col_selected_reg[11]_i_229/O[2]
                         net (fo=35, routed)          1.040    62.184    drawcon_inst_n_1691
    SLICE_X20Y15         LUT5 (Prop_lut5_I2_O)        0.302    62.486 r  col_selected[11]_i_1075/O
                         net (fo=1, routed)           0.000    62.486    drawcon_inst/col_selected[11]_i_1047_0[0]
    SLICE_X20Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    63.126 f  drawcon_inst/col_selected_reg[11]_i_226/O[3]
                         net (fo=31, routed)          0.642    63.768    drawcon_inst/col_selected[11]_i_1076_0[3]
    SLICE_X21Y17         LUT4 (Prop_lut4_I1_O)        0.306    64.074 r  drawcon_inst/col_selected[4]_i_138/O
                         net (fo=5, routed)           0.335    64.408    drawcon_inst/col_selected[4]_i_138_n_0
    SLICE_X19Y17         LUT5 (Prop_lut5_I1_O)        0.124    64.532 r  drawcon_inst/col_selected[11]_i_1058/O
                         net (fo=1, routed)           0.000    64.532    drawcon_inst/col_selected[11]_i_1058_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    65.138 r  drawcon_inst/col_selected_reg[11]_i_223/O[3]
                         net (fo=35, routed)          1.202    66.340    drawcon_inst_n_1720
    SLICE_X19Y20         LUT5 (Prop_lut5_I2_O)        0.306    66.646 r  col_selected[11]_i_1183/O
                         net (fo=1, routed)           0.000    66.646    drawcon_inst/col_selected[7]_i_355_0[0]
    SLICE_X19Y20         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    67.226 f  drawcon_inst/col_selected_reg[11]_i_244/O[2]
                         net (fo=35, routed)          0.851    68.077    drawcon_inst/col_selected[11]_i_1184_0[2]
    SLICE_X18Y21         LUT5 (Prop_lut5_I2_O)        0.302    68.379 r  drawcon_inst/col_selected[11]_i_1166/O
                         net (fo=1, routed)           0.000    68.379    drawcon_inst/col_selected[11]_i_1166_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    68.803 f  drawcon_inst/col_selected_reg[11]_i_241/O[1]
                         net (fo=35, routed)          1.181    69.984    drawcon_inst_n_1752
    SLICE_X17Y19         LUT5 (Prop_lut5_I4_O)        0.303    70.287 r  col_selected[11]_i_1147/O
                         net (fo=1, routed)           0.000    70.287    drawcon_inst/col_selected[7]_i_341_0[0]
    SLICE_X17Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    70.867 r  drawcon_inst/col_selected_reg[11]_i_238/O[2]
                         net (fo=33, routed)          0.912    71.779    drawcon_inst_n_1766
    SLICE_X16Y17         LUT5 (Prop_lut5_I2_O)        0.302    72.081 r  col_selected[11]_i_1129/O
                         net (fo=1, routed)           0.000    72.081    drawcon_inst/col_selected[7]_i_390_0[0]
    SLICE_X16Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    72.661 r  drawcon_inst/col_selected_reg[11]_i_235/O[2]
                         net (fo=31, routed)          0.663    73.324    drawcon_inst/col_selected[11]_i_1130_0[2]
    SLICE_X16Y16         LUT4 (Prop_lut4_I1_O)        0.302    73.626 r  drawcon_inst/col_selected[4]_i_106/O
                         net (fo=7, routed)           0.657    74.283    drawcon_inst/col_selected[4]_i_106_n_0
    SLICE_X14Y17         LUT5 (Prop_lut5_I3_O)        0.124    74.407 r  drawcon_inst/col_selected[11]_i_1256/O
                         net (fo=1, routed)           0.000    74.407    drawcon_inst/col_selected[11]_i_1256_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    74.951 f  drawcon_inst/col_selected_reg[11]_i_256/O[2]
                         net (fo=33, routed)          1.003    75.954    drawcon_inst/col_selected[11]_i_1256_0[2]
    SLICE_X15Y16         LUT5 (Prop_lut5_I2_O)        0.301    76.255 r  drawcon_inst/col_selected[11]_i_1238/O
                         net (fo=1, routed)           0.000    76.255    drawcon_inst/col_selected[11]_i_1238_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    76.679 r  drawcon_inst/col_selected_reg[11]_i_253/O[1]
                         net (fo=32, routed)          1.124    77.802    drawcon_inst/col_selected[11]_i_1238_0[1]
    SLICE_X13Y15         LUT4 (Prop_lut4_I0_O)        0.303    78.105 r  drawcon_inst/col_selected[4]_i_93/O
                         net (fo=7, routed)           0.344    78.449    drawcon_inst/col_selected[4]_i_93_n_0
    SLICE_X14Y15         LUT5 (Prop_lut5_I3_O)        0.124    78.573 r  drawcon_inst/col_selected[11]_i_1220/O
                         net (fo=1, routed)           0.000    78.573    drawcon_inst/col_selected[11]_i_1220_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    79.181 r  drawcon_inst/col_selected_reg[11]_i_250/O[3]
                         net (fo=33, routed)          0.958    80.139    drawcon_inst_n_1825
    SLICE_X21Y15         LUT5 (Prop_lut5_I0_O)        0.307    80.446 r  col_selected[11]_i_1201/O
                         net (fo=1, routed)           0.000    80.446    drawcon_inst/col_selected[7]_i_418_0[0]
    SLICE_X21Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    81.086 r  drawcon_inst/col_selected_reg[11]_i_247/O[3]
                         net (fo=35, routed)          1.070    82.156    drawcon_inst_n_1840
    SLICE_X22Y13         LUT5 (Prop_lut5_I0_O)        0.306    82.462 r  col_selected[11]_i_1327/O
                         net (fo=1, routed)           0.000    82.462    drawcon_inst/col_selected[7]_i_411_0[0]
    SLICE_X22Y13         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    83.102 r  drawcon_inst/col_selected_reg[11]_i_268/O[3]
                         net (fo=31, routed)          0.740    83.842    drawcon_inst/col_selected[11]_i_1328_0[3]
    SLICE_X23Y13         LUT4 (Prop_lut4_I3_O)        0.306    84.148 r  drawcon_inst/col_selected[4]_i_101/O
                         net (fo=5, routed)           0.478    84.625    drawcon_inst/col_selected[4]_i_101_n_0
    SLICE_X23Y11         LUT5 (Prop_lut5_I4_O)        0.124    84.749 r  drawcon_inst/col_selected[11]_i_1310/O
                         net (fo=1, routed)           0.000    84.749    drawcon_inst/col_selected[11]_i_1310_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    85.355 r  drawcon_inst/col_selected_reg[11]_i_265/O[3]
                         net (fo=33, routed)          0.877    86.233    drawcon_inst_n_1870
    SLICE_X21Y11         LUT5 (Prop_lut5_I0_O)        0.306    86.539 r  col_selected[11]_i_1291/O
                         net (fo=1, routed)           0.000    86.539    drawcon_inst/col_selected[7]_i_397_0[0]
    SLICE_X21Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    87.179 r  drawcon_inst/col_selected_reg[11]_i_262/O[3]
                         net (fo=32, routed)          0.832    88.011    drawcon_inst/col_selected[11]_i_1292_0[3]
    SLICE_X21Y8          LUT4 (Prop_lut4_I3_O)        0.306    88.317 r  drawcon_inst/col_selected[4]_i_97/O
                         net (fo=5, routed)           0.445    88.762    drawcon_inst/col_selected[4]_i_97_n_0
    SLICE_X22Y9          LUT5 (Prop_lut5_I3_O)        0.124    88.886 r  drawcon_inst/col_selected[11]_i_1274/O
                         net (fo=1, routed)           0.000    88.886    drawcon_inst/col_selected[11]_i_1274_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    89.433 r  drawcon_inst/col_selected_reg[11]_i_259/O[2]
                         net (fo=33, routed)          0.930    90.364    drawcon_inst_n_1901
    SLICE_X20Y9          LUT5 (Prop_lut5_I2_O)        0.302    90.666 r  col_selected[11]_i_967/O
                         net (fo=1, routed)           0.000    90.666    drawcon_inst/col_selected[11]_i_939_0[0]
    SLICE_X20Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    91.246 r  drawcon_inst/col_selected_reg[11]_i_208/O[2]
                         net (fo=33, routed)          0.913    92.159    drawcon_inst_n_1916
    SLICE_X19Y11         LUT5 (Prop_lut5_I2_O)        0.302    92.461 r  col_selected[11]_i_949/O
                         net (fo=1, routed)           0.000    92.461    drawcon_inst/col_selected[7]_i_243_0[0]
    SLICE_X19Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    93.041 f  drawcon_inst/col_selected_reg[11]_i_205/O[2]
                         net (fo=31, routed)          0.511    93.552    drawcon_inst/col_selected[11]_i_950_0[2]
    SLICE_X18Y12         LUT2 (Prop_lut2_I0_O)        0.302    93.854 f  drawcon_inst/col_selected[4]_i_143/O
                         net (fo=4, routed)           0.610    94.464    drawcon_inst/col_selected[4]_i_143_n_0
    SLICE_X19Y13         LUT6 (Prop_lut6_I4_O)        0.124    94.588 r  drawcon_inst/col_selected[11]_i_932/O
                         net (fo=1, routed)           0.000    94.588    drawcon_inst/col_selected[11]_i_932_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    95.194 r  drawcon_inst/col_selected_reg[11]_i_202/O[3]
                         net (fo=36, routed)          0.954    96.149    drawcon_inst_n_1945
    SLICE_X17Y13         LUT5 (Prop_lut5_I1_O)        0.306    96.455 r  col_selected[11]_i_913/O
                         net (fo=1, routed)           0.000    96.455    drawcon_inst/col_selected[11]_i_1029_0[0]
    SLICE_X17Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    97.035 f  drawcon_inst/col_selected_reg[11]_i_199/O[2]
                         net (fo=33, routed)          0.781    97.816    drawcon_inst/col_selected[11]_i_914_0[2]
    SLICE_X18Y12         LUT4 (Prop_lut4_I1_O)        0.302    98.118 f  drawcon_inst/col_selected[4]_i_117/O
                         net (fo=5, routed)           0.330    98.448    drawcon_inst/col_selected[4]_i_117_n_0
    SLICE_X16Y12         LUT6 (Prop_lut6_I1_O)        0.124    98.572 r  drawcon_inst/col_selected[11]_i_1040/O
                         net (fo=1, routed)           0.000    98.572    drawcon_inst/col_selected[11]_i_1040_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    99.178 r  drawcon_inst/col_selected_reg[11]_i_220/O[3]
                         net (fo=31, routed)          0.960   100.137    drawcon_inst/col_selected[11]_i_1040_0[3]
    SLICE_X13Y12         LUT4 (Prop_lut4_I3_O)        0.306   100.443 r  drawcon_inst/col_selected[4]_i_119/O
                         net (fo=3, routed)           0.419   100.862    drawcon_inst/col_selected[4]_i_119_n_0
    SLICE_X15Y12         LUT6 (Prop_lut6_I4_O)        0.124   100.986 r  drawcon_inst/col_selected[11]_i_1022/O
                         net (fo=1, routed)           0.000   100.986    drawcon_inst/col_selected[11]_i_1022_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606   101.592 f  drawcon_inst/col_selected_reg[11]_i_217/O[3]
                         net (fo=34, routed)          1.043   102.635    drawcon_inst/col_selected[11]_i_1022_0[3]
    SLICE_X15Y10         LUT5 (Prop_lut5_I2_O)        0.306   102.941 r  drawcon_inst/col_selected[11]_i_1004/O
                         net (fo=1, routed)           0.000   102.941    drawcon_inst/col_selected[11]_i_1004_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606   103.547 r  drawcon_inst/col_selected_reg[11]_i_214/O[3]
                         net (fo=33, routed)          0.946   104.492    drawcon_inst_n_2005
    SLICE_X15Y8          LUT5 (Prop_lut5_I0_O)        0.306   104.798 r  col_selected[11]_i_985/O
                         net (fo=1, routed)           0.000   104.798    drawcon_inst/col_selected[7]_i_306_0[0]
    SLICE_X15Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   105.438 r  drawcon_inst/col_selected_reg[11]_i_211/O[3]
                         net (fo=35, routed)          0.786   106.224    drawcon_inst_n_2020
    SLICE_X16Y8          LUT5 (Prop_lut5_I0_O)        0.306   106.530 r  tcol[4]_i_91/O
                         net (fo=1, routed)           0.000   106.530    drawcon_inst/col_selected[11]_i_859_0[0]
    SLICE_X16Y8          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   107.110 r  drawcon_inst/tcol_reg[4]_i_49/O[2]
                         net (fo=33, routed)          0.962   108.072    drawcon_inst_n_2036
    SLICE_X17Y8          LUT5 (Prop_lut5_I3_O)        0.302   108.374 r  tcol[4]_i_99/O
                         net (fo=1, routed)           0.000   108.374    drawcon_inst/col_selected[11]_i_848_0[0]
    SLICE_X17Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   109.014 r  drawcon_inst/tcol_reg[4]_i_54/O[3]
                         net (fo=35, routed)          1.099   110.113    drawcon_inst_n_2050
    SLICE_X18Y8          LUT5 (Prop_lut5_I4_O)        0.306   110.419 r  tcol[4]_i_60/O
                         net (fo=1, routed)           0.000   110.419    drawcon_inst/tcol[4]_i_103_0[0]
    SLICE_X18Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   111.059 r  drawcon_inst/tcol_reg[4]_i_29/O[3]
                         net (fo=31, routed)          0.777   111.835    drawcon_inst/tcol[4]_i_61_0[3]
    SLICE_X21Y7          LUT4 (Prop_lut4_I3_O)        0.306   112.141 r  drawcon_inst/tcol[4]_i_28/O
                         net (fo=5, routed)           0.342   112.483    drawcon_inst/tcol[4]_i_28_n_0
    SLICE_X19Y7          LUT5 (Prop_lut5_I3_O)        0.124   112.607 r  drawcon_inst/tcol[4]_i_68/O
                         net (fo=1, routed)           0.000   112.607    drawcon_inst/tcol[4]_i_68_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606   113.213 f  drawcon_inst/tcol_reg[4]_i_31/O[3]
                         net (fo=35, routed)          0.960   114.173    drawcon_inst/tcol[4]_i_68_0[3]
    SLICE_X23Y7          LUT5 (Prop_lut5_I1_O)        0.306   114.479 r  drawcon_inst/tcol[4]_i_38/O
                         net (fo=1, routed)           0.000   114.479    drawcon_inst/tcol[4]_i_38_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   114.903 r  drawcon_inst/tcol_reg[4]_i_11/O[1]
                         net (fo=32, routed)          0.782   115.685    drawcon_inst/tcol[4]_i_38_0[1]
    SLICE_X21Y7          LUT4 (Prop_lut4_I0_O)        0.303   115.988 r  drawcon_inst/tcol[4]_i_10/O
                         net (fo=7, routed)           0.759   116.747    drawcon_inst/tcol[4]_i_10_n_0
    SLICE_X24Y8          LUT5 (Prop_lut5_I3_O)        0.124   116.871 r  drawcon_inst/tcol[4]_i_45/O
                         net (fo=1, routed)           0.000   116.871    drawcon_inst/tcol[4]_i_45_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606   117.477 f  drawcon_inst/tcol_reg[4]_i_12/O[3]
                         net (fo=33, routed)          1.155   118.632    drawcon_inst_n_2110
    SLICE_X26Y7          LUT5 (Prop_lut5_I3_O)        0.336   118.968 r  tcol[4]_i_14/O
                         net (fo=1, routed)           0.000   118.968    drawcon_inst/tcol[11]_i_39[1]
    SLICE_X26Y7          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401   119.369 r  drawcon_inst/tcol_reg[4]_i_5/O[3]
                         net (fo=33, routed)          1.119   120.488    drawcon_inst_n_2125
    SLICE_X27Y8          LUT6 (Prop_lut6_I1_O)        0.306   120.794 r  tcol[11]_i_28/O
                         net (fo=1, routed)           0.475   121.270    drawcon_inst/tcol[11]_i_18[2]
    SLICE_X27Y7          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615   121.885 r  drawcon_inst/tcol_reg[11]_i_23/O[3]
                         net (fo=3, routed)           0.957   122.841    drawcon_inst/tcol[11]_i_32[3]
    SLICE_X26Y4          LUT6 (Prop_lut6_I5_O)        0.306   123.147 f  drawcon_inst/col_selected[11]_i_65/O
                         net (fo=2, routed)           0.308   123.455    drawcon_inst/colour_picker_inst/col_selected_reg[11]_i_10_4
    SLICE_X27Y3          LUT6 (Prop_lut6_I0_O)        0.124   123.579 f  drawcon_inst/colour_picker_inst/col_selected[11]_i_23/O
                         net (fo=1, routed)           0.000   123.579    drawcon_inst/colour_picker_inst/col_selected[11]_i_23_n_0
    SLICE_X27Y3          MUXF7 (Prop_muxf7_I1_O)      0.217   123.796 f  drawcon_inst/colour_picker_inst/col_selected_reg[11]_i_10/O
                         net (fo=1, routed)           0.305   124.101    drawcon_inst/colour_picker_inst/col_selected_reg[11]_i_10_n_0
    SLICE_X25Y2          LUT6 (Prop_lut6_I0_O)        0.299   124.400 r  drawcon_inst/colour_picker_inst/col_selected[11]_i_5/O
                         net (fo=1, routed)           0.295   124.695    drawcon_inst/colour_picker_inst/col_selected[11]_i_5_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I0_O)        0.124   124.819 r  drawcon_inst/colour_picker_inst/col_selected[11]_i_2/O
                         net (fo=3, routed)           0.316   125.135    drawcon_inst/colour_picker_inst/D[7]
    SLICE_X27Y2          LUT5 (Prop_lut5_I2_O)        0.124   125.259 r  drawcon_inst/colour_picker_inst/pixel[11]_i_6/O
                         net (fo=1, routed)           0.338   125.597    vga_inst/pixel_reg[11]_0
    SLICE_X27Y2          LUT5 (Prop_lut5_I0_O)        0.124   125.721 r  vga_inst/pixel[11]_i_2/O
                         net (fo=1, routed)           0.000   125.721    drawcon_inst/pixel_reg[11]_3[11]
    SLICE_X27Y2          FDRE                                         r  drawcon_inst/pixel_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_106_clk_wiz_0 rise edge)
                                                      9.408     9.408 r  
    E3                   IBUF                         0.000     9.408 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.162    10.570    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.246 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.885    clock_gen_inst/clk_wiz_instance/inst/clk_106_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.976 r  clock_gen_inst/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=2243, routed)        1.689     6.665    drawcon_inst/clk_106
    SLICE_X27Y2          FDRE                                         r  drawcon_inst/pixel_reg[11]/C
                         clock pessimism              0.497     7.162    
                         clock uncertainty           -0.164     6.999    
    SLICE_X27Y2          FDRE (Setup_fdre_C_D)        0.031     7.030    drawcon_inst/pixel_reg[11]
  -------------------------------------------------------------------
                         required time                          7.030    
                         arrival time                        -125.721    
  -------------------------------------------------------------------
                         slack                               -118.691    

Slack (VIOLATED) :        -118.320ns  (required time - arrival time)
  Source:                 drawcon_inst/tcol_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_106_clk_wiz_0  {rise@0.000ns fall@4.704ns period=9.408ns})
  Destination:            drawcon_inst/pixel_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_106_clk_wiz_0  {rise@0.000ns fall@4.704ns period=9.408ns})
  Path Group:             clk_106_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.408ns  (clk_106_clk_wiz_0 rise@9.408ns - clk_106_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        127.560ns  (logic 58.423ns (45.801%)  route 69.137ns (54.199%))
  Logic Levels:           150  (CARRY4=63 LUT1=1 LUT2=1 LUT4=16 LUT5=61 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.743ns = ( 6.665 - 9.408 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.319ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_106_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_gen_inst/clk_wiz_instance/inst/clk_106_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_gen_inst/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=2243, routed)        1.813    -2.208    drawcon_inst/clk_106
    SLICE_X37Y6          FDRE                                         r  drawcon_inst/tcol_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDRE (Prop_fdre_C_Q)         0.456    -1.752 f  drawcon_inst/tcol_reg[5]/Q
                         net (fo=6, routed)           0.457    -1.295    drawcon_inst/tcol[5]
    SLICE_X34Y6          LUT1 (Prop_lut1_I0_O)        0.124    -1.171 r  drawcon_inst/col_selected[11]_i_831/O
                         net (fo=1, routed)           0.000    -1.171    drawcon_inst/col_selected[11]_i_831_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    -0.528 r  drawcon_inst/col_selected_reg[11]_i_184/O[3]
                         net (fo=33, routed)          0.889     0.361    drawcon_inst_n_1210
    SLICE_X35Y8          LUT5 (Prop_lut5_I0_O)        0.307     0.668 r  col_selected[11]_i_819/O
                         net (fo=1, routed)           0.000     0.668    drawcon_inst/S[0]
    SLICE_X35Y8          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.248 r  drawcon_inst/col_selected_reg[11]_i_181/O[2]
                         net (fo=35, routed)          0.937     2.184    drawcon_inst_n_1226
    SLICE_X33Y8          LUT5 (Prop_lut5_I1_O)        0.302     2.486 r  col_selected[11]_i_801/O
                         net (fo=1, routed)           0.000     2.486    drawcon_inst/col_selected[7]_i_212_0[0]
    SLICE_X33Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     3.126 f  drawcon_inst/col_selected_reg[11]_i_178/O[3]
                         net (fo=33, routed)          0.908     4.035    drawcon_inst/col_selected[11]_i_802_0[3]
    SLICE_X33Y10         LUT5 (Prop_lut5_I1_O)        0.306     4.341 r  drawcon_inst/col_selected[11]_i_784/O
                         net (fo=1, routed)           0.000     4.341    drawcon_inst/col_selected[11]_i_784_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.765 r  drawcon_inst/col_selected_reg[11]_i_175/O[1]
                         net (fo=31, routed)          0.714     5.479    drawcon_inst/col_selected[11]_i_784_0[1]
    SLICE_X32Y9          LUT4 (Prop_lut4_I0_O)        0.303     5.782 r  drawcon_inst/col_selected[4]_i_76/O
                         net (fo=7, routed)           0.390     6.172    drawcon_inst/col_selected[4]_i_76_n_0
    SLICE_X34Y10         LUT5 (Prop_lut5_I3_O)        0.124     6.296 r  drawcon_inst/col_selected[11]_i_766/O
                         net (fo=1, routed)           0.000     6.296    drawcon_inst/col_selected[11]_i_766_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     6.904 f  drawcon_inst/col_selected_reg[11]_i_172/O[3]
                         net (fo=31, routed)          0.734     7.638    drawcon_inst/col_selected[11]_i_766_0[3]
    SLICE_X37Y9          LUT4 (Prop_lut4_I3_O)        0.307     7.945 f  drawcon_inst/col_selected[4]_i_77/O
                         net (fo=4, routed)           0.821     8.766    drawcon_inst/col_selected[4]_i_77_n_0
    SLICE_X37Y10         LUT5 (Prop_lut5_I4_O)        0.124     8.890 r  drawcon_inst/col_selected[7]_i_202/O
                         net (fo=1, routed)           0.000     8.890    drawcon_inst/col_selected[7]_i_202_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.437 r  drawcon_inst/col_selected_reg[7]_i_100/O[2]
                         net (fo=5, routed)           1.110    10.547    drawcon_inst_n_1294
    SLICE_X37Y12         LUT5 (Prop_lut5_I4_O)        0.332    10.879 r  col_selected[11]_i_725/O
                         net (fo=1, routed)           0.000    10.879    drawcon_inst/col_selected[7]_i_184[1]
    SLICE_X37Y12         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    11.280 r  drawcon_inst/col_selected_reg[11]_i_166/O[3]
                         net (fo=33, routed)          0.916    12.197    drawcon_inst_n_1300
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.306    12.503 r  col_selected[11]_i_711/O
                         net (fo=1, routed)           0.000    12.503    drawcon_inst/col_selected[7]_i_177_0[0]
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.143 r  drawcon_inst/col_selected_reg[11]_i_163/O[3]
                         net (fo=33, routed)          0.889    14.031    drawcon_inst_n_1315
    SLICE_X33Y12         LUT5 (Prop_lut5_I0_O)        0.306    14.337 r  col_selected[11]_i_693/O
                         net (fo=1, routed)           0.000    14.337    drawcon_inst/col_selected[7]_i_170_0[0]
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.917 r  drawcon_inst/col_selected_reg[11]_i_160/O[2]
                         net (fo=31, routed)          0.615    15.532    drawcon_inst/col_selected[11]_i_694_0[2]
    SLICE_X31Y12         LUT4 (Prop_lut4_I1_O)        0.302    15.834 r  drawcon_inst/col_selected[4]_i_67/O
                         net (fo=7, routed)           0.340    16.174    drawcon_inst/col_selected[4]_i_67_n_0
    SLICE_X32Y12         LUT5 (Prop_lut5_I3_O)        0.124    16.298 r  drawcon_inst/col_selected[11]_i_676/O
                         net (fo=1, routed)           0.000    16.298    drawcon_inst/col_selected[11]_i_676_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.845 r  drawcon_inst/col_selected_reg[11]_i_157/O[2]
                         net (fo=33, routed)          1.019    17.864    drawcon_inst_n_1346
    SLICE_X31Y13         LUT5 (Prop_lut5_I2_O)        0.302    18.166 r  col_selected[11]_i_657/O
                         net (fo=1, routed)           0.000    18.166    drawcon_inst/col_selected[7]_i_156_0[0]
    SLICE_X31Y13         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.806 f  drawcon_inst/col_selected_reg[11]_i_154/O[3]
                         net (fo=36, routed)          1.033    19.840    drawcon_inst/col_selected[11]_i_658_0[3]
    SLICE_X34Y14         LUT5 (Prop_lut5_I3_O)        0.306    20.146 r  drawcon_inst/col_selected[11]_i_640/O
                         net (fo=1, routed)           0.000    20.146    drawcon_inst/col_selected[11]_i_640_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    20.754 f  drawcon_inst/col_selected_reg[11]_i_151/O[3]
                         net (fo=33, routed)          0.978    21.732    drawcon_inst_n_1375
    SLICE_X35Y14         LUT5 (Prop_lut5_I1_O)        0.337    22.069 r  col_selected[11]_i_617/O
                         net (fo=1, routed)           0.000    22.069    drawcon_inst/col_selected[7]_i_142[1]
    SLICE_X35Y14         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    22.470 r  drawcon_inst/col_selected_reg[11]_i_148/O[3]
                         net (fo=35, routed)          1.035    23.506    drawcon_inst_n_1390
    SLICE_X34Y16         LUT5 (Prop_lut5_I0_O)        0.306    23.812 r  col_selected[11]_i_603/O
                         net (fo=1, routed)           0.000    23.812    drawcon_inst/col_selected[7]_i_135_0[0]
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    24.390 r  drawcon_inst/col_selected_reg[11]_i_145/O[2]
                         net (fo=31, routed)          0.696    25.085    drawcon_inst/col_selected[11]_i_604_0[2]
    SLICE_X31Y16         LUT4 (Prop_lut4_I1_O)        0.301    25.386 r  drawcon_inst/col_selected[11]_i_1450/O
                         net (fo=5, routed)           0.575    25.961    drawcon_inst/col_selected[11]_i_1450_n_0
    SLICE_X33Y14         LUT5 (Prop_lut5_I3_O)        0.124    26.085 r  drawcon_inst/col_selected[11]_i_586/O
                         net (fo=1, routed)           0.000    26.085    drawcon_inst/col_selected[11]_i_586_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.691 r  drawcon_inst/col_selected_reg[11]_i_142/O[3]
                         net (fo=35, routed)          1.200    27.892    drawcon_inst_n_1420
    SLICE_X34Y18         LUT5 (Prop_lut5_I0_O)        0.306    28.198 r  col_selected[11]_i_1390/O
                         net (fo=1, routed)           0.000    28.198    drawcon_inst/col_selected[11]_i_1380_0[0]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.776 r  drawcon_inst/col_selected_reg[11]_i_403/O[2]
                         net (fo=5, routed)           0.748    29.524    drawcon_inst_n_1444
    SLICE_X32Y17         LUT5 (Prop_lut5_I4_O)        0.330    29.854 r  col_selected[11]_i_392/O
                         net (fo=1, routed)           0.000    29.854    drawcon_inst/col_selected[11]_i_1373[1]
    SLICE_X32Y17         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    30.255 f  drawcon_inst/col_selected_reg[11]_i_112/O[3]
                         net (fo=33, routed)          1.244    31.499    drawcon_inst/col_selected[11]_i_397_0[3]
    SLICE_X31Y22         LUT5 (Prop_lut5_I0_O)        0.306    31.805 r  drawcon_inst/col_selected[11]_i_1377/O
                         net (fo=1, routed)           0.000    31.805    drawcon_inst/data17[4]
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    32.229 f  drawcon_inst/col_selected_reg[11]_i_365/O[1]
                         net (fo=5, routed)           0.794    33.023    drawcon_inst_n_1475
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.303    33.326 r  col_selected[11]_i_358/O
                         net (fo=1, routed)           0.000    33.326    drawcon_inst/col_selected[11]_i_329_0[0]
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    33.966 f  drawcon_inst/col_selected_reg[11]_i_106/O[3]
                         net (fo=31, routed)          0.659    34.625    drawcon_inst/col_selected[11]_i_359_0[3]
    SLICE_X30Y19         LUT4 (Prop_lut4_I3_O)        0.306    34.931 f  drawcon_inst/col_selected[4]_i_81/O
                         net (fo=7, routed)           0.353    35.284    drawcon_inst/col_selected[4]_i_81_n_0
    SLICE_X30Y17         LUT5 (Prop_lut5_I3_O)        0.124    35.408 r  drawcon_inst/col_selected[11]_i_340/O
                         net (fo=1, routed)           0.000    35.408    drawcon_inst/col_selected[11]_i_340_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    36.016 r  drawcon_inst/col_selected_reg[11]_i_103/O[3]
                         net (fo=33, routed)          1.061    37.078    drawcon_inst_n_1495
    SLICE_X27Y18         LUT5 (Prop_lut5_I0_O)        0.307    37.385 r  col_selected[11]_i_320/O
                         net (fo=1, routed)           0.000    37.385    drawcon_inst/col_selected[11]_i_1344_0[0]
    SLICE_X27Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.025 r  drawcon_inst/col_selected_reg[11]_i_100/O[3]
                         net (fo=36, routed)          1.242    39.267    drawcon_inst_n_1510
    SLICE_X30Y14         LUT5 (Prop_lut5_I0_O)        0.306    39.573 r  col_selected[11]_i_1347/O
                         net (fo=1, routed)           0.000    39.573    drawcon_inst/col_selected[11]_i_1336_2[0]
    SLICE_X30Y14         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    40.216 f  drawcon_inst/col_selected_reg[11]_i_289/O[3]
                         net (fo=5, routed)           1.047    41.263    drawcon_inst_n_1533
    SLICE_X29Y14         LUT5 (Prop_lut5_I4_O)        0.307    41.570 r  col_selected[11]_i_280/O
                         net (fo=1, routed)           0.000    41.570    drawcon_inst/col_selected[11]_i_1444_0[2]
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    41.818 f  drawcon_inst/col_selected_reg[11]_i_94/O[3]
                         net (fo=33, routed)          0.677    42.495    drawcon_inst/col_selected[11]_i_283_0[3]
    SLICE_X28Y15         LUT5 (Prop_lut5_I0_O)        0.306    42.801 r  drawcon_inst/col_selected[11]_i_568/O
                         net (fo=1, routed)           0.000    42.801    drawcon_inst/col_selected[11]_i_568_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    43.225 r  drawcon_inst/col_selected_reg[11]_i_139/O[1]
                         net (fo=31, routed)          0.826    44.051    drawcon_inst/col_selected[11]_i_568_0[1]
    SLICE_X29Y13         LUT4 (Prop_lut4_I0_O)        0.303    44.354 r  drawcon_inst/col_selected[4]_i_91/O
                         net (fo=5, routed)           0.466    44.820    drawcon_inst/col_selected[4]_i_91_n_0
    SLICE_X27Y13         LUT5 (Prop_lut5_I4_O)        0.124    44.944 r  drawcon_inst/col_selected[11]_i_549/O
                         net (fo=1, routed)           0.000    44.944    drawcon_inst/col_selected[11]_i_549_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    45.368 f  drawcon_inst/col_selected_reg[11]_i_136/O[1]
                         net (fo=33, routed)          1.254    46.622    drawcon_inst_n_1572
    SLICE_X28Y9          LUT5 (Prop_lut5_I1_O)        0.303    46.925 r  col_selected[11]_i_529/O
                         net (fo=1, routed)           0.000    46.925    drawcon_inst/col_selected[11]_i_1423_0[0]
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    47.565 r  drawcon_inst/col_selected_reg[11]_i_133/O[3]
                         net (fo=35, routed)          1.069    48.634    drawcon_inst_n_1585
    SLICE_X30Y10         LUT5 (Prop_lut5_I0_O)        0.306    48.940 r  col_selected[11]_i_510/O
                         net (fo=1, routed)           0.000    48.940    drawcon_inst/col_selected[11]_i_1416_0[0]
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    49.583 r  drawcon_inst/col_selected_reg[11]_i_130/O[3]
                         net (fo=33, routed)          1.091    50.674    drawcon_inst_n_1600
    SLICE_X26Y11         LUT5 (Prop_lut5_I0_O)        0.307    50.981 r  col_selected[11]_i_491/O
                         net (fo=1, routed)           0.000    50.981    drawcon_inst/col_selected[11]_i_462_0[0]
    SLICE_X26Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    51.561 f  drawcon_inst/col_selected_reg[11]_i_127/O[2]
                         net (fo=33, routed)          1.126    52.687    drawcon_inst/col_selected[11]_i_492_0[2]
    SLICE_X24Y15         LUT5 (Prop_lut5_I2_O)        0.302    52.989 r  drawcon_inst/col_selected[11]_i_473/O
                         net (fo=1, routed)           0.000    52.989    drawcon_inst/col_selected[11]_i_473_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    53.595 f  drawcon_inst/col_selected_reg[11]_i_124/O[3]
                         net (fo=31, routed)          0.770    54.365    drawcon_inst/col_selected[11]_i_473_0[3]
    SLICE_X24Y17         LUT4 (Prop_lut4_I3_O)        0.306    54.671 f  drawcon_inst/col_selected[4]_i_85/O
                         net (fo=7, routed)           0.469    55.141    drawcon_inst/col_selected[4]_i_85_n_0
    SLICE_X23Y18         LUT5 (Prop_lut5_I3_O)        0.124    55.265 r  drawcon_inst/col_selected[11]_i_454/O
                         net (fo=1, routed)           0.000    55.265    drawcon_inst/col_selected[11]_i_454_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    55.871 r  drawcon_inst/col_selected_reg[11]_i_121/O[3]
                         net (fo=33, routed)          0.729    56.599    drawcon_inst_n_1645
    SLICE_X24Y18         LUT5 (Prop_lut5_I0_O)        0.306    56.905 r  col_selected[11]_i_434/O
                         net (fo=1, routed)           0.000    56.905    drawcon_inst/col_selected[7]_i_334_0[0]
    SLICE_X24Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    57.485 f  drawcon_inst/col_selected_reg[11]_i_118/O[2]
                         net (fo=37, routed)          1.008    58.493    drawcon_inst/col_selected[11]_i_435_0[2]
    SLICE_X22Y18         LUT5 (Prop_lut5_I2_O)        0.302    58.795 r  drawcon_inst/col_selected[11]_i_1112/O
                         net (fo=1, routed)           0.000    58.795    drawcon_inst/col_selected[11]_i_1112_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    59.342 r  drawcon_inst/col_selected_reg[11]_i_232/O[2]
                         net (fo=33, routed)          0.920    60.262    drawcon_inst_n_1676
    SLICE_X21Y18         LUT5 (Prop_lut5_I2_O)        0.302    60.564 r  col_selected[11]_i_1093/O
                         net (fo=1, routed)           0.000    60.564    drawcon_inst/col_selected[7]_i_320_0[0]
    SLICE_X21Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    61.144 r  drawcon_inst/col_selected_reg[11]_i_229/O[2]
                         net (fo=35, routed)          1.040    62.184    drawcon_inst_n_1691
    SLICE_X20Y15         LUT5 (Prop_lut5_I2_O)        0.302    62.486 r  col_selected[11]_i_1075/O
                         net (fo=1, routed)           0.000    62.486    drawcon_inst/col_selected[11]_i_1047_0[0]
    SLICE_X20Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    63.126 f  drawcon_inst/col_selected_reg[11]_i_226/O[3]
                         net (fo=31, routed)          0.642    63.768    drawcon_inst/col_selected[11]_i_1076_0[3]
    SLICE_X21Y17         LUT4 (Prop_lut4_I1_O)        0.306    64.074 r  drawcon_inst/col_selected[4]_i_138/O
                         net (fo=5, routed)           0.335    64.408    drawcon_inst/col_selected[4]_i_138_n_0
    SLICE_X19Y17         LUT5 (Prop_lut5_I1_O)        0.124    64.532 r  drawcon_inst/col_selected[11]_i_1058/O
                         net (fo=1, routed)           0.000    64.532    drawcon_inst/col_selected[11]_i_1058_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    65.138 r  drawcon_inst/col_selected_reg[11]_i_223/O[3]
                         net (fo=35, routed)          1.202    66.340    drawcon_inst_n_1720
    SLICE_X19Y20         LUT5 (Prop_lut5_I2_O)        0.306    66.646 r  col_selected[11]_i_1183/O
                         net (fo=1, routed)           0.000    66.646    drawcon_inst/col_selected[7]_i_355_0[0]
    SLICE_X19Y20         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    67.226 f  drawcon_inst/col_selected_reg[11]_i_244/O[2]
                         net (fo=35, routed)          0.851    68.077    drawcon_inst/col_selected[11]_i_1184_0[2]
    SLICE_X18Y21         LUT5 (Prop_lut5_I2_O)        0.302    68.379 r  drawcon_inst/col_selected[11]_i_1166/O
                         net (fo=1, routed)           0.000    68.379    drawcon_inst/col_selected[11]_i_1166_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    68.803 f  drawcon_inst/col_selected_reg[11]_i_241/O[1]
                         net (fo=35, routed)          1.181    69.984    drawcon_inst_n_1752
    SLICE_X17Y19         LUT5 (Prop_lut5_I4_O)        0.303    70.287 r  col_selected[11]_i_1147/O
                         net (fo=1, routed)           0.000    70.287    drawcon_inst/col_selected[7]_i_341_0[0]
    SLICE_X17Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    70.867 r  drawcon_inst/col_selected_reg[11]_i_238/O[2]
                         net (fo=33, routed)          0.912    71.779    drawcon_inst_n_1766
    SLICE_X16Y17         LUT5 (Prop_lut5_I2_O)        0.302    72.081 r  col_selected[11]_i_1129/O
                         net (fo=1, routed)           0.000    72.081    drawcon_inst/col_selected[7]_i_390_0[0]
    SLICE_X16Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    72.661 r  drawcon_inst/col_selected_reg[11]_i_235/O[2]
                         net (fo=31, routed)          0.663    73.324    drawcon_inst/col_selected[11]_i_1130_0[2]
    SLICE_X16Y16         LUT4 (Prop_lut4_I1_O)        0.302    73.626 r  drawcon_inst/col_selected[4]_i_106/O
                         net (fo=7, routed)           0.657    74.283    drawcon_inst/col_selected[4]_i_106_n_0
    SLICE_X14Y17         LUT5 (Prop_lut5_I3_O)        0.124    74.407 r  drawcon_inst/col_selected[11]_i_1256/O
                         net (fo=1, routed)           0.000    74.407    drawcon_inst/col_selected[11]_i_1256_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    74.951 f  drawcon_inst/col_selected_reg[11]_i_256/O[2]
                         net (fo=33, routed)          1.003    75.954    drawcon_inst/col_selected[11]_i_1256_0[2]
    SLICE_X15Y16         LUT5 (Prop_lut5_I2_O)        0.301    76.255 r  drawcon_inst/col_selected[11]_i_1238/O
                         net (fo=1, routed)           0.000    76.255    drawcon_inst/col_selected[11]_i_1238_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    76.679 r  drawcon_inst/col_selected_reg[11]_i_253/O[1]
                         net (fo=32, routed)          1.124    77.802    drawcon_inst/col_selected[11]_i_1238_0[1]
    SLICE_X13Y15         LUT4 (Prop_lut4_I0_O)        0.303    78.105 r  drawcon_inst/col_selected[4]_i_93/O
                         net (fo=7, routed)           0.344    78.449    drawcon_inst/col_selected[4]_i_93_n_0
    SLICE_X14Y15         LUT5 (Prop_lut5_I3_O)        0.124    78.573 r  drawcon_inst/col_selected[11]_i_1220/O
                         net (fo=1, routed)           0.000    78.573    drawcon_inst/col_selected[11]_i_1220_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    79.181 r  drawcon_inst/col_selected_reg[11]_i_250/O[3]
                         net (fo=33, routed)          0.958    80.139    drawcon_inst_n_1825
    SLICE_X21Y15         LUT5 (Prop_lut5_I0_O)        0.307    80.446 r  col_selected[11]_i_1201/O
                         net (fo=1, routed)           0.000    80.446    drawcon_inst/col_selected[7]_i_418_0[0]
    SLICE_X21Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    81.086 r  drawcon_inst/col_selected_reg[11]_i_247/O[3]
                         net (fo=35, routed)          1.070    82.156    drawcon_inst_n_1840
    SLICE_X22Y13         LUT5 (Prop_lut5_I0_O)        0.306    82.462 r  col_selected[11]_i_1327/O
                         net (fo=1, routed)           0.000    82.462    drawcon_inst/col_selected[7]_i_411_0[0]
    SLICE_X22Y13         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    83.102 r  drawcon_inst/col_selected_reg[11]_i_268/O[3]
                         net (fo=31, routed)          0.740    83.842    drawcon_inst/col_selected[11]_i_1328_0[3]
    SLICE_X23Y13         LUT4 (Prop_lut4_I3_O)        0.306    84.148 r  drawcon_inst/col_selected[4]_i_101/O
                         net (fo=5, routed)           0.478    84.625    drawcon_inst/col_selected[4]_i_101_n_0
    SLICE_X23Y11         LUT5 (Prop_lut5_I4_O)        0.124    84.749 r  drawcon_inst/col_selected[11]_i_1310/O
                         net (fo=1, routed)           0.000    84.749    drawcon_inst/col_selected[11]_i_1310_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    85.355 r  drawcon_inst/col_selected_reg[11]_i_265/O[3]
                         net (fo=33, routed)          0.877    86.233    drawcon_inst_n_1870
    SLICE_X21Y11         LUT5 (Prop_lut5_I0_O)        0.306    86.539 r  col_selected[11]_i_1291/O
                         net (fo=1, routed)           0.000    86.539    drawcon_inst/col_selected[7]_i_397_0[0]
    SLICE_X21Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    87.179 r  drawcon_inst/col_selected_reg[11]_i_262/O[3]
                         net (fo=32, routed)          0.832    88.011    drawcon_inst/col_selected[11]_i_1292_0[3]
    SLICE_X21Y8          LUT4 (Prop_lut4_I3_O)        0.306    88.317 r  drawcon_inst/col_selected[4]_i_97/O
                         net (fo=5, routed)           0.445    88.762    drawcon_inst/col_selected[4]_i_97_n_0
    SLICE_X22Y9          LUT5 (Prop_lut5_I3_O)        0.124    88.886 r  drawcon_inst/col_selected[11]_i_1274/O
                         net (fo=1, routed)           0.000    88.886    drawcon_inst/col_selected[11]_i_1274_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    89.433 r  drawcon_inst/col_selected_reg[11]_i_259/O[2]
                         net (fo=33, routed)          0.930    90.364    drawcon_inst_n_1901
    SLICE_X20Y9          LUT5 (Prop_lut5_I2_O)        0.302    90.666 r  col_selected[11]_i_967/O
                         net (fo=1, routed)           0.000    90.666    drawcon_inst/col_selected[11]_i_939_0[0]
    SLICE_X20Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    91.246 r  drawcon_inst/col_selected_reg[11]_i_208/O[2]
                         net (fo=33, routed)          0.913    92.159    drawcon_inst_n_1916
    SLICE_X19Y11         LUT5 (Prop_lut5_I2_O)        0.302    92.461 r  col_selected[11]_i_949/O
                         net (fo=1, routed)           0.000    92.461    drawcon_inst/col_selected[7]_i_243_0[0]
    SLICE_X19Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    93.041 f  drawcon_inst/col_selected_reg[11]_i_205/O[2]
                         net (fo=31, routed)          0.511    93.552    drawcon_inst/col_selected[11]_i_950_0[2]
    SLICE_X18Y12         LUT2 (Prop_lut2_I0_O)        0.302    93.854 f  drawcon_inst/col_selected[4]_i_143/O
                         net (fo=4, routed)           0.610    94.464    drawcon_inst/col_selected[4]_i_143_n_0
    SLICE_X19Y13         LUT6 (Prop_lut6_I4_O)        0.124    94.588 r  drawcon_inst/col_selected[11]_i_932/O
                         net (fo=1, routed)           0.000    94.588    drawcon_inst/col_selected[11]_i_932_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    95.194 r  drawcon_inst/col_selected_reg[11]_i_202/O[3]
                         net (fo=36, routed)          0.954    96.149    drawcon_inst_n_1945
    SLICE_X17Y13         LUT5 (Prop_lut5_I1_O)        0.306    96.455 r  col_selected[11]_i_913/O
                         net (fo=1, routed)           0.000    96.455    drawcon_inst/col_selected[11]_i_1029_0[0]
    SLICE_X17Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    97.035 f  drawcon_inst/col_selected_reg[11]_i_199/O[2]
                         net (fo=33, routed)          0.781    97.816    drawcon_inst/col_selected[11]_i_914_0[2]
    SLICE_X18Y12         LUT4 (Prop_lut4_I1_O)        0.302    98.118 f  drawcon_inst/col_selected[4]_i_117/O
                         net (fo=5, routed)           0.330    98.448    drawcon_inst/col_selected[4]_i_117_n_0
    SLICE_X16Y12         LUT6 (Prop_lut6_I1_O)        0.124    98.572 r  drawcon_inst/col_selected[11]_i_1040/O
                         net (fo=1, routed)           0.000    98.572    drawcon_inst/col_selected[11]_i_1040_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    99.178 r  drawcon_inst/col_selected_reg[11]_i_220/O[3]
                         net (fo=31, routed)          0.960   100.137    drawcon_inst/col_selected[11]_i_1040_0[3]
    SLICE_X13Y12         LUT4 (Prop_lut4_I3_O)        0.306   100.443 r  drawcon_inst/col_selected[4]_i_119/O
                         net (fo=3, routed)           0.419   100.862    drawcon_inst/col_selected[4]_i_119_n_0
    SLICE_X15Y12         LUT6 (Prop_lut6_I4_O)        0.124   100.986 r  drawcon_inst/col_selected[11]_i_1022/O
                         net (fo=1, routed)           0.000   100.986    drawcon_inst/col_selected[11]_i_1022_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606   101.592 f  drawcon_inst/col_selected_reg[11]_i_217/O[3]
                         net (fo=34, routed)          1.043   102.635    drawcon_inst/col_selected[11]_i_1022_0[3]
    SLICE_X15Y10         LUT5 (Prop_lut5_I2_O)        0.306   102.941 r  drawcon_inst/col_selected[11]_i_1004/O
                         net (fo=1, routed)           0.000   102.941    drawcon_inst/col_selected[11]_i_1004_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606   103.547 r  drawcon_inst/col_selected_reg[11]_i_214/O[3]
                         net (fo=33, routed)          0.946   104.492    drawcon_inst_n_2005
    SLICE_X15Y8          LUT5 (Prop_lut5_I0_O)        0.306   104.798 r  col_selected[11]_i_985/O
                         net (fo=1, routed)           0.000   104.798    drawcon_inst/col_selected[7]_i_306_0[0]
    SLICE_X15Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   105.438 r  drawcon_inst/col_selected_reg[11]_i_211/O[3]
                         net (fo=35, routed)          0.786   106.224    drawcon_inst_n_2020
    SLICE_X16Y8          LUT5 (Prop_lut5_I0_O)        0.306   106.530 r  tcol[4]_i_91/O
                         net (fo=1, routed)           0.000   106.530    drawcon_inst/col_selected[11]_i_859_0[0]
    SLICE_X16Y8          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   107.110 r  drawcon_inst/tcol_reg[4]_i_49/O[2]
                         net (fo=33, routed)          0.962   108.072    drawcon_inst_n_2036
    SLICE_X17Y8          LUT5 (Prop_lut5_I3_O)        0.302   108.374 r  tcol[4]_i_99/O
                         net (fo=1, routed)           0.000   108.374    drawcon_inst/col_selected[11]_i_848_0[0]
    SLICE_X17Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   109.014 r  drawcon_inst/tcol_reg[4]_i_54/O[3]
                         net (fo=35, routed)          1.099   110.113    drawcon_inst_n_2050
    SLICE_X18Y8          LUT5 (Prop_lut5_I4_O)        0.306   110.419 r  tcol[4]_i_60/O
                         net (fo=1, routed)           0.000   110.419    drawcon_inst/tcol[4]_i_103_0[0]
    SLICE_X18Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   111.059 r  drawcon_inst/tcol_reg[4]_i_29/O[3]
                         net (fo=31, routed)          0.777   111.835    drawcon_inst/tcol[4]_i_61_0[3]
    SLICE_X21Y7          LUT4 (Prop_lut4_I3_O)        0.306   112.141 r  drawcon_inst/tcol[4]_i_28/O
                         net (fo=5, routed)           0.342   112.483    drawcon_inst/tcol[4]_i_28_n_0
    SLICE_X19Y7          LUT5 (Prop_lut5_I3_O)        0.124   112.607 r  drawcon_inst/tcol[4]_i_68/O
                         net (fo=1, routed)           0.000   112.607    drawcon_inst/tcol[4]_i_68_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606   113.213 f  drawcon_inst/tcol_reg[4]_i_31/O[3]
                         net (fo=35, routed)          0.960   114.173    drawcon_inst/tcol[4]_i_68_0[3]
    SLICE_X23Y7          LUT5 (Prop_lut5_I1_O)        0.306   114.479 r  drawcon_inst/tcol[4]_i_38/O
                         net (fo=1, routed)           0.000   114.479    drawcon_inst/tcol[4]_i_38_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   114.903 r  drawcon_inst/tcol_reg[4]_i_11/O[1]
                         net (fo=32, routed)          0.782   115.685    drawcon_inst/tcol[4]_i_38_0[1]
    SLICE_X21Y7          LUT4 (Prop_lut4_I0_O)        0.303   115.988 r  drawcon_inst/tcol[4]_i_10/O
                         net (fo=7, routed)           0.759   116.747    drawcon_inst/tcol[4]_i_10_n_0
    SLICE_X24Y8          LUT5 (Prop_lut5_I3_O)        0.124   116.871 r  drawcon_inst/tcol[4]_i_45/O
                         net (fo=1, routed)           0.000   116.871    drawcon_inst/tcol[4]_i_45_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606   117.477 f  drawcon_inst/tcol_reg[4]_i_12/O[3]
                         net (fo=33, routed)          1.155   118.632    drawcon_inst_n_2110
    SLICE_X26Y7          LUT5 (Prop_lut5_I3_O)        0.336   118.968 r  tcol[4]_i_14/O
                         net (fo=1, routed)           0.000   118.968    drawcon_inst/tcol[11]_i_39[1]
    SLICE_X26Y7          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401   119.369 r  drawcon_inst/tcol_reg[4]_i_5/O[3]
                         net (fo=33, routed)          1.119   120.488    drawcon_inst_n_2125
    SLICE_X27Y8          LUT6 (Prop_lut6_I1_O)        0.306   120.794 r  tcol[11]_i_28/O
                         net (fo=1, routed)           0.475   121.270    drawcon_inst/tcol[11]_i_18[2]
    SLICE_X27Y7          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407   121.677 r  drawcon_inst/tcol_reg[11]_i_23/O[1]
                         net (fo=4, routed)           0.423   122.100    drawcon_inst/tcol[11]_i_32[1]
    SLICE_X27Y5          LUT6 (Prop_lut6_I5_O)        0.303   122.403 f  drawcon_inst/col_selected[9]_i_68/O
                         net (fo=2, routed)           0.451   122.854    drawcon_inst/colour_picker_inst/col_selected_reg[9]_i_6_4
    SLICE_X25Y5          LUT6 (Prop_lut6_I0_O)        0.124   122.978 f  drawcon_inst/colour_picker_inst/col_selected[9]_i_20/O
                         net (fo=1, routed)           0.000   122.978    drawcon_inst/colour_picker_inst/col_selected[9]_i_20_n_0
    SLICE_X25Y5          MUXF7 (Prop_muxf7_I1_O)      0.217   123.195 f  drawcon_inst/colour_picker_inst/col_selected_reg[9]_i_6/O
                         net (fo=1, routed)           0.593   123.788    drawcon_inst/colour_picker_inst/col_selected_reg[9]_i_6_n_0
    SLICE_X23Y5          LUT6 (Prop_lut6_I1_O)        0.299   124.087 r  drawcon_inst/colour_picker_inst/col_selected[9]_i_2/O
                         net (fo=1, routed)           0.154   124.241    drawcon_inst/colour_picker_inst/col_selected[9]_i_2_n_0
    SLICE_X23Y5          LUT5 (Prop_lut5_I0_O)        0.124   124.365 r  drawcon_inst/colour_picker_inst/col_selected[9]_i_1/O
                         net (fo=3, routed)           0.274   124.639    drawcon_inst/colour_picker_inst/D[5]
    SLICE_X23Y5          LUT5 (Prop_lut5_I2_O)        0.124   124.763 r  drawcon_inst/colour_picker_inst/pixel[9]_i_2/O
                         net (fo=1, routed)           0.464   125.227    vga_inst/pixel_reg[9]
    SLICE_X22Y5          LUT5 (Prop_lut5_I0_O)        0.124   125.351 r  vga_inst/pixel[9]_i_1/O
                         net (fo=1, routed)           0.000   125.351    drawcon_inst/pixel_reg[11]_3[9]
    SLICE_X22Y5          FDRE                                         r  drawcon_inst/pixel_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_106_clk_wiz_0 rise edge)
                                                      9.408     9.408 r  
    E3                   IBUF                         0.000     9.408 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.162    10.570    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.246 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.885    clock_gen_inst/clk_wiz_instance/inst/clk_106_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.976 r  clock_gen_inst/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=2243, routed)        1.689     6.665    drawcon_inst/clk_106
    SLICE_X22Y5          FDRE                                         r  drawcon_inst/pixel_reg[9]/C
                         clock pessimism              0.497     7.162    
                         clock uncertainty           -0.164     6.999    
    SLICE_X22Y5          FDRE (Setup_fdre_C_D)        0.032     7.031    drawcon_inst/pixel_reg[9]
  -------------------------------------------------------------------
                         required time                          7.031    
                         arrival time                        -125.351    
  -------------------------------------------------------------------
                         slack                               -118.320    

Slack (VIOLATED) :        -118.253ns  (required time - arrival time)
  Source:                 drawcon_inst/tcol_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_106_clk_wiz_0  {rise@0.000ns fall@4.704ns period=9.408ns})
  Destination:            drawcon_inst/col_selected_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_106_clk_wiz_0  {rise@0.000ns fall@4.704ns period=9.408ns})
  Path Group:             clk_106_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.408ns  (clk_106_clk_wiz_0 rise@9.408ns - clk_106_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        127.379ns  (logic 58.386ns (45.836%)  route 68.993ns (54.164%))
  Logic Levels:           148  (CARRY4=63 LUT1=1 LUT2=1 LUT4=16 LUT5=59 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.743ns = ( 6.665 - 9.408 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.319ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_106_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_gen_inst/clk_wiz_instance/inst/clk_106_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_gen_inst/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=2243, routed)        1.813    -2.208    drawcon_inst/clk_106
    SLICE_X37Y6          FDRE                                         r  drawcon_inst/tcol_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDRE (Prop_fdre_C_Q)         0.456    -1.752 f  drawcon_inst/tcol_reg[5]/Q
                         net (fo=6, routed)           0.457    -1.295    drawcon_inst/tcol[5]
    SLICE_X34Y6          LUT1 (Prop_lut1_I0_O)        0.124    -1.171 r  drawcon_inst/col_selected[11]_i_831/O
                         net (fo=1, routed)           0.000    -1.171    drawcon_inst/col_selected[11]_i_831_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    -0.528 r  drawcon_inst/col_selected_reg[11]_i_184/O[3]
                         net (fo=33, routed)          0.889     0.361    drawcon_inst_n_1210
    SLICE_X35Y8          LUT5 (Prop_lut5_I0_O)        0.307     0.668 r  col_selected[11]_i_819/O
                         net (fo=1, routed)           0.000     0.668    drawcon_inst/S[0]
    SLICE_X35Y8          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.248 r  drawcon_inst/col_selected_reg[11]_i_181/O[2]
                         net (fo=35, routed)          0.937     2.184    drawcon_inst_n_1226
    SLICE_X33Y8          LUT5 (Prop_lut5_I1_O)        0.302     2.486 r  col_selected[11]_i_801/O
                         net (fo=1, routed)           0.000     2.486    drawcon_inst/col_selected[7]_i_212_0[0]
    SLICE_X33Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     3.126 f  drawcon_inst/col_selected_reg[11]_i_178/O[3]
                         net (fo=33, routed)          0.908     4.035    drawcon_inst/col_selected[11]_i_802_0[3]
    SLICE_X33Y10         LUT5 (Prop_lut5_I1_O)        0.306     4.341 r  drawcon_inst/col_selected[11]_i_784/O
                         net (fo=1, routed)           0.000     4.341    drawcon_inst/col_selected[11]_i_784_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.765 r  drawcon_inst/col_selected_reg[11]_i_175/O[1]
                         net (fo=31, routed)          0.714     5.479    drawcon_inst/col_selected[11]_i_784_0[1]
    SLICE_X32Y9          LUT4 (Prop_lut4_I0_O)        0.303     5.782 r  drawcon_inst/col_selected[4]_i_76/O
                         net (fo=7, routed)           0.390     6.172    drawcon_inst/col_selected[4]_i_76_n_0
    SLICE_X34Y10         LUT5 (Prop_lut5_I3_O)        0.124     6.296 r  drawcon_inst/col_selected[11]_i_766/O
                         net (fo=1, routed)           0.000     6.296    drawcon_inst/col_selected[11]_i_766_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     6.904 f  drawcon_inst/col_selected_reg[11]_i_172/O[3]
                         net (fo=31, routed)          0.734     7.638    drawcon_inst/col_selected[11]_i_766_0[3]
    SLICE_X37Y9          LUT4 (Prop_lut4_I3_O)        0.307     7.945 f  drawcon_inst/col_selected[4]_i_77/O
                         net (fo=4, routed)           0.821     8.766    drawcon_inst/col_selected[4]_i_77_n_0
    SLICE_X37Y10         LUT5 (Prop_lut5_I4_O)        0.124     8.890 r  drawcon_inst/col_selected[7]_i_202/O
                         net (fo=1, routed)           0.000     8.890    drawcon_inst/col_selected[7]_i_202_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.437 r  drawcon_inst/col_selected_reg[7]_i_100/O[2]
                         net (fo=5, routed)           1.110    10.547    drawcon_inst_n_1294
    SLICE_X37Y12         LUT5 (Prop_lut5_I4_O)        0.332    10.879 r  col_selected[11]_i_725/O
                         net (fo=1, routed)           0.000    10.879    drawcon_inst/col_selected[7]_i_184[1]
    SLICE_X37Y12         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    11.280 r  drawcon_inst/col_selected_reg[11]_i_166/O[3]
                         net (fo=33, routed)          0.916    12.197    drawcon_inst_n_1300
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.306    12.503 r  col_selected[11]_i_711/O
                         net (fo=1, routed)           0.000    12.503    drawcon_inst/col_selected[7]_i_177_0[0]
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.143 r  drawcon_inst/col_selected_reg[11]_i_163/O[3]
                         net (fo=33, routed)          0.889    14.031    drawcon_inst_n_1315
    SLICE_X33Y12         LUT5 (Prop_lut5_I0_O)        0.306    14.337 r  col_selected[11]_i_693/O
                         net (fo=1, routed)           0.000    14.337    drawcon_inst/col_selected[7]_i_170_0[0]
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.917 r  drawcon_inst/col_selected_reg[11]_i_160/O[2]
                         net (fo=31, routed)          0.615    15.532    drawcon_inst/col_selected[11]_i_694_0[2]
    SLICE_X31Y12         LUT4 (Prop_lut4_I1_O)        0.302    15.834 r  drawcon_inst/col_selected[4]_i_67/O
                         net (fo=7, routed)           0.340    16.174    drawcon_inst/col_selected[4]_i_67_n_0
    SLICE_X32Y12         LUT5 (Prop_lut5_I3_O)        0.124    16.298 r  drawcon_inst/col_selected[11]_i_676/O
                         net (fo=1, routed)           0.000    16.298    drawcon_inst/col_selected[11]_i_676_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.845 r  drawcon_inst/col_selected_reg[11]_i_157/O[2]
                         net (fo=33, routed)          1.019    17.864    drawcon_inst_n_1346
    SLICE_X31Y13         LUT5 (Prop_lut5_I2_O)        0.302    18.166 r  col_selected[11]_i_657/O
                         net (fo=1, routed)           0.000    18.166    drawcon_inst/col_selected[7]_i_156_0[0]
    SLICE_X31Y13         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.806 f  drawcon_inst/col_selected_reg[11]_i_154/O[3]
                         net (fo=36, routed)          1.033    19.840    drawcon_inst/col_selected[11]_i_658_0[3]
    SLICE_X34Y14         LUT5 (Prop_lut5_I3_O)        0.306    20.146 r  drawcon_inst/col_selected[11]_i_640/O
                         net (fo=1, routed)           0.000    20.146    drawcon_inst/col_selected[11]_i_640_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    20.754 f  drawcon_inst/col_selected_reg[11]_i_151/O[3]
                         net (fo=33, routed)          0.978    21.732    drawcon_inst_n_1375
    SLICE_X35Y14         LUT5 (Prop_lut5_I1_O)        0.337    22.069 r  col_selected[11]_i_617/O
                         net (fo=1, routed)           0.000    22.069    drawcon_inst/col_selected[7]_i_142[1]
    SLICE_X35Y14         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    22.470 r  drawcon_inst/col_selected_reg[11]_i_148/O[3]
                         net (fo=35, routed)          1.035    23.506    drawcon_inst_n_1390
    SLICE_X34Y16         LUT5 (Prop_lut5_I0_O)        0.306    23.812 r  col_selected[11]_i_603/O
                         net (fo=1, routed)           0.000    23.812    drawcon_inst/col_selected[7]_i_135_0[0]
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    24.390 r  drawcon_inst/col_selected_reg[11]_i_145/O[2]
                         net (fo=31, routed)          0.696    25.085    drawcon_inst/col_selected[11]_i_604_0[2]
    SLICE_X31Y16         LUT4 (Prop_lut4_I1_O)        0.301    25.386 r  drawcon_inst/col_selected[11]_i_1450/O
                         net (fo=5, routed)           0.575    25.961    drawcon_inst/col_selected[11]_i_1450_n_0
    SLICE_X33Y14         LUT5 (Prop_lut5_I3_O)        0.124    26.085 r  drawcon_inst/col_selected[11]_i_586/O
                         net (fo=1, routed)           0.000    26.085    drawcon_inst/col_selected[11]_i_586_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.691 r  drawcon_inst/col_selected_reg[11]_i_142/O[3]
                         net (fo=35, routed)          1.200    27.892    drawcon_inst_n_1420
    SLICE_X34Y18         LUT5 (Prop_lut5_I0_O)        0.306    28.198 r  col_selected[11]_i_1390/O
                         net (fo=1, routed)           0.000    28.198    drawcon_inst/col_selected[11]_i_1380_0[0]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.776 r  drawcon_inst/col_selected_reg[11]_i_403/O[2]
                         net (fo=5, routed)           0.748    29.524    drawcon_inst_n_1444
    SLICE_X32Y17         LUT5 (Prop_lut5_I4_O)        0.330    29.854 r  col_selected[11]_i_392/O
                         net (fo=1, routed)           0.000    29.854    drawcon_inst/col_selected[11]_i_1373[1]
    SLICE_X32Y17         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    30.255 f  drawcon_inst/col_selected_reg[11]_i_112/O[3]
                         net (fo=33, routed)          1.244    31.499    drawcon_inst/col_selected[11]_i_397_0[3]
    SLICE_X31Y22         LUT5 (Prop_lut5_I0_O)        0.306    31.805 r  drawcon_inst/col_selected[11]_i_1377/O
                         net (fo=1, routed)           0.000    31.805    drawcon_inst/data17[4]
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    32.229 f  drawcon_inst/col_selected_reg[11]_i_365/O[1]
                         net (fo=5, routed)           0.794    33.023    drawcon_inst_n_1475
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.303    33.326 r  col_selected[11]_i_358/O
                         net (fo=1, routed)           0.000    33.326    drawcon_inst/col_selected[11]_i_329_0[0]
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    33.966 f  drawcon_inst/col_selected_reg[11]_i_106/O[3]
                         net (fo=31, routed)          0.659    34.625    drawcon_inst/col_selected[11]_i_359_0[3]
    SLICE_X30Y19         LUT4 (Prop_lut4_I3_O)        0.306    34.931 f  drawcon_inst/col_selected[4]_i_81/O
                         net (fo=7, routed)           0.353    35.284    drawcon_inst/col_selected[4]_i_81_n_0
    SLICE_X30Y17         LUT5 (Prop_lut5_I3_O)        0.124    35.408 r  drawcon_inst/col_selected[11]_i_340/O
                         net (fo=1, routed)           0.000    35.408    drawcon_inst/col_selected[11]_i_340_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    36.016 r  drawcon_inst/col_selected_reg[11]_i_103/O[3]
                         net (fo=33, routed)          1.061    37.078    drawcon_inst_n_1495
    SLICE_X27Y18         LUT5 (Prop_lut5_I0_O)        0.307    37.385 r  col_selected[11]_i_320/O
                         net (fo=1, routed)           0.000    37.385    drawcon_inst/col_selected[11]_i_1344_0[0]
    SLICE_X27Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.025 r  drawcon_inst/col_selected_reg[11]_i_100/O[3]
                         net (fo=36, routed)          1.242    39.267    drawcon_inst_n_1510
    SLICE_X30Y14         LUT5 (Prop_lut5_I0_O)        0.306    39.573 r  col_selected[11]_i_1347/O
                         net (fo=1, routed)           0.000    39.573    drawcon_inst/col_selected[11]_i_1336_2[0]
    SLICE_X30Y14         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    40.216 f  drawcon_inst/col_selected_reg[11]_i_289/O[3]
                         net (fo=5, routed)           1.047    41.263    drawcon_inst_n_1533
    SLICE_X29Y14         LUT5 (Prop_lut5_I4_O)        0.307    41.570 r  col_selected[11]_i_280/O
                         net (fo=1, routed)           0.000    41.570    drawcon_inst/col_selected[11]_i_1444_0[2]
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    41.818 f  drawcon_inst/col_selected_reg[11]_i_94/O[3]
                         net (fo=33, routed)          0.677    42.495    drawcon_inst/col_selected[11]_i_283_0[3]
    SLICE_X28Y15         LUT5 (Prop_lut5_I0_O)        0.306    42.801 r  drawcon_inst/col_selected[11]_i_568/O
                         net (fo=1, routed)           0.000    42.801    drawcon_inst/col_selected[11]_i_568_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    43.225 r  drawcon_inst/col_selected_reg[11]_i_139/O[1]
                         net (fo=31, routed)          0.826    44.051    drawcon_inst/col_selected[11]_i_568_0[1]
    SLICE_X29Y13         LUT4 (Prop_lut4_I0_O)        0.303    44.354 r  drawcon_inst/col_selected[4]_i_91/O
                         net (fo=5, routed)           0.466    44.820    drawcon_inst/col_selected[4]_i_91_n_0
    SLICE_X27Y13         LUT5 (Prop_lut5_I4_O)        0.124    44.944 r  drawcon_inst/col_selected[11]_i_549/O
                         net (fo=1, routed)           0.000    44.944    drawcon_inst/col_selected[11]_i_549_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    45.368 f  drawcon_inst/col_selected_reg[11]_i_136/O[1]
                         net (fo=33, routed)          1.254    46.622    drawcon_inst_n_1572
    SLICE_X28Y9          LUT5 (Prop_lut5_I1_O)        0.303    46.925 r  col_selected[11]_i_529/O
                         net (fo=1, routed)           0.000    46.925    drawcon_inst/col_selected[11]_i_1423_0[0]
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    47.565 r  drawcon_inst/col_selected_reg[11]_i_133/O[3]
                         net (fo=35, routed)          1.069    48.634    drawcon_inst_n_1585
    SLICE_X30Y10         LUT5 (Prop_lut5_I0_O)        0.306    48.940 r  col_selected[11]_i_510/O
                         net (fo=1, routed)           0.000    48.940    drawcon_inst/col_selected[11]_i_1416_0[0]
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    49.583 r  drawcon_inst/col_selected_reg[11]_i_130/O[3]
                         net (fo=33, routed)          1.091    50.674    drawcon_inst_n_1600
    SLICE_X26Y11         LUT5 (Prop_lut5_I0_O)        0.307    50.981 r  col_selected[11]_i_491/O
                         net (fo=1, routed)           0.000    50.981    drawcon_inst/col_selected[11]_i_462_0[0]
    SLICE_X26Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    51.561 f  drawcon_inst/col_selected_reg[11]_i_127/O[2]
                         net (fo=33, routed)          1.126    52.687    drawcon_inst/col_selected[11]_i_492_0[2]
    SLICE_X24Y15         LUT5 (Prop_lut5_I2_O)        0.302    52.989 r  drawcon_inst/col_selected[11]_i_473/O
                         net (fo=1, routed)           0.000    52.989    drawcon_inst/col_selected[11]_i_473_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    53.595 f  drawcon_inst/col_selected_reg[11]_i_124/O[3]
                         net (fo=31, routed)          0.770    54.365    drawcon_inst/col_selected[11]_i_473_0[3]
    SLICE_X24Y17         LUT4 (Prop_lut4_I3_O)        0.306    54.671 f  drawcon_inst/col_selected[4]_i_85/O
                         net (fo=7, routed)           0.469    55.141    drawcon_inst/col_selected[4]_i_85_n_0
    SLICE_X23Y18         LUT5 (Prop_lut5_I3_O)        0.124    55.265 r  drawcon_inst/col_selected[11]_i_454/O
                         net (fo=1, routed)           0.000    55.265    drawcon_inst/col_selected[11]_i_454_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    55.871 r  drawcon_inst/col_selected_reg[11]_i_121/O[3]
                         net (fo=33, routed)          0.729    56.599    drawcon_inst_n_1645
    SLICE_X24Y18         LUT5 (Prop_lut5_I0_O)        0.306    56.905 r  col_selected[11]_i_434/O
                         net (fo=1, routed)           0.000    56.905    drawcon_inst/col_selected[7]_i_334_0[0]
    SLICE_X24Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    57.485 f  drawcon_inst/col_selected_reg[11]_i_118/O[2]
                         net (fo=37, routed)          1.008    58.493    drawcon_inst/col_selected[11]_i_435_0[2]
    SLICE_X22Y18         LUT5 (Prop_lut5_I2_O)        0.302    58.795 r  drawcon_inst/col_selected[11]_i_1112/O
                         net (fo=1, routed)           0.000    58.795    drawcon_inst/col_selected[11]_i_1112_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    59.342 r  drawcon_inst/col_selected_reg[11]_i_232/O[2]
                         net (fo=33, routed)          0.920    60.262    drawcon_inst_n_1676
    SLICE_X21Y18         LUT5 (Prop_lut5_I2_O)        0.302    60.564 r  col_selected[11]_i_1093/O
                         net (fo=1, routed)           0.000    60.564    drawcon_inst/col_selected[7]_i_320_0[0]
    SLICE_X21Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    61.144 r  drawcon_inst/col_selected_reg[11]_i_229/O[2]
                         net (fo=35, routed)          1.040    62.184    drawcon_inst_n_1691
    SLICE_X20Y15         LUT5 (Prop_lut5_I2_O)        0.302    62.486 r  col_selected[11]_i_1075/O
                         net (fo=1, routed)           0.000    62.486    drawcon_inst/col_selected[11]_i_1047_0[0]
    SLICE_X20Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    63.126 f  drawcon_inst/col_selected_reg[11]_i_226/O[3]
                         net (fo=31, routed)          0.642    63.768    drawcon_inst/col_selected[11]_i_1076_0[3]
    SLICE_X21Y17         LUT4 (Prop_lut4_I1_O)        0.306    64.074 r  drawcon_inst/col_selected[4]_i_138/O
                         net (fo=5, routed)           0.335    64.408    drawcon_inst/col_selected[4]_i_138_n_0
    SLICE_X19Y17         LUT5 (Prop_lut5_I1_O)        0.124    64.532 r  drawcon_inst/col_selected[11]_i_1058/O
                         net (fo=1, routed)           0.000    64.532    drawcon_inst/col_selected[11]_i_1058_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    65.138 r  drawcon_inst/col_selected_reg[11]_i_223/O[3]
                         net (fo=35, routed)          1.202    66.340    drawcon_inst_n_1720
    SLICE_X19Y20         LUT5 (Prop_lut5_I2_O)        0.306    66.646 r  col_selected[11]_i_1183/O
                         net (fo=1, routed)           0.000    66.646    drawcon_inst/col_selected[7]_i_355_0[0]
    SLICE_X19Y20         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    67.226 f  drawcon_inst/col_selected_reg[11]_i_244/O[2]
                         net (fo=35, routed)          0.851    68.077    drawcon_inst/col_selected[11]_i_1184_0[2]
    SLICE_X18Y21         LUT5 (Prop_lut5_I2_O)        0.302    68.379 r  drawcon_inst/col_selected[11]_i_1166/O
                         net (fo=1, routed)           0.000    68.379    drawcon_inst/col_selected[11]_i_1166_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    68.803 f  drawcon_inst/col_selected_reg[11]_i_241/O[1]
                         net (fo=35, routed)          1.181    69.984    drawcon_inst_n_1752
    SLICE_X17Y19         LUT5 (Prop_lut5_I4_O)        0.303    70.287 r  col_selected[11]_i_1147/O
                         net (fo=1, routed)           0.000    70.287    drawcon_inst/col_selected[7]_i_341_0[0]
    SLICE_X17Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    70.867 r  drawcon_inst/col_selected_reg[11]_i_238/O[2]
                         net (fo=33, routed)          0.912    71.779    drawcon_inst_n_1766
    SLICE_X16Y17         LUT5 (Prop_lut5_I2_O)        0.302    72.081 r  col_selected[11]_i_1129/O
                         net (fo=1, routed)           0.000    72.081    drawcon_inst/col_selected[7]_i_390_0[0]
    SLICE_X16Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    72.661 r  drawcon_inst/col_selected_reg[11]_i_235/O[2]
                         net (fo=31, routed)          0.663    73.324    drawcon_inst/col_selected[11]_i_1130_0[2]
    SLICE_X16Y16         LUT4 (Prop_lut4_I1_O)        0.302    73.626 r  drawcon_inst/col_selected[4]_i_106/O
                         net (fo=7, routed)           0.657    74.283    drawcon_inst/col_selected[4]_i_106_n_0
    SLICE_X14Y17         LUT5 (Prop_lut5_I3_O)        0.124    74.407 r  drawcon_inst/col_selected[11]_i_1256/O
                         net (fo=1, routed)           0.000    74.407    drawcon_inst/col_selected[11]_i_1256_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    74.951 f  drawcon_inst/col_selected_reg[11]_i_256/O[2]
                         net (fo=33, routed)          1.003    75.954    drawcon_inst/col_selected[11]_i_1256_0[2]
    SLICE_X15Y16         LUT5 (Prop_lut5_I2_O)        0.301    76.255 r  drawcon_inst/col_selected[11]_i_1238/O
                         net (fo=1, routed)           0.000    76.255    drawcon_inst/col_selected[11]_i_1238_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    76.679 r  drawcon_inst/col_selected_reg[11]_i_253/O[1]
                         net (fo=32, routed)          1.124    77.802    drawcon_inst/col_selected[11]_i_1238_0[1]
    SLICE_X13Y15         LUT4 (Prop_lut4_I0_O)        0.303    78.105 r  drawcon_inst/col_selected[4]_i_93/O
                         net (fo=7, routed)           0.344    78.449    drawcon_inst/col_selected[4]_i_93_n_0
    SLICE_X14Y15         LUT5 (Prop_lut5_I3_O)        0.124    78.573 r  drawcon_inst/col_selected[11]_i_1220/O
                         net (fo=1, routed)           0.000    78.573    drawcon_inst/col_selected[11]_i_1220_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    79.181 r  drawcon_inst/col_selected_reg[11]_i_250/O[3]
                         net (fo=33, routed)          0.958    80.139    drawcon_inst_n_1825
    SLICE_X21Y15         LUT5 (Prop_lut5_I0_O)        0.307    80.446 r  col_selected[11]_i_1201/O
                         net (fo=1, routed)           0.000    80.446    drawcon_inst/col_selected[7]_i_418_0[0]
    SLICE_X21Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    81.086 r  drawcon_inst/col_selected_reg[11]_i_247/O[3]
                         net (fo=35, routed)          1.070    82.156    drawcon_inst_n_1840
    SLICE_X22Y13         LUT5 (Prop_lut5_I0_O)        0.306    82.462 r  col_selected[11]_i_1327/O
                         net (fo=1, routed)           0.000    82.462    drawcon_inst/col_selected[7]_i_411_0[0]
    SLICE_X22Y13         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    83.102 r  drawcon_inst/col_selected_reg[11]_i_268/O[3]
                         net (fo=31, routed)          0.740    83.842    drawcon_inst/col_selected[11]_i_1328_0[3]
    SLICE_X23Y13         LUT4 (Prop_lut4_I3_O)        0.306    84.148 r  drawcon_inst/col_selected[4]_i_101/O
                         net (fo=5, routed)           0.478    84.625    drawcon_inst/col_selected[4]_i_101_n_0
    SLICE_X23Y11         LUT5 (Prop_lut5_I4_O)        0.124    84.749 r  drawcon_inst/col_selected[11]_i_1310/O
                         net (fo=1, routed)           0.000    84.749    drawcon_inst/col_selected[11]_i_1310_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    85.355 r  drawcon_inst/col_selected_reg[11]_i_265/O[3]
                         net (fo=33, routed)          0.877    86.233    drawcon_inst_n_1870
    SLICE_X21Y11         LUT5 (Prop_lut5_I0_O)        0.306    86.539 r  col_selected[11]_i_1291/O
                         net (fo=1, routed)           0.000    86.539    drawcon_inst/col_selected[7]_i_397_0[0]
    SLICE_X21Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    87.179 r  drawcon_inst/col_selected_reg[11]_i_262/O[3]
                         net (fo=32, routed)          0.832    88.011    drawcon_inst/col_selected[11]_i_1292_0[3]
    SLICE_X21Y8          LUT4 (Prop_lut4_I3_O)        0.306    88.317 r  drawcon_inst/col_selected[4]_i_97/O
                         net (fo=5, routed)           0.445    88.762    drawcon_inst/col_selected[4]_i_97_n_0
    SLICE_X22Y9          LUT5 (Prop_lut5_I3_O)        0.124    88.886 r  drawcon_inst/col_selected[11]_i_1274/O
                         net (fo=1, routed)           0.000    88.886    drawcon_inst/col_selected[11]_i_1274_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    89.433 r  drawcon_inst/col_selected_reg[11]_i_259/O[2]
                         net (fo=33, routed)          0.930    90.364    drawcon_inst_n_1901
    SLICE_X20Y9          LUT5 (Prop_lut5_I2_O)        0.302    90.666 r  col_selected[11]_i_967/O
                         net (fo=1, routed)           0.000    90.666    drawcon_inst/col_selected[11]_i_939_0[0]
    SLICE_X20Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    91.246 r  drawcon_inst/col_selected_reg[11]_i_208/O[2]
                         net (fo=33, routed)          0.913    92.159    drawcon_inst_n_1916
    SLICE_X19Y11         LUT5 (Prop_lut5_I2_O)        0.302    92.461 r  col_selected[11]_i_949/O
                         net (fo=1, routed)           0.000    92.461    drawcon_inst/col_selected[7]_i_243_0[0]
    SLICE_X19Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    93.041 f  drawcon_inst/col_selected_reg[11]_i_205/O[2]
                         net (fo=31, routed)          0.511    93.552    drawcon_inst/col_selected[11]_i_950_0[2]
    SLICE_X18Y12         LUT2 (Prop_lut2_I0_O)        0.302    93.854 f  drawcon_inst/col_selected[4]_i_143/O
                         net (fo=4, routed)           0.610    94.464    drawcon_inst/col_selected[4]_i_143_n_0
    SLICE_X19Y13         LUT6 (Prop_lut6_I4_O)        0.124    94.588 r  drawcon_inst/col_selected[11]_i_932/O
                         net (fo=1, routed)           0.000    94.588    drawcon_inst/col_selected[11]_i_932_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    95.194 r  drawcon_inst/col_selected_reg[11]_i_202/O[3]
                         net (fo=36, routed)          0.954    96.149    drawcon_inst_n_1945
    SLICE_X17Y13         LUT5 (Prop_lut5_I1_O)        0.306    96.455 r  col_selected[11]_i_913/O
                         net (fo=1, routed)           0.000    96.455    drawcon_inst/col_selected[11]_i_1029_0[0]
    SLICE_X17Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    97.035 f  drawcon_inst/col_selected_reg[11]_i_199/O[2]
                         net (fo=33, routed)          0.781    97.816    drawcon_inst/col_selected[11]_i_914_0[2]
    SLICE_X18Y12         LUT4 (Prop_lut4_I1_O)        0.302    98.118 f  drawcon_inst/col_selected[4]_i_117/O
                         net (fo=5, routed)           0.330    98.448    drawcon_inst/col_selected[4]_i_117_n_0
    SLICE_X16Y12         LUT6 (Prop_lut6_I1_O)        0.124    98.572 r  drawcon_inst/col_selected[11]_i_1040/O
                         net (fo=1, routed)           0.000    98.572    drawcon_inst/col_selected[11]_i_1040_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    99.178 r  drawcon_inst/col_selected_reg[11]_i_220/O[3]
                         net (fo=31, routed)          0.960   100.137    drawcon_inst/col_selected[11]_i_1040_0[3]
    SLICE_X13Y12         LUT4 (Prop_lut4_I3_O)        0.306   100.443 r  drawcon_inst/col_selected[4]_i_119/O
                         net (fo=3, routed)           0.419   100.862    drawcon_inst/col_selected[4]_i_119_n_0
    SLICE_X15Y12         LUT6 (Prop_lut6_I4_O)        0.124   100.986 r  drawcon_inst/col_selected[11]_i_1022/O
                         net (fo=1, routed)           0.000   100.986    drawcon_inst/col_selected[11]_i_1022_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606   101.592 f  drawcon_inst/col_selected_reg[11]_i_217/O[3]
                         net (fo=34, routed)          1.043   102.635    drawcon_inst/col_selected[11]_i_1022_0[3]
    SLICE_X15Y10         LUT5 (Prop_lut5_I2_O)        0.306   102.941 r  drawcon_inst/col_selected[11]_i_1004/O
                         net (fo=1, routed)           0.000   102.941    drawcon_inst/col_selected[11]_i_1004_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606   103.547 r  drawcon_inst/col_selected_reg[11]_i_214/O[3]
                         net (fo=33, routed)          0.946   104.492    drawcon_inst_n_2005
    SLICE_X15Y8          LUT5 (Prop_lut5_I0_O)        0.306   104.798 r  col_selected[11]_i_985/O
                         net (fo=1, routed)           0.000   104.798    drawcon_inst/col_selected[7]_i_306_0[0]
    SLICE_X15Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   105.438 r  drawcon_inst/col_selected_reg[11]_i_211/O[3]
                         net (fo=35, routed)          0.786   106.224    drawcon_inst_n_2020
    SLICE_X16Y8          LUT5 (Prop_lut5_I0_O)        0.306   106.530 r  tcol[4]_i_91/O
                         net (fo=1, routed)           0.000   106.530    drawcon_inst/col_selected[11]_i_859_0[0]
    SLICE_X16Y8          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   107.110 r  drawcon_inst/tcol_reg[4]_i_49/O[2]
                         net (fo=33, routed)          0.962   108.072    drawcon_inst_n_2036
    SLICE_X17Y8          LUT5 (Prop_lut5_I3_O)        0.302   108.374 r  tcol[4]_i_99/O
                         net (fo=1, routed)           0.000   108.374    drawcon_inst/col_selected[11]_i_848_0[0]
    SLICE_X17Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   109.014 r  drawcon_inst/tcol_reg[4]_i_54/O[3]
                         net (fo=35, routed)          1.099   110.113    drawcon_inst_n_2050
    SLICE_X18Y8          LUT5 (Prop_lut5_I4_O)        0.306   110.419 r  tcol[4]_i_60/O
                         net (fo=1, routed)           0.000   110.419    drawcon_inst/tcol[4]_i_103_0[0]
    SLICE_X18Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   111.059 r  drawcon_inst/tcol_reg[4]_i_29/O[3]
                         net (fo=31, routed)          0.777   111.835    drawcon_inst/tcol[4]_i_61_0[3]
    SLICE_X21Y7          LUT4 (Prop_lut4_I3_O)        0.306   112.141 r  drawcon_inst/tcol[4]_i_28/O
                         net (fo=5, routed)           0.342   112.483    drawcon_inst/tcol[4]_i_28_n_0
    SLICE_X19Y7          LUT5 (Prop_lut5_I3_O)        0.124   112.607 r  drawcon_inst/tcol[4]_i_68/O
                         net (fo=1, routed)           0.000   112.607    drawcon_inst/tcol[4]_i_68_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606   113.213 f  drawcon_inst/tcol_reg[4]_i_31/O[3]
                         net (fo=35, routed)          0.960   114.173    drawcon_inst/tcol[4]_i_68_0[3]
    SLICE_X23Y7          LUT5 (Prop_lut5_I1_O)        0.306   114.479 r  drawcon_inst/tcol[4]_i_38/O
                         net (fo=1, routed)           0.000   114.479    drawcon_inst/tcol[4]_i_38_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   114.903 r  drawcon_inst/tcol_reg[4]_i_11/O[1]
                         net (fo=32, routed)          0.782   115.685    drawcon_inst/tcol[4]_i_38_0[1]
    SLICE_X21Y7          LUT4 (Prop_lut4_I0_O)        0.303   115.988 r  drawcon_inst/tcol[4]_i_10/O
                         net (fo=7, routed)           0.759   116.747    drawcon_inst/tcol[4]_i_10_n_0
    SLICE_X24Y8          LUT5 (Prop_lut5_I3_O)        0.124   116.871 r  drawcon_inst/tcol[4]_i_45/O
                         net (fo=1, routed)           0.000   116.871    drawcon_inst/tcol[4]_i_45_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606   117.477 f  drawcon_inst/tcol_reg[4]_i_12/O[3]
                         net (fo=33, routed)          1.155   118.632    drawcon_inst_n_2110
    SLICE_X26Y7          LUT5 (Prop_lut5_I3_O)        0.336   118.968 r  tcol[4]_i_14/O
                         net (fo=1, routed)           0.000   118.968    drawcon_inst/tcol[11]_i_39[1]
    SLICE_X26Y7          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401   119.369 r  drawcon_inst/tcol_reg[4]_i_5/O[3]
                         net (fo=33, routed)          1.119   120.488    drawcon_inst_n_2125
    SLICE_X27Y8          LUT6 (Prop_lut6_I1_O)        0.306   120.794 r  tcol[11]_i_28/O
                         net (fo=1, routed)           0.475   121.270    drawcon_inst/tcol[11]_i_18[2]
    SLICE_X27Y7          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615   121.885 r  drawcon_inst/tcol_reg[11]_i_23/O[3]
                         net (fo=3, routed)           0.957   122.841    drawcon_inst/tcol[11]_i_32[3]
    SLICE_X26Y4          LUT6 (Prop_lut6_I5_O)        0.306   123.147 f  drawcon_inst/col_selected[11]_i_65/O
                         net (fo=2, routed)           0.308   123.455    drawcon_inst/colour_picker_inst/col_selected_reg[11]_i_10_4
    SLICE_X27Y3          LUT6 (Prop_lut6_I0_O)        0.124   123.579 f  drawcon_inst/colour_picker_inst/col_selected[11]_i_23/O
                         net (fo=1, routed)           0.000   123.579    drawcon_inst/colour_picker_inst/col_selected[11]_i_23_n_0
    SLICE_X27Y3          MUXF7 (Prop_muxf7_I1_O)      0.217   123.796 f  drawcon_inst/colour_picker_inst/col_selected_reg[11]_i_10/O
                         net (fo=1, routed)           0.305   124.101    drawcon_inst/colour_picker_inst/col_selected_reg[11]_i_10_n_0
    SLICE_X25Y2          LUT6 (Prop_lut6_I0_O)        0.299   124.400 r  drawcon_inst/colour_picker_inst/col_selected[11]_i_5/O
                         net (fo=1, routed)           0.295   124.695    drawcon_inst/colour_picker_inst/col_selected[11]_i_5_n_0
    SLICE_X26Y2          LUT5 (Prop_lut5_I0_O)        0.124   124.819 r  drawcon_inst/colour_picker_inst/col_selected[11]_i_2/O
                         net (fo=3, routed)           0.352   125.171    drawcon_inst/D[6]
    SLICE_X26Y2          FDRE                                         r  drawcon_inst/col_selected_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_106_clk_wiz_0 rise edge)
                                                      9.408     9.408 r  
    E3                   IBUF                         0.000     9.408 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.162    10.570    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.246 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.885    clock_gen_inst/clk_wiz_instance/inst/clk_106_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.976 r  clock_gen_inst/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=2243, routed)        1.689     6.665    drawcon_inst/clk_106
    SLICE_X26Y2          FDRE                                         r  drawcon_inst/col_selected_reg[11]/C
                         clock pessimism              0.497     7.162    
                         clock uncertainty           -0.164     6.999    
    SLICE_X26Y2          FDRE (Setup_fdre_C_D)       -0.081     6.918    drawcon_inst/col_selected_reg[11]
  -------------------------------------------------------------------
                         required time                          6.918    
                         arrival time                        -125.170    
  -------------------------------------------------------------------
                         slack                               -118.253    

Slack (VIOLATED) :        -118.128ns  (required time - arrival time)
  Source:                 drawcon_inst/tcol_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_106_clk_wiz_0  {rise@0.000ns fall@4.704ns period=9.408ns})
  Destination:            drawcon_inst/pixel_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_106_clk_wiz_0  {rise@0.000ns fall@4.704ns period=9.408ns})
  Path Group:             clk_106_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.408ns  (clk_106_clk_wiz_0 rise@9.408ns - clk_106_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        127.395ns  (logic 58.946ns (46.270%)  route 68.449ns (53.730%))
  Logic Levels:           151  (CARRY4=64 LUT1=1 LUT2=1 LUT4=16 LUT5=58 LUT6=9 MUXF7=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.747ns = ( 6.661 - 9.408 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.319ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_106_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_gen_inst/clk_wiz_instance/inst/clk_106_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_gen_inst/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=2243, routed)        1.813    -2.208    drawcon_inst/clk_106
    SLICE_X37Y6          FDRE                                         r  drawcon_inst/tcol_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDRE (Prop_fdre_C_Q)         0.456    -1.752 f  drawcon_inst/tcol_reg[5]/Q
                         net (fo=6, routed)           0.457    -1.295    drawcon_inst/tcol[5]
    SLICE_X34Y6          LUT1 (Prop_lut1_I0_O)        0.124    -1.171 r  drawcon_inst/col_selected[11]_i_831/O
                         net (fo=1, routed)           0.000    -1.171    drawcon_inst/col_selected[11]_i_831_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    -0.528 r  drawcon_inst/col_selected_reg[11]_i_184/O[3]
                         net (fo=33, routed)          0.889     0.361    drawcon_inst_n_1210
    SLICE_X35Y8          LUT5 (Prop_lut5_I0_O)        0.307     0.668 r  col_selected[11]_i_819/O
                         net (fo=1, routed)           0.000     0.668    drawcon_inst/S[0]
    SLICE_X35Y8          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.248 r  drawcon_inst/col_selected_reg[11]_i_181/O[2]
                         net (fo=35, routed)          0.937     2.184    drawcon_inst_n_1226
    SLICE_X33Y8          LUT5 (Prop_lut5_I1_O)        0.302     2.486 r  col_selected[11]_i_801/O
                         net (fo=1, routed)           0.000     2.486    drawcon_inst/col_selected[7]_i_212_0[0]
    SLICE_X33Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     3.126 f  drawcon_inst/col_selected_reg[11]_i_178/O[3]
                         net (fo=33, routed)          0.908     4.035    drawcon_inst/col_selected[11]_i_802_0[3]
    SLICE_X33Y10         LUT5 (Prop_lut5_I1_O)        0.306     4.341 r  drawcon_inst/col_selected[11]_i_784/O
                         net (fo=1, routed)           0.000     4.341    drawcon_inst/col_selected[11]_i_784_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.765 r  drawcon_inst/col_selected_reg[11]_i_175/O[1]
                         net (fo=31, routed)          0.714     5.479    drawcon_inst/col_selected[11]_i_784_0[1]
    SLICE_X32Y9          LUT4 (Prop_lut4_I0_O)        0.303     5.782 r  drawcon_inst/col_selected[4]_i_76/O
                         net (fo=7, routed)           0.390     6.172    drawcon_inst/col_selected[4]_i_76_n_0
    SLICE_X34Y10         LUT5 (Prop_lut5_I3_O)        0.124     6.296 r  drawcon_inst/col_selected[11]_i_766/O
                         net (fo=1, routed)           0.000     6.296    drawcon_inst/col_selected[11]_i_766_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     6.904 f  drawcon_inst/col_selected_reg[11]_i_172/O[3]
                         net (fo=31, routed)          0.734     7.638    drawcon_inst/col_selected[11]_i_766_0[3]
    SLICE_X37Y9          LUT4 (Prop_lut4_I3_O)        0.307     7.945 f  drawcon_inst/col_selected[4]_i_77/O
                         net (fo=4, routed)           0.821     8.766    drawcon_inst/col_selected[4]_i_77_n_0
    SLICE_X37Y10         LUT5 (Prop_lut5_I4_O)        0.124     8.890 r  drawcon_inst/col_selected[7]_i_202/O
                         net (fo=1, routed)           0.000     8.890    drawcon_inst/col_selected[7]_i_202_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.437 r  drawcon_inst/col_selected_reg[7]_i_100/O[2]
                         net (fo=5, routed)           1.110    10.547    drawcon_inst_n_1294
    SLICE_X37Y12         LUT5 (Prop_lut5_I4_O)        0.332    10.879 r  col_selected[11]_i_725/O
                         net (fo=1, routed)           0.000    10.879    drawcon_inst/col_selected[7]_i_184[1]
    SLICE_X37Y12         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    11.280 r  drawcon_inst/col_selected_reg[11]_i_166/O[3]
                         net (fo=33, routed)          0.916    12.197    drawcon_inst_n_1300
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.306    12.503 r  col_selected[11]_i_711/O
                         net (fo=1, routed)           0.000    12.503    drawcon_inst/col_selected[7]_i_177_0[0]
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.143 r  drawcon_inst/col_selected_reg[11]_i_163/O[3]
                         net (fo=33, routed)          0.889    14.031    drawcon_inst_n_1315
    SLICE_X33Y12         LUT5 (Prop_lut5_I0_O)        0.306    14.337 r  col_selected[11]_i_693/O
                         net (fo=1, routed)           0.000    14.337    drawcon_inst/col_selected[7]_i_170_0[0]
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.917 r  drawcon_inst/col_selected_reg[11]_i_160/O[2]
                         net (fo=31, routed)          0.615    15.532    drawcon_inst/col_selected[11]_i_694_0[2]
    SLICE_X31Y12         LUT4 (Prop_lut4_I1_O)        0.302    15.834 r  drawcon_inst/col_selected[4]_i_67/O
                         net (fo=7, routed)           0.340    16.174    drawcon_inst/col_selected[4]_i_67_n_0
    SLICE_X32Y12         LUT5 (Prop_lut5_I3_O)        0.124    16.298 r  drawcon_inst/col_selected[11]_i_676/O
                         net (fo=1, routed)           0.000    16.298    drawcon_inst/col_selected[11]_i_676_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.845 r  drawcon_inst/col_selected_reg[11]_i_157/O[2]
                         net (fo=33, routed)          1.019    17.864    drawcon_inst_n_1346
    SLICE_X31Y13         LUT5 (Prop_lut5_I2_O)        0.302    18.166 r  col_selected[11]_i_657/O
                         net (fo=1, routed)           0.000    18.166    drawcon_inst/col_selected[7]_i_156_0[0]
    SLICE_X31Y13         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.806 f  drawcon_inst/col_selected_reg[11]_i_154/O[3]
                         net (fo=36, routed)          1.033    19.840    drawcon_inst/col_selected[11]_i_658_0[3]
    SLICE_X34Y14         LUT5 (Prop_lut5_I3_O)        0.306    20.146 r  drawcon_inst/col_selected[11]_i_640/O
                         net (fo=1, routed)           0.000    20.146    drawcon_inst/col_selected[11]_i_640_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    20.754 f  drawcon_inst/col_selected_reg[11]_i_151/O[3]
                         net (fo=33, routed)          0.978    21.732    drawcon_inst_n_1375
    SLICE_X35Y14         LUT5 (Prop_lut5_I1_O)        0.337    22.069 r  col_selected[11]_i_617/O
                         net (fo=1, routed)           0.000    22.069    drawcon_inst/col_selected[7]_i_142[1]
    SLICE_X35Y14         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    22.470 r  drawcon_inst/col_selected_reg[11]_i_148/O[3]
                         net (fo=35, routed)          1.035    23.506    drawcon_inst_n_1390
    SLICE_X34Y16         LUT5 (Prop_lut5_I0_O)        0.306    23.812 r  col_selected[11]_i_603/O
                         net (fo=1, routed)           0.000    23.812    drawcon_inst/col_selected[7]_i_135_0[0]
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    24.390 r  drawcon_inst/col_selected_reg[11]_i_145/O[2]
                         net (fo=31, routed)          0.696    25.085    drawcon_inst/col_selected[11]_i_604_0[2]
    SLICE_X31Y16         LUT4 (Prop_lut4_I1_O)        0.301    25.386 r  drawcon_inst/col_selected[11]_i_1450/O
                         net (fo=5, routed)           0.575    25.961    drawcon_inst/col_selected[11]_i_1450_n_0
    SLICE_X33Y14         LUT5 (Prop_lut5_I3_O)        0.124    26.085 r  drawcon_inst/col_selected[11]_i_586/O
                         net (fo=1, routed)           0.000    26.085    drawcon_inst/col_selected[11]_i_586_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.691 r  drawcon_inst/col_selected_reg[11]_i_142/O[3]
                         net (fo=35, routed)          1.200    27.892    drawcon_inst_n_1420
    SLICE_X34Y18         LUT5 (Prop_lut5_I0_O)        0.306    28.198 r  col_selected[11]_i_1390/O
                         net (fo=1, routed)           0.000    28.198    drawcon_inst/col_selected[11]_i_1380_0[0]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.776 r  drawcon_inst/col_selected_reg[11]_i_403/O[2]
                         net (fo=5, routed)           0.748    29.524    drawcon_inst_n_1444
    SLICE_X32Y17         LUT5 (Prop_lut5_I4_O)        0.330    29.854 r  col_selected[11]_i_392/O
                         net (fo=1, routed)           0.000    29.854    drawcon_inst/col_selected[11]_i_1373[1]
    SLICE_X32Y17         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    30.255 f  drawcon_inst/col_selected_reg[11]_i_112/O[3]
                         net (fo=33, routed)          1.244    31.499    drawcon_inst/col_selected[11]_i_397_0[3]
    SLICE_X31Y22         LUT5 (Prop_lut5_I0_O)        0.306    31.805 r  drawcon_inst/col_selected[11]_i_1377/O
                         net (fo=1, routed)           0.000    31.805    drawcon_inst/data17[4]
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    32.229 f  drawcon_inst/col_selected_reg[11]_i_365/O[1]
                         net (fo=5, routed)           0.794    33.023    drawcon_inst_n_1475
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.303    33.326 r  col_selected[11]_i_358/O
                         net (fo=1, routed)           0.000    33.326    drawcon_inst/col_selected[11]_i_329_0[0]
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    33.966 f  drawcon_inst/col_selected_reg[11]_i_106/O[3]
                         net (fo=31, routed)          0.659    34.625    drawcon_inst/col_selected[11]_i_359_0[3]
    SLICE_X30Y19         LUT4 (Prop_lut4_I3_O)        0.306    34.931 f  drawcon_inst/col_selected[4]_i_81/O
                         net (fo=7, routed)           0.353    35.284    drawcon_inst/col_selected[4]_i_81_n_0
    SLICE_X30Y17         LUT5 (Prop_lut5_I3_O)        0.124    35.408 r  drawcon_inst/col_selected[11]_i_340/O
                         net (fo=1, routed)           0.000    35.408    drawcon_inst/col_selected[11]_i_340_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    36.016 r  drawcon_inst/col_selected_reg[11]_i_103/O[3]
                         net (fo=33, routed)          1.061    37.078    drawcon_inst_n_1495
    SLICE_X27Y18         LUT5 (Prop_lut5_I0_O)        0.307    37.385 r  col_selected[11]_i_320/O
                         net (fo=1, routed)           0.000    37.385    drawcon_inst/col_selected[11]_i_1344_0[0]
    SLICE_X27Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.025 r  drawcon_inst/col_selected_reg[11]_i_100/O[3]
                         net (fo=36, routed)          1.242    39.267    drawcon_inst_n_1510
    SLICE_X30Y14         LUT5 (Prop_lut5_I0_O)        0.306    39.573 r  col_selected[11]_i_1347/O
                         net (fo=1, routed)           0.000    39.573    drawcon_inst/col_selected[11]_i_1336_2[0]
    SLICE_X30Y14         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    40.216 f  drawcon_inst/col_selected_reg[11]_i_289/O[3]
                         net (fo=5, routed)           1.047    41.263    drawcon_inst_n_1533
    SLICE_X29Y14         LUT5 (Prop_lut5_I4_O)        0.307    41.570 r  col_selected[11]_i_280/O
                         net (fo=1, routed)           0.000    41.570    drawcon_inst/col_selected[11]_i_1444_0[2]
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    41.818 f  drawcon_inst/col_selected_reg[11]_i_94/O[3]
                         net (fo=33, routed)          0.677    42.495    drawcon_inst/col_selected[11]_i_283_0[3]
    SLICE_X28Y15         LUT5 (Prop_lut5_I0_O)        0.306    42.801 r  drawcon_inst/col_selected[11]_i_568/O
                         net (fo=1, routed)           0.000    42.801    drawcon_inst/col_selected[11]_i_568_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    43.225 r  drawcon_inst/col_selected_reg[11]_i_139/O[1]
                         net (fo=31, routed)          0.826    44.051    drawcon_inst/col_selected[11]_i_568_0[1]
    SLICE_X29Y13         LUT4 (Prop_lut4_I0_O)        0.303    44.354 r  drawcon_inst/col_selected[4]_i_91/O
                         net (fo=5, routed)           0.466    44.820    drawcon_inst/col_selected[4]_i_91_n_0
    SLICE_X27Y13         LUT5 (Prop_lut5_I4_O)        0.124    44.944 r  drawcon_inst/col_selected[11]_i_549/O
                         net (fo=1, routed)           0.000    44.944    drawcon_inst/col_selected[11]_i_549_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    45.368 f  drawcon_inst/col_selected_reg[11]_i_136/O[1]
                         net (fo=33, routed)          1.254    46.622    drawcon_inst_n_1572
    SLICE_X28Y9          LUT5 (Prop_lut5_I1_O)        0.303    46.925 r  col_selected[11]_i_529/O
                         net (fo=1, routed)           0.000    46.925    drawcon_inst/col_selected[11]_i_1423_0[0]
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    47.565 r  drawcon_inst/col_selected_reg[11]_i_133/O[3]
                         net (fo=35, routed)          1.069    48.634    drawcon_inst_n_1585
    SLICE_X30Y10         LUT5 (Prop_lut5_I0_O)        0.306    48.940 r  col_selected[11]_i_510/O
                         net (fo=1, routed)           0.000    48.940    drawcon_inst/col_selected[11]_i_1416_0[0]
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    49.583 r  drawcon_inst/col_selected_reg[11]_i_130/O[3]
                         net (fo=33, routed)          1.091    50.674    drawcon_inst_n_1600
    SLICE_X26Y11         LUT5 (Prop_lut5_I0_O)        0.307    50.981 r  col_selected[11]_i_491/O
                         net (fo=1, routed)           0.000    50.981    drawcon_inst/col_selected[11]_i_462_0[0]
    SLICE_X26Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    51.561 f  drawcon_inst/col_selected_reg[11]_i_127/O[2]
                         net (fo=33, routed)          1.126    52.687    drawcon_inst/col_selected[11]_i_492_0[2]
    SLICE_X24Y15         LUT5 (Prop_lut5_I2_O)        0.302    52.989 r  drawcon_inst/col_selected[11]_i_473/O
                         net (fo=1, routed)           0.000    52.989    drawcon_inst/col_selected[11]_i_473_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    53.595 f  drawcon_inst/col_selected_reg[11]_i_124/O[3]
                         net (fo=31, routed)          0.770    54.365    drawcon_inst/col_selected[11]_i_473_0[3]
    SLICE_X24Y17         LUT4 (Prop_lut4_I3_O)        0.306    54.671 f  drawcon_inst/col_selected[4]_i_85/O
                         net (fo=7, routed)           0.469    55.141    drawcon_inst/col_selected[4]_i_85_n_0
    SLICE_X23Y18         LUT5 (Prop_lut5_I3_O)        0.124    55.265 r  drawcon_inst/col_selected[11]_i_454/O
                         net (fo=1, routed)           0.000    55.265    drawcon_inst/col_selected[11]_i_454_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    55.871 r  drawcon_inst/col_selected_reg[11]_i_121/O[3]
                         net (fo=33, routed)          0.729    56.599    drawcon_inst_n_1645
    SLICE_X24Y18         LUT5 (Prop_lut5_I0_O)        0.306    56.905 r  col_selected[11]_i_434/O
                         net (fo=1, routed)           0.000    56.905    drawcon_inst/col_selected[7]_i_334_0[0]
    SLICE_X24Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    57.485 f  drawcon_inst/col_selected_reg[11]_i_118/O[2]
                         net (fo=37, routed)          1.008    58.493    drawcon_inst/col_selected[11]_i_435_0[2]
    SLICE_X22Y18         LUT5 (Prop_lut5_I2_O)        0.302    58.795 r  drawcon_inst/col_selected[11]_i_1112/O
                         net (fo=1, routed)           0.000    58.795    drawcon_inst/col_selected[11]_i_1112_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    59.342 r  drawcon_inst/col_selected_reg[11]_i_232/O[2]
                         net (fo=33, routed)          0.920    60.262    drawcon_inst_n_1676
    SLICE_X21Y18         LUT5 (Prop_lut5_I2_O)        0.302    60.564 r  col_selected[11]_i_1093/O
                         net (fo=1, routed)           0.000    60.564    drawcon_inst/col_selected[7]_i_320_0[0]
    SLICE_X21Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    61.144 r  drawcon_inst/col_selected_reg[11]_i_229/O[2]
                         net (fo=35, routed)          1.040    62.184    drawcon_inst_n_1691
    SLICE_X20Y15         LUT5 (Prop_lut5_I2_O)        0.302    62.486 r  col_selected[11]_i_1075/O
                         net (fo=1, routed)           0.000    62.486    drawcon_inst/col_selected[11]_i_1047_0[0]
    SLICE_X20Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    63.126 f  drawcon_inst/col_selected_reg[11]_i_226/O[3]
                         net (fo=31, routed)          0.642    63.768    drawcon_inst/col_selected[11]_i_1076_0[3]
    SLICE_X21Y17         LUT4 (Prop_lut4_I1_O)        0.306    64.074 r  drawcon_inst/col_selected[4]_i_138/O
                         net (fo=5, routed)           0.335    64.408    drawcon_inst/col_selected[4]_i_138_n_0
    SLICE_X19Y17         LUT5 (Prop_lut5_I1_O)        0.124    64.532 r  drawcon_inst/col_selected[11]_i_1058/O
                         net (fo=1, routed)           0.000    64.532    drawcon_inst/col_selected[11]_i_1058_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    65.138 r  drawcon_inst/col_selected_reg[11]_i_223/O[3]
                         net (fo=35, routed)          1.202    66.340    drawcon_inst_n_1720
    SLICE_X19Y20         LUT5 (Prop_lut5_I2_O)        0.306    66.646 r  col_selected[11]_i_1183/O
                         net (fo=1, routed)           0.000    66.646    drawcon_inst/col_selected[7]_i_355_0[0]
    SLICE_X19Y20         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    67.226 f  drawcon_inst/col_selected_reg[11]_i_244/O[2]
                         net (fo=35, routed)          0.851    68.077    drawcon_inst/col_selected[11]_i_1184_0[2]
    SLICE_X18Y21         LUT5 (Prop_lut5_I2_O)        0.302    68.379 r  drawcon_inst/col_selected[11]_i_1166/O
                         net (fo=1, routed)           0.000    68.379    drawcon_inst/col_selected[11]_i_1166_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    68.803 f  drawcon_inst/col_selected_reg[11]_i_241/O[1]
                         net (fo=35, routed)          1.181    69.984    drawcon_inst_n_1752
    SLICE_X17Y19         LUT5 (Prop_lut5_I4_O)        0.303    70.287 r  col_selected[11]_i_1147/O
                         net (fo=1, routed)           0.000    70.287    drawcon_inst/col_selected[7]_i_341_0[0]
    SLICE_X17Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    70.867 r  drawcon_inst/col_selected_reg[11]_i_238/O[2]
                         net (fo=33, routed)          0.912    71.779    drawcon_inst_n_1766
    SLICE_X16Y17         LUT5 (Prop_lut5_I2_O)        0.302    72.081 r  col_selected[11]_i_1129/O
                         net (fo=1, routed)           0.000    72.081    drawcon_inst/col_selected[7]_i_390_0[0]
    SLICE_X16Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    72.661 r  drawcon_inst/col_selected_reg[11]_i_235/O[2]
                         net (fo=31, routed)          0.663    73.324    drawcon_inst/col_selected[11]_i_1130_0[2]
    SLICE_X16Y16         LUT4 (Prop_lut4_I1_O)        0.302    73.626 r  drawcon_inst/col_selected[4]_i_106/O
                         net (fo=7, routed)           0.657    74.283    drawcon_inst/col_selected[4]_i_106_n_0
    SLICE_X14Y17         LUT5 (Prop_lut5_I3_O)        0.124    74.407 r  drawcon_inst/col_selected[11]_i_1256/O
                         net (fo=1, routed)           0.000    74.407    drawcon_inst/col_selected[11]_i_1256_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    74.951 f  drawcon_inst/col_selected_reg[11]_i_256/O[2]
                         net (fo=33, routed)          1.003    75.954    drawcon_inst/col_selected[11]_i_1256_0[2]
    SLICE_X15Y16         LUT5 (Prop_lut5_I2_O)        0.301    76.255 r  drawcon_inst/col_selected[11]_i_1238/O
                         net (fo=1, routed)           0.000    76.255    drawcon_inst/col_selected[11]_i_1238_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    76.679 r  drawcon_inst/col_selected_reg[11]_i_253/O[1]
                         net (fo=32, routed)          1.124    77.802    drawcon_inst/col_selected[11]_i_1238_0[1]
    SLICE_X13Y15         LUT4 (Prop_lut4_I0_O)        0.303    78.105 r  drawcon_inst/col_selected[4]_i_93/O
                         net (fo=7, routed)           0.344    78.449    drawcon_inst/col_selected[4]_i_93_n_0
    SLICE_X14Y15         LUT5 (Prop_lut5_I3_O)        0.124    78.573 r  drawcon_inst/col_selected[11]_i_1220/O
                         net (fo=1, routed)           0.000    78.573    drawcon_inst/col_selected[11]_i_1220_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    79.181 r  drawcon_inst/col_selected_reg[11]_i_250/O[3]
                         net (fo=33, routed)          0.958    80.139    drawcon_inst_n_1825
    SLICE_X21Y15         LUT5 (Prop_lut5_I0_O)        0.307    80.446 r  col_selected[11]_i_1201/O
                         net (fo=1, routed)           0.000    80.446    drawcon_inst/col_selected[7]_i_418_0[0]
    SLICE_X21Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    81.086 r  drawcon_inst/col_selected_reg[11]_i_247/O[3]
                         net (fo=35, routed)          1.070    82.156    drawcon_inst_n_1840
    SLICE_X22Y13         LUT5 (Prop_lut5_I0_O)        0.306    82.462 r  col_selected[11]_i_1327/O
                         net (fo=1, routed)           0.000    82.462    drawcon_inst/col_selected[7]_i_411_0[0]
    SLICE_X22Y13         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    83.102 r  drawcon_inst/col_selected_reg[11]_i_268/O[3]
                         net (fo=31, routed)          0.740    83.842    drawcon_inst/col_selected[11]_i_1328_0[3]
    SLICE_X23Y13         LUT4 (Prop_lut4_I3_O)        0.306    84.148 r  drawcon_inst/col_selected[4]_i_101/O
                         net (fo=5, routed)           0.478    84.625    drawcon_inst/col_selected[4]_i_101_n_0
    SLICE_X23Y11         LUT5 (Prop_lut5_I4_O)        0.124    84.749 r  drawcon_inst/col_selected[11]_i_1310/O
                         net (fo=1, routed)           0.000    84.749    drawcon_inst/col_selected[11]_i_1310_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    85.355 r  drawcon_inst/col_selected_reg[11]_i_265/O[3]
                         net (fo=33, routed)          0.877    86.233    drawcon_inst_n_1870
    SLICE_X21Y11         LUT5 (Prop_lut5_I0_O)        0.306    86.539 r  col_selected[11]_i_1291/O
                         net (fo=1, routed)           0.000    86.539    drawcon_inst/col_selected[7]_i_397_0[0]
    SLICE_X21Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    87.179 r  drawcon_inst/col_selected_reg[11]_i_262/O[3]
                         net (fo=32, routed)          0.832    88.011    drawcon_inst/col_selected[11]_i_1292_0[3]
    SLICE_X21Y8          LUT4 (Prop_lut4_I3_O)        0.306    88.317 r  drawcon_inst/col_selected[4]_i_97/O
                         net (fo=5, routed)           0.445    88.762    drawcon_inst/col_selected[4]_i_97_n_0
    SLICE_X22Y9          LUT5 (Prop_lut5_I3_O)        0.124    88.886 r  drawcon_inst/col_selected[11]_i_1274/O
                         net (fo=1, routed)           0.000    88.886    drawcon_inst/col_selected[11]_i_1274_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    89.433 r  drawcon_inst/col_selected_reg[11]_i_259/O[2]
                         net (fo=33, routed)          0.930    90.364    drawcon_inst_n_1901
    SLICE_X20Y9          LUT5 (Prop_lut5_I2_O)        0.302    90.666 r  col_selected[11]_i_967/O
                         net (fo=1, routed)           0.000    90.666    drawcon_inst/col_selected[11]_i_939_0[0]
    SLICE_X20Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    91.246 r  drawcon_inst/col_selected_reg[11]_i_208/O[2]
                         net (fo=33, routed)          0.913    92.159    drawcon_inst_n_1916
    SLICE_X19Y11         LUT5 (Prop_lut5_I2_O)        0.302    92.461 r  col_selected[11]_i_949/O
                         net (fo=1, routed)           0.000    92.461    drawcon_inst/col_selected[7]_i_243_0[0]
    SLICE_X19Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    93.041 f  drawcon_inst/col_selected_reg[11]_i_205/O[2]
                         net (fo=31, routed)          0.511    93.552    drawcon_inst/col_selected[11]_i_950_0[2]
    SLICE_X18Y12         LUT2 (Prop_lut2_I0_O)        0.302    93.854 f  drawcon_inst/col_selected[4]_i_143/O
                         net (fo=4, routed)           0.610    94.464    drawcon_inst/col_selected[4]_i_143_n_0
    SLICE_X19Y13         LUT6 (Prop_lut6_I4_O)        0.124    94.588 r  drawcon_inst/col_selected[11]_i_932/O
                         net (fo=1, routed)           0.000    94.588    drawcon_inst/col_selected[11]_i_932_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    95.194 r  drawcon_inst/col_selected_reg[11]_i_202/O[3]
                         net (fo=36, routed)          0.954    96.149    drawcon_inst_n_1945
    SLICE_X17Y13         LUT5 (Prop_lut5_I1_O)        0.306    96.455 r  col_selected[11]_i_913/O
                         net (fo=1, routed)           0.000    96.455    drawcon_inst/col_selected[11]_i_1029_0[0]
    SLICE_X17Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    97.035 f  drawcon_inst/col_selected_reg[11]_i_199/O[2]
                         net (fo=33, routed)          0.781    97.816    drawcon_inst/col_selected[11]_i_914_0[2]
    SLICE_X18Y12         LUT4 (Prop_lut4_I1_O)        0.302    98.118 f  drawcon_inst/col_selected[4]_i_117/O
                         net (fo=5, routed)           0.330    98.448    drawcon_inst/col_selected[4]_i_117_n_0
    SLICE_X16Y12         LUT6 (Prop_lut6_I1_O)        0.124    98.572 r  drawcon_inst/col_selected[11]_i_1040/O
                         net (fo=1, routed)           0.000    98.572    drawcon_inst/col_selected[11]_i_1040_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    99.178 r  drawcon_inst/col_selected_reg[11]_i_220/O[3]
                         net (fo=31, routed)          0.960   100.137    drawcon_inst/col_selected[11]_i_1040_0[3]
    SLICE_X13Y12         LUT4 (Prop_lut4_I3_O)        0.306   100.443 r  drawcon_inst/col_selected[4]_i_119/O
                         net (fo=3, routed)           0.419   100.862    drawcon_inst/col_selected[4]_i_119_n_0
    SLICE_X15Y12         LUT6 (Prop_lut6_I4_O)        0.124   100.986 r  drawcon_inst/col_selected[11]_i_1022/O
                         net (fo=1, routed)           0.000   100.986    drawcon_inst/col_selected[11]_i_1022_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606   101.592 f  drawcon_inst/col_selected_reg[11]_i_217/O[3]
                         net (fo=34, routed)          1.043   102.635    drawcon_inst/col_selected[11]_i_1022_0[3]
    SLICE_X15Y10         LUT5 (Prop_lut5_I2_O)        0.306   102.941 r  drawcon_inst/col_selected[11]_i_1004/O
                         net (fo=1, routed)           0.000   102.941    drawcon_inst/col_selected[11]_i_1004_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606   103.547 r  drawcon_inst/col_selected_reg[11]_i_214/O[3]
                         net (fo=33, routed)          0.946   104.492    drawcon_inst_n_2005
    SLICE_X15Y8          LUT5 (Prop_lut5_I0_O)        0.306   104.798 r  col_selected[11]_i_985/O
                         net (fo=1, routed)           0.000   104.798    drawcon_inst/col_selected[7]_i_306_0[0]
    SLICE_X15Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   105.438 r  drawcon_inst/col_selected_reg[11]_i_211/O[3]
                         net (fo=35, routed)          0.786   106.224    drawcon_inst_n_2020
    SLICE_X16Y8          LUT5 (Prop_lut5_I0_O)        0.306   106.530 r  tcol[4]_i_91/O
                         net (fo=1, routed)           0.000   106.530    drawcon_inst/col_selected[11]_i_859_0[0]
    SLICE_X16Y8          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   107.110 r  drawcon_inst/tcol_reg[4]_i_49/O[2]
                         net (fo=33, routed)          0.962   108.072    drawcon_inst_n_2036
    SLICE_X17Y8          LUT5 (Prop_lut5_I3_O)        0.302   108.374 r  tcol[4]_i_99/O
                         net (fo=1, routed)           0.000   108.374    drawcon_inst/col_selected[11]_i_848_0[0]
    SLICE_X17Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   109.014 r  drawcon_inst/tcol_reg[4]_i_54/O[3]
                         net (fo=35, routed)          1.099   110.113    drawcon_inst_n_2050
    SLICE_X18Y8          LUT5 (Prop_lut5_I4_O)        0.306   110.419 r  tcol[4]_i_60/O
                         net (fo=1, routed)           0.000   110.419    drawcon_inst/tcol[4]_i_103_0[0]
    SLICE_X18Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   111.059 r  drawcon_inst/tcol_reg[4]_i_29/O[3]
                         net (fo=31, routed)          0.777   111.835    drawcon_inst/tcol[4]_i_61_0[3]
    SLICE_X21Y7          LUT4 (Prop_lut4_I3_O)        0.306   112.141 r  drawcon_inst/tcol[4]_i_28/O
                         net (fo=5, routed)           0.342   112.483    drawcon_inst/tcol[4]_i_28_n_0
    SLICE_X19Y7          LUT5 (Prop_lut5_I3_O)        0.124   112.607 r  drawcon_inst/tcol[4]_i_68/O
                         net (fo=1, routed)           0.000   112.607    drawcon_inst/tcol[4]_i_68_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606   113.213 f  drawcon_inst/tcol_reg[4]_i_31/O[3]
                         net (fo=35, routed)          0.960   114.173    drawcon_inst/tcol[4]_i_68_0[3]
    SLICE_X23Y7          LUT5 (Prop_lut5_I1_O)        0.306   114.479 r  drawcon_inst/tcol[4]_i_38/O
                         net (fo=1, routed)           0.000   114.479    drawcon_inst/tcol[4]_i_38_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   114.903 r  drawcon_inst/tcol_reg[4]_i_11/O[1]
                         net (fo=32, routed)          0.782   115.685    drawcon_inst/tcol[4]_i_38_0[1]
    SLICE_X21Y7          LUT4 (Prop_lut4_I0_O)        0.303   115.988 r  drawcon_inst/tcol[4]_i_10/O
                         net (fo=7, routed)           0.759   116.747    drawcon_inst/tcol[4]_i_10_n_0
    SLICE_X24Y8          LUT5 (Prop_lut5_I3_O)        0.124   116.871 r  drawcon_inst/tcol[4]_i_45/O
                         net (fo=1, routed)           0.000   116.871    drawcon_inst/tcol[4]_i_45_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606   117.477 f  drawcon_inst/tcol_reg[4]_i_12/O[3]
                         net (fo=33, routed)          1.201   118.678    drawcon_inst_n_2110
    SLICE_X25Y7          LUT5 (Prop_lut5_I3_O)        0.306   118.984 r  tcol[4]_i_82/O
                         net (fo=1, routed)           0.000   118.984    drawcon_inst/tcol[11]_i_39_2[2]
    SLICE_X25Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   119.385 r  drawcon_inst/tcol_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000   119.385    drawcon_inst/tcol_reg[4]_i_48_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   119.719 r  drawcon_inst/tcol_reg[11]_i_45/O[1]
                         net (fo=4, routed)           0.507   120.226    drawcon_inst_n_2138
    SLICE_X27Y8          LUT6 (Prop_lut6_I5_O)        0.303   120.529 r  tcol[11]_i_27/O
                         net (fo=2, routed)           0.522   121.051    drawcon_inst/tcol[11]_i_18[3]
    SLICE_X26Y6          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537   121.588 r  drawcon_inst/tcol_reg[11]_i_24/O[2]
                         net (fo=4, routed)           0.827   122.415    drawcon_inst/tcol[11]_i_36[2]
    SLICE_X28Y6          LUT6 (Prop_lut6_I0_O)        0.302   122.717 f  drawcon_inst/col_selected[10]_i_68/O
                         net (fo=2, routed)           0.316   123.033    drawcon_inst/colour_grid_inst/pixel_reg[10]_i_17_4
    SLICE_X28Y8          LUT6 (Prop_lut6_I0_O)        0.124   123.157 f  drawcon_inst/colour_grid_inst/pixel[10]_i_22/O
                         net (fo=1, routed)           0.000   123.157    drawcon_inst/colour_grid_inst/pixel[10]_i_22_n_0
    SLICE_X28Y8          MUXF7 (Prop_muxf7_I1_O)      0.217   123.374 f  drawcon_inst/colour_grid_inst/pixel_reg[10]_i_17/O
                         net (fo=1, routed)           0.342   123.716    drawcon_inst/colour_grid_inst/pixel_reg[10]_i_17_n_0
    SLICE_X29Y8          LUT6 (Prop_lut6_I0_O)        0.299   124.015 r  drawcon_inst/colour_grid_inst/pixel[10]_i_8/O
                         net (fo=1, routed)           0.300   124.315    drawcon_inst/colour_grid_inst/pixel[10]_i_8_n_0
    SLICE_X28Y7          LUT6 (Prop_lut6_I5_O)        0.124   124.439 f  drawcon_inst/colour_grid_inst/pixel[10]_i_5/O
                         net (fo=1, routed)           0.407   124.845    vga_inst/pixel_reg[10]_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I3_O)        0.124   124.969 r  vga_inst/pixel[10]_i_3/O
                         net (fo=1, routed)           0.000   124.969    vga_inst/pixel[10]_i_3_n_0
    SLICE_X31Y7          MUXF7 (Prop_muxf7_I1_O)      0.217   125.186 r  vga_inst/pixel_reg[10]_i_1/O
                         net (fo=1, routed)           0.000   125.186    drawcon_inst/pixel_reg[11]_3[10]
    SLICE_X31Y7          FDRE                                         r  drawcon_inst/pixel_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_106_clk_wiz_0 rise edge)
                                                      9.408     9.408 r  
    E3                   IBUF                         0.000     9.408 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.162    10.570    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.246 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.885    clock_gen_inst/clk_wiz_instance/inst/clk_106_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.976 r  clock_gen_inst/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=2243, routed)        1.685     6.661    drawcon_inst/clk_106
    SLICE_X31Y7          FDRE                                         r  drawcon_inst/pixel_reg[10]/C
                         clock pessimism              0.497     7.158    
                         clock uncertainty           -0.164     6.995    
    SLICE_X31Y7          FDRE (Setup_fdre_C_D)        0.064     7.059    drawcon_inst/pixel_reg[10]
  -------------------------------------------------------------------
                         required time                          7.059    
                         arrival time                        -125.186    
  -------------------------------------------------------------------
                         slack                               -118.128    

Slack (VIOLATED) :        -118.048ns  (required time - arrival time)
  Source:                 drawcon_inst/tcol_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_106_clk_wiz_0  {rise@0.000ns fall@4.704ns period=9.408ns})
  Destination:            drawcon_inst/col_selected_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_106_clk_wiz_0  {rise@0.000ns fall@4.704ns period=9.408ns})
  Path Group:             clk_106_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.408ns  (clk_106_clk_wiz_0 rise@9.408ns - clk_106_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        127.188ns  (logic 58.175ns (45.739%)  route 69.013ns (54.261%))
  Logic Levels:           148  (CARRY4=63 LUT1=1 LUT2=1 LUT4=16 LUT5=59 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.743ns = ( 6.665 - 9.408 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.319ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_106_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_gen_inst/clk_wiz_instance/inst/clk_106_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_gen_inst/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=2243, routed)        1.813    -2.208    drawcon_inst/clk_106
    SLICE_X37Y6          FDRE                                         r  drawcon_inst/tcol_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDRE (Prop_fdre_C_Q)         0.456    -1.752 f  drawcon_inst/tcol_reg[5]/Q
                         net (fo=6, routed)           0.457    -1.295    drawcon_inst/tcol[5]
    SLICE_X34Y6          LUT1 (Prop_lut1_I0_O)        0.124    -1.171 r  drawcon_inst/col_selected[11]_i_831/O
                         net (fo=1, routed)           0.000    -1.171    drawcon_inst/col_selected[11]_i_831_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    -0.528 r  drawcon_inst/col_selected_reg[11]_i_184/O[3]
                         net (fo=33, routed)          0.889     0.361    drawcon_inst_n_1210
    SLICE_X35Y8          LUT5 (Prop_lut5_I0_O)        0.307     0.668 r  col_selected[11]_i_819/O
                         net (fo=1, routed)           0.000     0.668    drawcon_inst/S[0]
    SLICE_X35Y8          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.248 r  drawcon_inst/col_selected_reg[11]_i_181/O[2]
                         net (fo=35, routed)          0.937     2.184    drawcon_inst_n_1226
    SLICE_X33Y8          LUT5 (Prop_lut5_I1_O)        0.302     2.486 r  col_selected[11]_i_801/O
                         net (fo=1, routed)           0.000     2.486    drawcon_inst/col_selected[7]_i_212_0[0]
    SLICE_X33Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     3.126 f  drawcon_inst/col_selected_reg[11]_i_178/O[3]
                         net (fo=33, routed)          0.908     4.035    drawcon_inst/col_selected[11]_i_802_0[3]
    SLICE_X33Y10         LUT5 (Prop_lut5_I1_O)        0.306     4.341 r  drawcon_inst/col_selected[11]_i_784/O
                         net (fo=1, routed)           0.000     4.341    drawcon_inst/col_selected[11]_i_784_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.765 r  drawcon_inst/col_selected_reg[11]_i_175/O[1]
                         net (fo=31, routed)          0.714     5.479    drawcon_inst/col_selected[11]_i_784_0[1]
    SLICE_X32Y9          LUT4 (Prop_lut4_I0_O)        0.303     5.782 r  drawcon_inst/col_selected[4]_i_76/O
                         net (fo=7, routed)           0.390     6.172    drawcon_inst/col_selected[4]_i_76_n_0
    SLICE_X34Y10         LUT5 (Prop_lut5_I3_O)        0.124     6.296 r  drawcon_inst/col_selected[11]_i_766/O
                         net (fo=1, routed)           0.000     6.296    drawcon_inst/col_selected[11]_i_766_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     6.904 f  drawcon_inst/col_selected_reg[11]_i_172/O[3]
                         net (fo=31, routed)          0.734     7.638    drawcon_inst/col_selected[11]_i_766_0[3]
    SLICE_X37Y9          LUT4 (Prop_lut4_I3_O)        0.307     7.945 f  drawcon_inst/col_selected[4]_i_77/O
                         net (fo=4, routed)           0.821     8.766    drawcon_inst/col_selected[4]_i_77_n_0
    SLICE_X37Y10         LUT5 (Prop_lut5_I4_O)        0.124     8.890 r  drawcon_inst/col_selected[7]_i_202/O
                         net (fo=1, routed)           0.000     8.890    drawcon_inst/col_selected[7]_i_202_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.437 r  drawcon_inst/col_selected_reg[7]_i_100/O[2]
                         net (fo=5, routed)           1.110    10.547    drawcon_inst_n_1294
    SLICE_X37Y12         LUT5 (Prop_lut5_I4_O)        0.332    10.879 r  col_selected[11]_i_725/O
                         net (fo=1, routed)           0.000    10.879    drawcon_inst/col_selected[7]_i_184[1]
    SLICE_X37Y12         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    11.280 r  drawcon_inst/col_selected_reg[11]_i_166/O[3]
                         net (fo=33, routed)          0.916    12.197    drawcon_inst_n_1300
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.306    12.503 r  col_selected[11]_i_711/O
                         net (fo=1, routed)           0.000    12.503    drawcon_inst/col_selected[7]_i_177_0[0]
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.143 r  drawcon_inst/col_selected_reg[11]_i_163/O[3]
                         net (fo=33, routed)          0.889    14.031    drawcon_inst_n_1315
    SLICE_X33Y12         LUT5 (Prop_lut5_I0_O)        0.306    14.337 r  col_selected[11]_i_693/O
                         net (fo=1, routed)           0.000    14.337    drawcon_inst/col_selected[7]_i_170_0[0]
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.917 r  drawcon_inst/col_selected_reg[11]_i_160/O[2]
                         net (fo=31, routed)          0.615    15.532    drawcon_inst/col_selected[11]_i_694_0[2]
    SLICE_X31Y12         LUT4 (Prop_lut4_I1_O)        0.302    15.834 r  drawcon_inst/col_selected[4]_i_67/O
                         net (fo=7, routed)           0.340    16.174    drawcon_inst/col_selected[4]_i_67_n_0
    SLICE_X32Y12         LUT5 (Prop_lut5_I3_O)        0.124    16.298 r  drawcon_inst/col_selected[11]_i_676/O
                         net (fo=1, routed)           0.000    16.298    drawcon_inst/col_selected[11]_i_676_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.845 r  drawcon_inst/col_selected_reg[11]_i_157/O[2]
                         net (fo=33, routed)          1.019    17.864    drawcon_inst_n_1346
    SLICE_X31Y13         LUT5 (Prop_lut5_I2_O)        0.302    18.166 r  col_selected[11]_i_657/O
                         net (fo=1, routed)           0.000    18.166    drawcon_inst/col_selected[7]_i_156_0[0]
    SLICE_X31Y13         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.806 f  drawcon_inst/col_selected_reg[11]_i_154/O[3]
                         net (fo=36, routed)          1.033    19.840    drawcon_inst/col_selected[11]_i_658_0[3]
    SLICE_X34Y14         LUT5 (Prop_lut5_I3_O)        0.306    20.146 r  drawcon_inst/col_selected[11]_i_640/O
                         net (fo=1, routed)           0.000    20.146    drawcon_inst/col_selected[11]_i_640_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    20.754 f  drawcon_inst/col_selected_reg[11]_i_151/O[3]
                         net (fo=33, routed)          0.978    21.732    drawcon_inst_n_1375
    SLICE_X35Y14         LUT5 (Prop_lut5_I1_O)        0.337    22.069 r  col_selected[11]_i_617/O
                         net (fo=1, routed)           0.000    22.069    drawcon_inst/col_selected[7]_i_142[1]
    SLICE_X35Y14         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    22.470 r  drawcon_inst/col_selected_reg[11]_i_148/O[3]
                         net (fo=35, routed)          1.035    23.506    drawcon_inst_n_1390
    SLICE_X34Y16         LUT5 (Prop_lut5_I0_O)        0.306    23.812 r  col_selected[11]_i_603/O
                         net (fo=1, routed)           0.000    23.812    drawcon_inst/col_selected[7]_i_135_0[0]
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    24.390 r  drawcon_inst/col_selected_reg[11]_i_145/O[2]
                         net (fo=31, routed)          0.696    25.085    drawcon_inst/col_selected[11]_i_604_0[2]
    SLICE_X31Y16         LUT4 (Prop_lut4_I1_O)        0.301    25.386 r  drawcon_inst/col_selected[11]_i_1450/O
                         net (fo=5, routed)           0.575    25.961    drawcon_inst/col_selected[11]_i_1450_n_0
    SLICE_X33Y14         LUT5 (Prop_lut5_I3_O)        0.124    26.085 r  drawcon_inst/col_selected[11]_i_586/O
                         net (fo=1, routed)           0.000    26.085    drawcon_inst/col_selected[11]_i_586_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.691 r  drawcon_inst/col_selected_reg[11]_i_142/O[3]
                         net (fo=35, routed)          1.200    27.892    drawcon_inst_n_1420
    SLICE_X34Y18         LUT5 (Prop_lut5_I0_O)        0.306    28.198 r  col_selected[11]_i_1390/O
                         net (fo=1, routed)           0.000    28.198    drawcon_inst/col_selected[11]_i_1380_0[0]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.776 r  drawcon_inst/col_selected_reg[11]_i_403/O[2]
                         net (fo=5, routed)           0.748    29.524    drawcon_inst_n_1444
    SLICE_X32Y17         LUT5 (Prop_lut5_I4_O)        0.330    29.854 r  col_selected[11]_i_392/O
                         net (fo=1, routed)           0.000    29.854    drawcon_inst/col_selected[11]_i_1373[1]
    SLICE_X32Y17         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    30.255 f  drawcon_inst/col_selected_reg[11]_i_112/O[3]
                         net (fo=33, routed)          1.244    31.499    drawcon_inst/col_selected[11]_i_397_0[3]
    SLICE_X31Y22         LUT5 (Prop_lut5_I0_O)        0.306    31.805 r  drawcon_inst/col_selected[11]_i_1377/O
                         net (fo=1, routed)           0.000    31.805    drawcon_inst/data17[4]
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    32.229 f  drawcon_inst/col_selected_reg[11]_i_365/O[1]
                         net (fo=5, routed)           0.794    33.023    drawcon_inst_n_1475
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.303    33.326 r  col_selected[11]_i_358/O
                         net (fo=1, routed)           0.000    33.326    drawcon_inst/col_selected[11]_i_329_0[0]
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    33.966 f  drawcon_inst/col_selected_reg[11]_i_106/O[3]
                         net (fo=31, routed)          0.659    34.625    drawcon_inst/col_selected[11]_i_359_0[3]
    SLICE_X30Y19         LUT4 (Prop_lut4_I3_O)        0.306    34.931 f  drawcon_inst/col_selected[4]_i_81/O
                         net (fo=7, routed)           0.353    35.284    drawcon_inst/col_selected[4]_i_81_n_0
    SLICE_X30Y17         LUT5 (Prop_lut5_I3_O)        0.124    35.408 r  drawcon_inst/col_selected[11]_i_340/O
                         net (fo=1, routed)           0.000    35.408    drawcon_inst/col_selected[11]_i_340_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    36.016 r  drawcon_inst/col_selected_reg[11]_i_103/O[3]
                         net (fo=33, routed)          1.061    37.078    drawcon_inst_n_1495
    SLICE_X27Y18         LUT5 (Prop_lut5_I0_O)        0.307    37.385 r  col_selected[11]_i_320/O
                         net (fo=1, routed)           0.000    37.385    drawcon_inst/col_selected[11]_i_1344_0[0]
    SLICE_X27Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.025 r  drawcon_inst/col_selected_reg[11]_i_100/O[3]
                         net (fo=36, routed)          1.242    39.267    drawcon_inst_n_1510
    SLICE_X30Y14         LUT5 (Prop_lut5_I0_O)        0.306    39.573 r  col_selected[11]_i_1347/O
                         net (fo=1, routed)           0.000    39.573    drawcon_inst/col_selected[11]_i_1336_2[0]
    SLICE_X30Y14         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    40.216 f  drawcon_inst/col_selected_reg[11]_i_289/O[3]
                         net (fo=5, routed)           1.047    41.263    drawcon_inst_n_1533
    SLICE_X29Y14         LUT5 (Prop_lut5_I4_O)        0.307    41.570 r  col_selected[11]_i_280/O
                         net (fo=1, routed)           0.000    41.570    drawcon_inst/col_selected[11]_i_1444_0[2]
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    41.818 f  drawcon_inst/col_selected_reg[11]_i_94/O[3]
                         net (fo=33, routed)          0.677    42.495    drawcon_inst/col_selected[11]_i_283_0[3]
    SLICE_X28Y15         LUT5 (Prop_lut5_I0_O)        0.306    42.801 r  drawcon_inst/col_selected[11]_i_568/O
                         net (fo=1, routed)           0.000    42.801    drawcon_inst/col_selected[11]_i_568_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    43.225 r  drawcon_inst/col_selected_reg[11]_i_139/O[1]
                         net (fo=31, routed)          0.826    44.051    drawcon_inst/col_selected[11]_i_568_0[1]
    SLICE_X29Y13         LUT4 (Prop_lut4_I0_O)        0.303    44.354 r  drawcon_inst/col_selected[4]_i_91/O
                         net (fo=5, routed)           0.466    44.820    drawcon_inst/col_selected[4]_i_91_n_0
    SLICE_X27Y13         LUT5 (Prop_lut5_I4_O)        0.124    44.944 r  drawcon_inst/col_selected[11]_i_549/O
                         net (fo=1, routed)           0.000    44.944    drawcon_inst/col_selected[11]_i_549_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    45.368 f  drawcon_inst/col_selected_reg[11]_i_136/O[1]
                         net (fo=33, routed)          1.254    46.622    drawcon_inst_n_1572
    SLICE_X28Y9          LUT5 (Prop_lut5_I1_O)        0.303    46.925 r  col_selected[11]_i_529/O
                         net (fo=1, routed)           0.000    46.925    drawcon_inst/col_selected[11]_i_1423_0[0]
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    47.565 r  drawcon_inst/col_selected_reg[11]_i_133/O[3]
                         net (fo=35, routed)          1.069    48.634    drawcon_inst_n_1585
    SLICE_X30Y10         LUT5 (Prop_lut5_I0_O)        0.306    48.940 r  col_selected[11]_i_510/O
                         net (fo=1, routed)           0.000    48.940    drawcon_inst/col_selected[11]_i_1416_0[0]
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    49.583 r  drawcon_inst/col_selected_reg[11]_i_130/O[3]
                         net (fo=33, routed)          1.091    50.674    drawcon_inst_n_1600
    SLICE_X26Y11         LUT5 (Prop_lut5_I0_O)        0.307    50.981 r  col_selected[11]_i_491/O
                         net (fo=1, routed)           0.000    50.981    drawcon_inst/col_selected[11]_i_462_0[0]
    SLICE_X26Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    51.561 f  drawcon_inst/col_selected_reg[11]_i_127/O[2]
                         net (fo=33, routed)          1.126    52.687    drawcon_inst/col_selected[11]_i_492_0[2]
    SLICE_X24Y15         LUT5 (Prop_lut5_I2_O)        0.302    52.989 r  drawcon_inst/col_selected[11]_i_473/O
                         net (fo=1, routed)           0.000    52.989    drawcon_inst/col_selected[11]_i_473_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    53.595 f  drawcon_inst/col_selected_reg[11]_i_124/O[3]
                         net (fo=31, routed)          0.770    54.365    drawcon_inst/col_selected[11]_i_473_0[3]
    SLICE_X24Y17         LUT4 (Prop_lut4_I3_O)        0.306    54.671 f  drawcon_inst/col_selected[4]_i_85/O
                         net (fo=7, routed)           0.469    55.141    drawcon_inst/col_selected[4]_i_85_n_0
    SLICE_X23Y18         LUT5 (Prop_lut5_I3_O)        0.124    55.265 r  drawcon_inst/col_selected[11]_i_454/O
                         net (fo=1, routed)           0.000    55.265    drawcon_inst/col_selected[11]_i_454_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    55.871 r  drawcon_inst/col_selected_reg[11]_i_121/O[3]
                         net (fo=33, routed)          0.729    56.599    drawcon_inst_n_1645
    SLICE_X24Y18         LUT5 (Prop_lut5_I0_O)        0.306    56.905 r  col_selected[11]_i_434/O
                         net (fo=1, routed)           0.000    56.905    drawcon_inst/col_selected[7]_i_334_0[0]
    SLICE_X24Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    57.485 f  drawcon_inst/col_selected_reg[11]_i_118/O[2]
                         net (fo=37, routed)          1.008    58.493    drawcon_inst/col_selected[11]_i_435_0[2]
    SLICE_X22Y18         LUT5 (Prop_lut5_I2_O)        0.302    58.795 r  drawcon_inst/col_selected[11]_i_1112/O
                         net (fo=1, routed)           0.000    58.795    drawcon_inst/col_selected[11]_i_1112_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    59.342 r  drawcon_inst/col_selected_reg[11]_i_232/O[2]
                         net (fo=33, routed)          0.920    60.262    drawcon_inst_n_1676
    SLICE_X21Y18         LUT5 (Prop_lut5_I2_O)        0.302    60.564 r  col_selected[11]_i_1093/O
                         net (fo=1, routed)           0.000    60.564    drawcon_inst/col_selected[7]_i_320_0[0]
    SLICE_X21Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    61.144 r  drawcon_inst/col_selected_reg[11]_i_229/O[2]
                         net (fo=35, routed)          1.040    62.184    drawcon_inst_n_1691
    SLICE_X20Y15         LUT5 (Prop_lut5_I2_O)        0.302    62.486 r  col_selected[11]_i_1075/O
                         net (fo=1, routed)           0.000    62.486    drawcon_inst/col_selected[11]_i_1047_0[0]
    SLICE_X20Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    63.126 f  drawcon_inst/col_selected_reg[11]_i_226/O[3]
                         net (fo=31, routed)          0.642    63.768    drawcon_inst/col_selected[11]_i_1076_0[3]
    SLICE_X21Y17         LUT4 (Prop_lut4_I1_O)        0.306    64.074 r  drawcon_inst/col_selected[4]_i_138/O
                         net (fo=5, routed)           0.335    64.408    drawcon_inst/col_selected[4]_i_138_n_0
    SLICE_X19Y17         LUT5 (Prop_lut5_I1_O)        0.124    64.532 r  drawcon_inst/col_selected[11]_i_1058/O
                         net (fo=1, routed)           0.000    64.532    drawcon_inst/col_selected[11]_i_1058_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    65.138 r  drawcon_inst/col_selected_reg[11]_i_223/O[3]
                         net (fo=35, routed)          1.202    66.340    drawcon_inst_n_1720
    SLICE_X19Y20         LUT5 (Prop_lut5_I2_O)        0.306    66.646 r  col_selected[11]_i_1183/O
                         net (fo=1, routed)           0.000    66.646    drawcon_inst/col_selected[7]_i_355_0[0]
    SLICE_X19Y20         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    67.226 f  drawcon_inst/col_selected_reg[11]_i_244/O[2]
                         net (fo=35, routed)          0.851    68.077    drawcon_inst/col_selected[11]_i_1184_0[2]
    SLICE_X18Y21         LUT5 (Prop_lut5_I2_O)        0.302    68.379 r  drawcon_inst/col_selected[11]_i_1166/O
                         net (fo=1, routed)           0.000    68.379    drawcon_inst/col_selected[11]_i_1166_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    68.803 f  drawcon_inst/col_selected_reg[11]_i_241/O[1]
                         net (fo=35, routed)          1.181    69.984    drawcon_inst_n_1752
    SLICE_X17Y19         LUT5 (Prop_lut5_I4_O)        0.303    70.287 r  col_selected[11]_i_1147/O
                         net (fo=1, routed)           0.000    70.287    drawcon_inst/col_selected[7]_i_341_0[0]
    SLICE_X17Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    70.867 r  drawcon_inst/col_selected_reg[11]_i_238/O[2]
                         net (fo=33, routed)          0.912    71.779    drawcon_inst_n_1766
    SLICE_X16Y17         LUT5 (Prop_lut5_I2_O)        0.302    72.081 r  col_selected[11]_i_1129/O
                         net (fo=1, routed)           0.000    72.081    drawcon_inst/col_selected[7]_i_390_0[0]
    SLICE_X16Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    72.661 r  drawcon_inst/col_selected_reg[11]_i_235/O[2]
                         net (fo=31, routed)          0.663    73.324    drawcon_inst/col_selected[11]_i_1130_0[2]
    SLICE_X16Y16         LUT4 (Prop_lut4_I1_O)        0.302    73.626 r  drawcon_inst/col_selected[4]_i_106/O
                         net (fo=7, routed)           0.657    74.283    drawcon_inst/col_selected[4]_i_106_n_0
    SLICE_X14Y17         LUT5 (Prop_lut5_I3_O)        0.124    74.407 r  drawcon_inst/col_selected[11]_i_1256/O
                         net (fo=1, routed)           0.000    74.407    drawcon_inst/col_selected[11]_i_1256_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    74.951 f  drawcon_inst/col_selected_reg[11]_i_256/O[2]
                         net (fo=33, routed)          1.003    75.954    drawcon_inst/col_selected[11]_i_1256_0[2]
    SLICE_X15Y16         LUT5 (Prop_lut5_I2_O)        0.301    76.255 r  drawcon_inst/col_selected[11]_i_1238/O
                         net (fo=1, routed)           0.000    76.255    drawcon_inst/col_selected[11]_i_1238_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    76.679 r  drawcon_inst/col_selected_reg[11]_i_253/O[1]
                         net (fo=32, routed)          1.124    77.802    drawcon_inst/col_selected[11]_i_1238_0[1]
    SLICE_X13Y15         LUT4 (Prop_lut4_I0_O)        0.303    78.105 r  drawcon_inst/col_selected[4]_i_93/O
                         net (fo=7, routed)           0.344    78.449    drawcon_inst/col_selected[4]_i_93_n_0
    SLICE_X14Y15         LUT5 (Prop_lut5_I3_O)        0.124    78.573 r  drawcon_inst/col_selected[11]_i_1220/O
                         net (fo=1, routed)           0.000    78.573    drawcon_inst/col_selected[11]_i_1220_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    79.181 r  drawcon_inst/col_selected_reg[11]_i_250/O[3]
                         net (fo=33, routed)          0.958    80.139    drawcon_inst_n_1825
    SLICE_X21Y15         LUT5 (Prop_lut5_I0_O)        0.307    80.446 r  col_selected[11]_i_1201/O
                         net (fo=1, routed)           0.000    80.446    drawcon_inst/col_selected[7]_i_418_0[0]
    SLICE_X21Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    81.086 r  drawcon_inst/col_selected_reg[11]_i_247/O[3]
                         net (fo=35, routed)          1.070    82.156    drawcon_inst_n_1840
    SLICE_X22Y13         LUT5 (Prop_lut5_I0_O)        0.306    82.462 r  col_selected[11]_i_1327/O
                         net (fo=1, routed)           0.000    82.462    drawcon_inst/col_selected[7]_i_411_0[0]
    SLICE_X22Y13         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    83.102 r  drawcon_inst/col_selected_reg[11]_i_268/O[3]
                         net (fo=31, routed)          0.740    83.842    drawcon_inst/col_selected[11]_i_1328_0[3]
    SLICE_X23Y13         LUT4 (Prop_lut4_I3_O)        0.306    84.148 r  drawcon_inst/col_selected[4]_i_101/O
                         net (fo=5, routed)           0.478    84.625    drawcon_inst/col_selected[4]_i_101_n_0
    SLICE_X23Y11         LUT5 (Prop_lut5_I4_O)        0.124    84.749 r  drawcon_inst/col_selected[11]_i_1310/O
                         net (fo=1, routed)           0.000    84.749    drawcon_inst/col_selected[11]_i_1310_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    85.355 r  drawcon_inst/col_selected_reg[11]_i_265/O[3]
                         net (fo=33, routed)          0.877    86.233    drawcon_inst_n_1870
    SLICE_X21Y11         LUT5 (Prop_lut5_I0_O)        0.306    86.539 r  col_selected[11]_i_1291/O
                         net (fo=1, routed)           0.000    86.539    drawcon_inst/col_selected[7]_i_397_0[0]
    SLICE_X21Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    87.179 r  drawcon_inst/col_selected_reg[11]_i_262/O[3]
                         net (fo=32, routed)          0.832    88.011    drawcon_inst/col_selected[11]_i_1292_0[3]
    SLICE_X21Y8          LUT4 (Prop_lut4_I3_O)        0.306    88.317 r  drawcon_inst/col_selected[4]_i_97/O
                         net (fo=5, routed)           0.445    88.762    drawcon_inst/col_selected[4]_i_97_n_0
    SLICE_X22Y9          LUT5 (Prop_lut5_I3_O)        0.124    88.886 r  drawcon_inst/col_selected[11]_i_1274/O
                         net (fo=1, routed)           0.000    88.886    drawcon_inst/col_selected[11]_i_1274_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    89.433 r  drawcon_inst/col_selected_reg[11]_i_259/O[2]
                         net (fo=33, routed)          0.930    90.364    drawcon_inst_n_1901
    SLICE_X20Y9          LUT5 (Prop_lut5_I2_O)        0.302    90.666 r  col_selected[11]_i_967/O
                         net (fo=1, routed)           0.000    90.666    drawcon_inst/col_selected[11]_i_939_0[0]
    SLICE_X20Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    91.246 r  drawcon_inst/col_selected_reg[11]_i_208/O[2]
                         net (fo=33, routed)          0.913    92.159    drawcon_inst_n_1916
    SLICE_X19Y11         LUT5 (Prop_lut5_I2_O)        0.302    92.461 r  col_selected[11]_i_949/O
                         net (fo=1, routed)           0.000    92.461    drawcon_inst/col_selected[7]_i_243_0[0]
    SLICE_X19Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    93.041 f  drawcon_inst/col_selected_reg[11]_i_205/O[2]
                         net (fo=31, routed)          0.511    93.552    drawcon_inst/col_selected[11]_i_950_0[2]
    SLICE_X18Y12         LUT2 (Prop_lut2_I0_O)        0.302    93.854 f  drawcon_inst/col_selected[4]_i_143/O
                         net (fo=4, routed)           0.610    94.464    drawcon_inst/col_selected[4]_i_143_n_0
    SLICE_X19Y13         LUT6 (Prop_lut6_I4_O)        0.124    94.588 r  drawcon_inst/col_selected[11]_i_932/O
                         net (fo=1, routed)           0.000    94.588    drawcon_inst/col_selected[11]_i_932_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    95.194 r  drawcon_inst/col_selected_reg[11]_i_202/O[3]
                         net (fo=36, routed)          0.954    96.149    drawcon_inst_n_1945
    SLICE_X17Y13         LUT5 (Prop_lut5_I1_O)        0.306    96.455 r  col_selected[11]_i_913/O
                         net (fo=1, routed)           0.000    96.455    drawcon_inst/col_selected[11]_i_1029_0[0]
    SLICE_X17Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    97.035 f  drawcon_inst/col_selected_reg[11]_i_199/O[2]
                         net (fo=33, routed)          0.781    97.816    drawcon_inst/col_selected[11]_i_914_0[2]
    SLICE_X18Y12         LUT4 (Prop_lut4_I1_O)        0.302    98.118 f  drawcon_inst/col_selected[4]_i_117/O
                         net (fo=5, routed)           0.330    98.448    drawcon_inst/col_selected[4]_i_117_n_0
    SLICE_X16Y12         LUT6 (Prop_lut6_I1_O)        0.124    98.572 r  drawcon_inst/col_selected[11]_i_1040/O
                         net (fo=1, routed)           0.000    98.572    drawcon_inst/col_selected[11]_i_1040_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    99.178 r  drawcon_inst/col_selected_reg[11]_i_220/O[3]
                         net (fo=31, routed)          0.960   100.137    drawcon_inst/col_selected[11]_i_1040_0[3]
    SLICE_X13Y12         LUT4 (Prop_lut4_I3_O)        0.306   100.443 r  drawcon_inst/col_selected[4]_i_119/O
                         net (fo=3, routed)           0.419   100.862    drawcon_inst/col_selected[4]_i_119_n_0
    SLICE_X15Y12         LUT6 (Prop_lut6_I4_O)        0.124   100.986 r  drawcon_inst/col_selected[11]_i_1022/O
                         net (fo=1, routed)           0.000   100.986    drawcon_inst/col_selected[11]_i_1022_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606   101.592 f  drawcon_inst/col_selected_reg[11]_i_217/O[3]
                         net (fo=34, routed)          1.043   102.635    drawcon_inst/col_selected[11]_i_1022_0[3]
    SLICE_X15Y10         LUT5 (Prop_lut5_I2_O)        0.306   102.941 r  drawcon_inst/col_selected[11]_i_1004/O
                         net (fo=1, routed)           0.000   102.941    drawcon_inst/col_selected[11]_i_1004_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606   103.547 r  drawcon_inst/col_selected_reg[11]_i_214/O[3]
                         net (fo=33, routed)          0.946   104.492    drawcon_inst_n_2005
    SLICE_X15Y8          LUT5 (Prop_lut5_I0_O)        0.306   104.798 r  col_selected[11]_i_985/O
                         net (fo=1, routed)           0.000   104.798    drawcon_inst/col_selected[7]_i_306_0[0]
    SLICE_X15Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   105.438 r  drawcon_inst/col_selected_reg[11]_i_211/O[3]
                         net (fo=35, routed)          0.786   106.224    drawcon_inst_n_2020
    SLICE_X16Y8          LUT5 (Prop_lut5_I0_O)        0.306   106.530 r  tcol[4]_i_91/O
                         net (fo=1, routed)           0.000   106.530    drawcon_inst/col_selected[11]_i_859_0[0]
    SLICE_X16Y8          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   107.110 r  drawcon_inst/tcol_reg[4]_i_49/O[2]
                         net (fo=33, routed)          0.962   108.072    drawcon_inst_n_2036
    SLICE_X17Y8          LUT5 (Prop_lut5_I3_O)        0.302   108.374 r  tcol[4]_i_99/O
                         net (fo=1, routed)           0.000   108.374    drawcon_inst/col_selected[11]_i_848_0[0]
    SLICE_X17Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   109.014 r  drawcon_inst/tcol_reg[4]_i_54/O[3]
                         net (fo=35, routed)          1.099   110.113    drawcon_inst_n_2050
    SLICE_X18Y8          LUT5 (Prop_lut5_I4_O)        0.306   110.419 r  tcol[4]_i_60/O
                         net (fo=1, routed)           0.000   110.419    drawcon_inst/tcol[4]_i_103_0[0]
    SLICE_X18Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   111.059 r  drawcon_inst/tcol_reg[4]_i_29/O[3]
                         net (fo=31, routed)          0.777   111.835    drawcon_inst/tcol[4]_i_61_0[3]
    SLICE_X21Y7          LUT4 (Prop_lut4_I3_O)        0.306   112.141 r  drawcon_inst/tcol[4]_i_28/O
                         net (fo=5, routed)           0.342   112.483    drawcon_inst/tcol[4]_i_28_n_0
    SLICE_X19Y7          LUT5 (Prop_lut5_I3_O)        0.124   112.607 r  drawcon_inst/tcol[4]_i_68/O
                         net (fo=1, routed)           0.000   112.607    drawcon_inst/tcol[4]_i_68_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606   113.213 f  drawcon_inst/tcol_reg[4]_i_31/O[3]
                         net (fo=35, routed)          0.960   114.173    drawcon_inst/tcol[4]_i_68_0[3]
    SLICE_X23Y7          LUT5 (Prop_lut5_I1_O)        0.306   114.479 r  drawcon_inst/tcol[4]_i_38/O
                         net (fo=1, routed)           0.000   114.479    drawcon_inst/tcol[4]_i_38_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   114.903 r  drawcon_inst/tcol_reg[4]_i_11/O[1]
                         net (fo=32, routed)          0.782   115.685    drawcon_inst/tcol[4]_i_38_0[1]
    SLICE_X21Y7          LUT4 (Prop_lut4_I0_O)        0.303   115.988 r  drawcon_inst/tcol[4]_i_10/O
                         net (fo=7, routed)           0.759   116.747    drawcon_inst/tcol[4]_i_10_n_0
    SLICE_X24Y8          LUT5 (Prop_lut5_I3_O)        0.124   116.871 r  drawcon_inst/tcol[4]_i_45/O
                         net (fo=1, routed)           0.000   116.871    drawcon_inst/tcol[4]_i_45_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606   117.477 f  drawcon_inst/tcol_reg[4]_i_12/O[3]
                         net (fo=33, routed)          1.155   118.632    drawcon_inst_n_2110
    SLICE_X26Y7          LUT5 (Prop_lut5_I3_O)        0.336   118.968 r  tcol[4]_i_14/O
                         net (fo=1, routed)           0.000   118.968    drawcon_inst/tcol[11]_i_39[1]
    SLICE_X26Y7          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401   119.369 r  drawcon_inst/tcol_reg[4]_i_5/O[3]
                         net (fo=33, routed)          1.119   120.488    drawcon_inst_n_2125
    SLICE_X27Y8          LUT6 (Prop_lut6_I1_O)        0.306   120.794 r  tcol[11]_i_28/O
                         net (fo=1, routed)           0.475   121.270    drawcon_inst/tcol[11]_i_18[2]
    SLICE_X27Y7          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407   121.677 r  drawcon_inst/tcol_reg[11]_i_23/O[1]
                         net (fo=4, routed)           0.423   122.100    drawcon_inst/tcol[11]_i_32[1]
    SLICE_X27Y5          LUT6 (Prop_lut6_I5_O)        0.303   122.403 f  drawcon_inst/col_selected[9]_i_68/O
                         net (fo=2, routed)           0.451   122.854    drawcon_inst/colour_picker_inst/col_selected_reg[9]_i_6_4
    SLICE_X25Y5          LUT6 (Prop_lut6_I0_O)        0.124   122.978 f  drawcon_inst/colour_picker_inst/col_selected[9]_i_20/O
                         net (fo=1, routed)           0.000   122.978    drawcon_inst/colour_picker_inst/col_selected[9]_i_20_n_0
    SLICE_X25Y5          MUXF7 (Prop_muxf7_I1_O)      0.217   123.195 f  drawcon_inst/colour_picker_inst/col_selected_reg[9]_i_6/O
                         net (fo=1, routed)           0.593   123.788    drawcon_inst/colour_picker_inst/col_selected_reg[9]_i_6_n_0
    SLICE_X23Y5          LUT6 (Prop_lut6_I1_O)        0.299   124.087 r  drawcon_inst/colour_picker_inst/col_selected[9]_i_2/O
                         net (fo=1, routed)           0.154   124.241    drawcon_inst/colour_picker_inst/col_selected[9]_i_2_n_0
    SLICE_X23Y5          LUT5 (Prop_lut5_I0_O)        0.124   124.365 r  drawcon_inst/colour_picker_inst/col_selected[9]_i_1/O
                         net (fo=3, routed)           0.615   124.980    drawcon_inst/D[4]
    SLICE_X23Y5          FDRE                                         r  drawcon_inst/col_selected_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_106_clk_wiz_0 rise edge)
                                                      9.408     9.408 r  
    E3                   IBUF                         0.000     9.408 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.162    10.570    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.246 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.885    clock_gen_inst/clk_wiz_instance/inst/clk_106_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.976 r  clock_gen_inst/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=2243, routed)        1.689     6.665    drawcon_inst/clk_106
    SLICE_X23Y5          FDRE                                         r  drawcon_inst/col_selected_reg[9]/C
                         clock pessimism              0.497     7.162    
                         clock uncertainty           -0.164     6.999    
    SLICE_X23Y5          FDRE (Setup_fdre_C_D)       -0.067     6.932    drawcon_inst/col_selected_reg[9]
  -------------------------------------------------------------------
                         required time                          6.932    
                         arrival time                        -124.980    
  -------------------------------------------------------------------
                         slack                               -118.048    

Slack (VIOLATED) :        -117.933ns  (required time - arrival time)
  Source:                 drawcon_inst/tcol_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_106_clk_wiz_0  {rise@0.000ns fall@4.704ns period=9.408ns})
  Destination:            drawcon_inst/pixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_106_clk_wiz_0  {rise@0.000ns fall@4.704ns period=9.408ns})
  Path Group:             clk_106_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.408ns  (clk_106_clk_wiz_0 rise@9.408ns - clk_106_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        127.172ns  (logic 58.848ns (46.274%)  route 68.324ns (53.726%))
  Logic Levels:           151  (CARRY4=64 LUT1=1 LUT2=1 LUT4=16 LUT5=62 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.742ns = ( 6.666 - 9.408 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.319ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_106_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_gen_inst/clk_wiz_instance/inst/clk_106_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_gen_inst/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=2243, routed)        1.813    -2.208    drawcon_inst/clk_106
    SLICE_X37Y6          FDRE                                         r  drawcon_inst/tcol_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDRE (Prop_fdre_C_Q)         0.456    -1.752 f  drawcon_inst/tcol_reg[5]/Q
                         net (fo=6, routed)           0.457    -1.295    drawcon_inst/tcol[5]
    SLICE_X34Y6          LUT1 (Prop_lut1_I0_O)        0.124    -1.171 r  drawcon_inst/col_selected[11]_i_831/O
                         net (fo=1, routed)           0.000    -1.171    drawcon_inst/col_selected[11]_i_831_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    -0.528 r  drawcon_inst/col_selected_reg[11]_i_184/O[3]
                         net (fo=33, routed)          0.889     0.361    drawcon_inst_n_1210
    SLICE_X35Y8          LUT5 (Prop_lut5_I0_O)        0.307     0.668 r  col_selected[11]_i_819/O
                         net (fo=1, routed)           0.000     0.668    drawcon_inst/S[0]
    SLICE_X35Y8          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.248 r  drawcon_inst/col_selected_reg[11]_i_181/O[2]
                         net (fo=35, routed)          0.937     2.184    drawcon_inst_n_1226
    SLICE_X33Y8          LUT5 (Prop_lut5_I1_O)        0.302     2.486 r  col_selected[11]_i_801/O
                         net (fo=1, routed)           0.000     2.486    drawcon_inst/col_selected[7]_i_212_0[0]
    SLICE_X33Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     3.126 f  drawcon_inst/col_selected_reg[11]_i_178/O[3]
                         net (fo=33, routed)          0.908     4.035    drawcon_inst/col_selected[11]_i_802_0[3]
    SLICE_X33Y10         LUT5 (Prop_lut5_I1_O)        0.306     4.341 r  drawcon_inst/col_selected[11]_i_784/O
                         net (fo=1, routed)           0.000     4.341    drawcon_inst/col_selected[11]_i_784_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.765 r  drawcon_inst/col_selected_reg[11]_i_175/O[1]
                         net (fo=31, routed)          0.714     5.479    drawcon_inst/col_selected[11]_i_784_0[1]
    SLICE_X32Y9          LUT4 (Prop_lut4_I0_O)        0.303     5.782 r  drawcon_inst/col_selected[4]_i_76/O
                         net (fo=7, routed)           0.390     6.172    drawcon_inst/col_selected[4]_i_76_n_0
    SLICE_X34Y10         LUT5 (Prop_lut5_I3_O)        0.124     6.296 r  drawcon_inst/col_selected[11]_i_766/O
                         net (fo=1, routed)           0.000     6.296    drawcon_inst/col_selected[11]_i_766_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     6.904 f  drawcon_inst/col_selected_reg[11]_i_172/O[3]
                         net (fo=31, routed)          0.734     7.638    drawcon_inst/col_selected[11]_i_766_0[3]
    SLICE_X37Y9          LUT4 (Prop_lut4_I3_O)        0.307     7.945 f  drawcon_inst/col_selected[4]_i_77/O
                         net (fo=4, routed)           0.821     8.766    drawcon_inst/col_selected[4]_i_77_n_0
    SLICE_X37Y10         LUT5 (Prop_lut5_I4_O)        0.124     8.890 r  drawcon_inst/col_selected[7]_i_202/O
                         net (fo=1, routed)           0.000     8.890    drawcon_inst/col_selected[7]_i_202_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.437 r  drawcon_inst/col_selected_reg[7]_i_100/O[2]
                         net (fo=5, routed)           1.110    10.547    drawcon_inst_n_1294
    SLICE_X37Y12         LUT5 (Prop_lut5_I4_O)        0.332    10.879 r  col_selected[11]_i_725/O
                         net (fo=1, routed)           0.000    10.879    drawcon_inst/col_selected[7]_i_184[1]
    SLICE_X37Y12         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    11.280 r  drawcon_inst/col_selected_reg[11]_i_166/O[3]
                         net (fo=33, routed)          0.916    12.197    drawcon_inst_n_1300
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.306    12.503 r  col_selected[11]_i_711/O
                         net (fo=1, routed)           0.000    12.503    drawcon_inst/col_selected[7]_i_177_0[0]
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.143 r  drawcon_inst/col_selected_reg[11]_i_163/O[3]
                         net (fo=33, routed)          0.889    14.031    drawcon_inst_n_1315
    SLICE_X33Y12         LUT5 (Prop_lut5_I0_O)        0.306    14.337 r  col_selected[11]_i_693/O
                         net (fo=1, routed)           0.000    14.337    drawcon_inst/col_selected[7]_i_170_0[0]
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.917 r  drawcon_inst/col_selected_reg[11]_i_160/O[2]
                         net (fo=31, routed)          0.615    15.532    drawcon_inst/col_selected[11]_i_694_0[2]
    SLICE_X31Y12         LUT4 (Prop_lut4_I1_O)        0.302    15.834 r  drawcon_inst/col_selected[4]_i_67/O
                         net (fo=7, routed)           0.340    16.174    drawcon_inst/col_selected[4]_i_67_n_0
    SLICE_X32Y12         LUT5 (Prop_lut5_I3_O)        0.124    16.298 r  drawcon_inst/col_selected[11]_i_676/O
                         net (fo=1, routed)           0.000    16.298    drawcon_inst/col_selected[11]_i_676_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.845 r  drawcon_inst/col_selected_reg[11]_i_157/O[2]
                         net (fo=33, routed)          1.019    17.864    drawcon_inst_n_1346
    SLICE_X31Y13         LUT5 (Prop_lut5_I2_O)        0.302    18.166 r  col_selected[11]_i_657/O
                         net (fo=1, routed)           0.000    18.166    drawcon_inst/col_selected[7]_i_156_0[0]
    SLICE_X31Y13         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.806 f  drawcon_inst/col_selected_reg[11]_i_154/O[3]
                         net (fo=36, routed)          1.033    19.840    drawcon_inst/col_selected[11]_i_658_0[3]
    SLICE_X34Y14         LUT5 (Prop_lut5_I3_O)        0.306    20.146 r  drawcon_inst/col_selected[11]_i_640/O
                         net (fo=1, routed)           0.000    20.146    drawcon_inst/col_selected[11]_i_640_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    20.754 f  drawcon_inst/col_selected_reg[11]_i_151/O[3]
                         net (fo=33, routed)          0.978    21.732    drawcon_inst_n_1375
    SLICE_X35Y14         LUT5 (Prop_lut5_I1_O)        0.337    22.069 r  col_selected[11]_i_617/O
                         net (fo=1, routed)           0.000    22.069    drawcon_inst/col_selected[7]_i_142[1]
    SLICE_X35Y14         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    22.470 r  drawcon_inst/col_selected_reg[11]_i_148/O[3]
                         net (fo=35, routed)          1.035    23.506    drawcon_inst_n_1390
    SLICE_X34Y16         LUT5 (Prop_lut5_I0_O)        0.306    23.812 r  col_selected[11]_i_603/O
                         net (fo=1, routed)           0.000    23.812    drawcon_inst/col_selected[7]_i_135_0[0]
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    24.390 r  drawcon_inst/col_selected_reg[11]_i_145/O[2]
                         net (fo=31, routed)          0.696    25.085    drawcon_inst/col_selected[11]_i_604_0[2]
    SLICE_X31Y16         LUT4 (Prop_lut4_I1_O)        0.301    25.386 r  drawcon_inst/col_selected[11]_i_1450/O
                         net (fo=5, routed)           0.575    25.961    drawcon_inst/col_selected[11]_i_1450_n_0
    SLICE_X33Y14         LUT5 (Prop_lut5_I3_O)        0.124    26.085 r  drawcon_inst/col_selected[11]_i_586/O
                         net (fo=1, routed)           0.000    26.085    drawcon_inst/col_selected[11]_i_586_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.691 r  drawcon_inst/col_selected_reg[11]_i_142/O[3]
                         net (fo=35, routed)          1.200    27.892    drawcon_inst_n_1420
    SLICE_X34Y18         LUT5 (Prop_lut5_I0_O)        0.306    28.198 r  col_selected[11]_i_1390/O
                         net (fo=1, routed)           0.000    28.198    drawcon_inst/col_selected[11]_i_1380_0[0]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.776 r  drawcon_inst/col_selected_reg[11]_i_403/O[2]
                         net (fo=5, routed)           0.748    29.524    drawcon_inst_n_1444
    SLICE_X32Y17         LUT5 (Prop_lut5_I4_O)        0.330    29.854 r  col_selected[11]_i_392/O
                         net (fo=1, routed)           0.000    29.854    drawcon_inst/col_selected[11]_i_1373[1]
    SLICE_X32Y17         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    30.255 f  drawcon_inst/col_selected_reg[11]_i_112/O[3]
                         net (fo=33, routed)          1.244    31.499    drawcon_inst/col_selected[11]_i_397_0[3]
    SLICE_X31Y22         LUT5 (Prop_lut5_I0_O)        0.306    31.805 r  drawcon_inst/col_selected[11]_i_1377/O
                         net (fo=1, routed)           0.000    31.805    drawcon_inst/data17[4]
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    32.229 f  drawcon_inst/col_selected_reg[11]_i_365/O[1]
                         net (fo=5, routed)           0.794    33.023    drawcon_inst_n_1475
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.303    33.326 r  col_selected[11]_i_358/O
                         net (fo=1, routed)           0.000    33.326    drawcon_inst/col_selected[11]_i_329_0[0]
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    33.966 f  drawcon_inst/col_selected_reg[11]_i_106/O[3]
                         net (fo=31, routed)          0.659    34.625    drawcon_inst/col_selected[11]_i_359_0[3]
    SLICE_X30Y19         LUT4 (Prop_lut4_I3_O)        0.306    34.931 f  drawcon_inst/col_selected[4]_i_81/O
                         net (fo=7, routed)           0.353    35.284    drawcon_inst/col_selected[4]_i_81_n_0
    SLICE_X30Y17         LUT5 (Prop_lut5_I3_O)        0.124    35.408 r  drawcon_inst/col_selected[11]_i_340/O
                         net (fo=1, routed)           0.000    35.408    drawcon_inst/col_selected[11]_i_340_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    36.016 r  drawcon_inst/col_selected_reg[11]_i_103/O[3]
                         net (fo=33, routed)          1.061    37.078    drawcon_inst_n_1495
    SLICE_X27Y18         LUT5 (Prop_lut5_I0_O)        0.307    37.385 r  col_selected[11]_i_320/O
                         net (fo=1, routed)           0.000    37.385    drawcon_inst/col_selected[11]_i_1344_0[0]
    SLICE_X27Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.025 r  drawcon_inst/col_selected_reg[11]_i_100/O[3]
                         net (fo=36, routed)          1.242    39.267    drawcon_inst_n_1510
    SLICE_X30Y14         LUT5 (Prop_lut5_I0_O)        0.306    39.573 r  col_selected[11]_i_1347/O
                         net (fo=1, routed)           0.000    39.573    drawcon_inst/col_selected[11]_i_1336_2[0]
    SLICE_X30Y14         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    40.216 f  drawcon_inst/col_selected_reg[11]_i_289/O[3]
                         net (fo=5, routed)           1.047    41.263    drawcon_inst_n_1533
    SLICE_X29Y14         LUT5 (Prop_lut5_I4_O)        0.307    41.570 r  col_selected[11]_i_280/O
                         net (fo=1, routed)           0.000    41.570    drawcon_inst/col_selected[11]_i_1444_0[2]
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    41.818 f  drawcon_inst/col_selected_reg[11]_i_94/O[3]
                         net (fo=33, routed)          0.677    42.495    drawcon_inst/col_selected[11]_i_283_0[3]
    SLICE_X28Y15         LUT5 (Prop_lut5_I0_O)        0.306    42.801 r  drawcon_inst/col_selected[11]_i_568/O
                         net (fo=1, routed)           0.000    42.801    drawcon_inst/col_selected[11]_i_568_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    43.225 r  drawcon_inst/col_selected_reg[11]_i_139/O[1]
                         net (fo=31, routed)          0.826    44.051    drawcon_inst/col_selected[11]_i_568_0[1]
    SLICE_X29Y13         LUT4 (Prop_lut4_I0_O)        0.303    44.354 r  drawcon_inst/col_selected[4]_i_91/O
                         net (fo=5, routed)           0.466    44.820    drawcon_inst/col_selected[4]_i_91_n_0
    SLICE_X27Y13         LUT5 (Prop_lut5_I4_O)        0.124    44.944 r  drawcon_inst/col_selected[11]_i_549/O
                         net (fo=1, routed)           0.000    44.944    drawcon_inst/col_selected[11]_i_549_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    45.368 f  drawcon_inst/col_selected_reg[11]_i_136/O[1]
                         net (fo=33, routed)          1.254    46.622    drawcon_inst_n_1572
    SLICE_X28Y9          LUT5 (Prop_lut5_I1_O)        0.303    46.925 r  col_selected[11]_i_529/O
                         net (fo=1, routed)           0.000    46.925    drawcon_inst/col_selected[11]_i_1423_0[0]
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    47.565 r  drawcon_inst/col_selected_reg[11]_i_133/O[3]
                         net (fo=35, routed)          1.069    48.634    drawcon_inst_n_1585
    SLICE_X30Y10         LUT5 (Prop_lut5_I0_O)        0.306    48.940 r  col_selected[11]_i_510/O
                         net (fo=1, routed)           0.000    48.940    drawcon_inst/col_selected[11]_i_1416_0[0]
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    49.583 r  drawcon_inst/col_selected_reg[11]_i_130/O[3]
                         net (fo=33, routed)          1.091    50.674    drawcon_inst_n_1600
    SLICE_X26Y11         LUT5 (Prop_lut5_I0_O)        0.307    50.981 r  col_selected[11]_i_491/O
                         net (fo=1, routed)           0.000    50.981    drawcon_inst/col_selected[11]_i_462_0[0]
    SLICE_X26Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    51.561 f  drawcon_inst/col_selected_reg[11]_i_127/O[2]
                         net (fo=33, routed)          1.126    52.687    drawcon_inst/col_selected[11]_i_492_0[2]
    SLICE_X24Y15         LUT5 (Prop_lut5_I2_O)        0.302    52.989 r  drawcon_inst/col_selected[11]_i_473/O
                         net (fo=1, routed)           0.000    52.989    drawcon_inst/col_selected[11]_i_473_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    53.595 f  drawcon_inst/col_selected_reg[11]_i_124/O[3]
                         net (fo=31, routed)          0.770    54.365    drawcon_inst/col_selected[11]_i_473_0[3]
    SLICE_X24Y17         LUT4 (Prop_lut4_I3_O)        0.306    54.671 f  drawcon_inst/col_selected[4]_i_85/O
                         net (fo=7, routed)           0.469    55.141    drawcon_inst/col_selected[4]_i_85_n_0
    SLICE_X23Y18         LUT5 (Prop_lut5_I3_O)        0.124    55.265 r  drawcon_inst/col_selected[11]_i_454/O
                         net (fo=1, routed)           0.000    55.265    drawcon_inst/col_selected[11]_i_454_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    55.871 r  drawcon_inst/col_selected_reg[11]_i_121/O[3]
                         net (fo=33, routed)          0.729    56.599    drawcon_inst_n_1645
    SLICE_X24Y18         LUT5 (Prop_lut5_I0_O)        0.306    56.905 r  col_selected[11]_i_434/O
                         net (fo=1, routed)           0.000    56.905    drawcon_inst/col_selected[7]_i_334_0[0]
    SLICE_X24Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    57.485 f  drawcon_inst/col_selected_reg[11]_i_118/O[2]
                         net (fo=37, routed)          1.008    58.493    drawcon_inst/col_selected[11]_i_435_0[2]
    SLICE_X22Y18         LUT5 (Prop_lut5_I2_O)        0.302    58.795 r  drawcon_inst/col_selected[11]_i_1112/O
                         net (fo=1, routed)           0.000    58.795    drawcon_inst/col_selected[11]_i_1112_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    59.342 r  drawcon_inst/col_selected_reg[11]_i_232/O[2]
                         net (fo=33, routed)          0.920    60.262    drawcon_inst_n_1676
    SLICE_X21Y18         LUT5 (Prop_lut5_I2_O)        0.302    60.564 r  col_selected[11]_i_1093/O
                         net (fo=1, routed)           0.000    60.564    drawcon_inst/col_selected[7]_i_320_0[0]
    SLICE_X21Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    61.144 r  drawcon_inst/col_selected_reg[11]_i_229/O[2]
                         net (fo=35, routed)          1.040    62.184    drawcon_inst_n_1691
    SLICE_X20Y15         LUT5 (Prop_lut5_I2_O)        0.302    62.486 r  col_selected[11]_i_1075/O
                         net (fo=1, routed)           0.000    62.486    drawcon_inst/col_selected[11]_i_1047_0[0]
    SLICE_X20Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    63.126 f  drawcon_inst/col_selected_reg[11]_i_226/O[3]
                         net (fo=31, routed)          0.642    63.768    drawcon_inst/col_selected[11]_i_1076_0[3]
    SLICE_X21Y17         LUT4 (Prop_lut4_I1_O)        0.306    64.074 r  drawcon_inst/col_selected[4]_i_138/O
                         net (fo=5, routed)           0.335    64.408    drawcon_inst/col_selected[4]_i_138_n_0
    SLICE_X19Y17         LUT5 (Prop_lut5_I1_O)        0.124    64.532 r  drawcon_inst/col_selected[11]_i_1058/O
                         net (fo=1, routed)           0.000    64.532    drawcon_inst/col_selected[11]_i_1058_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    65.138 r  drawcon_inst/col_selected_reg[11]_i_223/O[3]
                         net (fo=35, routed)          1.202    66.340    drawcon_inst_n_1720
    SLICE_X19Y20         LUT5 (Prop_lut5_I2_O)        0.306    66.646 r  col_selected[11]_i_1183/O
                         net (fo=1, routed)           0.000    66.646    drawcon_inst/col_selected[7]_i_355_0[0]
    SLICE_X19Y20         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    67.226 f  drawcon_inst/col_selected_reg[11]_i_244/O[2]
                         net (fo=35, routed)          0.851    68.077    drawcon_inst/col_selected[11]_i_1184_0[2]
    SLICE_X18Y21         LUT5 (Prop_lut5_I2_O)        0.302    68.379 r  drawcon_inst/col_selected[11]_i_1166/O
                         net (fo=1, routed)           0.000    68.379    drawcon_inst/col_selected[11]_i_1166_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    68.803 f  drawcon_inst/col_selected_reg[11]_i_241/O[1]
                         net (fo=35, routed)          1.181    69.984    drawcon_inst_n_1752
    SLICE_X17Y19         LUT5 (Prop_lut5_I4_O)        0.303    70.287 r  col_selected[11]_i_1147/O
                         net (fo=1, routed)           0.000    70.287    drawcon_inst/col_selected[7]_i_341_0[0]
    SLICE_X17Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    70.867 r  drawcon_inst/col_selected_reg[11]_i_238/O[2]
                         net (fo=33, routed)          0.912    71.779    drawcon_inst_n_1766
    SLICE_X16Y17         LUT5 (Prop_lut5_I2_O)        0.302    72.081 r  col_selected[11]_i_1129/O
                         net (fo=1, routed)           0.000    72.081    drawcon_inst/col_selected[7]_i_390_0[0]
    SLICE_X16Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    72.661 r  drawcon_inst/col_selected_reg[11]_i_235/O[2]
                         net (fo=31, routed)          0.663    73.324    drawcon_inst/col_selected[11]_i_1130_0[2]
    SLICE_X16Y16         LUT4 (Prop_lut4_I1_O)        0.302    73.626 r  drawcon_inst/col_selected[4]_i_106/O
                         net (fo=7, routed)           0.657    74.283    drawcon_inst/col_selected[4]_i_106_n_0
    SLICE_X14Y17         LUT5 (Prop_lut5_I3_O)        0.124    74.407 r  drawcon_inst/col_selected[11]_i_1256/O
                         net (fo=1, routed)           0.000    74.407    drawcon_inst/col_selected[11]_i_1256_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    74.951 f  drawcon_inst/col_selected_reg[11]_i_256/O[2]
                         net (fo=33, routed)          1.003    75.954    drawcon_inst/col_selected[11]_i_1256_0[2]
    SLICE_X15Y16         LUT5 (Prop_lut5_I2_O)        0.301    76.255 r  drawcon_inst/col_selected[11]_i_1238/O
                         net (fo=1, routed)           0.000    76.255    drawcon_inst/col_selected[11]_i_1238_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    76.679 r  drawcon_inst/col_selected_reg[11]_i_253/O[1]
                         net (fo=32, routed)          1.124    77.802    drawcon_inst/col_selected[11]_i_1238_0[1]
    SLICE_X13Y15         LUT4 (Prop_lut4_I0_O)        0.303    78.105 r  drawcon_inst/col_selected[4]_i_93/O
                         net (fo=7, routed)           0.344    78.449    drawcon_inst/col_selected[4]_i_93_n_0
    SLICE_X14Y15         LUT5 (Prop_lut5_I3_O)        0.124    78.573 r  drawcon_inst/col_selected[11]_i_1220/O
                         net (fo=1, routed)           0.000    78.573    drawcon_inst/col_selected[11]_i_1220_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    79.181 r  drawcon_inst/col_selected_reg[11]_i_250/O[3]
                         net (fo=33, routed)          0.958    80.139    drawcon_inst_n_1825
    SLICE_X21Y15         LUT5 (Prop_lut5_I0_O)        0.307    80.446 r  col_selected[11]_i_1201/O
                         net (fo=1, routed)           0.000    80.446    drawcon_inst/col_selected[7]_i_418_0[0]
    SLICE_X21Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    81.086 r  drawcon_inst/col_selected_reg[11]_i_247/O[3]
                         net (fo=35, routed)          1.070    82.156    drawcon_inst_n_1840
    SLICE_X22Y13         LUT5 (Prop_lut5_I0_O)        0.306    82.462 r  col_selected[11]_i_1327/O
                         net (fo=1, routed)           0.000    82.462    drawcon_inst/col_selected[7]_i_411_0[0]
    SLICE_X22Y13         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    83.102 r  drawcon_inst/col_selected_reg[11]_i_268/O[3]
                         net (fo=31, routed)          0.740    83.842    drawcon_inst/col_selected[11]_i_1328_0[3]
    SLICE_X23Y13         LUT4 (Prop_lut4_I3_O)        0.306    84.148 r  drawcon_inst/col_selected[4]_i_101/O
                         net (fo=5, routed)           0.478    84.625    drawcon_inst/col_selected[4]_i_101_n_0
    SLICE_X23Y11         LUT5 (Prop_lut5_I4_O)        0.124    84.749 r  drawcon_inst/col_selected[11]_i_1310/O
                         net (fo=1, routed)           0.000    84.749    drawcon_inst/col_selected[11]_i_1310_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    85.355 r  drawcon_inst/col_selected_reg[11]_i_265/O[3]
                         net (fo=33, routed)          0.877    86.233    drawcon_inst_n_1870
    SLICE_X21Y11         LUT5 (Prop_lut5_I0_O)        0.306    86.539 r  col_selected[11]_i_1291/O
                         net (fo=1, routed)           0.000    86.539    drawcon_inst/col_selected[7]_i_397_0[0]
    SLICE_X21Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    87.179 r  drawcon_inst/col_selected_reg[11]_i_262/O[3]
                         net (fo=32, routed)          0.832    88.011    drawcon_inst/col_selected[11]_i_1292_0[3]
    SLICE_X21Y8          LUT4 (Prop_lut4_I3_O)        0.306    88.317 r  drawcon_inst/col_selected[4]_i_97/O
                         net (fo=5, routed)           0.445    88.762    drawcon_inst/col_selected[4]_i_97_n_0
    SLICE_X22Y9          LUT5 (Prop_lut5_I3_O)        0.124    88.886 r  drawcon_inst/col_selected[11]_i_1274/O
                         net (fo=1, routed)           0.000    88.886    drawcon_inst/col_selected[11]_i_1274_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    89.433 r  drawcon_inst/col_selected_reg[11]_i_259/O[2]
                         net (fo=33, routed)          0.930    90.364    drawcon_inst_n_1901
    SLICE_X20Y9          LUT5 (Prop_lut5_I2_O)        0.302    90.666 r  col_selected[11]_i_967/O
                         net (fo=1, routed)           0.000    90.666    drawcon_inst/col_selected[11]_i_939_0[0]
    SLICE_X20Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    91.246 r  drawcon_inst/col_selected_reg[11]_i_208/O[2]
                         net (fo=33, routed)          0.913    92.159    drawcon_inst_n_1916
    SLICE_X19Y11         LUT5 (Prop_lut5_I2_O)        0.302    92.461 r  col_selected[11]_i_949/O
                         net (fo=1, routed)           0.000    92.461    drawcon_inst/col_selected[7]_i_243_0[0]
    SLICE_X19Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    93.041 f  drawcon_inst/col_selected_reg[11]_i_205/O[2]
                         net (fo=31, routed)          0.511    93.552    drawcon_inst/col_selected[11]_i_950_0[2]
    SLICE_X18Y12         LUT2 (Prop_lut2_I0_O)        0.302    93.854 f  drawcon_inst/col_selected[4]_i_143/O
                         net (fo=4, routed)           0.610    94.464    drawcon_inst/col_selected[4]_i_143_n_0
    SLICE_X19Y13         LUT6 (Prop_lut6_I4_O)        0.124    94.588 r  drawcon_inst/col_selected[11]_i_932/O
                         net (fo=1, routed)           0.000    94.588    drawcon_inst/col_selected[11]_i_932_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    95.194 r  drawcon_inst/col_selected_reg[11]_i_202/O[3]
                         net (fo=36, routed)          0.954    96.149    drawcon_inst_n_1945
    SLICE_X17Y13         LUT5 (Prop_lut5_I1_O)        0.306    96.455 r  col_selected[11]_i_913/O
                         net (fo=1, routed)           0.000    96.455    drawcon_inst/col_selected[11]_i_1029_0[0]
    SLICE_X17Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    97.035 f  drawcon_inst/col_selected_reg[11]_i_199/O[2]
                         net (fo=33, routed)          0.781    97.816    drawcon_inst/col_selected[11]_i_914_0[2]
    SLICE_X18Y12         LUT4 (Prop_lut4_I1_O)        0.302    98.118 f  drawcon_inst/col_selected[4]_i_117/O
                         net (fo=5, routed)           0.330    98.448    drawcon_inst/col_selected[4]_i_117_n_0
    SLICE_X16Y12         LUT6 (Prop_lut6_I1_O)        0.124    98.572 r  drawcon_inst/col_selected[11]_i_1040/O
                         net (fo=1, routed)           0.000    98.572    drawcon_inst/col_selected[11]_i_1040_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    99.178 r  drawcon_inst/col_selected_reg[11]_i_220/O[3]
                         net (fo=31, routed)          0.960   100.137    drawcon_inst/col_selected[11]_i_1040_0[3]
    SLICE_X13Y12         LUT4 (Prop_lut4_I3_O)        0.306   100.443 r  drawcon_inst/col_selected[4]_i_119/O
                         net (fo=3, routed)           0.419   100.862    drawcon_inst/col_selected[4]_i_119_n_0
    SLICE_X15Y12         LUT6 (Prop_lut6_I4_O)        0.124   100.986 r  drawcon_inst/col_selected[11]_i_1022/O
                         net (fo=1, routed)           0.000   100.986    drawcon_inst/col_selected[11]_i_1022_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606   101.592 f  drawcon_inst/col_selected_reg[11]_i_217/O[3]
                         net (fo=34, routed)          1.043   102.635    drawcon_inst/col_selected[11]_i_1022_0[3]
    SLICE_X15Y10         LUT5 (Prop_lut5_I2_O)        0.306   102.941 r  drawcon_inst/col_selected[11]_i_1004/O
                         net (fo=1, routed)           0.000   102.941    drawcon_inst/col_selected[11]_i_1004_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606   103.547 r  drawcon_inst/col_selected_reg[11]_i_214/O[3]
                         net (fo=33, routed)          0.946   104.492    drawcon_inst_n_2005
    SLICE_X15Y8          LUT5 (Prop_lut5_I0_O)        0.306   104.798 r  col_selected[11]_i_985/O
                         net (fo=1, routed)           0.000   104.798    drawcon_inst/col_selected[7]_i_306_0[0]
    SLICE_X15Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   105.438 r  drawcon_inst/col_selected_reg[11]_i_211/O[3]
                         net (fo=35, routed)          0.786   106.224    drawcon_inst_n_2020
    SLICE_X16Y8          LUT5 (Prop_lut5_I0_O)        0.306   106.530 r  tcol[4]_i_91/O
                         net (fo=1, routed)           0.000   106.530    drawcon_inst/col_selected[11]_i_859_0[0]
    SLICE_X16Y8          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   107.110 r  drawcon_inst/tcol_reg[4]_i_49/O[2]
                         net (fo=33, routed)          0.962   108.072    drawcon_inst_n_2036
    SLICE_X17Y8          LUT5 (Prop_lut5_I3_O)        0.302   108.374 r  tcol[4]_i_99/O
                         net (fo=1, routed)           0.000   108.374    drawcon_inst/col_selected[11]_i_848_0[0]
    SLICE_X17Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   109.014 r  drawcon_inst/tcol_reg[4]_i_54/O[3]
                         net (fo=35, routed)          1.099   110.113    drawcon_inst_n_2050
    SLICE_X18Y8          LUT5 (Prop_lut5_I4_O)        0.306   110.419 r  tcol[4]_i_60/O
                         net (fo=1, routed)           0.000   110.419    drawcon_inst/tcol[4]_i_103_0[0]
    SLICE_X18Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   111.059 r  drawcon_inst/tcol_reg[4]_i_29/O[3]
                         net (fo=31, routed)          0.777   111.835    drawcon_inst/tcol[4]_i_61_0[3]
    SLICE_X21Y7          LUT4 (Prop_lut4_I3_O)        0.306   112.141 r  drawcon_inst/tcol[4]_i_28/O
                         net (fo=5, routed)           0.342   112.483    drawcon_inst/tcol[4]_i_28_n_0
    SLICE_X19Y7          LUT5 (Prop_lut5_I3_O)        0.124   112.607 r  drawcon_inst/tcol[4]_i_68/O
                         net (fo=1, routed)           0.000   112.607    drawcon_inst/tcol[4]_i_68_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606   113.213 f  drawcon_inst/tcol_reg[4]_i_31/O[3]
                         net (fo=35, routed)          0.960   114.173    drawcon_inst/tcol[4]_i_68_0[3]
    SLICE_X23Y7          LUT5 (Prop_lut5_I1_O)        0.306   114.479 r  drawcon_inst/tcol[4]_i_38/O
                         net (fo=1, routed)           0.000   114.479    drawcon_inst/tcol[4]_i_38_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   114.903 r  drawcon_inst/tcol_reg[4]_i_11/O[1]
                         net (fo=32, routed)          0.782   115.685    drawcon_inst/tcol[4]_i_38_0[1]
    SLICE_X21Y7          LUT4 (Prop_lut4_I0_O)        0.303   115.988 r  drawcon_inst/tcol[4]_i_10/O
                         net (fo=7, routed)           0.759   116.747    drawcon_inst/tcol[4]_i_10_n_0
    SLICE_X24Y8          LUT5 (Prop_lut5_I3_O)        0.124   116.871 r  drawcon_inst/tcol[4]_i_45/O
                         net (fo=1, routed)           0.000   116.871    drawcon_inst/tcol[4]_i_45_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547   117.418 r  drawcon_inst/tcol_reg[4]_i_12/O[2]
                         net (fo=33, routed)          0.979   118.397    drawcon_inst_n_2111
    SLICE_X26Y7          LUT5 (Prop_lut5_I3_O)        0.302   118.699 r  tcol[4]_i_18/O
                         net (fo=1, routed)           0.000   118.699    drawcon_inst/tcol[11]_i_39_0[0]
    SLICE_X26Y7          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   119.279 f  drawcon_inst/tcol_reg[4]_i_5/O[2]
                         net (fo=33, routed)          1.068   120.346    drawcon_inst/tcol[4]_i_19_0[2]
    SLICE_X26Y5          LUT5 (Prop_lut5_I2_O)        0.302   120.648 r  drawcon_inst/tcol[11]_i_43/O
                         net (fo=1, routed)           0.000   120.648    drawcon_inst/data62[4]
    SLICE_X26Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   121.180 r  drawcon_inst/tcol_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000   121.180    drawcon_inst/tcol_reg[11]_i_25_n_0
    SLICE_X26Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   121.402 r  drawcon_inst/tcol_reg[11]_i_24/O[0]
                         net (fo=4, routed)           0.591   121.993    drawcon_inst/tcol[11]_i_36[0]
    SLICE_X26Y4          LUT6 (Prop_lut6_I0_O)        0.299   122.292 f  drawcon_inst/col_selected[8]_i_68/O
                         net (fo=2, routed)           0.578   122.870    drawcon_inst/colour_picker_inst/col_selected_reg[8]_i_6_4
    SLICE_X25Y4          LUT6 (Prop_lut6_I0_O)        0.124   122.994 f  drawcon_inst/colour_picker_inst/col_selected[8]_i_20/O
                         net (fo=1, routed)           0.000   122.994    drawcon_inst/colour_picker_inst/col_selected[8]_i_20_n_0
    SLICE_X25Y4          MUXF7 (Prop_muxf7_I1_O)      0.217   123.211 f  drawcon_inst/colour_picker_inst/col_selected_reg[8]_i_6/O
                         net (fo=1, routed)           0.296   123.507    drawcon_inst/colour_picker_inst/col_selected_reg[8]_i_6_n_0
    SLICE_X25Y3          LUT6 (Prop_lut6_I1_O)        0.299   123.806 r  drawcon_inst/colour_picker_inst/col_selected[8]_i_2/O
                         net (fo=1, routed)           0.307   124.112    drawcon_inst/colour_picker_inst/col_selected[8]_i_2_n_0
    SLICE_X22Y3          LUT5 (Prop_lut5_I0_O)        0.124   124.236 r  drawcon_inst/colour_picker_inst/col_selected[8]_i_1/O
                         net (fo=3, routed)           0.320   124.557    drawcon_inst/colour_picker_inst/D[4]
    SLICE_X22Y2          LUT5 (Prop_lut5_I2_O)        0.124   124.681 r  drawcon_inst/colour_picker_inst/pixel[8]_i_2/O
                         net (fo=1, routed)           0.159   124.839    vga_inst/pixel_reg[8]
    SLICE_X22Y2          LUT5 (Prop_lut5_I0_O)        0.124   124.963 r  vga_inst/pixel[8]_i_1/O
                         net (fo=1, routed)           0.000   124.963    drawcon_inst/pixel_reg[11]_3[8]
    SLICE_X22Y2          FDRE                                         r  drawcon_inst/pixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_106_clk_wiz_0 rise edge)
                                                      9.408     9.408 r  
    E3                   IBUF                         0.000     9.408 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.162    10.570    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.246 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.885    clock_gen_inst/clk_wiz_instance/inst/clk_106_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.976 r  clock_gen_inst/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=2243, routed)        1.690     6.666    drawcon_inst/clk_106
    SLICE_X22Y2          FDRE                                         r  drawcon_inst/pixel_reg[8]/C
                         clock pessimism              0.497     7.163    
                         clock uncertainty           -0.164     7.000    
    SLICE_X22Y2          FDRE (Setup_fdre_C_D)        0.031     7.031    drawcon_inst/pixel_reg[8]
  -------------------------------------------------------------------
                         required time                          7.031    
                         arrival time                        -124.963    
  -------------------------------------------------------------------
                         slack                               -117.933    

Slack (VIOLATED) :        -117.844ns  (required time - arrival time)
  Source:                 drawcon_inst/tcol_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_106_clk_wiz_0  {rise@0.000ns fall@4.704ns period=9.408ns})
  Destination:            drawcon_inst/pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_106_clk_wiz_0  {rise@0.000ns fall@4.704ns period=9.408ns})
  Path Group:             clk_106_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.408ns  (clk_106_clk_wiz_0 rise@9.408ns - clk_106_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        127.082ns  (logic 58.631ns (46.136%)  route 68.451ns (53.864%))
  Logic Levels:           150  (CARRY4=63 LUT1=1 LUT2=1 LUT4=16 LUT5=62 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.743ns = ( 6.665 - 9.408 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.319ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_106_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_gen_inst/clk_wiz_instance/inst/clk_106_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_gen_inst/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=2243, routed)        1.813    -2.208    drawcon_inst/clk_106
    SLICE_X37Y6          FDRE                                         r  drawcon_inst/tcol_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDRE (Prop_fdre_C_Q)         0.456    -1.752 f  drawcon_inst/tcol_reg[5]/Q
                         net (fo=6, routed)           0.457    -1.295    drawcon_inst/tcol[5]
    SLICE_X34Y6          LUT1 (Prop_lut1_I0_O)        0.124    -1.171 r  drawcon_inst/col_selected[11]_i_831/O
                         net (fo=1, routed)           0.000    -1.171    drawcon_inst/col_selected[11]_i_831_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    -0.528 r  drawcon_inst/col_selected_reg[11]_i_184/O[3]
                         net (fo=33, routed)          0.889     0.361    drawcon_inst_n_1210
    SLICE_X35Y8          LUT5 (Prop_lut5_I0_O)        0.307     0.668 r  col_selected[11]_i_819/O
                         net (fo=1, routed)           0.000     0.668    drawcon_inst/S[0]
    SLICE_X35Y8          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.248 r  drawcon_inst/col_selected_reg[11]_i_181/O[2]
                         net (fo=35, routed)          0.937     2.184    drawcon_inst_n_1226
    SLICE_X33Y8          LUT5 (Prop_lut5_I1_O)        0.302     2.486 r  col_selected[11]_i_801/O
                         net (fo=1, routed)           0.000     2.486    drawcon_inst/col_selected[7]_i_212_0[0]
    SLICE_X33Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     3.126 f  drawcon_inst/col_selected_reg[11]_i_178/O[3]
                         net (fo=33, routed)          0.908     4.035    drawcon_inst/col_selected[11]_i_802_0[3]
    SLICE_X33Y10         LUT5 (Prop_lut5_I1_O)        0.306     4.341 r  drawcon_inst/col_selected[11]_i_784/O
                         net (fo=1, routed)           0.000     4.341    drawcon_inst/col_selected[11]_i_784_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.765 r  drawcon_inst/col_selected_reg[11]_i_175/O[1]
                         net (fo=31, routed)          0.714     5.479    drawcon_inst/col_selected[11]_i_784_0[1]
    SLICE_X32Y9          LUT4 (Prop_lut4_I0_O)        0.303     5.782 r  drawcon_inst/col_selected[4]_i_76/O
                         net (fo=7, routed)           0.390     6.172    drawcon_inst/col_selected[4]_i_76_n_0
    SLICE_X34Y10         LUT5 (Prop_lut5_I3_O)        0.124     6.296 r  drawcon_inst/col_selected[11]_i_766/O
                         net (fo=1, routed)           0.000     6.296    drawcon_inst/col_selected[11]_i_766_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     6.904 f  drawcon_inst/col_selected_reg[11]_i_172/O[3]
                         net (fo=31, routed)          0.734     7.638    drawcon_inst/col_selected[11]_i_766_0[3]
    SLICE_X37Y9          LUT4 (Prop_lut4_I3_O)        0.307     7.945 f  drawcon_inst/col_selected[4]_i_77/O
                         net (fo=4, routed)           0.821     8.766    drawcon_inst/col_selected[4]_i_77_n_0
    SLICE_X37Y10         LUT5 (Prop_lut5_I4_O)        0.124     8.890 r  drawcon_inst/col_selected[7]_i_202/O
                         net (fo=1, routed)           0.000     8.890    drawcon_inst/col_selected[7]_i_202_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.437 r  drawcon_inst/col_selected_reg[7]_i_100/O[2]
                         net (fo=5, routed)           1.110    10.547    drawcon_inst_n_1294
    SLICE_X37Y12         LUT5 (Prop_lut5_I4_O)        0.332    10.879 r  col_selected[11]_i_725/O
                         net (fo=1, routed)           0.000    10.879    drawcon_inst/col_selected[7]_i_184[1]
    SLICE_X37Y12         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    11.280 r  drawcon_inst/col_selected_reg[11]_i_166/O[3]
                         net (fo=33, routed)          0.916    12.197    drawcon_inst_n_1300
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.306    12.503 r  col_selected[11]_i_711/O
                         net (fo=1, routed)           0.000    12.503    drawcon_inst/col_selected[7]_i_177_0[0]
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.143 r  drawcon_inst/col_selected_reg[11]_i_163/O[3]
                         net (fo=33, routed)          0.889    14.031    drawcon_inst_n_1315
    SLICE_X33Y12         LUT5 (Prop_lut5_I0_O)        0.306    14.337 r  col_selected[11]_i_693/O
                         net (fo=1, routed)           0.000    14.337    drawcon_inst/col_selected[7]_i_170_0[0]
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.917 r  drawcon_inst/col_selected_reg[11]_i_160/O[2]
                         net (fo=31, routed)          0.615    15.532    drawcon_inst/col_selected[11]_i_694_0[2]
    SLICE_X31Y12         LUT4 (Prop_lut4_I1_O)        0.302    15.834 r  drawcon_inst/col_selected[4]_i_67/O
                         net (fo=7, routed)           0.340    16.174    drawcon_inst/col_selected[4]_i_67_n_0
    SLICE_X32Y12         LUT5 (Prop_lut5_I3_O)        0.124    16.298 r  drawcon_inst/col_selected[11]_i_676/O
                         net (fo=1, routed)           0.000    16.298    drawcon_inst/col_selected[11]_i_676_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.845 r  drawcon_inst/col_selected_reg[11]_i_157/O[2]
                         net (fo=33, routed)          1.019    17.864    drawcon_inst_n_1346
    SLICE_X31Y13         LUT5 (Prop_lut5_I2_O)        0.302    18.166 r  col_selected[11]_i_657/O
                         net (fo=1, routed)           0.000    18.166    drawcon_inst/col_selected[7]_i_156_0[0]
    SLICE_X31Y13         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.806 f  drawcon_inst/col_selected_reg[11]_i_154/O[3]
                         net (fo=36, routed)          1.033    19.840    drawcon_inst/col_selected[11]_i_658_0[3]
    SLICE_X34Y14         LUT5 (Prop_lut5_I3_O)        0.306    20.146 r  drawcon_inst/col_selected[11]_i_640/O
                         net (fo=1, routed)           0.000    20.146    drawcon_inst/col_selected[11]_i_640_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    20.754 f  drawcon_inst/col_selected_reg[11]_i_151/O[3]
                         net (fo=33, routed)          0.978    21.732    drawcon_inst_n_1375
    SLICE_X35Y14         LUT5 (Prop_lut5_I1_O)        0.337    22.069 r  col_selected[11]_i_617/O
                         net (fo=1, routed)           0.000    22.069    drawcon_inst/col_selected[7]_i_142[1]
    SLICE_X35Y14         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    22.470 r  drawcon_inst/col_selected_reg[11]_i_148/O[3]
                         net (fo=35, routed)          1.035    23.506    drawcon_inst_n_1390
    SLICE_X34Y16         LUT5 (Prop_lut5_I0_O)        0.306    23.812 r  col_selected[11]_i_603/O
                         net (fo=1, routed)           0.000    23.812    drawcon_inst/col_selected[7]_i_135_0[0]
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    24.390 r  drawcon_inst/col_selected_reg[11]_i_145/O[2]
                         net (fo=31, routed)          0.696    25.085    drawcon_inst/col_selected[11]_i_604_0[2]
    SLICE_X31Y16         LUT4 (Prop_lut4_I1_O)        0.301    25.386 r  drawcon_inst/col_selected[11]_i_1450/O
                         net (fo=5, routed)           0.575    25.961    drawcon_inst/col_selected[11]_i_1450_n_0
    SLICE_X33Y14         LUT5 (Prop_lut5_I3_O)        0.124    26.085 r  drawcon_inst/col_selected[11]_i_586/O
                         net (fo=1, routed)           0.000    26.085    drawcon_inst/col_selected[11]_i_586_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.691 r  drawcon_inst/col_selected_reg[11]_i_142/O[3]
                         net (fo=35, routed)          1.200    27.892    drawcon_inst_n_1420
    SLICE_X34Y18         LUT5 (Prop_lut5_I0_O)        0.306    28.198 r  col_selected[11]_i_1390/O
                         net (fo=1, routed)           0.000    28.198    drawcon_inst/col_selected[11]_i_1380_0[0]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.776 r  drawcon_inst/col_selected_reg[11]_i_403/O[2]
                         net (fo=5, routed)           0.748    29.524    drawcon_inst_n_1444
    SLICE_X32Y17         LUT5 (Prop_lut5_I4_O)        0.330    29.854 r  col_selected[11]_i_392/O
                         net (fo=1, routed)           0.000    29.854    drawcon_inst/col_selected[11]_i_1373[1]
    SLICE_X32Y17         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    30.255 f  drawcon_inst/col_selected_reg[11]_i_112/O[3]
                         net (fo=33, routed)          1.244    31.499    drawcon_inst/col_selected[11]_i_397_0[3]
    SLICE_X31Y22         LUT5 (Prop_lut5_I0_O)        0.306    31.805 r  drawcon_inst/col_selected[11]_i_1377/O
                         net (fo=1, routed)           0.000    31.805    drawcon_inst/data17[4]
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    32.229 f  drawcon_inst/col_selected_reg[11]_i_365/O[1]
                         net (fo=5, routed)           0.794    33.023    drawcon_inst_n_1475
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.303    33.326 r  col_selected[11]_i_358/O
                         net (fo=1, routed)           0.000    33.326    drawcon_inst/col_selected[11]_i_329_0[0]
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    33.966 f  drawcon_inst/col_selected_reg[11]_i_106/O[3]
                         net (fo=31, routed)          0.659    34.625    drawcon_inst/col_selected[11]_i_359_0[3]
    SLICE_X30Y19         LUT4 (Prop_lut4_I3_O)        0.306    34.931 f  drawcon_inst/col_selected[4]_i_81/O
                         net (fo=7, routed)           0.353    35.284    drawcon_inst/col_selected[4]_i_81_n_0
    SLICE_X30Y17         LUT5 (Prop_lut5_I3_O)        0.124    35.408 r  drawcon_inst/col_selected[11]_i_340/O
                         net (fo=1, routed)           0.000    35.408    drawcon_inst/col_selected[11]_i_340_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    36.016 r  drawcon_inst/col_selected_reg[11]_i_103/O[3]
                         net (fo=33, routed)          1.061    37.078    drawcon_inst_n_1495
    SLICE_X27Y18         LUT5 (Prop_lut5_I0_O)        0.307    37.385 r  col_selected[11]_i_320/O
                         net (fo=1, routed)           0.000    37.385    drawcon_inst/col_selected[11]_i_1344_0[0]
    SLICE_X27Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.025 r  drawcon_inst/col_selected_reg[11]_i_100/O[3]
                         net (fo=36, routed)          1.242    39.267    drawcon_inst_n_1510
    SLICE_X30Y14         LUT5 (Prop_lut5_I0_O)        0.306    39.573 r  col_selected[11]_i_1347/O
                         net (fo=1, routed)           0.000    39.573    drawcon_inst/col_selected[11]_i_1336_2[0]
    SLICE_X30Y14         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    40.216 f  drawcon_inst/col_selected_reg[11]_i_289/O[3]
                         net (fo=5, routed)           1.047    41.263    drawcon_inst_n_1533
    SLICE_X29Y14         LUT5 (Prop_lut5_I4_O)        0.307    41.570 r  col_selected[11]_i_280/O
                         net (fo=1, routed)           0.000    41.570    drawcon_inst/col_selected[11]_i_1444_0[2]
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    41.818 f  drawcon_inst/col_selected_reg[11]_i_94/O[3]
                         net (fo=33, routed)          0.677    42.495    drawcon_inst/col_selected[11]_i_283_0[3]
    SLICE_X28Y15         LUT5 (Prop_lut5_I0_O)        0.306    42.801 r  drawcon_inst/col_selected[11]_i_568/O
                         net (fo=1, routed)           0.000    42.801    drawcon_inst/col_selected[11]_i_568_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    43.225 r  drawcon_inst/col_selected_reg[11]_i_139/O[1]
                         net (fo=31, routed)          0.826    44.051    drawcon_inst/col_selected[11]_i_568_0[1]
    SLICE_X29Y13         LUT4 (Prop_lut4_I0_O)        0.303    44.354 r  drawcon_inst/col_selected[4]_i_91/O
                         net (fo=5, routed)           0.466    44.820    drawcon_inst/col_selected[4]_i_91_n_0
    SLICE_X27Y13         LUT5 (Prop_lut5_I4_O)        0.124    44.944 r  drawcon_inst/col_selected[11]_i_549/O
                         net (fo=1, routed)           0.000    44.944    drawcon_inst/col_selected[11]_i_549_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    45.368 f  drawcon_inst/col_selected_reg[11]_i_136/O[1]
                         net (fo=33, routed)          1.254    46.622    drawcon_inst_n_1572
    SLICE_X28Y9          LUT5 (Prop_lut5_I1_O)        0.303    46.925 r  col_selected[11]_i_529/O
                         net (fo=1, routed)           0.000    46.925    drawcon_inst/col_selected[11]_i_1423_0[0]
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    47.565 r  drawcon_inst/col_selected_reg[11]_i_133/O[3]
                         net (fo=35, routed)          1.069    48.634    drawcon_inst_n_1585
    SLICE_X30Y10         LUT5 (Prop_lut5_I0_O)        0.306    48.940 r  col_selected[11]_i_510/O
                         net (fo=1, routed)           0.000    48.940    drawcon_inst/col_selected[11]_i_1416_0[0]
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    49.583 r  drawcon_inst/col_selected_reg[11]_i_130/O[3]
                         net (fo=33, routed)          1.091    50.674    drawcon_inst_n_1600
    SLICE_X26Y11         LUT5 (Prop_lut5_I0_O)        0.307    50.981 r  col_selected[11]_i_491/O
                         net (fo=1, routed)           0.000    50.981    drawcon_inst/col_selected[11]_i_462_0[0]
    SLICE_X26Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    51.561 f  drawcon_inst/col_selected_reg[11]_i_127/O[2]
                         net (fo=33, routed)          1.126    52.687    drawcon_inst/col_selected[11]_i_492_0[2]
    SLICE_X24Y15         LUT5 (Prop_lut5_I2_O)        0.302    52.989 r  drawcon_inst/col_selected[11]_i_473/O
                         net (fo=1, routed)           0.000    52.989    drawcon_inst/col_selected[11]_i_473_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    53.595 f  drawcon_inst/col_selected_reg[11]_i_124/O[3]
                         net (fo=31, routed)          0.770    54.365    drawcon_inst/col_selected[11]_i_473_0[3]
    SLICE_X24Y17         LUT4 (Prop_lut4_I3_O)        0.306    54.671 f  drawcon_inst/col_selected[4]_i_85/O
                         net (fo=7, routed)           0.469    55.141    drawcon_inst/col_selected[4]_i_85_n_0
    SLICE_X23Y18         LUT5 (Prop_lut5_I3_O)        0.124    55.265 r  drawcon_inst/col_selected[11]_i_454/O
                         net (fo=1, routed)           0.000    55.265    drawcon_inst/col_selected[11]_i_454_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    55.871 r  drawcon_inst/col_selected_reg[11]_i_121/O[3]
                         net (fo=33, routed)          0.729    56.599    drawcon_inst_n_1645
    SLICE_X24Y18         LUT5 (Prop_lut5_I0_O)        0.306    56.905 r  col_selected[11]_i_434/O
                         net (fo=1, routed)           0.000    56.905    drawcon_inst/col_selected[7]_i_334_0[0]
    SLICE_X24Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    57.485 f  drawcon_inst/col_selected_reg[11]_i_118/O[2]
                         net (fo=37, routed)          1.008    58.493    drawcon_inst/col_selected[11]_i_435_0[2]
    SLICE_X22Y18         LUT5 (Prop_lut5_I2_O)        0.302    58.795 r  drawcon_inst/col_selected[11]_i_1112/O
                         net (fo=1, routed)           0.000    58.795    drawcon_inst/col_selected[11]_i_1112_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    59.342 r  drawcon_inst/col_selected_reg[11]_i_232/O[2]
                         net (fo=33, routed)          0.920    60.262    drawcon_inst_n_1676
    SLICE_X21Y18         LUT5 (Prop_lut5_I2_O)        0.302    60.564 r  col_selected[11]_i_1093/O
                         net (fo=1, routed)           0.000    60.564    drawcon_inst/col_selected[7]_i_320_0[0]
    SLICE_X21Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    61.144 r  drawcon_inst/col_selected_reg[11]_i_229/O[2]
                         net (fo=35, routed)          1.040    62.184    drawcon_inst_n_1691
    SLICE_X20Y15         LUT5 (Prop_lut5_I2_O)        0.302    62.486 r  col_selected[11]_i_1075/O
                         net (fo=1, routed)           0.000    62.486    drawcon_inst/col_selected[11]_i_1047_0[0]
    SLICE_X20Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    63.126 f  drawcon_inst/col_selected_reg[11]_i_226/O[3]
                         net (fo=31, routed)          0.642    63.768    drawcon_inst/col_selected[11]_i_1076_0[3]
    SLICE_X21Y17         LUT4 (Prop_lut4_I1_O)        0.306    64.074 r  drawcon_inst/col_selected[4]_i_138/O
                         net (fo=5, routed)           0.335    64.408    drawcon_inst/col_selected[4]_i_138_n_0
    SLICE_X19Y17         LUT5 (Prop_lut5_I1_O)        0.124    64.532 r  drawcon_inst/col_selected[11]_i_1058/O
                         net (fo=1, routed)           0.000    64.532    drawcon_inst/col_selected[11]_i_1058_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    65.138 r  drawcon_inst/col_selected_reg[11]_i_223/O[3]
                         net (fo=35, routed)          1.202    66.340    drawcon_inst_n_1720
    SLICE_X19Y20         LUT5 (Prop_lut5_I2_O)        0.306    66.646 r  col_selected[11]_i_1183/O
                         net (fo=1, routed)           0.000    66.646    drawcon_inst/col_selected[7]_i_355_0[0]
    SLICE_X19Y20         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    67.226 f  drawcon_inst/col_selected_reg[11]_i_244/O[2]
                         net (fo=35, routed)          0.851    68.077    drawcon_inst/col_selected[11]_i_1184_0[2]
    SLICE_X18Y21         LUT5 (Prop_lut5_I2_O)        0.302    68.379 r  drawcon_inst/col_selected[11]_i_1166/O
                         net (fo=1, routed)           0.000    68.379    drawcon_inst/col_selected[11]_i_1166_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    68.803 f  drawcon_inst/col_selected_reg[11]_i_241/O[1]
                         net (fo=35, routed)          1.181    69.984    drawcon_inst_n_1752
    SLICE_X17Y19         LUT5 (Prop_lut5_I4_O)        0.303    70.287 r  col_selected[11]_i_1147/O
                         net (fo=1, routed)           0.000    70.287    drawcon_inst/col_selected[7]_i_341_0[0]
    SLICE_X17Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    70.867 r  drawcon_inst/col_selected_reg[11]_i_238/O[2]
                         net (fo=33, routed)          0.912    71.779    drawcon_inst_n_1766
    SLICE_X16Y17         LUT5 (Prop_lut5_I2_O)        0.302    72.081 r  col_selected[11]_i_1129/O
                         net (fo=1, routed)           0.000    72.081    drawcon_inst/col_selected[7]_i_390_0[0]
    SLICE_X16Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    72.661 r  drawcon_inst/col_selected_reg[11]_i_235/O[2]
                         net (fo=31, routed)          0.663    73.324    drawcon_inst/col_selected[11]_i_1130_0[2]
    SLICE_X16Y16         LUT4 (Prop_lut4_I1_O)        0.302    73.626 r  drawcon_inst/col_selected[4]_i_106/O
                         net (fo=7, routed)           0.657    74.283    drawcon_inst/col_selected[4]_i_106_n_0
    SLICE_X14Y17         LUT5 (Prop_lut5_I3_O)        0.124    74.407 r  drawcon_inst/col_selected[11]_i_1256/O
                         net (fo=1, routed)           0.000    74.407    drawcon_inst/col_selected[11]_i_1256_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    74.951 f  drawcon_inst/col_selected_reg[11]_i_256/O[2]
                         net (fo=33, routed)          1.003    75.954    drawcon_inst/col_selected[11]_i_1256_0[2]
    SLICE_X15Y16         LUT5 (Prop_lut5_I2_O)        0.301    76.255 r  drawcon_inst/col_selected[11]_i_1238/O
                         net (fo=1, routed)           0.000    76.255    drawcon_inst/col_selected[11]_i_1238_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    76.679 r  drawcon_inst/col_selected_reg[11]_i_253/O[1]
                         net (fo=32, routed)          1.124    77.802    drawcon_inst/col_selected[11]_i_1238_0[1]
    SLICE_X13Y15         LUT4 (Prop_lut4_I0_O)        0.303    78.105 r  drawcon_inst/col_selected[4]_i_93/O
                         net (fo=7, routed)           0.344    78.449    drawcon_inst/col_selected[4]_i_93_n_0
    SLICE_X14Y15         LUT5 (Prop_lut5_I3_O)        0.124    78.573 r  drawcon_inst/col_selected[11]_i_1220/O
                         net (fo=1, routed)           0.000    78.573    drawcon_inst/col_selected[11]_i_1220_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    79.181 r  drawcon_inst/col_selected_reg[11]_i_250/O[3]
                         net (fo=33, routed)          0.958    80.139    drawcon_inst_n_1825
    SLICE_X21Y15         LUT5 (Prop_lut5_I0_O)        0.307    80.446 r  col_selected[11]_i_1201/O
                         net (fo=1, routed)           0.000    80.446    drawcon_inst/col_selected[7]_i_418_0[0]
    SLICE_X21Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    81.086 r  drawcon_inst/col_selected_reg[11]_i_247/O[3]
                         net (fo=35, routed)          1.070    82.156    drawcon_inst_n_1840
    SLICE_X22Y13         LUT5 (Prop_lut5_I0_O)        0.306    82.462 r  col_selected[11]_i_1327/O
                         net (fo=1, routed)           0.000    82.462    drawcon_inst/col_selected[7]_i_411_0[0]
    SLICE_X22Y13         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    83.102 r  drawcon_inst/col_selected_reg[11]_i_268/O[3]
                         net (fo=31, routed)          0.740    83.842    drawcon_inst/col_selected[11]_i_1328_0[3]
    SLICE_X23Y13         LUT4 (Prop_lut4_I3_O)        0.306    84.148 r  drawcon_inst/col_selected[4]_i_101/O
                         net (fo=5, routed)           0.478    84.625    drawcon_inst/col_selected[4]_i_101_n_0
    SLICE_X23Y11         LUT5 (Prop_lut5_I4_O)        0.124    84.749 r  drawcon_inst/col_selected[11]_i_1310/O
                         net (fo=1, routed)           0.000    84.749    drawcon_inst/col_selected[11]_i_1310_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    85.355 r  drawcon_inst/col_selected_reg[11]_i_265/O[3]
                         net (fo=33, routed)          0.877    86.233    drawcon_inst_n_1870
    SLICE_X21Y11         LUT5 (Prop_lut5_I0_O)        0.306    86.539 r  col_selected[11]_i_1291/O
                         net (fo=1, routed)           0.000    86.539    drawcon_inst/col_selected[7]_i_397_0[0]
    SLICE_X21Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    87.179 r  drawcon_inst/col_selected_reg[11]_i_262/O[3]
                         net (fo=32, routed)          0.832    88.011    drawcon_inst/col_selected[11]_i_1292_0[3]
    SLICE_X21Y8          LUT4 (Prop_lut4_I3_O)        0.306    88.317 r  drawcon_inst/col_selected[4]_i_97/O
                         net (fo=5, routed)           0.445    88.762    drawcon_inst/col_selected[4]_i_97_n_0
    SLICE_X22Y9          LUT5 (Prop_lut5_I3_O)        0.124    88.886 r  drawcon_inst/col_selected[11]_i_1274/O
                         net (fo=1, routed)           0.000    88.886    drawcon_inst/col_selected[11]_i_1274_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    89.433 r  drawcon_inst/col_selected_reg[11]_i_259/O[2]
                         net (fo=33, routed)          0.930    90.364    drawcon_inst_n_1901
    SLICE_X20Y9          LUT5 (Prop_lut5_I2_O)        0.302    90.666 r  col_selected[11]_i_967/O
                         net (fo=1, routed)           0.000    90.666    drawcon_inst/col_selected[11]_i_939_0[0]
    SLICE_X20Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    91.246 r  drawcon_inst/col_selected_reg[11]_i_208/O[2]
                         net (fo=33, routed)          0.913    92.159    drawcon_inst_n_1916
    SLICE_X19Y11         LUT5 (Prop_lut5_I2_O)        0.302    92.461 r  col_selected[11]_i_949/O
                         net (fo=1, routed)           0.000    92.461    drawcon_inst/col_selected[7]_i_243_0[0]
    SLICE_X19Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    93.041 f  drawcon_inst/col_selected_reg[11]_i_205/O[2]
                         net (fo=31, routed)          0.511    93.552    drawcon_inst/col_selected[11]_i_950_0[2]
    SLICE_X18Y12         LUT2 (Prop_lut2_I0_O)        0.302    93.854 f  drawcon_inst/col_selected[4]_i_143/O
                         net (fo=4, routed)           0.610    94.464    drawcon_inst/col_selected[4]_i_143_n_0
    SLICE_X19Y13         LUT6 (Prop_lut6_I4_O)        0.124    94.588 r  drawcon_inst/col_selected[11]_i_932/O
                         net (fo=1, routed)           0.000    94.588    drawcon_inst/col_selected[11]_i_932_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    95.194 r  drawcon_inst/col_selected_reg[11]_i_202/O[3]
                         net (fo=36, routed)          0.954    96.149    drawcon_inst_n_1945
    SLICE_X17Y13         LUT5 (Prop_lut5_I1_O)        0.306    96.455 r  col_selected[11]_i_913/O
                         net (fo=1, routed)           0.000    96.455    drawcon_inst/col_selected[11]_i_1029_0[0]
    SLICE_X17Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    97.035 f  drawcon_inst/col_selected_reg[11]_i_199/O[2]
                         net (fo=33, routed)          0.781    97.816    drawcon_inst/col_selected[11]_i_914_0[2]
    SLICE_X18Y12         LUT4 (Prop_lut4_I1_O)        0.302    98.118 f  drawcon_inst/col_selected[4]_i_117/O
                         net (fo=5, routed)           0.330    98.448    drawcon_inst/col_selected[4]_i_117_n_0
    SLICE_X16Y12         LUT6 (Prop_lut6_I1_O)        0.124    98.572 r  drawcon_inst/col_selected[11]_i_1040/O
                         net (fo=1, routed)           0.000    98.572    drawcon_inst/col_selected[11]_i_1040_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    99.178 r  drawcon_inst/col_selected_reg[11]_i_220/O[3]
                         net (fo=31, routed)          0.960   100.137    drawcon_inst/col_selected[11]_i_1040_0[3]
    SLICE_X13Y12         LUT4 (Prop_lut4_I3_O)        0.306   100.443 r  drawcon_inst/col_selected[4]_i_119/O
                         net (fo=3, routed)           0.419   100.862    drawcon_inst/col_selected[4]_i_119_n_0
    SLICE_X15Y12         LUT6 (Prop_lut6_I4_O)        0.124   100.986 r  drawcon_inst/col_selected[11]_i_1022/O
                         net (fo=1, routed)           0.000   100.986    drawcon_inst/col_selected[11]_i_1022_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606   101.592 f  drawcon_inst/col_selected_reg[11]_i_217/O[3]
                         net (fo=34, routed)          1.043   102.635    drawcon_inst/col_selected[11]_i_1022_0[3]
    SLICE_X15Y10         LUT5 (Prop_lut5_I2_O)        0.306   102.941 r  drawcon_inst/col_selected[11]_i_1004/O
                         net (fo=1, routed)           0.000   102.941    drawcon_inst/col_selected[11]_i_1004_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606   103.547 r  drawcon_inst/col_selected_reg[11]_i_214/O[3]
                         net (fo=33, routed)          0.946   104.492    drawcon_inst_n_2005
    SLICE_X15Y8          LUT5 (Prop_lut5_I0_O)        0.306   104.798 r  col_selected[11]_i_985/O
                         net (fo=1, routed)           0.000   104.798    drawcon_inst/col_selected[7]_i_306_0[0]
    SLICE_X15Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   105.438 r  drawcon_inst/col_selected_reg[11]_i_211/O[3]
                         net (fo=35, routed)          0.786   106.224    drawcon_inst_n_2020
    SLICE_X16Y8          LUT5 (Prop_lut5_I0_O)        0.306   106.530 r  tcol[4]_i_91/O
                         net (fo=1, routed)           0.000   106.530    drawcon_inst/col_selected[11]_i_859_0[0]
    SLICE_X16Y8          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   107.110 r  drawcon_inst/tcol_reg[4]_i_49/O[2]
                         net (fo=33, routed)          0.962   108.072    drawcon_inst_n_2036
    SLICE_X17Y8          LUT5 (Prop_lut5_I3_O)        0.302   108.374 r  tcol[4]_i_99/O
                         net (fo=1, routed)           0.000   108.374    drawcon_inst/col_selected[11]_i_848_0[0]
    SLICE_X17Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   109.014 r  drawcon_inst/tcol_reg[4]_i_54/O[3]
                         net (fo=35, routed)          1.099   110.113    drawcon_inst_n_2050
    SLICE_X18Y8          LUT5 (Prop_lut5_I4_O)        0.306   110.419 r  tcol[4]_i_60/O
                         net (fo=1, routed)           0.000   110.419    drawcon_inst/tcol[4]_i_103_0[0]
    SLICE_X18Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   111.059 r  drawcon_inst/tcol_reg[4]_i_29/O[3]
                         net (fo=31, routed)          0.777   111.835    drawcon_inst/tcol[4]_i_61_0[3]
    SLICE_X21Y7          LUT4 (Prop_lut4_I3_O)        0.306   112.141 r  drawcon_inst/tcol[4]_i_28/O
                         net (fo=5, routed)           0.342   112.483    drawcon_inst/tcol[4]_i_28_n_0
    SLICE_X19Y7          LUT5 (Prop_lut5_I3_O)        0.124   112.607 r  drawcon_inst/tcol[4]_i_68/O
                         net (fo=1, routed)           0.000   112.607    drawcon_inst/tcol[4]_i_68_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606   113.213 f  drawcon_inst/tcol_reg[4]_i_31/O[3]
                         net (fo=35, routed)          0.960   114.173    drawcon_inst/tcol[4]_i_68_0[3]
    SLICE_X23Y7          LUT5 (Prop_lut5_I1_O)        0.306   114.479 r  drawcon_inst/tcol[4]_i_38/O
                         net (fo=1, routed)           0.000   114.479    drawcon_inst/tcol[4]_i_38_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   114.903 r  drawcon_inst/tcol_reg[4]_i_11/O[1]
                         net (fo=32, routed)          0.782   115.685    drawcon_inst/tcol[4]_i_38_0[1]
    SLICE_X21Y7          LUT4 (Prop_lut4_I0_O)        0.303   115.988 r  drawcon_inst/tcol[4]_i_10/O
                         net (fo=7, routed)           0.759   116.747    drawcon_inst/tcol[4]_i_10_n_0
    SLICE_X24Y8          LUT5 (Prop_lut5_I3_O)        0.124   116.871 r  drawcon_inst/tcol[4]_i_45/O
                         net (fo=1, routed)           0.000   116.871    drawcon_inst/tcol[4]_i_45_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547   117.418 r  drawcon_inst/tcol_reg[4]_i_12/O[2]
                         net (fo=33, routed)          0.979   118.397    drawcon_inst_n_2111
    SLICE_X26Y7          LUT5 (Prop_lut5_I3_O)        0.302   118.699 r  tcol[4]_i_18/O
                         net (fo=1, routed)           0.000   118.699    drawcon_inst/tcol[11]_i_39_0[0]
    SLICE_X26Y7          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   119.279 f  drawcon_inst/tcol_reg[4]_i_5/O[2]
                         net (fo=33, routed)          0.918   120.197    drawcon_inst/tcol[4]_i_19_0[2]
    SLICE_X27Y6          LUT5 (Prop_lut5_I2_O)        0.302   120.499 r  drawcon_inst/tcol[4]_i_26/O
                         net (fo=1, routed)           0.000   120.499    drawcon_inst/tcol[4]_i_26_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547   121.046 f  drawcon_inst/tcol_reg[4]_i_7/O[2]
                         net (fo=31, routed)          0.902   121.948    drawcon_inst/tcol[4]_i_26_0[2]
    SLICE_X25Y5          LUT5 (Prop_lut5_I2_O)        0.302   122.250 f  drawcon_inst/col_selected[5]_i_54/O
                         net (fo=2, routed)           0.601   122.851    drawcon_inst/colour_grid_inst/pixel_reg[5]_i_14_4
    SLICE_X22Y4          LUT6 (Prop_lut6_I0_O)        0.124   122.975 f  drawcon_inst/colour_grid_inst/pixel[5]_i_24/O
                         net (fo=1, routed)           0.000   122.975    drawcon_inst/colour_grid_inst/pixel[5]_i_24_n_0
    SLICE_X22Y4          MUXF7 (Prop_muxf7_I1_O)      0.217   123.192 f  drawcon_inst/colour_grid_inst/pixel_reg[5]_i_14/O
                         net (fo=1, routed)           0.000   123.192    drawcon_inst/colour_grid_inst/pixel_reg[5]_i_14_n_0
    SLICE_X22Y4          MUXF8 (Prop_muxf8_I1_O)      0.094   123.286 f  drawcon_inst/colour_grid_inst/pixel_reg[5]_i_9/O
                         net (fo=1, routed)           0.433   123.720    drawcon_inst/colour_grid_inst/pixel_reg[5]_i_9_n_0
    SLICE_X21Y4          LUT6 (Prop_lut6_I0_O)        0.316   124.036 f  drawcon_inst/colour_grid_inst/pixel[5]_i_7/O
                         net (fo=1, routed)           0.439   124.474    vga_inst/pixel_reg[5]_1
    SLICE_X19Y3          LUT5 (Prop_lut5_I0_O)        0.124   124.598 r  vga_inst/pixel[5]_i_4/O
                         net (fo=1, routed)           0.151   124.750    vga_inst/pixel[5]_i_4_n_0
    SLICE_X19Y3          LUT5 (Prop_lut5_I4_O)        0.124   124.874 r  vga_inst/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000   124.874    drawcon_inst/pixel_reg[11]_3[5]
    SLICE_X19Y3          FDRE                                         r  drawcon_inst/pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_106_clk_wiz_0 rise edge)
                                                      9.408     9.408 r  
    E3                   IBUF                         0.000     9.408 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.162    10.570    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.246 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.885    clock_gen_inst/clk_wiz_instance/inst/clk_106_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.976 r  clock_gen_inst/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=2243, routed)        1.689     6.665    drawcon_inst/clk_106
    SLICE_X19Y3          FDRE                                         r  drawcon_inst/pixel_reg[5]/C
                         clock pessimism              0.497     7.162    
                         clock uncertainty           -0.164     6.999    
    SLICE_X19Y3          FDRE (Setup_fdre_C_D)        0.031     7.030    drawcon_inst/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          7.030    
                         arrival time                        -124.874    
  -------------------------------------------------------------------
                         slack                               -117.844    

Slack (VIOLATED) :        -117.822ns  (required time - arrival time)
  Source:                 drawcon_inst/tcol_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_106_clk_wiz_0  {rise@0.000ns fall@4.704ns period=9.408ns})
  Destination:            drawcon_inst/pixel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_106_clk_wiz_0  {rise@0.000ns fall@4.704ns period=9.408ns})
  Path Group:             clk_106_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.408ns  (clk_106_clk_wiz_0 rise@9.408ns - clk_106_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        127.055ns  (logic 58.625ns (46.141%)  route 68.430ns (53.859%))
  Logic Levels:           150  (CARRY4=63 LUT1=1 LUT2=1 LUT4=17 LUT5=60 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.746ns = ( 6.662 - 9.408 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.319ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_106_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_gen_inst/clk_wiz_instance/inst/clk_106_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_gen_inst/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=2243, routed)        1.813    -2.208    drawcon_inst/clk_106
    SLICE_X37Y6          FDRE                                         r  drawcon_inst/tcol_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDRE (Prop_fdre_C_Q)         0.456    -1.752 f  drawcon_inst/tcol_reg[5]/Q
                         net (fo=6, routed)           0.457    -1.295    drawcon_inst/tcol[5]
    SLICE_X34Y6          LUT1 (Prop_lut1_I0_O)        0.124    -1.171 r  drawcon_inst/col_selected[11]_i_831/O
                         net (fo=1, routed)           0.000    -1.171    drawcon_inst/col_selected[11]_i_831_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    -0.528 r  drawcon_inst/col_selected_reg[11]_i_184/O[3]
                         net (fo=33, routed)          0.889     0.361    drawcon_inst_n_1210
    SLICE_X35Y8          LUT5 (Prop_lut5_I0_O)        0.307     0.668 r  col_selected[11]_i_819/O
                         net (fo=1, routed)           0.000     0.668    drawcon_inst/S[0]
    SLICE_X35Y8          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.248 r  drawcon_inst/col_selected_reg[11]_i_181/O[2]
                         net (fo=35, routed)          0.937     2.184    drawcon_inst_n_1226
    SLICE_X33Y8          LUT5 (Prop_lut5_I1_O)        0.302     2.486 r  col_selected[11]_i_801/O
                         net (fo=1, routed)           0.000     2.486    drawcon_inst/col_selected[7]_i_212_0[0]
    SLICE_X33Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     3.126 f  drawcon_inst/col_selected_reg[11]_i_178/O[3]
                         net (fo=33, routed)          0.908     4.035    drawcon_inst/col_selected[11]_i_802_0[3]
    SLICE_X33Y10         LUT5 (Prop_lut5_I1_O)        0.306     4.341 r  drawcon_inst/col_selected[11]_i_784/O
                         net (fo=1, routed)           0.000     4.341    drawcon_inst/col_selected[11]_i_784_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.765 r  drawcon_inst/col_selected_reg[11]_i_175/O[1]
                         net (fo=31, routed)          0.714     5.479    drawcon_inst/col_selected[11]_i_784_0[1]
    SLICE_X32Y9          LUT4 (Prop_lut4_I0_O)        0.303     5.782 r  drawcon_inst/col_selected[4]_i_76/O
                         net (fo=7, routed)           0.390     6.172    drawcon_inst/col_selected[4]_i_76_n_0
    SLICE_X34Y10         LUT5 (Prop_lut5_I3_O)        0.124     6.296 r  drawcon_inst/col_selected[11]_i_766/O
                         net (fo=1, routed)           0.000     6.296    drawcon_inst/col_selected[11]_i_766_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     6.904 f  drawcon_inst/col_selected_reg[11]_i_172/O[3]
                         net (fo=31, routed)          0.734     7.638    drawcon_inst/col_selected[11]_i_766_0[3]
    SLICE_X37Y9          LUT4 (Prop_lut4_I3_O)        0.307     7.945 f  drawcon_inst/col_selected[4]_i_77/O
                         net (fo=4, routed)           0.821     8.766    drawcon_inst/col_selected[4]_i_77_n_0
    SLICE_X37Y10         LUT5 (Prop_lut5_I4_O)        0.124     8.890 r  drawcon_inst/col_selected[7]_i_202/O
                         net (fo=1, routed)           0.000     8.890    drawcon_inst/col_selected[7]_i_202_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.437 r  drawcon_inst/col_selected_reg[7]_i_100/O[2]
                         net (fo=5, routed)           1.110    10.547    drawcon_inst_n_1294
    SLICE_X37Y12         LUT5 (Prop_lut5_I4_O)        0.332    10.879 r  col_selected[11]_i_725/O
                         net (fo=1, routed)           0.000    10.879    drawcon_inst/col_selected[7]_i_184[1]
    SLICE_X37Y12         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    11.280 r  drawcon_inst/col_selected_reg[11]_i_166/O[3]
                         net (fo=33, routed)          0.916    12.197    drawcon_inst_n_1300
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.306    12.503 r  col_selected[11]_i_711/O
                         net (fo=1, routed)           0.000    12.503    drawcon_inst/col_selected[7]_i_177_0[0]
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.143 r  drawcon_inst/col_selected_reg[11]_i_163/O[3]
                         net (fo=33, routed)          0.889    14.031    drawcon_inst_n_1315
    SLICE_X33Y12         LUT5 (Prop_lut5_I0_O)        0.306    14.337 r  col_selected[11]_i_693/O
                         net (fo=1, routed)           0.000    14.337    drawcon_inst/col_selected[7]_i_170_0[0]
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.917 r  drawcon_inst/col_selected_reg[11]_i_160/O[2]
                         net (fo=31, routed)          0.615    15.532    drawcon_inst/col_selected[11]_i_694_0[2]
    SLICE_X31Y12         LUT4 (Prop_lut4_I1_O)        0.302    15.834 r  drawcon_inst/col_selected[4]_i_67/O
                         net (fo=7, routed)           0.340    16.174    drawcon_inst/col_selected[4]_i_67_n_0
    SLICE_X32Y12         LUT5 (Prop_lut5_I3_O)        0.124    16.298 r  drawcon_inst/col_selected[11]_i_676/O
                         net (fo=1, routed)           0.000    16.298    drawcon_inst/col_selected[11]_i_676_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.845 r  drawcon_inst/col_selected_reg[11]_i_157/O[2]
                         net (fo=33, routed)          1.019    17.864    drawcon_inst_n_1346
    SLICE_X31Y13         LUT5 (Prop_lut5_I2_O)        0.302    18.166 r  col_selected[11]_i_657/O
                         net (fo=1, routed)           0.000    18.166    drawcon_inst/col_selected[7]_i_156_0[0]
    SLICE_X31Y13         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.806 f  drawcon_inst/col_selected_reg[11]_i_154/O[3]
                         net (fo=36, routed)          1.033    19.840    drawcon_inst/col_selected[11]_i_658_0[3]
    SLICE_X34Y14         LUT5 (Prop_lut5_I3_O)        0.306    20.146 r  drawcon_inst/col_selected[11]_i_640/O
                         net (fo=1, routed)           0.000    20.146    drawcon_inst/col_selected[11]_i_640_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    20.754 f  drawcon_inst/col_selected_reg[11]_i_151/O[3]
                         net (fo=33, routed)          0.978    21.732    drawcon_inst_n_1375
    SLICE_X35Y14         LUT5 (Prop_lut5_I1_O)        0.337    22.069 r  col_selected[11]_i_617/O
                         net (fo=1, routed)           0.000    22.069    drawcon_inst/col_selected[7]_i_142[1]
    SLICE_X35Y14         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    22.470 r  drawcon_inst/col_selected_reg[11]_i_148/O[3]
                         net (fo=35, routed)          1.035    23.506    drawcon_inst_n_1390
    SLICE_X34Y16         LUT5 (Prop_lut5_I0_O)        0.306    23.812 r  col_selected[11]_i_603/O
                         net (fo=1, routed)           0.000    23.812    drawcon_inst/col_selected[7]_i_135_0[0]
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    24.390 r  drawcon_inst/col_selected_reg[11]_i_145/O[2]
                         net (fo=31, routed)          0.696    25.085    drawcon_inst/col_selected[11]_i_604_0[2]
    SLICE_X31Y16         LUT4 (Prop_lut4_I1_O)        0.301    25.386 r  drawcon_inst/col_selected[11]_i_1450/O
                         net (fo=5, routed)           0.575    25.961    drawcon_inst/col_selected[11]_i_1450_n_0
    SLICE_X33Y14         LUT5 (Prop_lut5_I3_O)        0.124    26.085 r  drawcon_inst/col_selected[11]_i_586/O
                         net (fo=1, routed)           0.000    26.085    drawcon_inst/col_selected[11]_i_586_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.691 r  drawcon_inst/col_selected_reg[11]_i_142/O[3]
                         net (fo=35, routed)          1.200    27.892    drawcon_inst_n_1420
    SLICE_X34Y18         LUT5 (Prop_lut5_I0_O)        0.306    28.198 r  col_selected[11]_i_1390/O
                         net (fo=1, routed)           0.000    28.198    drawcon_inst/col_selected[11]_i_1380_0[0]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.776 r  drawcon_inst/col_selected_reg[11]_i_403/O[2]
                         net (fo=5, routed)           0.748    29.524    drawcon_inst_n_1444
    SLICE_X32Y17         LUT5 (Prop_lut5_I4_O)        0.330    29.854 r  col_selected[11]_i_392/O
                         net (fo=1, routed)           0.000    29.854    drawcon_inst/col_selected[11]_i_1373[1]
    SLICE_X32Y17         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    30.255 f  drawcon_inst/col_selected_reg[11]_i_112/O[3]
                         net (fo=33, routed)          1.244    31.499    drawcon_inst/col_selected[11]_i_397_0[3]
    SLICE_X31Y22         LUT5 (Prop_lut5_I0_O)        0.306    31.805 r  drawcon_inst/col_selected[11]_i_1377/O
                         net (fo=1, routed)           0.000    31.805    drawcon_inst/data17[4]
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    32.229 f  drawcon_inst/col_selected_reg[11]_i_365/O[1]
                         net (fo=5, routed)           0.794    33.023    drawcon_inst_n_1475
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.303    33.326 r  col_selected[11]_i_358/O
                         net (fo=1, routed)           0.000    33.326    drawcon_inst/col_selected[11]_i_329_0[0]
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    33.966 f  drawcon_inst/col_selected_reg[11]_i_106/O[3]
                         net (fo=31, routed)          0.659    34.625    drawcon_inst/col_selected[11]_i_359_0[3]
    SLICE_X30Y19         LUT4 (Prop_lut4_I3_O)        0.306    34.931 f  drawcon_inst/col_selected[4]_i_81/O
                         net (fo=7, routed)           0.353    35.284    drawcon_inst/col_selected[4]_i_81_n_0
    SLICE_X30Y17         LUT5 (Prop_lut5_I3_O)        0.124    35.408 r  drawcon_inst/col_selected[11]_i_340/O
                         net (fo=1, routed)           0.000    35.408    drawcon_inst/col_selected[11]_i_340_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    36.016 r  drawcon_inst/col_selected_reg[11]_i_103/O[3]
                         net (fo=33, routed)          1.061    37.078    drawcon_inst_n_1495
    SLICE_X27Y18         LUT5 (Prop_lut5_I0_O)        0.307    37.385 r  col_selected[11]_i_320/O
                         net (fo=1, routed)           0.000    37.385    drawcon_inst/col_selected[11]_i_1344_0[0]
    SLICE_X27Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.025 r  drawcon_inst/col_selected_reg[11]_i_100/O[3]
                         net (fo=36, routed)          1.242    39.267    drawcon_inst_n_1510
    SLICE_X30Y14         LUT5 (Prop_lut5_I0_O)        0.306    39.573 r  col_selected[11]_i_1347/O
                         net (fo=1, routed)           0.000    39.573    drawcon_inst/col_selected[11]_i_1336_2[0]
    SLICE_X30Y14         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    40.216 f  drawcon_inst/col_selected_reg[11]_i_289/O[3]
                         net (fo=5, routed)           1.047    41.263    drawcon_inst_n_1533
    SLICE_X29Y14         LUT5 (Prop_lut5_I4_O)        0.307    41.570 r  col_selected[11]_i_280/O
                         net (fo=1, routed)           0.000    41.570    drawcon_inst/col_selected[11]_i_1444_0[2]
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    41.818 f  drawcon_inst/col_selected_reg[11]_i_94/O[3]
                         net (fo=33, routed)          0.677    42.495    drawcon_inst/col_selected[11]_i_283_0[3]
    SLICE_X28Y15         LUT5 (Prop_lut5_I0_O)        0.306    42.801 r  drawcon_inst/col_selected[11]_i_568/O
                         net (fo=1, routed)           0.000    42.801    drawcon_inst/col_selected[11]_i_568_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    43.225 r  drawcon_inst/col_selected_reg[11]_i_139/O[1]
                         net (fo=31, routed)          0.826    44.051    drawcon_inst/col_selected[11]_i_568_0[1]
    SLICE_X29Y13         LUT4 (Prop_lut4_I0_O)        0.303    44.354 r  drawcon_inst/col_selected[4]_i_91/O
                         net (fo=5, routed)           0.466    44.820    drawcon_inst/col_selected[4]_i_91_n_0
    SLICE_X27Y13         LUT5 (Prop_lut5_I4_O)        0.124    44.944 r  drawcon_inst/col_selected[11]_i_549/O
                         net (fo=1, routed)           0.000    44.944    drawcon_inst/col_selected[11]_i_549_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    45.368 f  drawcon_inst/col_selected_reg[11]_i_136/O[1]
                         net (fo=33, routed)          1.254    46.622    drawcon_inst_n_1572
    SLICE_X28Y9          LUT5 (Prop_lut5_I1_O)        0.303    46.925 r  col_selected[11]_i_529/O
                         net (fo=1, routed)           0.000    46.925    drawcon_inst/col_selected[11]_i_1423_0[0]
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    47.565 r  drawcon_inst/col_selected_reg[11]_i_133/O[3]
                         net (fo=35, routed)          1.069    48.634    drawcon_inst_n_1585
    SLICE_X30Y10         LUT5 (Prop_lut5_I0_O)        0.306    48.940 r  col_selected[11]_i_510/O
                         net (fo=1, routed)           0.000    48.940    drawcon_inst/col_selected[11]_i_1416_0[0]
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    49.583 r  drawcon_inst/col_selected_reg[11]_i_130/O[3]
                         net (fo=33, routed)          1.091    50.674    drawcon_inst_n_1600
    SLICE_X26Y11         LUT5 (Prop_lut5_I0_O)        0.307    50.981 r  col_selected[11]_i_491/O
                         net (fo=1, routed)           0.000    50.981    drawcon_inst/col_selected[11]_i_462_0[0]
    SLICE_X26Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    51.561 f  drawcon_inst/col_selected_reg[11]_i_127/O[2]
                         net (fo=33, routed)          1.126    52.687    drawcon_inst/col_selected[11]_i_492_0[2]
    SLICE_X24Y15         LUT5 (Prop_lut5_I2_O)        0.302    52.989 r  drawcon_inst/col_selected[11]_i_473/O
                         net (fo=1, routed)           0.000    52.989    drawcon_inst/col_selected[11]_i_473_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    53.595 f  drawcon_inst/col_selected_reg[11]_i_124/O[3]
                         net (fo=31, routed)          0.770    54.365    drawcon_inst/col_selected[11]_i_473_0[3]
    SLICE_X24Y17         LUT4 (Prop_lut4_I3_O)        0.306    54.671 f  drawcon_inst/col_selected[4]_i_85/O
                         net (fo=7, routed)           0.469    55.141    drawcon_inst/col_selected[4]_i_85_n_0
    SLICE_X23Y18         LUT5 (Prop_lut5_I3_O)        0.124    55.265 r  drawcon_inst/col_selected[11]_i_454/O
                         net (fo=1, routed)           0.000    55.265    drawcon_inst/col_selected[11]_i_454_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    55.871 r  drawcon_inst/col_selected_reg[11]_i_121/O[3]
                         net (fo=33, routed)          0.729    56.599    drawcon_inst_n_1645
    SLICE_X24Y18         LUT5 (Prop_lut5_I0_O)        0.306    56.905 r  col_selected[11]_i_434/O
                         net (fo=1, routed)           0.000    56.905    drawcon_inst/col_selected[7]_i_334_0[0]
    SLICE_X24Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    57.485 f  drawcon_inst/col_selected_reg[11]_i_118/O[2]
                         net (fo=37, routed)          1.008    58.493    drawcon_inst/col_selected[11]_i_435_0[2]
    SLICE_X22Y18         LUT5 (Prop_lut5_I2_O)        0.302    58.795 r  drawcon_inst/col_selected[11]_i_1112/O
                         net (fo=1, routed)           0.000    58.795    drawcon_inst/col_selected[11]_i_1112_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    59.342 r  drawcon_inst/col_selected_reg[11]_i_232/O[2]
                         net (fo=33, routed)          0.920    60.262    drawcon_inst_n_1676
    SLICE_X21Y18         LUT5 (Prop_lut5_I2_O)        0.302    60.564 r  col_selected[11]_i_1093/O
                         net (fo=1, routed)           0.000    60.564    drawcon_inst/col_selected[7]_i_320_0[0]
    SLICE_X21Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    61.144 r  drawcon_inst/col_selected_reg[11]_i_229/O[2]
                         net (fo=35, routed)          1.040    62.184    drawcon_inst_n_1691
    SLICE_X20Y15         LUT5 (Prop_lut5_I2_O)        0.302    62.486 r  col_selected[11]_i_1075/O
                         net (fo=1, routed)           0.000    62.486    drawcon_inst/col_selected[11]_i_1047_0[0]
    SLICE_X20Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    63.126 f  drawcon_inst/col_selected_reg[11]_i_226/O[3]
                         net (fo=31, routed)          0.642    63.768    drawcon_inst/col_selected[11]_i_1076_0[3]
    SLICE_X21Y17         LUT4 (Prop_lut4_I1_O)        0.306    64.074 r  drawcon_inst/col_selected[4]_i_138/O
                         net (fo=5, routed)           0.335    64.408    drawcon_inst/col_selected[4]_i_138_n_0
    SLICE_X19Y17         LUT5 (Prop_lut5_I1_O)        0.124    64.532 r  drawcon_inst/col_selected[11]_i_1058/O
                         net (fo=1, routed)           0.000    64.532    drawcon_inst/col_selected[11]_i_1058_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    65.138 r  drawcon_inst/col_selected_reg[11]_i_223/O[3]
                         net (fo=35, routed)          1.202    66.340    drawcon_inst_n_1720
    SLICE_X19Y20         LUT5 (Prop_lut5_I2_O)        0.306    66.646 r  col_selected[11]_i_1183/O
                         net (fo=1, routed)           0.000    66.646    drawcon_inst/col_selected[7]_i_355_0[0]
    SLICE_X19Y20         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    67.226 f  drawcon_inst/col_selected_reg[11]_i_244/O[2]
                         net (fo=35, routed)          0.851    68.077    drawcon_inst/col_selected[11]_i_1184_0[2]
    SLICE_X18Y21         LUT5 (Prop_lut5_I2_O)        0.302    68.379 r  drawcon_inst/col_selected[11]_i_1166/O
                         net (fo=1, routed)           0.000    68.379    drawcon_inst/col_selected[11]_i_1166_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    68.803 f  drawcon_inst/col_selected_reg[11]_i_241/O[1]
                         net (fo=35, routed)          1.181    69.984    drawcon_inst_n_1752
    SLICE_X17Y19         LUT5 (Prop_lut5_I4_O)        0.303    70.287 r  col_selected[11]_i_1147/O
                         net (fo=1, routed)           0.000    70.287    drawcon_inst/col_selected[7]_i_341_0[0]
    SLICE_X17Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    70.867 r  drawcon_inst/col_selected_reg[11]_i_238/O[2]
                         net (fo=33, routed)          0.912    71.779    drawcon_inst_n_1766
    SLICE_X16Y17         LUT5 (Prop_lut5_I2_O)        0.302    72.081 r  col_selected[11]_i_1129/O
                         net (fo=1, routed)           0.000    72.081    drawcon_inst/col_selected[7]_i_390_0[0]
    SLICE_X16Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    72.661 r  drawcon_inst/col_selected_reg[11]_i_235/O[2]
                         net (fo=31, routed)          0.663    73.324    drawcon_inst/col_selected[11]_i_1130_0[2]
    SLICE_X16Y16         LUT4 (Prop_lut4_I1_O)        0.302    73.626 r  drawcon_inst/col_selected[4]_i_106/O
                         net (fo=7, routed)           0.657    74.283    drawcon_inst/col_selected[4]_i_106_n_0
    SLICE_X14Y17         LUT5 (Prop_lut5_I3_O)        0.124    74.407 r  drawcon_inst/col_selected[11]_i_1256/O
                         net (fo=1, routed)           0.000    74.407    drawcon_inst/col_selected[11]_i_1256_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    74.951 f  drawcon_inst/col_selected_reg[11]_i_256/O[2]
                         net (fo=33, routed)          1.003    75.954    drawcon_inst/col_selected[11]_i_1256_0[2]
    SLICE_X15Y16         LUT5 (Prop_lut5_I2_O)        0.301    76.255 r  drawcon_inst/col_selected[11]_i_1238/O
                         net (fo=1, routed)           0.000    76.255    drawcon_inst/col_selected[11]_i_1238_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    76.679 r  drawcon_inst/col_selected_reg[11]_i_253/O[1]
                         net (fo=32, routed)          1.124    77.802    drawcon_inst/col_selected[11]_i_1238_0[1]
    SLICE_X13Y15         LUT4 (Prop_lut4_I0_O)        0.303    78.105 r  drawcon_inst/col_selected[4]_i_93/O
                         net (fo=7, routed)           0.344    78.449    drawcon_inst/col_selected[4]_i_93_n_0
    SLICE_X14Y15         LUT5 (Prop_lut5_I3_O)        0.124    78.573 r  drawcon_inst/col_selected[11]_i_1220/O
                         net (fo=1, routed)           0.000    78.573    drawcon_inst/col_selected[11]_i_1220_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    79.181 r  drawcon_inst/col_selected_reg[11]_i_250/O[3]
                         net (fo=33, routed)          0.958    80.139    drawcon_inst_n_1825
    SLICE_X21Y15         LUT5 (Prop_lut5_I0_O)        0.307    80.446 r  col_selected[11]_i_1201/O
                         net (fo=1, routed)           0.000    80.446    drawcon_inst/col_selected[7]_i_418_0[0]
    SLICE_X21Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    81.086 r  drawcon_inst/col_selected_reg[11]_i_247/O[3]
                         net (fo=35, routed)          1.070    82.156    drawcon_inst_n_1840
    SLICE_X22Y13         LUT5 (Prop_lut5_I0_O)        0.306    82.462 r  col_selected[11]_i_1327/O
                         net (fo=1, routed)           0.000    82.462    drawcon_inst/col_selected[7]_i_411_0[0]
    SLICE_X22Y13         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    83.102 r  drawcon_inst/col_selected_reg[11]_i_268/O[3]
                         net (fo=31, routed)          0.740    83.842    drawcon_inst/col_selected[11]_i_1328_0[3]
    SLICE_X23Y13         LUT4 (Prop_lut4_I3_O)        0.306    84.148 r  drawcon_inst/col_selected[4]_i_101/O
                         net (fo=5, routed)           0.478    84.625    drawcon_inst/col_selected[4]_i_101_n_0
    SLICE_X23Y11         LUT5 (Prop_lut5_I4_O)        0.124    84.749 r  drawcon_inst/col_selected[11]_i_1310/O
                         net (fo=1, routed)           0.000    84.749    drawcon_inst/col_selected[11]_i_1310_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    85.355 r  drawcon_inst/col_selected_reg[11]_i_265/O[3]
                         net (fo=33, routed)          0.877    86.233    drawcon_inst_n_1870
    SLICE_X21Y11         LUT5 (Prop_lut5_I0_O)        0.306    86.539 r  col_selected[11]_i_1291/O
                         net (fo=1, routed)           0.000    86.539    drawcon_inst/col_selected[7]_i_397_0[0]
    SLICE_X21Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    87.179 r  drawcon_inst/col_selected_reg[11]_i_262/O[3]
                         net (fo=32, routed)          0.832    88.011    drawcon_inst/col_selected[11]_i_1292_0[3]
    SLICE_X21Y8          LUT4 (Prop_lut4_I3_O)        0.306    88.317 r  drawcon_inst/col_selected[4]_i_97/O
                         net (fo=5, routed)           0.445    88.762    drawcon_inst/col_selected[4]_i_97_n_0
    SLICE_X22Y9          LUT5 (Prop_lut5_I3_O)        0.124    88.886 r  drawcon_inst/col_selected[11]_i_1274/O
                         net (fo=1, routed)           0.000    88.886    drawcon_inst/col_selected[11]_i_1274_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    89.433 r  drawcon_inst/col_selected_reg[11]_i_259/O[2]
                         net (fo=33, routed)          0.930    90.364    drawcon_inst_n_1901
    SLICE_X20Y9          LUT5 (Prop_lut5_I2_O)        0.302    90.666 r  col_selected[11]_i_967/O
                         net (fo=1, routed)           0.000    90.666    drawcon_inst/col_selected[11]_i_939_0[0]
    SLICE_X20Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    91.246 r  drawcon_inst/col_selected_reg[11]_i_208/O[2]
                         net (fo=33, routed)          0.913    92.159    drawcon_inst_n_1916
    SLICE_X19Y11         LUT5 (Prop_lut5_I2_O)        0.302    92.461 r  col_selected[11]_i_949/O
                         net (fo=1, routed)           0.000    92.461    drawcon_inst/col_selected[7]_i_243_0[0]
    SLICE_X19Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    93.041 f  drawcon_inst/col_selected_reg[11]_i_205/O[2]
                         net (fo=31, routed)          0.511    93.552    drawcon_inst/col_selected[11]_i_950_0[2]
    SLICE_X18Y12         LUT2 (Prop_lut2_I0_O)        0.302    93.854 f  drawcon_inst/col_selected[4]_i_143/O
                         net (fo=4, routed)           0.610    94.464    drawcon_inst/col_selected[4]_i_143_n_0
    SLICE_X19Y13         LUT6 (Prop_lut6_I4_O)        0.124    94.588 r  drawcon_inst/col_selected[11]_i_932/O
                         net (fo=1, routed)           0.000    94.588    drawcon_inst/col_selected[11]_i_932_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    95.194 r  drawcon_inst/col_selected_reg[11]_i_202/O[3]
                         net (fo=36, routed)          0.954    96.149    drawcon_inst_n_1945
    SLICE_X17Y13         LUT5 (Prop_lut5_I1_O)        0.306    96.455 r  col_selected[11]_i_913/O
                         net (fo=1, routed)           0.000    96.455    drawcon_inst/col_selected[11]_i_1029_0[0]
    SLICE_X17Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    97.035 f  drawcon_inst/col_selected_reg[11]_i_199/O[2]
                         net (fo=33, routed)          0.781    97.816    drawcon_inst/col_selected[11]_i_914_0[2]
    SLICE_X18Y12         LUT4 (Prop_lut4_I1_O)        0.302    98.118 f  drawcon_inst/col_selected[4]_i_117/O
                         net (fo=5, routed)           0.330    98.448    drawcon_inst/col_selected[4]_i_117_n_0
    SLICE_X16Y12         LUT6 (Prop_lut6_I1_O)        0.124    98.572 r  drawcon_inst/col_selected[11]_i_1040/O
                         net (fo=1, routed)           0.000    98.572    drawcon_inst/col_selected[11]_i_1040_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    99.178 r  drawcon_inst/col_selected_reg[11]_i_220/O[3]
                         net (fo=31, routed)          0.960   100.137    drawcon_inst/col_selected[11]_i_1040_0[3]
    SLICE_X13Y12         LUT4 (Prop_lut4_I3_O)        0.306   100.443 r  drawcon_inst/col_selected[4]_i_119/O
                         net (fo=3, routed)           0.419   100.862    drawcon_inst/col_selected[4]_i_119_n_0
    SLICE_X15Y12         LUT6 (Prop_lut6_I4_O)        0.124   100.986 r  drawcon_inst/col_selected[11]_i_1022/O
                         net (fo=1, routed)           0.000   100.986    drawcon_inst/col_selected[11]_i_1022_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606   101.592 f  drawcon_inst/col_selected_reg[11]_i_217/O[3]
                         net (fo=34, routed)          1.043   102.635    drawcon_inst/col_selected[11]_i_1022_0[3]
    SLICE_X15Y10         LUT5 (Prop_lut5_I2_O)        0.306   102.941 r  drawcon_inst/col_selected[11]_i_1004/O
                         net (fo=1, routed)           0.000   102.941    drawcon_inst/col_selected[11]_i_1004_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606   103.547 r  drawcon_inst/col_selected_reg[11]_i_214/O[3]
                         net (fo=33, routed)          0.946   104.492    drawcon_inst_n_2005
    SLICE_X15Y8          LUT5 (Prop_lut5_I0_O)        0.306   104.798 r  col_selected[11]_i_985/O
                         net (fo=1, routed)           0.000   104.798    drawcon_inst/col_selected[7]_i_306_0[0]
    SLICE_X15Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   105.438 r  drawcon_inst/col_selected_reg[11]_i_211/O[3]
                         net (fo=35, routed)          0.786   106.224    drawcon_inst_n_2020
    SLICE_X16Y8          LUT5 (Prop_lut5_I0_O)        0.306   106.530 r  tcol[4]_i_91/O
                         net (fo=1, routed)           0.000   106.530    drawcon_inst/col_selected[11]_i_859_0[0]
    SLICE_X16Y8          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   107.110 r  drawcon_inst/tcol_reg[4]_i_49/O[2]
                         net (fo=33, routed)          0.962   108.072    drawcon_inst_n_2036
    SLICE_X17Y8          LUT5 (Prop_lut5_I3_O)        0.302   108.374 r  tcol[4]_i_99/O
                         net (fo=1, routed)           0.000   108.374    drawcon_inst/col_selected[11]_i_848_0[0]
    SLICE_X17Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   109.014 r  drawcon_inst/tcol_reg[4]_i_54/O[3]
                         net (fo=35, routed)          1.099   110.113    drawcon_inst_n_2050
    SLICE_X18Y8          LUT5 (Prop_lut5_I4_O)        0.306   110.419 r  tcol[4]_i_60/O
                         net (fo=1, routed)           0.000   110.419    drawcon_inst/tcol[4]_i_103_0[0]
    SLICE_X18Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   111.059 r  drawcon_inst/tcol_reg[4]_i_29/O[3]
                         net (fo=31, routed)          0.777   111.835    drawcon_inst/tcol[4]_i_61_0[3]
    SLICE_X21Y7          LUT4 (Prop_lut4_I3_O)        0.306   112.141 r  drawcon_inst/tcol[4]_i_28/O
                         net (fo=5, routed)           0.342   112.483    drawcon_inst/tcol[4]_i_28_n_0
    SLICE_X19Y7          LUT5 (Prop_lut5_I3_O)        0.124   112.607 r  drawcon_inst/tcol[4]_i_68/O
                         net (fo=1, routed)           0.000   112.607    drawcon_inst/tcol[4]_i_68_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606   113.213 f  drawcon_inst/tcol_reg[4]_i_31/O[3]
                         net (fo=35, routed)          0.960   114.173    drawcon_inst/tcol[4]_i_68_0[3]
    SLICE_X23Y7          LUT5 (Prop_lut5_I1_O)        0.306   114.479 r  drawcon_inst/tcol[4]_i_38/O
                         net (fo=1, routed)           0.000   114.479    drawcon_inst/tcol[4]_i_38_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   114.903 r  drawcon_inst/tcol_reg[4]_i_11/O[1]
                         net (fo=32, routed)          0.782   115.685    drawcon_inst/tcol[4]_i_38_0[1]
    SLICE_X21Y7          LUT4 (Prop_lut4_I0_O)        0.303   115.988 r  drawcon_inst/tcol[4]_i_10/O
                         net (fo=7, routed)           0.759   116.747    drawcon_inst/tcol[4]_i_10_n_0
    SLICE_X24Y8          LUT5 (Prop_lut5_I3_O)        0.124   116.871 r  drawcon_inst/tcol[4]_i_45/O
                         net (fo=1, routed)           0.000   116.871    drawcon_inst/tcol[4]_i_45_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547   117.418 r  drawcon_inst/tcol_reg[4]_i_12/O[2]
                         net (fo=33, routed)          0.979   118.397    drawcon_inst_n_2111
    SLICE_X26Y7          LUT5 (Prop_lut5_I3_O)        0.302   118.699 r  tcol[4]_i_18/O
                         net (fo=1, routed)           0.000   118.699    drawcon_inst/tcol[11]_i_39_0[0]
    SLICE_X26Y7          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   119.279 f  drawcon_inst/tcol_reg[4]_i_5/O[2]
                         net (fo=33, routed)          0.918   120.197    drawcon_inst/tcol[4]_i_19_0[2]
    SLICE_X27Y6          LUT5 (Prop_lut5_I2_O)        0.302   120.499 r  drawcon_inst/tcol[4]_i_26/O
                         net (fo=1, routed)           0.000   120.499    drawcon_inst/tcol[4]_i_26_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547   121.046 f  drawcon_inst/tcol_reg[4]_i_7/O[2]
                         net (fo=31, routed)          0.992   122.037    drawcon_inst/tcol[4]_i_26_0[2]
    SLICE_X29Y5          LUT5 (Prop_lut5_I1_O)        0.302   122.339 r  drawcon_inst/col_selected[7]_i_55/O
                         net (fo=2, routed)           0.591   122.930    drawcon_inst/colour_picker_inst/data63[0]
    SLICE_X30Y4          LUT6 (Prop_lut6_I0_O)        0.124   123.054 r  drawcon_inst/colour_picker_inst/col_selected[7]_i_19/O
                         net (fo=1, routed)           0.000   123.054    drawcon_inst/colour_picker_inst/col_selected[7]_i_19_n_0
    SLICE_X30Y4          MUXF7 (Prop_muxf7_I1_O)      0.214   123.268 r  drawcon_inst/colour_picker_inst/col_selected_reg[7]_i_7/O
                         net (fo=1, routed)           0.000   123.268    drawcon_inst/colour_picker_inst/col_selected_reg[7]_i_7_n_0
    SLICE_X30Y4          MUXF8 (Prop_muxf8_I1_O)      0.088   123.356 r  drawcon_inst/colour_picker_inst/col_selected_reg[7]_i_2/O
                         net (fo=1, routed)           0.344   123.700    drawcon_inst/colour_picker_inst/col_selected_reg[7]_i_2_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I0_O)        0.319   124.019 r  drawcon_inst/colour_picker_inst/col_selected[7]_i_1/O
                         net (fo=3, routed)           0.177   124.196    drawcon_inst/colour_picker_inst/D[3]
    SLICE_X31Y4          LUT4 (Prop_lut4_I0_O)        0.124   124.320 r  drawcon_inst/colour_picker_inst/pixel[7]_i_3/O
                         net (fo=1, routed)           0.403   124.723    vga_inst/pixel_reg[7]
    SLICE_X31Y4          LUT6 (Prop_lut6_I1_O)        0.124   124.847 r  vga_inst/pixel[7]_i_1/O
                         net (fo=1, routed)           0.000   124.847    drawcon_inst/pixel_reg[11]_3[7]
    SLICE_X31Y4          FDRE                                         r  drawcon_inst/pixel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_106_clk_wiz_0 rise edge)
                                                      9.408     9.408 r  
    E3                   IBUF                         0.000     9.408 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.162    10.570    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.246 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.885    clock_gen_inst/clk_wiz_instance/inst/clk_106_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.976 r  clock_gen_inst/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=2243, routed)        1.686     6.662    drawcon_inst/clk_106
    SLICE_X31Y4          FDRE                                         r  drawcon_inst/pixel_reg[7]/C
                         clock pessimism              0.497     7.159    
                         clock uncertainty           -0.164     6.996    
    SLICE_X31Y4          FDRE (Setup_fdre_C_D)        0.029     7.025    drawcon_inst/pixel_reg[7]
  -------------------------------------------------------------------
                         required time                          7.025    
                         arrival time                        -124.847    
  -------------------------------------------------------------------
                         slack                               -117.822    

Slack (VIOLATED) :        -117.785ns  (required time - arrival time)
  Source:                 drawcon_inst/tcol_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_106_clk_wiz_0  {rise@0.000ns fall@4.704ns period=9.408ns})
  Destination:            drawcon_inst/pixel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_106_clk_wiz_0  {rise@0.000ns fall@4.704ns period=9.408ns})
  Path Group:             clk_106_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.408ns  (clk_106_clk_wiz_0 rise@9.408ns - clk_106_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        127.066ns  (logic 58.031ns (45.670%)  route 69.035ns (54.330%))
  Logic Levels:           148  (CARRY4=62 LUT1=1 LUT2=1 LUT4=17 LUT5=58 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.746ns = ( 6.662 - 9.408 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.319ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_106_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_gen_inst/clk_wiz_instance/inst/clk_106_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_gen_inst/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=2243, routed)        1.813    -2.208    drawcon_inst/clk_106
    SLICE_X37Y6          FDRE                                         r  drawcon_inst/tcol_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDRE (Prop_fdre_C_Q)         0.456    -1.752 f  drawcon_inst/tcol_reg[5]/Q
                         net (fo=6, routed)           0.457    -1.295    drawcon_inst/tcol[5]
    SLICE_X34Y6          LUT1 (Prop_lut1_I0_O)        0.124    -1.171 r  drawcon_inst/col_selected[11]_i_831/O
                         net (fo=1, routed)           0.000    -1.171    drawcon_inst/col_selected[11]_i_831_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    -0.528 r  drawcon_inst/col_selected_reg[11]_i_184/O[3]
                         net (fo=33, routed)          0.889     0.361    drawcon_inst_n_1210
    SLICE_X35Y8          LUT5 (Prop_lut5_I0_O)        0.307     0.668 r  col_selected[11]_i_819/O
                         net (fo=1, routed)           0.000     0.668    drawcon_inst/S[0]
    SLICE_X35Y8          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.248 r  drawcon_inst/col_selected_reg[11]_i_181/O[2]
                         net (fo=35, routed)          0.937     2.184    drawcon_inst_n_1226
    SLICE_X33Y8          LUT5 (Prop_lut5_I1_O)        0.302     2.486 r  col_selected[11]_i_801/O
                         net (fo=1, routed)           0.000     2.486    drawcon_inst/col_selected[7]_i_212_0[0]
    SLICE_X33Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     3.126 f  drawcon_inst/col_selected_reg[11]_i_178/O[3]
                         net (fo=33, routed)          0.908     4.035    drawcon_inst/col_selected[11]_i_802_0[3]
    SLICE_X33Y10         LUT5 (Prop_lut5_I1_O)        0.306     4.341 r  drawcon_inst/col_selected[11]_i_784/O
                         net (fo=1, routed)           0.000     4.341    drawcon_inst/col_selected[11]_i_784_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.765 r  drawcon_inst/col_selected_reg[11]_i_175/O[1]
                         net (fo=31, routed)          0.714     5.479    drawcon_inst/col_selected[11]_i_784_0[1]
    SLICE_X32Y9          LUT4 (Prop_lut4_I0_O)        0.303     5.782 r  drawcon_inst/col_selected[4]_i_76/O
                         net (fo=7, routed)           0.390     6.172    drawcon_inst/col_selected[4]_i_76_n_0
    SLICE_X34Y10         LUT5 (Prop_lut5_I3_O)        0.124     6.296 r  drawcon_inst/col_selected[11]_i_766/O
                         net (fo=1, routed)           0.000     6.296    drawcon_inst/col_selected[11]_i_766_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     6.904 f  drawcon_inst/col_selected_reg[11]_i_172/O[3]
                         net (fo=31, routed)          0.734     7.638    drawcon_inst/col_selected[11]_i_766_0[3]
    SLICE_X37Y9          LUT4 (Prop_lut4_I3_O)        0.307     7.945 f  drawcon_inst/col_selected[4]_i_77/O
                         net (fo=4, routed)           0.821     8.766    drawcon_inst/col_selected[4]_i_77_n_0
    SLICE_X37Y10         LUT5 (Prop_lut5_I4_O)        0.124     8.890 r  drawcon_inst/col_selected[7]_i_202/O
                         net (fo=1, routed)           0.000     8.890    drawcon_inst/col_selected[7]_i_202_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.437 r  drawcon_inst/col_selected_reg[7]_i_100/O[2]
                         net (fo=5, routed)           1.110    10.547    drawcon_inst_n_1294
    SLICE_X37Y12         LUT5 (Prop_lut5_I4_O)        0.332    10.879 r  col_selected[11]_i_725/O
                         net (fo=1, routed)           0.000    10.879    drawcon_inst/col_selected[7]_i_184[1]
    SLICE_X37Y12         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    11.280 r  drawcon_inst/col_selected_reg[11]_i_166/O[3]
                         net (fo=33, routed)          0.916    12.197    drawcon_inst_n_1300
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.306    12.503 r  col_selected[11]_i_711/O
                         net (fo=1, routed)           0.000    12.503    drawcon_inst/col_selected[7]_i_177_0[0]
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.143 r  drawcon_inst/col_selected_reg[11]_i_163/O[3]
                         net (fo=33, routed)          0.889    14.031    drawcon_inst_n_1315
    SLICE_X33Y12         LUT5 (Prop_lut5_I0_O)        0.306    14.337 r  col_selected[11]_i_693/O
                         net (fo=1, routed)           0.000    14.337    drawcon_inst/col_selected[7]_i_170_0[0]
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.917 r  drawcon_inst/col_selected_reg[11]_i_160/O[2]
                         net (fo=31, routed)          0.615    15.532    drawcon_inst/col_selected[11]_i_694_0[2]
    SLICE_X31Y12         LUT4 (Prop_lut4_I1_O)        0.302    15.834 r  drawcon_inst/col_selected[4]_i_67/O
                         net (fo=7, routed)           0.340    16.174    drawcon_inst/col_selected[4]_i_67_n_0
    SLICE_X32Y12         LUT5 (Prop_lut5_I3_O)        0.124    16.298 r  drawcon_inst/col_selected[11]_i_676/O
                         net (fo=1, routed)           0.000    16.298    drawcon_inst/col_selected[11]_i_676_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.845 r  drawcon_inst/col_selected_reg[11]_i_157/O[2]
                         net (fo=33, routed)          1.019    17.864    drawcon_inst_n_1346
    SLICE_X31Y13         LUT5 (Prop_lut5_I2_O)        0.302    18.166 r  col_selected[11]_i_657/O
                         net (fo=1, routed)           0.000    18.166    drawcon_inst/col_selected[7]_i_156_0[0]
    SLICE_X31Y13         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.806 f  drawcon_inst/col_selected_reg[11]_i_154/O[3]
                         net (fo=36, routed)          1.033    19.840    drawcon_inst/col_selected[11]_i_658_0[3]
    SLICE_X34Y14         LUT5 (Prop_lut5_I3_O)        0.306    20.146 r  drawcon_inst/col_selected[11]_i_640/O
                         net (fo=1, routed)           0.000    20.146    drawcon_inst/col_selected[11]_i_640_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    20.754 f  drawcon_inst/col_selected_reg[11]_i_151/O[3]
                         net (fo=33, routed)          0.978    21.732    drawcon_inst_n_1375
    SLICE_X35Y14         LUT5 (Prop_lut5_I1_O)        0.337    22.069 r  col_selected[11]_i_617/O
                         net (fo=1, routed)           0.000    22.069    drawcon_inst/col_selected[7]_i_142[1]
    SLICE_X35Y14         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    22.470 r  drawcon_inst/col_selected_reg[11]_i_148/O[3]
                         net (fo=35, routed)          1.035    23.506    drawcon_inst_n_1390
    SLICE_X34Y16         LUT5 (Prop_lut5_I0_O)        0.306    23.812 r  col_selected[11]_i_603/O
                         net (fo=1, routed)           0.000    23.812    drawcon_inst/col_selected[7]_i_135_0[0]
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    24.390 r  drawcon_inst/col_selected_reg[11]_i_145/O[2]
                         net (fo=31, routed)          0.696    25.085    drawcon_inst/col_selected[11]_i_604_0[2]
    SLICE_X31Y16         LUT4 (Prop_lut4_I1_O)        0.301    25.386 r  drawcon_inst/col_selected[11]_i_1450/O
                         net (fo=5, routed)           0.575    25.961    drawcon_inst/col_selected[11]_i_1450_n_0
    SLICE_X33Y14         LUT5 (Prop_lut5_I3_O)        0.124    26.085 r  drawcon_inst/col_selected[11]_i_586/O
                         net (fo=1, routed)           0.000    26.085    drawcon_inst/col_selected[11]_i_586_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.691 r  drawcon_inst/col_selected_reg[11]_i_142/O[3]
                         net (fo=35, routed)          1.200    27.892    drawcon_inst_n_1420
    SLICE_X34Y18         LUT5 (Prop_lut5_I0_O)        0.306    28.198 r  col_selected[11]_i_1390/O
                         net (fo=1, routed)           0.000    28.198    drawcon_inst/col_selected[11]_i_1380_0[0]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.776 r  drawcon_inst/col_selected_reg[11]_i_403/O[2]
                         net (fo=5, routed)           0.748    29.524    drawcon_inst_n_1444
    SLICE_X32Y17         LUT5 (Prop_lut5_I4_O)        0.330    29.854 r  col_selected[11]_i_392/O
                         net (fo=1, routed)           0.000    29.854    drawcon_inst/col_selected[11]_i_1373[1]
    SLICE_X32Y17         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    30.255 f  drawcon_inst/col_selected_reg[11]_i_112/O[3]
                         net (fo=33, routed)          1.244    31.499    drawcon_inst/col_selected[11]_i_397_0[3]
    SLICE_X31Y22         LUT5 (Prop_lut5_I0_O)        0.306    31.805 r  drawcon_inst/col_selected[11]_i_1377/O
                         net (fo=1, routed)           0.000    31.805    drawcon_inst/data17[4]
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    32.229 f  drawcon_inst/col_selected_reg[11]_i_365/O[1]
                         net (fo=5, routed)           0.794    33.023    drawcon_inst_n_1475
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.303    33.326 r  col_selected[11]_i_358/O
                         net (fo=1, routed)           0.000    33.326    drawcon_inst/col_selected[11]_i_329_0[0]
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    33.966 f  drawcon_inst/col_selected_reg[11]_i_106/O[3]
                         net (fo=31, routed)          0.659    34.625    drawcon_inst/col_selected[11]_i_359_0[3]
    SLICE_X30Y19         LUT4 (Prop_lut4_I3_O)        0.306    34.931 f  drawcon_inst/col_selected[4]_i_81/O
                         net (fo=7, routed)           0.353    35.284    drawcon_inst/col_selected[4]_i_81_n_0
    SLICE_X30Y17         LUT5 (Prop_lut5_I3_O)        0.124    35.408 r  drawcon_inst/col_selected[11]_i_340/O
                         net (fo=1, routed)           0.000    35.408    drawcon_inst/col_selected[11]_i_340_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    36.016 r  drawcon_inst/col_selected_reg[11]_i_103/O[3]
                         net (fo=33, routed)          1.061    37.078    drawcon_inst_n_1495
    SLICE_X27Y18         LUT5 (Prop_lut5_I0_O)        0.307    37.385 r  col_selected[11]_i_320/O
                         net (fo=1, routed)           0.000    37.385    drawcon_inst/col_selected[11]_i_1344_0[0]
    SLICE_X27Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.025 r  drawcon_inst/col_selected_reg[11]_i_100/O[3]
                         net (fo=36, routed)          1.242    39.267    drawcon_inst_n_1510
    SLICE_X30Y14         LUT5 (Prop_lut5_I0_O)        0.306    39.573 r  col_selected[11]_i_1347/O
                         net (fo=1, routed)           0.000    39.573    drawcon_inst/col_selected[11]_i_1336_2[0]
    SLICE_X30Y14         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    40.216 f  drawcon_inst/col_selected_reg[11]_i_289/O[3]
                         net (fo=5, routed)           1.047    41.263    drawcon_inst_n_1533
    SLICE_X29Y14         LUT5 (Prop_lut5_I4_O)        0.307    41.570 r  col_selected[11]_i_280/O
                         net (fo=1, routed)           0.000    41.570    drawcon_inst/col_selected[11]_i_1444_0[2]
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    41.818 f  drawcon_inst/col_selected_reg[11]_i_94/O[3]
                         net (fo=33, routed)          0.677    42.495    drawcon_inst/col_selected[11]_i_283_0[3]
    SLICE_X28Y15         LUT5 (Prop_lut5_I0_O)        0.306    42.801 r  drawcon_inst/col_selected[11]_i_568/O
                         net (fo=1, routed)           0.000    42.801    drawcon_inst/col_selected[11]_i_568_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    43.225 r  drawcon_inst/col_selected_reg[11]_i_139/O[1]
                         net (fo=31, routed)          0.826    44.051    drawcon_inst/col_selected[11]_i_568_0[1]
    SLICE_X29Y13         LUT4 (Prop_lut4_I0_O)        0.303    44.354 r  drawcon_inst/col_selected[4]_i_91/O
                         net (fo=5, routed)           0.466    44.820    drawcon_inst/col_selected[4]_i_91_n_0
    SLICE_X27Y13         LUT5 (Prop_lut5_I4_O)        0.124    44.944 r  drawcon_inst/col_selected[11]_i_549/O
                         net (fo=1, routed)           0.000    44.944    drawcon_inst/col_selected[11]_i_549_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    45.368 f  drawcon_inst/col_selected_reg[11]_i_136/O[1]
                         net (fo=33, routed)          1.254    46.622    drawcon_inst_n_1572
    SLICE_X28Y9          LUT5 (Prop_lut5_I1_O)        0.303    46.925 r  col_selected[11]_i_529/O
                         net (fo=1, routed)           0.000    46.925    drawcon_inst/col_selected[11]_i_1423_0[0]
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    47.565 r  drawcon_inst/col_selected_reg[11]_i_133/O[3]
                         net (fo=35, routed)          1.069    48.634    drawcon_inst_n_1585
    SLICE_X30Y10         LUT5 (Prop_lut5_I0_O)        0.306    48.940 r  col_selected[11]_i_510/O
                         net (fo=1, routed)           0.000    48.940    drawcon_inst/col_selected[11]_i_1416_0[0]
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    49.583 r  drawcon_inst/col_selected_reg[11]_i_130/O[3]
                         net (fo=33, routed)          1.091    50.674    drawcon_inst_n_1600
    SLICE_X26Y11         LUT5 (Prop_lut5_I0_O)        0.307    50.981 r  col_selected[11]_i_491/O
                         net (fo=1, routed)           0.000    50.981    drawcon_inst/col_selected[11]_i_462_0[0]
    SLICE_X26Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    51.561 f  drawcon_inst/col_selected_reg[11]_i_127/O[2]
                         net (fo=33, routed)          1.126    52.687    drawcon_inst/col_selected[11]_i_492_0[2]
    SLICE_X24Y15         LUT5 (Prop_lut5_I2_O)        0.302    52.989 r  drawcon_inst/col_selected[11]_i_473/O
                         net (fo=1, routed)           0.000    52.989    drawcon_inst/col_selected[11]_i_473_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    53.595 f  drawcon_inst/col_selected_reg[11]_i_124/O[3]
                         net (fo=31, routed)          0.770    54.365    drawcon_inst/col_selected[11]_i_473_0[3]
    SLICE_X24Y17         LUT4 (Prop_lut4_I3_O)        0.306    54.671 f  drawcon_inst/col_selected[4]_i_85/O
                         net (fo=7, routed)           0.469    55.141    drawcon_inst/col_selected[4]_i_85_n_0
    SLICE_X23Y18         LUT5 (Prop_lut5_I3_O)        0.124    55.265 r  drawcon_inst/col_selected[11]_i_454/O
                         net (fo=1, routed)           0.000    55.265    drawcon_inst/col_selected[11]_i_454_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    55.871 r  drawcon_inst/col_selected_reg[11]_i_121/O[3]
                         net (fo=33, routed)          0.729    56.599    drawcon_inst_n_1645
    SLICE_X24Y18         LUT5 (Prop_lut5_I0_O)        0.306    56.905 r  col_selected[11]_i_434/O
                         net (fo=1, routed)           0.000    56.905    drawcon_inst/col_selected[7]_i_334_0[0]
    SLICE_X24Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    57.485 f  drawcon_inst/col_selected_reg[11]_i_118/O[2]
                         net (fo=37, routed)          1.008    58.493    drawcon_inst/col_selected[11]_i_435_0[2]
    SLICE_X22Y18         LUT5 (Prop_lut5_I2_O)        0.302    58.795 r  drawcon_inst/col_selected[11]_i_1112/O
                         net (fo=1, routed)           0.000    58.795    drawcon_inst/col_selected[11]_i_1112_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    59.342 r  drawcon_inst/col_selected_reg[11]_i_232/O[2]
                         net (fo=33, routed)          0.920    60.262    drawcon_inst_n_1676
    SLICE_X21Y18         LUT5 (Prop_lut5_I2_O)        0.302    60.564 r  col_selected[11]_i_1093/O
                         net (fo=1, routed)           0.000    60.564    drawcon_inst/col_selected[7]_i_320_0[0]
    SLICE_X21Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    61.144 r  drawcon_inst/col_selected_reg[11]_i_229/O[2]
                         net (fo=35, routed)          1.040    62.184    drawcon_inst_n_1691
    SLICE_X20Y15         LUT5 (Prop_lut5_I2_O)        0.302    62.486 r  col_selected[11]_i_1075/O
                         net (fo=1, routed)           0.000    62.486    drawcon_inst/col_selected[11]_i_1047_0[0]
    SLICE_X20Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    63.126 f  drawcon_inst/col_selected_reg[11]_i_226/O[3]
                         net (fo=31, routed)          0.642    63.768    drawcon_inst/col_selected[11]_i_1076_0[3]
    SLICE_X21Y17         LUT4 (Prop_lut4_I1_O)        0.306    64.074 r  drawcon_inst/col_selected[4]_i_138/O
                         net (fo=5, routed)           0.335    64.408    drawcon_inst/col_selected[4]_i_138_n_0
    SLICE_X19Y17         LUT5 (Prop_lut5_I1_O)        0.124    64.532 r  drawcon_inst/col_selected[11]_i_1058/O
                         net (fo=1, routed)           0.000    64.532    drawcon_inst/col_selected[11]_i_1058_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    65.138 r  drawcon_inst/col_selected_reg[11]_i_223/O[3]
                         net (fo=35, routed)          1.202    66.340    drawcon_inst_n_1720
    SLICE_X19Y20         LUT5 (Prop_lut5_I2_O)        0.306    66.646 r  col_selected[11]_i_1183/O
                         net (fo=1, routed)           0.000    66.646    drawcon_inst/col_selected[7]_i_355_0[0]
    SLICE_X19Y20         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    67.226 f  drawcon_inst/col_selected_reg[11]_i_244/O[2]
                         net (fo=35, routed)          0.851    68.077    drawcon_inst/col_selected[11]_i_1184_0[2]
    SLICE_X18Y21         LUT5 (Prop_lut5_I2_O)        0.302    68.379 r  drawcon_inst/col_selected[11]_i_1166/O
                         net (fo=1, routed)           0.000    68.379    drawcon_inst/col_selected[11]_i_1166_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    68.803 f  drawcon_inst/col_selected_reg[11]_i_241/O[1]
                         net (fo=35, routed)          1.181    69.984    drawcon_inst_n_1752
    SLICE_X17Y19         LUT5 (Prop_lut5_I4_O)        0.303    70.287 r  col_selected[11]_i_1147/O
                         net (fo=1, routed)           0.000    70.287    drawcon_inst/col_selected[7]_i_341_0[0]
    SLICE_X17Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    70.867 r  drawcon_inst/col_selected_reg[11]_i_238/O[2]
                         net (fo=33, routed)          0.912    71.779    drawcon_inst_n_1766
    SLICE_X16Y17         LUT5 (Prop_lut5_I2_O)        0.302    72.081 r  col_selected[11]_i_1129/O
                         net (fo=1, routed)           0.000    72.081    drawcon_inst/col_selected[7]_i_390_0[0]
    SLICE_X16Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    72.661 r  drawcon_inst/col_selected_reg[11]_i_235/O[2]
                         net (fo=31, routed)          0.663    73.324    drawcon_inst/col_selected[11]_i_1130_0[2]
    SLICE_X16Y16         LUT4 (Prop_lut4_I1_O)        0.302    73.626 r  drawcon_inst/col_selected[4]_i_106/O
                         net (fo=7, routed)           0.657    74.283    drawcon_inst/col_selected[4]_i_106_n_0
    SLICE_X14Y17         LUT5 (Prop_lut5_I3_O)        0.124    74.407 r  drawcon_inst/col_selected[11]_i_1256/O
                         net (fo=1, routed)           0.000    74.407    drawcon_inst/col_selected[11]_i_1256_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    74.951 f  drawcon_inst/col_selected_reg[11]_i_256/O[2]
                         net (fo=33, routed)          1.003    75.954    drawcon_inst/col_selected[11]_i_1256_0[2]
    SLICE_X15Y16         LUT5 (Prop_lut5_I2_O)        0.301    76.255 r  drawcon_inst/col_selected[11]_i_1238/O
                         net (fo=1, routed)           0.000    76.255    drawcon_inst/col_selected[11]_i_1238_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    76.679 r  drawcon_inst/col_selected_reg[11]_i_253/O[1]
                         net (fo=32, routed)          1.124    77.802    drawcon_inst/col_selected[11]_i_1238_0[1]
    SLICE_X13Y15         LUT4 (Prop_lut4_I0_O)        0.303    78.105 r  drawcon_inst/col_selected[4]_i_93/O
                         net (fo=7, routed)           0.344    78.449    drawcon_inst/col_selected[4]_i_93_n_0
    SLICE_X14Y15         LUT5 (Prop_lut5_I3_O)        0.124    78.573 r  drawcon_inst/col_selected[11]_i_1220/O
                         net (fo=1, routed)           0.000    78.573    drawcon_inst/col_selected[11]_i_1220_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    79.181 r  drawcon_inst/col_selected_reg[11]_i_250/O[3]
                         net (fo=33, routed)          0.958    80.139    drawcon_inst_n_1825
    SLICE_X21Y15         LUT5 (Prop_lut5_I0_O)        0.307    80.446 r  col_selected[11]_i_1201/O
                         net (fo=1, routed)           0.000    80.446    drawcon_inst/col_selected[7]_i_418_0[0]
    SLICE_X21Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    81.086 r  drawcon_inst/col_selected_reg[11]_i_247/O[3]
                         net (fo=35, routed)          1.070    82.156    drawcon_inst_n_1840
    SLICE_X22Y13         LUT5 (Prop_lut5_I0_O)        0.306    82.462 r  col_selected[11]_i_1327/O
                         net (fo=1, routed)           0.000    82.462    drawcon_inst/col_selected[7]_i_411_0[0]
    SLICE_X22Y13         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    83.102 r  drawcon_inst/col_selected_reg[11]_i_268/O[3]
                         net (fo=31, routed)          0.740    83.842    drawcon_inst/col_selected[11]_i_1328_0[3]
    SLICE_X23Y13         LUT4 (Prop_lut4_I3_O)        0.306    84.148 r  drawcon_inst/col_selected[4]_i_101/O
                         net (fo=5, routed)           0.478    84.625    drawcon_inst/col_selected[4]_i_101_n_0
    SLICE_X23Y11         LUT5 (Prop_lut5_I4_O)        0.124    84.749 r  drawcon_inst/col_selected[11]_i_1310/O
                         net (fo=1, routed)           0.000    84.749    drawcon_inst/col_selected[11]_i_1310_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    85.355 r  drawcon_inst/col_selected_reg[11]_i_265/O[3]
                         net (fo=33, routed)          0.877    86.233    drawcon_inst_n_1870
    SLICE_X21Y11         LUT5 (Prop_lut5_I0_O)        0.306    86.539 r  col_selected[11]_i_1291/O
                         net (fo=1, routed)           0.000    86.539    drawcon_inst/col_selected[7]_i_397_0[0]
    SLICE_X21Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    87.179 r  drawcon_inst/col_selected_reg[11]_i_262/O[3]
                         net (fo=32, routed)          0.832    88.011    drawcon_inst/col_selected[11]_i_1292_0[3]
    SLICE_X21Y8          LUT4 (Prop_lut4_I3_O)        0.306    88.317 r  drawcon_inst/col_selected[4]_i_97/O
                         net (fo=5, routed)           0.445    88.762    drawcon_inst/col_selected[4]_i_97_n_0
    SLICE_X22Y9          LUT5 (Prop_lut5_I3_O)        0.124    88.886 r  drawcon_inst/col_selected[11]_i_1274/O
                         net (fo=1, routed)           0.000    88.886    drawcon_inst/col_selected[11]_i_1274_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    89.433 r  drawcon_inst/col_selected_reg[11]_i_259/O[2]
                         net (fo=33, routed)          0.930    90.364    drawcon_inst_n_1901
    SLICE_X20Y9          LUT5 (Prop_lut5_I2_O)        0.302    90.666 r  col_selected[11]_i_967/O
                         net (fo=1, routed)           0.000    90.666    drawcon_inst/col_selected[11]_i_939_0[0]
    SLICE_X20Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    91.246 r  drawcon_inst/col_selected_reg[11]_i_208/O[2]
                         net (fo=33, routed)          0.913    92.159    drawcon_inst_n_1916
    SLICE_X19Y11         LUT5 (Prop_lut5_I2_O)        0.302    92.461 r  col_selected[11]_i_949/O
                         net (fo=1, routed)           0.000    92.461    drawcon_inst/col_selected[7]_i_243_0[0]
    SLICE_X19Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    93.041 f  drawcon_inst/col_selected_reg[11]_i_205/O[2]
                         net (fo=31, routed)          0.511    93.552    drawcon_inst/col_selected[11]_i_950_0[2]
    SLICE_X18Y12         LUT2 (Prop_lut2_I0_O)        0.302    93.854 f  drawcon_inst/col_selected[4]_i_143/O
                         net (fo=4, routed)           0.610    94.464    drawcon_inst/col_selected[4]_i_143_n_0
    SLICE_X19Y13         LUT6 (Prop_lut6_I4_O)        0.124    94.588 r  drawcon_inst/col_selected[11]_i_932/O
                         net (fo=1, routed)           0.000    94.588    drawcon_inst/col_selected[11]_i_932_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    95.194 r  drawcon_inst/col_selected_reg[11]_i_202/O[3]
                         net (fo=36, routed)          0.954    96.149    drawcon_inst_n_1945
    SLICE_X17Y13         LUT5 (Prop_lut5_I1_O)        0.306    96.455 r  col_selected[11]_i_913/O
                         net (fo=1, routed)           0.000    96.455    drawcon_inst/col_selected[11]_i_1029_0[0]
    SLICE_X17Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    97.035 f  drawcon_inst/col_selected_reg[11]_i_199/O[2]
                         net (fo=33, routed)          0.781    97.816    drawcon_inst/col_selected[11]_i_914_0[2]
    SLICE_X18Y12         LUT4 (Prop_lut4_I1_O)        0.302    98.118 f  drawcon_inst/col_selected[4]_i_117/O
                         net (fo=5, routed)           0.330    98.448    drawcon_inst/col_selected[4]_i_117_n_0
    SLICE_X16Y12         LUT6 (Prop_lut6_I1_O)        0.124    98.572 r  drawcon_inst/col_selected[11]_i_1040/O
                         net (fo=1, routed)           0.000    98.572    drawcon_inst/col_selected[11]_i_1040_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    99.178 r  drawcon_inst/col_selected_reg[11]_i_220/O[3]
                         net (fo=31, routed)          0.960   100.137    drawcon_inst/col_selected[11]_i_1040_0[3]
    SLICE_X13Y12         LUT4 (Prop_lut4_I3_O)        0.306   100.443 r  drawcon_inst/col_selected[4]_i_119/O
                         net (fo=3, routed)           0.419   100.862    drawcon_inst/col_selected[4]_i_119_n_0
    SLICE_X15Y12         LUT6 (Prop_lut6_I4_O)        0.124   100.986 r  drawcon_inst/col_selected[11]_i_1022/O
                         net (fo=1, routed)           0.000   100.986    drawcon_inst/col_selected[11]_i_1022_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606   101.592 f  drawcon_inst/col_selected_reg[11]_i_217/O[3]
                         net (fo=34, routed)          1.043   102.635    drawcon_inst/col_selected[11]_i_1022_0[3]
    SLICE_X15Y10         LUT5 (Prop_lut5_I2_O)        0.306   102.941 r  drawcon_inst/col_selected[11]_i_1004/O
                         net (fo=1, routed)           0.000   102.941    drawcon_inst/col_selected[11]_i_1004_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606   103.547 r  drawcon_inst/col_selected_reg[11]_i_214/O[3]
                         net (fo=33, routed)          0.946   104.492    drawcon_inst_n_2005
    SLICE_X15Y8          LUT5 (Prop_lut5_I0_O)        0.306   104.798 r  col_selected[11]_i_985/O
                         net (fo=1, routed)           0.000   104.798    drawcon_inst/col_selected[7]_i_306_0[0]
    SLICE_X15Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   105.438 r  drawcon_inst/col_selected_reg[11]_i_211/O[3]
                         net (fo=35, routed)          0.786   106.224    drawcon_inst_n_2020
    SLICE_X16Y8          LUT5 (Prop_lut5_I0_O)        0.306   106.530 r  tcol[4]_i_91/O
                         net (fo=1, routed)           0.000   106.530    drawcon_inst/col_selected[11]_i_859_0[0]
    SLICE_X16Y8          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   107.110 r  drawcon_inst/tcol_reg[4]_i_49/O[2]
                         net (fo=33, routed)          0.962   108.072    drawcon_inst_n_2036
    SLICE_X17Y8          LUT5 (Prop_lut5_I3_O)        0.302   108.374 r  tcol[4]_i_99/O
                         net (fo=1, routed)           0.000   108.374    drawcon_inst/col_selected[11]_i_848_0[0]
    SLICE_X17Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   109.014 r  drawcon_inst/tcol_reg[4]_i_54/O[3]
                         net (fo=35, routed)          1.099   110.113    drawcon_inst_n_2050
    SLICE_X18Y8          LUT5 (Prop_lut5_I4_O)        0.306   110.419 r  tcol[4]_i_60/O
                         net (fo=1, routed)           0.000   110.419    drawcon_inst/tcol[4]_i_103_0[0]
    SLICE_X18Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   111.059 r  drawcon_inst/tcol_reg[4]_i_29/O[3]
                         net (fo=31, routed)          0.777   111.835    drawcon_inst/tcol[4]_i_61_0[3]
    SLICE_X21Y7          LUT4 (Prop_lut4_I3_O)        0.306   112.141 r  drawcon_inst/tcol[4]_i_28/O
                         net (fo=5, routed)           0.342   112.483    drawcon_inst/tcol[4]_i_28_n_0
    SLICE_X19Y7          LUT5 (Prop_lut5_I3_O)        0.124   112.607 r  drawcon_inst/tcol[4]_i_68/O
                         net (fo=1, routed)           0.000   112.607    drawcon_inst/tcol[4]_i_68_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606   113.213 f  drawcon_inst/tcol_reg[4]_i_31/O[3]
                         net (fo=35, routed)          0.960   114.173    drawcon_inst/tcol[4]_i_68_0[3]
    SLICE_X23Y7          LUT5 (Prop_lut5_I1_O)        0.306   114.479 r  drawcon_inst/tcol[4]_i_38/O
                         net (fo=1, routed)           0.000   114.479    drawcon_inst/tcol[4]_i_38_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   114.903 r  drawcon_inst/tcol_reg[4]_i_11/O[1]
                         net (fo=32, routed)          0.782   115.685    drawcon_inst/tcol[4]_i_38_0[1]
    SLICE_X21Y7          LUT4 (Prop_lut4_I0_O)        0.303   115.988 r  drawcon_inst/tcol[4]_i_10/O
                         net (fo=7, routed)           0.759   116.747    drawcon_inst/tcol[4]_i_10_n_0
    SLICE_X24Y8          LUT5 (Prop_lut5_I3_O)        0.124   116.871 r  drawcon_inst/tcol[4]_i_45/O
                         net (fo=1, routed)           0.000   116.871    drawcon_inst/tcol[4]_i_45_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547   117.418 r  drawcon_inst/tcol_reg[4]_i_12/O[2]
                         net (fo=33, routed)          0.979   118.397    drawcon_inst_n_2111
    SLICE_X26Y7          LUT5 (Prop_lut5_I3_O)        0.302   118.699 r  tcol[4]_i_18/O
                         net (fo=1, routed)           0.000   118.699    drawcon_inst/tcol[11]_i_39_0[0]
    SLICE_X26Y7          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   119.279 r  drawcon_inst/tcol_reg[4]_i_5/O[2]
                         net (fo=33, routed)          1.213   120.492    drawcon_inst/tcol[4]_i_19_0[2]
    SLICE_X29Y5          LUT4 (Prop_lut4_I1_O)        0.330   120.822 r  drawcon_inst/tcol[4]_i_4/O
                         net (fo=4, routed)           0.898   121.720    drawcon_inst/tcol[4]_i_4_n_0
    SLICE_X28Y5          LUT6 (Prop_lut6_I4_O)        0.332   122.052 f  drawcon_inst/col_selected[4]_i_59/O
                         net (fo=2, routed)           0.597   122.649    drawcon_inst/colour_picker_inst/col_selected[4]_i_7_4
    SLICE_X28Y4          LUT6 (Prop_lut6_I3_O)        0.124   122.773 f  drawcon_inst/colour_picker_inst/col_selected[4]_i_21/O
                         net (fo=1, routed)           0.294   123.067    drawcon_inst/colour_picker_inst/col_selected[4]_i_21_n_0
    SLICE_X29Y4          LUT6 (Prop_lut6_I1_O)        0.124   123.191 r  drawcon_inst/colour_picker_inst/col_selected[4]_i_7/O
                         net (fo=1, routed)           0.000   123.191    drawcon_inst/colour_picker_inst/col_selected[4]_i_7_n_0
    SLICE_X29Y4          MUXF7 (Prop_muxf7_I1_O)      0.217   123.408 r  drawcon_inst/colour_picker_inst/col_selected_reg[4]_i_3/O
                         net (fo=2, routed)           0.463   123.872    drawcon_inst/colour_picker_inst/col_selected_reg[4]_i_3_n_0
    SLICE_X29Y3          LUT6 (Prop_lut6_I0_O)        0.299   124.171 r  drawcon_inst/colour_picker_inst/pixel[4]_i_3/O
                         net (fo=1, routed)           0.563   124.733    vga_inst/pixel_reg[4]
    SLICE_X30Y3          LUT6 (Prop_lut6_I1_O)        0.124   124.857 r  vga_inst/pixel[4]_i_1/O
                         net (fo=1, routed)           0.000   124.857    drawcon_inst/pixel_reg[11]_3[4]
    SLICE_X30Y3          FDRE                                         r  drawcon_inst/pixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_106_clk_wiz_0 rise edge)
                                                      9.408     9.408 r  
    E3                   IBUF                         0.000     9.408 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.162    10.570    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.246 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.885    clock_gen_inst/clk_wiz_instance/inst/clk_106_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.976 r  clock_gen_inst/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=2243, routed)        1.686     6.662    drawcon_inst/clk_106
    SLICE_X30Y3          FDRE                                         r  drawcon_inst/pixel_reg[4]/C
                         clock pessimism              0.497     7.159    
                         clock uncertainty           -0.164     6.996    
    SLICE_X30Y3          FDRE (Setup_fdre_C_D)        0.077     7.073    drawcon_inst/pixel_reg[4]
  -------------------------------------------------------------------
                         required time                          7.073    
                         arrival time                        -124.857    
  -------------------------------------------------------------------
                         slack                               -117.785    

Slack (VIOLATED) :        -117.760ns  (required time - arrival time)
  Source:                 drawcon_inst/tcol_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_106_clk_wiz_0  {rise@0.000ns fall@4.704ns period=9.408ns})
  Destination:            drawcon_inst/tcol_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_106_clk_wiz_0  {rise@0.000ns fall@4.704ns period=9.408ns})
  Path Group:             clk_106_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.408ns  (clk_106_clk_wiz_0 rise@9.408ns - clk_106_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        126.996ns  (logic 58.313ns (45.917%)  route 68.683ns (54.083%))
  Logic Levels:           146  (CARRY4=64 LUT1=1 LUT2=1 LUT4=16 LUT5=58 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.746ns = ( 6.662 - 9.408 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.319ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_106_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clock_gen_inst/clk_wiz_instance/inst/clk_106_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_gen_inst/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=2243, routed)        1.813    -2.208    drawcon_inst/clk_106
    SLICE_X37Y6          FDRE                                         r  drawcon_inst/tcol_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDRE (Prop_fdre_C_Q)         0.456    -1.752 f  drawcon_inst/tcol_reg[5]/Q
                         net (fo=6, routed)           0.457    -1.295    drawcon_inst/tcol[5]
    SLICE_X34Y6          LUT1 (Prop_lut1_I0_O)        0.124    -1.171 r  drawcon_inst/col_selected[11]_i_831/O
                         net (fo=1, routed)           0.000    -1.171    drawcon_inst/col_selected[11]_i_831_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    -0.528 r  drawcon_inst/col_selected_reg[11]_i_184/O[3]
                         net (fo=33, routed)          0.889     0.361    drawcon_inst_n_1210
    SLICE_X35Y8          LUT5 (Prop_lut5_I0_O)        0.307     0.668 r  col_selected[11]_i_819/O
                         net (fo=1, routed)           0.000     0.668    drawcon_inst/S[0]
    SLICE_X35Y8          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.248 r  drawcon_inst/col_selected_reg[11]_i_181/O[2]
                         net (fo=35, routed)          0.937     2.184    drawcon_inst_n_1226
    SLICE_X33Y8          LUT5 (Prop_lut5_I1_O)        0.302     2.486 r  col_selected[11]_i_801/O
                         net (fo=1, routed)           0.000     2.486    drawcon_inst/col_selected[7]_i_212_0[0]
    SLICE_X33Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     3.126 f  drawcon_inst/col_selected_reg[11]_i_178/O[3]
                         net (fo=33, routed)          0.908     4.035    drawcon_inst/col_selected[11]_i_802_0[3]
    SLICE_X33Y10         LUT5 (Prop_lut5_I1_O)        0.306     4.341 r  drawcon_inst/col_selected[11]_i_784/O
                         net (fo=1, routed)           0.000     4.341    drawcon_inst/col_selected[11]_i_784_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.765 r  drawcon_inst/col_selected_reg[11]_i_175/O[1]
                         net (fo=31, routed)          0.714     5.479    drawcon_inst/col_selected[11]_i_784_0[1]
    SLICE_X32Y9          LUT4 (Prop_lut4_I0_O)        0.303     5.782 r  drawcon_inst/col_selected[4]_i_76/O
                         net (fo=7, routed)           0.390     6.172    drawcon_inst/col_selected[4]_i_76_n_0
    SLICE_X34Y10         LUT5 (Prop_lut5_I3_O)        0.124     6.296 r  drawcon_inst/col_selected[11]_i_766/O
                         net (fo=1, routed)           0.000     6.296    drawcon_inst/col_selected[11]_i_766_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     6.904 f  drawcon_inst/col_selected_reg[11]_i_172/O[3]
                         net (fo=31, routed)          0.734     7.638    drawcon_inst/col_selected[11]_i_766_0[3]
    SLICE_X37Y9          LUT4 (Prop_lut4_I3_O)        0.307     7.945 f  drawcon_inst/col_selected[4]_i_77/O
                         net (fo=4, routed)           0.821     8.766    drawcon_inst/col_selected[4]_i_77_n_0
    SLICE_X37Y10         LUT5 (Prop_lut5_I4_O)        0.124     8.890 r  drawcon_inst/col_selected[7]_i_202/O
                         net (fo=1, routed)           0.000     8.890    drawcon_inst/col_selected[7]_i_202_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.437 r  drawcon_inst/col_selected_reg[7]_i_100/O[2]
                         net (fo=5, routed)           1.110    10.547    drawcon_inst_n_1294
    SLICE_X37Y12         LUT5 (Prop_lut5_I4_O)        0.332    10.879 r  col_selected[11]_i_725/O
                         net (fo=1, routed)           0.000    10.879    drawcon_inst/col_selected[7]_i_184[1]
    SLICE_X37Y12         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    11.280 r  drawcon_inst/col_selected_reg[11]_i_166/O[3]
                         net (fo=33, routed)          0.916    12.197    drawcon_inst_n_1300
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.306    12.503 r  col_selected[11]_i_711/O
                         net (fo=1, routed)           0.000    12.503    drawcon_inst/col_selected[7]_i_177_0[0]
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.143 r  drawcon_inst/col_selected_reg[11]_i_163/O[3]
                         net (fo=33, routed)          0.889    14.031    drawcon_inst_n_1315
    SLICE_X33Y12         LUT5 (Prop_lut5_I0_O)        0.306    14.337 r  col_selected[11]_i_693/O
                         net (fo=1, routed)           0.000    14.337    drawcon_inst/col_selected[7]_i_170_0[0]
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.917 r  drawcon_inst/col_selected_reg[11]_i_160/O[2]
                         net (fo=31, routed)          0.615    15.532    drawcon_inst/col_selected[11]_i_694_0[2]
    SLICE_X31Y12         LUT4 (Prop_lut4_I1_O)        0.302    15.834 r  drawcon_inst/col_selected[4]_i_67/O
                         net (fo=7, routed)           0.340    16.174    drawcon_inst/col_selected[4]_i_67_n_0
    SLICE_X32Y12         LUT5 (Prop_lut5_I3_O)        0.124    16.298 r  drawcon_inst/col_selected[11]_i_676/O
                         net (fo=1, routed)           0.000    16.298    drawcon_inst/col_selected[11]_i_676_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.845 r  drawcon_inst/col_selected_reg[11]_i_157/O[2]
                         net (fo=33, routed)          1.019    17.864    drawcon_inst_n_1346
    SLICE_X31Y13         LUT5 (Prop_lut5_I2_O)        0.302    18.166 r  col_selected[11]_i_657/O
                         net (fo=1, routed)           0.000    18.166    drawcon_inst/col_selected[7]_i_156_0[0]
    SLICE_X31Y13         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.806 f  drawcon_inst/col_selected_reg[11]_i_154/O[3]
                         net (fo=36, routed)          1.033    19.840    drawcon_inst/col_selected[11]_i_658_0[3]
    SLICE_X34Y14         LUT5 (Prop_lut5_I3_O)        0.306    20.146 r  drawcon_inst/col_selected[11]_i_640/O
                         net (fo=1, routed)           0.000    20.146    drawcon_inst/col_selected[11]_i_640_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    20.754 f  drawcon_inst/col_selected_reg[11]_i_151/O[3]
                         net (fo=33, routed)          0.978    21.732    drawcon_inst_n_1375
    SLICE_X35Y14         LUT5 (Prop_lut5_I1_O)        0.337    22.069 r  col_selected[11]_i_617/O
                         net (fo=1, routed)           0.000    22.069    drawcon_inst/col_selected[7]_i_142[1]
    SLICE_X35Y14         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    22.470 r  drawcon_inst/col_selected_reg[11]_i_148/O[3]
                         net (fo=35, routed)          1.035    23.506    drawcon_inst_n_1390
    SLICE_X34Y16         LUT5 (Prop_lut5_I0_O)        0.306    23.812 r  col_selected[11]_i_603/O
                         net (fo=1, routed)           0.000    23.812    drawcon_inst/col_selected[7]_i_135_0[0]
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    24.390 r  drawcon_inst/col_selected_reg[11]_i_145/O[2]
                         net (fo=31, routed)          0.696    25.085    drawcon_inst/col_selected[11]_i_604_0[2]
    SLICE_X31Y16         LUT4 (Prop_lut4_I1_O)        0.301    25.386 r  drawcon_inst/col_selected[11]_i_1450/O
                         net (fo=5, routed)           0.575    25.961    drawcon_inst/col_selected[11]_i_1450_n_0
    SLICE_X33Y14         LUT5 (Prop_lut5_I3_O)        0.124    26.085 r  drawcon_inst/col_selected[11]_i_586/O
                         net (fo=1, routed)           0.000    26.085    drawcon_inst/col_selected[11]_i_586_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.691 r  drawcon_inst/col_selected_reg[11]_i_142/O[3]
                         net (fo=35, routed)          1.200    27.892    drawcon_inst_n_1420
    SLICE_X34Y18         LUT5 (Prop_lut5_I0_O)        0.306    28.198 r  col_selected[11]_i_1390/O
                         net (fo=1, routed)           0.000    28.198    drawcon_inst/col_selected[11]_i_1380_0[0]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.776 r  drawcon_inst/col_selected_reg[11]_i_403/O[2]
                         net (fo=5, routed)           0.748    29.524    drawcon_inst_n_1444
    SLICE_X32Y17         LUT5 (Prop_lut5_I4_O)        0.330    29.854 r  col_selected[11]_i_392/O
                         net (fo=1, routed)           0.000    29.854    drawcon_inst/col_selected[11]_i_1373[1]
    SLICE_X32Y17         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    30.255 f  drawcon_inst/col_selected_reg[11]_i_112/O[3]
                         net (fo=33, routed)          1.244    31.499    drawcon_inst/col_selected[11]_i_397_0[3]
    SLICE_X31Y22         LUT5 (Prop_lut5_I0_O)        0.306    31.805 r  drawcon_inst/col_selected[11]_i_1377/O
                         net (fo=1, routed)           0.000    31.805    drawcon_inst/data17[4]
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    32.229 f  drawcon_inst/col_selected_reg[11]_i_365/O[1]
                         net (fo=5, routed)           0.794    33.023    drawcon_inst_n_1475
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.303    33.326 r  col_selected[11]_i_358/O
                         net (fo=1, routed)           0.000    33.326    drawcon_inst/col_selected[11]_i_329_0[0]
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    33.966 f  drawcon_inst/col_selected_reg[11]_i_106/O[3]
                         net (fo=31, routed)          0.659    34.625    drawcon_inst/col_selected[11]_i_359_0[3]
    SLICE_X30Y19         LUT4 (Prop_lut4_I3_O)        0.306    34.931 f  drawcon_inst/col_selected[4]_i_81/O
                         net (fo=7, routed)           0.353    35.284    drawcon_inst/col_selected[4]_i_81_n_0
    SLICE_X30Y17         LUT5 (Prop_lut5_I3_O)        0.124    35.408 r  drawcon_inst/col_selected[11]_i_340/O
                         net (fo=1, routed)           0.000    35.408    drawcon_inst/col_selected[11]_i_340_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    36.016 r  drawcon_inst/col_selected_reg[11]_i_103/O[3]
                         net (fo=33, routed)          1.061    37.078    drawcon_inst_n_1495
    SLICE_X27Y18         LUT5 (Prop_lut5_I0_O)        0.307    37.385 r  col_selected[11]_i_320/O
                         net (fo=1, routed)           0.000    37.385    drawcon_inst/col_selected[11]_i_1344_0[0]
    SLICE_X27Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.025 r  drawcon_inst/col_selected_reg[11]_i_100/O[3]
                         net (fo=36, routed)          1.242    39.267    drawcon_inst_n_1510
    SLICE_X30Y14         LUT5 (Prop_lut5_I0_O)        0.306    39.573 r  col_selected[11]_i_1347/O
                         net (fo=1, routed)           0.000    39.573    drawcon_inst/col_selected[11]_i_1336_2[0]
    SLICE_X30Y14         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    40.216 f  drawcon_inst/col_selected_reg[11]_i_289/O[3]
                         net (fo=5, routed)           1.047    41.263    drawcon_inst_n_1533
    SLICE_X29Y14         LUT5 (Prop_lut5_I4_O)        0.307    41.570 r  col_selected[11]_i_280/O
                         net (fo=1, routed)           0.000    41.570    drawcon_inst/col_selected[11]_i_1444_0[2]
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    41.818 f  drawcon_inst/col_selected_reg[11]_i_94/O[3]
                         net (fo=33, routed)          0.677    42.495    drawcon_inst/col_selected[11]_i_283_0[3]
    SLICE_X28Y15         LUT5 (Prop_lut5_I0_O)        0.306    42.801 r  drawcon_inst/col_selected[11]_i_568/O
                         net (fo=1, routed)           0.000    42.801    drawcon_inst/col_selected[11]_i_568_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    43.225 r  drawcon_inst/col_selected_reg[11]_i_139/O[1]
                         net (fo=31, routed)          0.826    44.051    drawcon_inst/col_selected[11]_i_568_0[1]
    SLICE_X29Y13         LUT4 (Prop_lut4_I0_O)        0.303    44.354 r  drawcon_inst/col_selected[4]_i_91/O
                         net (fo=5, routed)           0.466    44.820    drawcon_inst/col_selected[4]_i_91_n_0
    SLICE_X27Y13         LUT5 (Prop_lut5_I4_O)        0.124    44.944 r  drawcon_inst/col_selected[11]_i_549/O
                         net (fo=1, routed)           0.000    44.944    drawcon_inst/col_selected[11]_i_549_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    45.368 f  drawcon_inst/col_selected_reg[11]_i_136/O[1]
                         net (fo=33, routed)          1.254    46.622    drawcon_inst_n_1572
    SLICE_X28Y9          LUT5 (Prop_lut5_I1_O)        0.303    46.925 r  col_selected[11]_i_529/O
                         net (fo=1, routed)           0.000    46.925    drawcon_inst/col_selected[11]_i_1423_0[0]
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    47.565 r  drawcon_inst/col_selected_reg[11]_i_133/O[3]
                         net (fo=35, routed)          1.069    48.634    drawcon_inst_n_1585
    SLICE_X30Y10         LUT5 (Prop_lut5_I0_O)        0.306    48.940 r  col_selected[11]_i_510/O
                         net (fo=1, routed)           0.000    48.940    drawcon_inst/col_selected[11]_i_1416_0[0]
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    49.583 r  drawcon_inst/col_selected_reg[11]_i_130/O[3]
                         net (fo=33, routed)          1.091    50.674    drawcon_inst_n_1600
    SLICE_X26Y11         LUT5 (Prop_lut5_I0_O)        0.307    50.981 r  col_selected[11]_i_491/O
                         net (fo=1, routed)           0.000    50.981    drawcon_inst/col_selected[11]_i_462_0[0]
    SLICE_X26Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    51.561 f  drawcon_inst/col_selected_reg[11]_i_127/O[2]
                         net (fo=33, routed)          1.126    52.687    drawcon_inst/col_selected[11]_i_492_0[2]
    SLICE_X24Y15         LUT5 (Prop_lut5_I2_O)        0.302    52.989 r  drawcon_inst/col_selected[11]_i_473/O
                         net (fo=1, routed)           0.000    52.989    drawcon_inst/col_selected[11]_i_473_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    53.595 f  drawcon_inst/col_selected_reg[11]_i_124/O[3]
                         net (fo=31, routed)          0.770    54.365    drawcon_inst/col_selected[11]_i_473_0[3]
    SLICE_X24Y17         LUT4 (Prop_lut4_I3_O)        0.306    54.671 f  drawcon_inst/col_selected[4]_i_85/O
                         net (fo=7, routed)           0.469    55.141    drawcon_inst/col_selected[4]_i_85_n_0
    SLICE_X23Y18         LUT5 (Prop_lut5_I3_O)        0.124    55.265 r  drawcon_inst/col_selected[11]_i_454/O
                         net (fo=1, routed)           0.000    55.265    drawcon_inst/col_selected[11]_i_454_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    55.871 r  drawcon_inst/col_selected_reg[11]_i_121/O[3]
                         net (fo=33, routed)          0.729    56.599    drawcon_inst_n_1645
    SLICE_X24Y18         LUT5 (Prop_lut5_I0_O)        0.306    56.905 r  col_selected[11]_i_434/O
                         net (fo=1, routed)           0.000    56.905    drawcon_inst/col_selected[7]_i_334_0[0]
    SLICE_X24Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    57.485 f  drawcon_inst/col_selected_reg[11]_i_118/O[2]
                         net (fo=37, routed)          1.008    58.493    drawcon_inst/col_selected[11]_i_435_0[2]
    SLICE_X22Y18         LUT5 (Prop_lut5_I2_O)        0.302    58.795 r  drawcon_inst/col_selected[11]_i_1112/O
                         net (fo=1, routed)           0.000    58.795    drawcon_inst/col_selected[11]_i_1112_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    59.342 r  drawcon_inst/col_selected_reg[11]_i_232/O[2]
                         net (fo=33, routed)          0.920    60.262    drawcon_inst_n_1676
    SLICE_X21Y18         LUT5 (Prop_lut5_I2_O)        0.302    60.564 r  col_selected[11]_i_1093/O
                         net (fo=1, routed)           0.000    60.564    drawcon_inst/col_selected[7]_i_320_0[0]
    SLICE_X21Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    61.144 r  drawcon_inst/col_selected_reg[11]_i_229/O[2]
                         net (fo=35, routed)          1.040    62.184    drawcon_inst_n_1691
    SLICE_X20Y15         LUT5 (Prop_lut5_I2_O)        0.302    62.486 r  col_selected[11]_i_1075/O
                         net (fo=1, routed)           0.000    62.486    drawcon_inst/col_selected[11]_i_1047_0[0]
    SLICE_X20Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    63.126 f  drawcon_inst/col_selected_reg[11]_i_226/O[3]
                         net (fo=31, routed)          0.642    63.768    drawcon_inst/col_selected[11]_i_1076_0[3]
    SLICE_X21Y17         LUT4 (Prop_lut4_I1_O)        0.306    64.074 r  drawcon_inst/col_selected[4]_i_138/O
                         net (fo=5, routed)           0.335    64.408    drawcon_inst/col_selected[4]_i_138_n_0
    SLICE_X19Y17         LUT5 (Prop_lut5_I1_O)        0.124    64.532 r  drawcon_inst/col_selected[11]_i_1058/O
                         net (fo=1, routed)           0.000    64.532    drawcon_inst/col_selected[11]_i_1058_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    65.138 r  drawcon_inst/col_selected_reg[11]_i_223/O[3]
                         net (fo=35, routed)          1.202    66.340    drawcon_inst_n_1720
    SLICE_X19Y20         LUT5 (Prop_lut5_I2_O)        0.306    66.646 r  col_selected[11]_i_1183/O
                         net (fo=1, routed)           0.000    66.646    drawcon_inst/col_selected[7]_i_355_0[0]
    SLICE_X19Y20         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    67.226 f  drawcon_inst/col_selected_reg[11]_i_244/O[2]
                         net (fo=35, routed)          0.851    68.077    drawcon_inst/col_selected[11]_i_1184_0[2]
    SLICE_X18Y21         LUT5 (Prop_lut5_I2_O)        0.302    68.379 r  drawcon_inst/col_selected[11]_i_1166/O
                         net (fo=1, routed)           0.000    68.379    drawcon_inst/col_selected[11]_i_1166_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    68.803 f  drawcon_inst/col_selected_reg[11]_i_241/O[1]
                         net (fo=35, routed)          1.181    69.984    drawcon_inst_n_1752
    SLICE_X17Y19         LUT5 (Prop_lut5_I4_O)        0.303    70.287 r  col_selected[11]_i_1147/O
                         net (fo=1, routed)           0.000    70.287    drawcon_inst/col_selected[7]_i_341_0[0]
    SLICE_X17Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    70.867 r  drawcon_inst/col_selected_reg[11]_i_238/O[2]
                         net (fo=33, routed)          0.912    71.779    drawcon_inst_n_1766
    SLICE_X16Y17         LUT5 (Prop_lut5_I2_O)        0.302    72.081 r  col_selected[11]_i_1129/O
                         net (fo=1, routed)           0.000    72.081    drawcon_inst/col_selected[7]_i_390_0[0]
    SLICE_X16Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    72.661 r  drawcon_inst/col_selected_reg[11]_i_235/O[2]
                         net (fo=31, routed)          0.663    73.324    drawcon_inst/col_selected[11]_i_1130_0[2]
    SLICE_X16Y16         LUT4 (Prop_lut4_I1_O)        0.302    73.626 r  drawcon_inst/col_selected[4]_i_106/O
                         net (fo=7, routed)           0.657    74.283    drawcon_inst/col_selected[4]_i_106_n_0
    SLICE_X14Y17         LUT5 (Prop_lut5_I3_O)        0.124    74.407 r  drawcon_inst/col_selected[11]_i_1256/O
                         net (fo=1, routed)           0.000    74.407    drawcon_inst/col_selected[11]_i_1256_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    74.951 f  drawcon_inst/col_selected_reg[11]_i_256/O[2]
                         net (fo=33, routed)          1.003    75.954    drawcon_inst/col_selected[11]_i_1256_0[2]
    SLICE_X15Y16         LUT5 (Prop_lut5_I2_O)        0.301    76.255 r  drawcon_inst/col_selected[11]_i_1238/O
                         net (fo=1, routed)           0.000    76.255    drawcon_inst/col_selected[11]_i_1238_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    76.679 r  drawcon_inst/col_selected_reg[11]_i_253/O[1]
                         net (fo=32, routed)          1.124    77.802    drawcon_inst/col_selected[11]_i_1238_0[1]
    SLICE_X13Y15         LUT4 (Prop_lut4_I0_O)        0.303    78.105 r  drawcon_inst/col_selected[4]_i_93/O
                         net (fo=7, routed)           0.344    78.449    drawcon_inst/col_selected[4]_i_93_n_0
    SLICE_X14Y15         LUT5 (Prop_lut5_I3_O)        0.124    78.573 r  drawcon_inst/col_selected[11]_i_1220/O
                         net (fo=1, routed)           0.000    78.573    drawcon_inst/col_selected[11]_i_1220_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    79.181 r  drawcon_inst/col_selected_reg[11]_i_250/O[3]
                         net (fo=33, routed)          0.958    80.139    drawcon_inst_n_1825
    SLICE_X21Y15         LUT5 (Prop_lut5_I0_O)        0.307    80.446 r  col_selected[11]_i_1201/O
                         net (fo=1, routed)           0.000    80.446    drawcon_inst/col_selected[7]_i_418_0[0]
    SLICE_X21Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    81.086 r  drawcon_inst/col_selected_reg[11]_i_247/O[3]
                         net (fo=35, routed)          1.070    82.156    drawcon_inst_n_1840
    SLICE_X22Y13         LUT5 (Prop_lut5_I0_O)        0.306    82.462 r  col_selected[11]_i_1327/O
                         net (fo=1, routed)           0.000    82.462    drawcon_inst/col_selected[7]_i_411_0[0]
    SLICE_X22Y13         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    83.102 r  drawcon_inst/col_selected_reg[11]_i_268/O[3]
                         net (fo=31, routed)          0.740    83.842    drawcon_inst/col_selected[11]_i_1328_0[3]
    SLICE_X23Y13         LUT4 (Prop_lut4_I3_O)        0.306    84.148 r  drawcon_inst/col_selected[4]_i_101/O
                         net (fo=5, routed)           0.478    84.625    drawcon_inst/col_selected[4]_i_101_n_0
    SLICE_X23Y11         LUT5 (Prop_lut5_I4_O)        0.124    84.749 r  drawcon_inst/col_selected[11]_i_1310/O
                         net (fo=1, routed)           0.000    84.749    drawcon_inst/col_selected[11]_i_1310_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    85.355 r  drawcon_inst/col_selected_reg[11]_i_265/O[3]
                         net (fo=33, routed)          0.877    86.233    drawcon_inst_n_1870
    SLICE_X21Y11         LUT5 (Prop_lut5_I0_O)        0.306    86.539 r  col_selected[11]_i_1291/O
                         net (fo=1, routed)           0.000    86.539    drawcon_inst/col_selected[7]_i_397_0[0]
    SLICE_X21Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    87.179 r  drawcon_inst/col_selected_reg[11]_i_262/O[3]
                         net (fo=32, routed)          0.832    88.011    drawcon_inst/col_selected[11]_i_1292_0[3]
    SLICE_X21Y8          LUT4 (Prop_lut4_I3_O)        0.306    88.317 r  drawcon_inst/col_selected[4]_i_97/O
                         net (fo=5, routed)           0.445    88.762    drawcon_inst/col_selected[4]_i_97_n_0
    SLICE_X22Y9          LUT5 (Prop_lut5_I3_O)        0.124    88.886 r  drawcon_inst/col_selected[11]_i_1274/O
                         net (fo=1, routed)           0.000    88.886    drawcon_inst/col_selected[11]_i_1274_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    89.433 r  drawcon_inst/col_selected_reg[11]_i_259/O[2]
                         net (fo=33, routed)          0.930    90.364    drawcon_inst_n_1901
    SLICE_X20Y9          LUT5 (Prop_lut5_I2_O)        0.302    90.666 r  col_selected[11]_i_967/O
                         net (fo=1, routed)           0.000    90.666    drawcon_inst/col_selected[11]_i_939_0[0]
    SLICE_X20Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    91.246 r  drawcon_inst/col_selected_reg[11]_i_208/O[2]
                         net (fo=33, routed)          0.913    92.159    drawcon_inst_n_1916
    SLICE_X19Y11         LUT5 (Prop_lut5_I2_O)        0.302    92.461 r  col_selected[11]_i_949/O
                         net (fo=1, routed)           0.000    92.461    drawcon_inst/col_selected[7]_i_243_0[0]
    SLICE_X19Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    93.041 f  drawcon_inst/col_selected_reg[11]_i_205/O[2]
                         net (fo=31, routed)          0.511    93.552    drawcon_inst/col_selected[11]_i_950_0[2]
    SLICE_X18Y12         LUT2 (Prop_lut2_I0_O)        0.302    93.854 f  drawcon_inst/col_selected[4]_i_143/O
                         net (fo=4, routed)           0.610    94.464    drawcon_inst/col_selected[4]_i_143_n_0
    SLICE_X19Y13         LUT6 (Prop_lut6_I4_O)        0.124    94.588 r  drawcon_inst/col_selected[11]_i_932/O
                         net (fo=1, routed)           0.000    94.588    drawcon_inst/col_selected[11]_i_932_n_0
    SLICE_X19Y13         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    95.194 r  drawcon_inst/col_selected_reg[11]_i_202/O[3]
                         net (fo=36, routed)          0.954    96.149    drawcon_inst_n_1945
    SLICE_X17Y13         LUT5 (Prop_lut5_I1_O)        0.306    96.455 r  col_selected[11]_i_913/O
                         net (fo=1, routed)           0.000    96.455    drawcon_inst/col_selected[11]_i_1029_0[0]
    SLICE_X17Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    97.035 f  drawcon_inst/col_selected_reg[11]_i_199/O[2]
                         net (fo=33, routed)          0.781    97.816    drawcon_inst/col_selected[11]_i_914_0[2]
    SLICE_X18Y12         LUT4 (Prop_lut4_I1_O)        0.302    98.118 f  drawcon_inst/col_selected[4]_i_117/O
                         net (fo=5, routed)           0.330    98.448    drawcon_inst/col_selected[4]_i_117_n_0
    SLICE_X16Y12         LUT6 (Prop_lut6_I1_O)        0.124    98.572 r  drawcon_inst/col_selected[11]_i_1040/O
                         net (fo=1, routed)           0.000    98.572    drawcon_inst/col_selected[11]_i_1040_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    99.178 r  drawcon_inst/col_selected_reg[11]_i_220/O[3]
                         net (fo=31, routed)          0.960   100.137    drawcon_inst/col_selected[11]_i_1040_0[3]
    SLICE_X13Y12         LUT4 (Prop_lut4_I3_O)        0.306   100.443 r  drawcon_inst/col_selected[4]_i_119/O
                         net (fo=3, routed)           0.419   100.862    drawcon_inst/col_selected[4]_i_119_n_0
    SLICE_X15Y12         LUT6 (Prop_lut6_I4_O)        0.124   100.986 r  drawcon_inst/col_selected[11]_i_1022/O
                         net (fo=1, routed)           0.000   100.986    drawcon_inst/col_selected[11]_i_1022_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606   101.592 f  drawcon_inst/col_selected_reg[11]_i_217/O[3]
                         net (fo=34, routed)          1.043   102.635    drawcon_inst/col_selected[11]_i_1022_0[3]
    SLICE_X15Y10         LUT5 (Prop_lut5_I2_O)        0.306   102.941 r  drawcon_inst/col_selected[11]_i_1004/O
                         net (fo=1, routed)           0.000   102.941    drawcon_inst/col_selected[11]_i_1004_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606   103.547 r  drawcon_inst/col_selected_reg[11]_i_214/O[3]
                         net (fo=33, routed)          0.946   104.492    drawcon_inst_n_2005
    SLICE_X15Y8          LUT5 (Prop_lut5_I0_O)        0.306   104.798 r  col_selected[11]_i_985/O
                         net (fo=1, routed)           0.000   104.798    drawcon_inst/col_selected[7]_i_306_0[0]
    SLICE_X15Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   105.438 r  drawcon_inst/col_selected_reg[11]_i_211/O[3]
                         net (fo=35, routed)          0.786   106.224    drawcon_inst_n_2020
    SLICE_X16Y8          LUT5 (Prop_lut5_I0_O)        0.306   106.530 r  tcol[4]_i_91/O
                         net (fo=1, routed)           0.000   106.530    drawcon_inst/col_selected[11]_i_859_0[0]
    SLICE_X16Y8          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   107.110 r  drawcon_inst/tcol_reg[4]_i_49/O[2]
                         net (fo=33, routed)          0.962   108.072    drawcon_inst_n_2036
    SLICE_X17Y8          LUT5 (Prop_lut5_I3_O)        0.302   108.374 r  tcol[4]_i_99/O
                         net (fo=1, routed)           0.000   108.374    drawcon_inst/col_selected[11]_i_848_0[0]
    SLICE_X17Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   109.014 r  drawcon_inst/tcol_reg[4]_i_54/O[3]
                         net (fo=35, routed)          1.099   110.113    drawcon_inst_n_2050
    SLICE_X18Y8          LUT5 (Prop_lut5_I4_O)        0.306   110.419 r  tcol[4]_i_60/O
                         net (fo=1, routed)           0.000   110.419    drawcon_inst/tcol[4]_i_103_0[0]
    SLICE_X18Y8          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   111.059 r  drawcon_inst/tcol_reg[4]_i_29/O[3]
                         net (fo=31, routed)          0.777   111.835    drawcon_inst/tcol[4]_i_61_0[3]
    SLICE_X21Y7          LUT4 (Prop_lut4_I3_O)        0.306   112.141 r  drawcon_inst/tcol[4]_i_28/O
                         net (fo=5, routed)           0.342   112.483    drawcon_inst/tcol[4]_i_28_n_0
    SLICE_X19Y7          LUT5 (Prop_lut5_I3_O)        0.124   112.607 r  drawcon_inst/tcol[4]_i_68/O
                         net (fo=1, routed)           0.000   112.607    drawcon_inst/tcol[4]_i_68_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606   113.213 f  drawcon_inst/tcol_reg[4]_i_31/O[3]
                         net (fo=35, routed)          0.960   114.173    drawcon_inst/tcol[4]_i_68_0[3]
    SLICE_X23Y7          LUT5 (Prop_lut5_I1_O)        0.306   114.479 r  drawcon_inst/tcol[4]_i_38/O
                         net (fo=1, routed)           0.000   114.479    drawcon_inst/tcol[4]_i_38_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   114.903 r  drawcon_inst/tcol_reg[4]_i_11/O[1]
                         net (fo=32, routed)          0.782   115.685    drawcon_inst/tcol[4]_i_38_0[1]
    SLICE_X21Y7          LUT4 (Prop_lut4_I0_O)        0.303   115.988 r  drawcon_inst/tcol[4]_i_10/O
                         net (fo=7, routed)           0.759   116.747    drawcon_inst/tcol[4]_i_10_n_0
    SLICE_X24Y8          LUT5 (Prop_lut5_I3_O)        0.124   116.871 r  drawcon_inst/tcol[4]_i_45/O
                         net (fo=1, routed)           0.000   116.871    drawcon_inst/tcol[4]_i_45_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606   117.477 f  drawcon_inst/tcol_reg[4]_i_12/O[3]
                         net (fo=33, routed)          1.155   118.632    drawcon_inst_n_2110
    SLICE_X26Y7          LUT5 (Prop_lut5_I3_O)        0.336   118.968 r  tcol[4]_i_14/O
                         net (fo=1, routed)           0.000   118.968    drawcon_inst/tcol[11]_i_39[1]
    SLICE_X26Y7          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401   119.369 r  drawcon_inst/tcol_reg[4]_i_5/O[3]
                         net (fo=33, routed)          1.119   120.488    drawcon_inst_n_2125
    SLICE_X27Y8          LUT6 (Prop_lut6_I1_O)        0.306   120.794 r  tcol[11]_i_28/O
                         net (fo=1, routed)           0.475   121.270    drawcon_inst/tcol[11]_i_18[2]
    SLICE_X27Y7          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556   121.826 r  drawcon_inst/tcol_reg[11]_i_23/O[2]
                         net (fo=4, routed)           0.816   122.642    drawcon_inst_n_2145
    SLICE_X28Y7          LUT6 (Prop_lut6_I0_O)        0.302   122.944 r  tcol[11]_i_5/O
                         net (fo=2, routed)           0.504   123.448    drawcon_inst/tcol_reg[11]_2[4]
    SLICE_X30Y7          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447   123.895 r  drawcon_inst/tcol_reg[11]_i_4/O[3]
                         net (fo=1, routed)           0.585   124.480    drawcon_inst/tcol1[11]
    SLICE_X32Y6          LUT6 (Prop_lut6_I5_O)        0.307   124.787 r  drawcon_inst/tcol[11]_i_1/O
                         net (fo=1, routed)           0.000   124.787    drawcon_inst/tcol[11]_i_1_n_0
    SLICE_X32Y6          FDRE                                         r  drawcon_inst/tcol_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_106_clk_wiz_0 rise edge)
                                                      9.408     9.408 r  
    E3                   IBUF                         0.000     9.408 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.162    10.570    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.246 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.885    clock_gen_inst/clk_wiz_instance/inst/clk_106_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.976 r  clock_gen_inst/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=2243, routed)        1.686     6.662    drawcon_inst/clk_106
    SLICE_X32Y6          FDRE                                         r  drawcon_inst/tcol_reg[11]/C
                         clock pessimism              0.497     7.159    
                         clock uncertainty           -0.164     6.996    
    SLICE_X32Y6          FDRE (Setup_fdre_C_D)        0.031     7.027    drawcon_inst/tcol_reg[11]
  -------------------------------------------------------------------
                         required time                          7.027    
                         arrival time                        -124.787    
  -------------------------------------------------------------------
                         slack                               -117.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 drawcon_inst/id_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_106_clk_wiz_0  {rise@0.000ns fall@4.704ns period=9.408ns})
  Destination:            drawcon_inst/sprite_id/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_106_clk_wiz_0  {rise@0.000ns fall@4.704ns period=9.408ns})
  Path Group:             clk_106_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_106_clk_wiz_0 rise@0.000ns - clk_106_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.105%)  route 0.239ns (62.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.168ns
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_106_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_gen_inst/clk_wiz_instance/inst/clk_106_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_gen_inst/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=2243, routed)        0.630    -0.783    drawcon_inst/clk_106
    SLICE_X63Y15         FDRE                                         r  drawcon_inst/id_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.642 r  drawcon_inst/id_addr_reg[6]/Q
                         net (fo=7, routed)           0.239    -0.403    drawcon_inst/sprite_id/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y3          RAMB36E1                                     r  drawcon_inst/sprite_id/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_106_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_gen_inst/clk_wiz_instance/inst/clk_106_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_gen_inst/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=2243, routed)        0.942    -1.168    drawcon_inst/sprite_id/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  drawcon_inst/sprite_id/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.439    -0.730    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.547    drawcon_inst/sprite_id/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 drawcon_inst/id_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_106_clk_wiz_0  {rise@0.000ns fall@4.704ns period=9.408ns})
  Destination:            drawcon_inst/sprite_id/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_106_clk_wiz_0  {rise@0.000ns fall@4.704ns period=9.408ns})
  Path Group:             clk_106_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_106_clk_wiz_0 rise@0.000ns - clk_106_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.985%)  route 0.240ns (63.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.168ns
    Source Clock Delay      (SCD):    -0.784ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_106_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_gen_inst/clk_wiz_instance/inst/clk_106_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_gen_inst/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=2243, routed)        0.629    -0.784    drawcon_inst/clk_106
    SLICE_X63Y16         FDRE                                         r  drawcon_inst/id_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.643 r  drawcon_inst/id_addr_reg[2]/Q
                         net (fo=7, routed)           0.240    -0.403    drawcon_inst/sprite_id/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X1Y3          RAMB36E1                                     r  drawcon_inst/sprite_id/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_106_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_gen_inst/clk_wiz_instance/inst/clk_106_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_gen_inst/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=2243, routed)        0.942    -1.168    drawcon_inst/sprite_id/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  drawcon_inst/sprite_id/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.439    -0.730    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.547    drawcon_inst/sprite_id/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 drawcon_inst/id_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_106_clk_wiz_0  {rise@0.000ns fall@4.704ns period=9.408ns})
  Destination:            drawcon_inst/sprite_id/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_106_clk_wiz_0  {rise@0.000ns fall@4.704ns period=9.408ns})
  Path Group:             clk_106_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_106_clk_wiz_0 rise@0.000ns - clk_106_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.071%)  route 0.239ns (62.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.168ns
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_106_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_gen_inst/clk_wiz_instance/inst/clk_106_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_gen_inst/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=2243, routed)        0.630    -0.783    drawcon_inst/clk_106
    SLICE_X63Y15         FDRE                                         r  drawcon_inst/id_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.642 r  drawcon_inst/id_addr_reg[5]/Q
                         net (fo=4, routed)           0.239    -0.403    drawcon_inst/sprite_id/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y3          RAMB36E1                                     r  drawcon_inst/sprite_id/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_106_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_gen_inst/clk_wiz_instance/inst/clk_106_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_gen_inst/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=2243, routed)        0.942    -1.168    drawcon_inst/sprite_id/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  drawcon_inst/sprite_id/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.439    -0.730    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.547    drawcon_inst/sprite_id/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 drawcon_inst/id_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_106_clk_wiz_0  {rise@0.000ns fall@4.704ns period=9.408ns})
  Destination:            drawcon_inst/sprite_id/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_106_clk_wiz_0  {rise@0.000ns fall@4.704ns period=9.408ns})
  Path Group:             clk_106_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_106_clk_wiz_0 rise@0.000ns - clk_106_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.874%)  route 0.219ns (63.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.168ns
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_106_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_gen_inst/clk_wiz_instance/inst/clk_106_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_gen_inst/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=2243, routed)        0.630    -0.783    drawcon_inst/clk_106
    SLICE_X63Y15         FDRE                                         r  drawcon_inst/id_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDRE (Prop_fdre_C_Q)         0.128    -0.655 r  drawcon_inst/id_addr_reg[4]/Q
                         net (fo=5, routed)           0.219    -0.436    drawcon_inst/sprite_id/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y3          RAMB36E1                                     r  drawcon_inst/sprite_id/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_106_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_gen_inst/clk_wiz_instance/inst/clk_106_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_gen_inst/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=2243, routed)        0.942    -1.168    drawcon_inst/sprite_id/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  drawcon_inst/sprite_id/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.439    -0.730    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.129    -0.601    drawcon_inst/sprite_id/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.436    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 drawcon_inst/id_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_106_clk_wiz_0  {rise@0.000ns fall@4.704ns period=9.408ns})
  Destination:            drawcon_inst/sprite_id/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_106_clk_wiz_0  {rise@0.000ns fall@4.704ns period=9.408ns})
  Path Group:             clk_106_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_106_clk_wiz_0 rise@0.000ns - clk_106_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.405%)  route 0.252ns (60.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.168ns
    Source Clock Delay      (SCD):    -0.784ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_106_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_gen_inst/clk_wiz_instance/inst/clk_106_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_gen_inst/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=2243, routed)        0.629    -0.784    drawcon_inst/clk_106
    SLICE_X62Y16         FDRE                                         r  drawcon_inst/id_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.620 r  drawcon_inst/id_addr_reg[1]/Q
                         net (fo=8, routed)           0.252    -0.368    drawcon_inst/sprite_id/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y3          RAMB36E1                                     r  drawcon_inst/sprite_id/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_106_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_gen_inst/clk_wiz_instance/inst/clk_106_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_gen_inst/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=2243, routed)        0.942    -1.168    drawcon_inst/sprite_id/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  drawcon_inst/sprite_id/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.439    -0.730    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.547    drawcon_inst/sprite_id/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 vga_inst/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_106_clk_wiz_0  {rise@0.000ns fall@4.704ns period=9.408ns})
  Destination:            vga_inst/vcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_106_clk_wiz_0  {rise@0.000ns fall@4.704ns period=9.408ns})
  Path Group:             clk_106_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_106_clk_wiz_0 rise@0.000ns - clk_106_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.189ns (58.056%)  route 0.137ns (41.944%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.202ns
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_106_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_gen_inst/clk_wiz_instance/inst/clk_106_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_gen_inst/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=2243, routed)        0.636    -0.777    vga_inst/CLK
    SLICE_X15Y33         FDRE                                         r  vga_inst/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.636 r  vga_inst/vcount_reg[0]/Q
                         net (fo=10, routed)          0.137    -0.500    vga_inst/vcount_reg[0]
    SLICE_X14Y33         LUT4 (Prop_lut4_I2_O)        0.048    -0.452 r  vga_inst/vcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.452    vga_inst/p_0_in__0[3]
    SLICE_X14Y33         FDRE                                         r  vga_inst/vcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_106_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_gen_inst/clk_wiz_instance/inst/clk_106_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_gen_inst/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=2243, routed)        0.909    -1.202    vga_inst/CLK
    SLICE_X14Y33         FDRE                                         r  vga_inst/vcount_reg[3]/C
                         clock pessimism              0.438    -0.764    
    SLICE_X14Y33         FDRE (Hold_fdre_C_D)         0.131    -0.633    vga_inst/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                          -0.452    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 vga_inst/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_106_clk_wiz_0  {rise@0.000ns fall@4.704ns period=9.408ns})
  Destination:            vga_inst/vcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_106_clk_wiz_0  {rise@0.000ns fall@4.704ns period=9.408ns})
  Path Group:             clk_106_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_106_clk_wiz_0 rise@0.000ns - clk_106_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.202ns
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_106_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_gen_inst/clk_wiz_instance/inst/clk_106_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_gen_inst/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=2243, routed)        0.636    -0.777    vga_inst/CLK
    SLICE_X15Y33         FDRE                                         r  vga_inst/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.636 r  vga_inst/vcount_reg[0]/Q
                         net (fo=10, routed)          0.137    -0.500    vga_inst/vcount_reg[0]
    SLICE_X14Y33         LUT3 (Prop_lut3_I2_O)        0.045    -0.455 r  vga_inst/vcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.455    vga_inst/vcount[2]_i_1_n_0
    SLICE_X14Y33         FDRE                                         r  vga_inst/vcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_106_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_gen_inst/clk_wiz_instance/inst/clk_106_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_gen_inst/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=2243, routed)        0.909    -1.202    vga_inst/CLK
    SLICE_X14Y33         FDRE                                         r  vga_inst/vcount_reg[2]/C
                         clock pessimism              0.438    -0.764    
    SLICE_X14Y33         FDRE (Hold_fdre_C_D)         0.121    -0.643    vga_inst/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                          -0.455    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 drawcon_inst/id_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_106_clk_wiz_0  {rise@0.000ns fall@4.704ns period=9.408ns})
  Destination:            drawcon_inst/sprite_id/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_106_clk_wiz_0  {rise@0.000ns fall@4.704ns period=9.408ns})
  Path Group:             clk_106_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_106_clk_wiz_0 rise@0.000ns - clk_106_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.128ns (34.096%)  route 0.247ns (65.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.168ns
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_106_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_gen_inst/clk_wiz_instance/inst/clk_106_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_gen_inst/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=2243, routed)        0.630    -0.783    drawcon_inst/clk_106
    SLICE_X63Y15         FDRE                                         r  drawcon_inst/id_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDRE (Prop_fdre_C_Q)         0.128    -0.655 r  drawcon_inst/id_addr_reg[7]/Q
                         net (fo=8, routed)           0.247    -0.408    drawcon_inst/sprite_id/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y3          RAMB36E1                                     r  drawcon_inst/sprite_id/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_106_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_gen_inst/clk_wiz_instance/inst/clk_106_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_gen_inst/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=2243, routed)        0.942    -1.168    drawcon_inst/sprite_id/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  drawcon_inst/sprite_id/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.439    -0.730    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.130    -0.600    drawcon_inst/sprite_id/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 vga_inst/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_106_clk_wiz_0  {rise@0.000ns fall@4.704ns period=9.408ns})
  Destination:            vga_inst/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_106_clk_wiz_0  {rise@0.000ns fall@4.704ns period=9.408ns})
  Path Group:             clk_106_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_106_clk_wiz_0 rise@0.000ns - clk_106_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.785%)  route 0.142ns (43.215%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.202ns
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_106_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_gen_inst/clk_wiz_instance/inst/clk_106_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_gen_inst/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=2243, routed)        0.636    -0.777    vga_inst/CLK
    SLICE_X13Y33         FDRE                                         r  vga_inst/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.636 r  vga_inst/vcount_reg[4]/Q
                         net (fo=6, routed)           0.142    -0.495    vga_inst/vcount_reg[4]
    SLICE_X14Y33         LUT6 (Prop_lut6_I1_O)        0.045    -0.450 r  vga_inst/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.450    vga_inst/vcount[5]_i_1_n_0
    SLICE_X14Y33         FDRE                                         r  vga_inst/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_106_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_gen_inst/clk_wiz_instance/inst/clk_106_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_gen_inst/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=2243, routed)        0.909    -1.202    vga_inst/CLK
    SLICE_X14Y33         FDRE                                         r  vga_inst/vcount_reg[5]/C
                         clock pessimism              0.439    -0.763    
    SLICE_X14Y33         FDRE (Hold_fdre_C_D)         0.121    -0.642    vga_inst/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.642    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 drawcon_inst/id_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_106_clk_wiz_0  {rise@0.000ns fall@4.704ns period=9.408ns})
  Destination:            drawcon_inst/sprite_id/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_106_clk_wiz_0  {rise@0.000ns fall@4.704ns period=9.408ns})
  Path Group:             clk_106_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_106_clk_wiz_0 rise@0.000ns - clk_106_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.164ns (38.056%)  route 0.267ns (61.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.168ns
    Source Clock Delay      (SCD):    -0.784ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_106_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clock_gen_inst/clk_wiz_instance/inst/clk_106_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_gen_inst/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=2243, routed)        0.629    -0.784    drawcon_inst/clk_106
    SLICE_X62Y16         FDRE                                         r  drawcon_inst/id_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.620 r  drawcon_inst/id_addr_reg[0]/Q
                         net (fo=9, routed)           0.267    -0.353    drawcon_inst/sprite_id/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y3          RAMB36E1                                     r  drawcon_inst/sprite_id/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_106_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clock_gen_inst/clk_wiz_instance/inst/clk_106_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_gen_inst/clk_wiz_instance/inst/clkout1_buf/O
                         net (fo=2243, routed)        0.942    -1.168    drawcon_inst/sprite_id/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  drawcon_inst/sprite_id/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.439    -0.730    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.547    drawcon_inst/sprite_id/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_106_clk_wiz_0
Waveform(ns):       { 0.000 4.704 }
Period(ns):         9.408
Sources:            { clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         9.408       6.832      RAMB36_X1Y1      drawcon_inst/sprite_title/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.408       6.832      RAMB36_X1Y1      drawcon_inst/sprite_title/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         9.408       6.832      RAMB36_X2Y0      drawcon_inst/sprite_title/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.408       6.832      RAMB36_X2Y0      drawcon_inst/sprite_title/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         9.408       6.832      RAMB36_X0Y4      drawcon_inst/sprite_title/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.408       6.832      RAMB36_X0Y4      drawcon_inst/sprite_title/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         9.408       6.832      RAMB36_X2Y1      drawcon_inst/sprite_title/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.408       6.832      RAMB36_X2Y1      drawcon_inst/sprite_title/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         9.408       6.832      RAMB36_X2Y2      drawcon_inst/sprite_title/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.408       6.832      RAMB36_X2Y2      drawcon_inst/sprite_title/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.408       203.952    MMCME2_ADV_X1Y2  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.704       4.204      SLICE_X16Y47     drawcon_inst/colour_grid_inst/pointer_array_reg[2][4][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.704       4.204      SLICE_X16Y47     drawcon_inst/colour_grid_inst/pointer_array_reg[2][4][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.704       4.204      SLICE_X16Y47     drawcon_inst/colour_grid_inst/pointer_array_reg[2][4][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.704       4.204      SLICE_X16Y47     drawcon_inst/colour_grid_inst/pointer_array_reg[2][4][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.704       4.204      SLICE_X16Y47     drawcon_inst/colour_grid_inst/pointer_array_reg[2][4][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.704       4.204      SLICE_X16Y47     drawcon_inst/colour_grid_inst/pointer_array_reg[2][4][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.704       4.204      SLICE_X45Y47     drawcon_inst/colour_grid_inst/pointer_array_reg[2][8][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.704       4.204      SLICE_X45Y47     drawcon_inst/colour_grid_inst/pointer_array_reg[2][8][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.704       4.204      SLICE_X45Y47     drawcon_inst/colour_grid_inst/pointer_array_reg[2][8][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.704       4.204      SLICE_X44Y49     drawcon_inst/colour_grid_inst/pointer_array_reg[2][8][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.704       4.204      SLICE_X46Y74     drawcon_inst/colour_grid_inst/connected_array_reg[15][14][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.704       4.204      SLICE_X46Y74     drawcon_inst/colour_grid_inst/connected_array_reg[15][14][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.704       4.204      SLICE_X46Y74     drawcon_inst/colour_grid_inst/connected_array_reg[15][14][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.704       4.204      SLICE_X46Y74     drawcon_inst/colour_grid_inst/connected_array_reg[15][14][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.704       4.204      SLICE_X51Y73     drawcon_inst/colour_grid_inst/connected_array_reg[15][15][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.704       4.204      SLICE_X51Y73     drawcon_inst/colour_grid_inst/connected_array_reg[15][15][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.704       4.204      SLICE_X51Y73     drawcon_inst/colour_grid_inst/connected_array_reg[15][15][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.704       4.204      SLICE_X51Y73     drawcon_inst/colour_grid_inst/connected_array_reg[15][15][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.704       4.204      SLICE_X33Y62     drawcon_inst/colour_grid_inst/connected_array_reg[15][1][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.704       4.204      SLICE_X33Y62     drawcon_inst/colour_grid_inst/connected_array_reg[15][1][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_60_clk_wiz_0
  To Clock:  clk_60_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.711ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.862ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.711ns  (required time - arrival time)
  Source:                 clock_gen_inst/gclk_div_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_60_clk_wiz_0  {rise@0.000ns fall@8.362ns period=16.725ns})
  Destination:            clock_gen_inst/gclk_div_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_60_clk_wiz_0  {rise@0.000ns fall@8.362ns period=16.725ns})
  Path Group:             clk_60_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.725ns  (clk_60_clk_wiz_0 rise@16.725ns - clk_60_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.377ns  (logic 0.952ns (21.751%)  route 3.425ns (78.249%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.748ns = ( 13.977 - 16.725 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.358ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    clock_gen_inst/clk_wiz_instance/inst/clk_60_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_gen_inst/clk_wiz_instance/inst/clkout2_buf/O
                         net (fo=21, routed)          1.814    -2.207    clock_gen_inst/clk_60
    SLICE_X18Y36         FDRE                                         r  clock_gen_inst/gclk_div_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y36         FDRE (Prop_fdre_C_Q)         0.456    -1.751 r  clock_gen_inst/gclk_div_reg[13]/Q
                         net (fo=2, routed)           0.869    -0.882    clock_gen_inst/gclk_div_reg[13]
    SLICE_X19Y35         LUT4 (Prop_lut4_I3_O)        0.124    -0.758 r  clock_gen_inst/gclk_div[0]_i_6/O
                         net (fo=1, routed)           0.433    -0.325    clock_gen_inst/gclk_div[0]_i_6_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I1_O)        0.124    -0.201 r  clock_gen_inst/gclk_div[0]_i_5/O
                         net (fo=1, routed)           0.807     0.606    clock_gen_inst/gclk_div[0]_i_5_n_0
    SLICE_X19Y36         LUT6 (Prop_lut6_I0_O)        0.124     0.730 r  clock_gen_inst/gclk_div[0]_i_3/O
                         net (fo=2, routed)           0.660     1.390    clock_gen_inst/gclk_div[0]_i_3_n_0
    SLICE_X19Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.514 r  clock_gen_inst/gclk_div[0]_i_1/O
                         net (fo=20, routed)          0.655     2.169    clock_gen_inst/gclk_div[0]_i_1_n_0
    SLICE_X18Y35         FDRE                                         r  clock_gen_inst/gclk_div_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_60_clk_wiz_0 rise edge)
                                                     16.725    16.725 r  
    E3                   IBUF                         0.000    16.725 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.162    17.887    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.563 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.202    clock_gen_inst/clk_wiz_instance/inst/clk_60_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.293 r  clock_gen_inst/clk_wiz_instance/inst/clkout2_buf/O
                         net (fo=21, routed)          1.684    13.977    clock_gen_inst/clk_60
    SLICE_X18Y35         FDRE                                         r  clock_gen_inst/gclk_div_reg[10]/C
                         clock pessimism              0.515    14.492    
                         clock uncertainty           -0.183    14.310    
    SLICE_X18Y35         FDRE (Setup_fdre_C_R)       -0.429    13.881    clock_gen_inst/gclk_div_reg[10]
  -------------------------------------------------------------------
                         required time                         13.881    
                         arrival time                          -2.169    
  -------------------------------------------------------------------
                         slack                                 11.711    

Slack (MET) :             11.711ns  (required time - arrival time)
  Source:                 clock_gen_inst/gclk_div_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_60_clk_wiz_0  {rise@0.000ns fall@8.362ns period=16.725ns})
  Destination:            clock_gen_inst/gclk_div_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_60_clk_wiz_0  {rise@0.000ns fall@8.362ns period=16.725ns})
  Path Group:             clk_60_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.725ns  (clk_60_clk_wiz_0 rise@16.725ns - clk_60_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.377ns  (logic 0.952ns (21.751%)  route 3.425ns (78.249%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.748ns = ( 13.977 - 16.725 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.358ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    clock_gen_inst/clk_wiz_instance/inst/clk_60_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_gen_inst/clk_wiz_instance/inst/clkout2_buf/O
                         net (fo=21, routed)          1.814    -2.207    clock_gen_inst/clk_60
    SLICE_X18Y36         FDRE                                         r  clock_gen_inst/gclk_div_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y36         FDRE (Prop_fdre_C_Q)         0.456    -1.751 r  clock_gen_inst/gclk_div_reg[13]/Q
                         net (fo=2, routed)           0.869    -0.882    clock_gen_inst/gclk_div_reg[13]
    SLICE_X19Y35         LUT4 (Prop_lut4_I3_O)        0.124    -0.758 r  clock_gen_inst/gclk_div[0]_i_6/O
                         net (fo=1, routed)           0.433    -0.325    clock_gen_inst/gclk_div[0]_i_6_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I1_O)        0.124    -0.201 r  clock_gen_inst/gclk_div[0]_i_5/O
                         net (fo=1, routed)           0.807     0.606    clock_gen_inst/gclk_div[0]_i_5_n_0
    SLICE_X19Y36         LUT6 (Prop_lut6_I0_O)        0.124     0.730 r  clock_gen_inst/gclk_div[0]_i_3/O
                         net (fo=2, routed)           0.660     1.390    clock_gen_inst/gclk_div[0]_i_3_n_0
    SLICE_X19Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.514 r  clock_gen_inst/gclk_div[0]_i_1/O
                         net (fo=20, routed)          0.655     2.169    clock_gen_inst/gclk_div[0]_i_1_n_0
    SLICE_X18Y35         FDRE                                         r  clock_gen_inst/gclk_div_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_60_clk_wiz_0 rise edge)
                                                     16.725    16.725 r  
    E3                   IBUF                         0.000    16.725 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.162    17.887    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.563 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.202    clock_gen_inst/clk_wiz_instance/inst/clk_60_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.293 r  clock_gen_inst/clk_wiz_instance/inst/clkout2_buf/O
                         net (fo=21, routed)          1.684    13.977    clock_gen_inst/clk_60
    SLICE_X18Y35         FDRE                                         r  clock_gen_inst/gclk_div_reg[11]/C
                         clock pessimism              0.515    14.492    
                         clock uncertainty           -0.183    14.310    
    SLICE_X18Y35         FDRE (Setup_fdre_C_R)       -0.429    13.881    clock_gen_inst/gclk_div_reg[11]
  -------------------------------------------------------------------
                         required time                         13.881    
                         arrival time                          -2.169    
  -------------------------------------------------------------------
                         slack                                 11.711    

Slack (MET) :             11.711ns  (required time - arrival time)
  Source:                 clock_gen_inst/gclk_div_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_60_clk_wiz_0  {rise@0.000ns fall@8.362ns period=16.725ns})
  Destination:            clock_gen_inst/gclk_div_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_60_clk_wiz_0  {rise@0.000ns fall@8.362ns period=16.725ns})
  Path Group:             clk_60_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.725ns  (clk_60_clk_wiz_0 rise@16.725ns - clk_60_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.377ns  (logic 0.952ns (21.751%)  route 3.425ns (78.249%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.748ns = ( 13.977 - 16.725 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.358ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    clock_gen_inst/clk_wiz_instance/inst/clk_60_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_gen_inst/clk_wiz_instance/inst/clkout2_buf/O
                         net (fo=21, routed)          1.814    -2.207    clock_gen_inst/clk_60
    SLICE_X18Y36         FDRE                                         r  clock_gen_inst/gclk_div_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y36         FDRE (Prop_fdre_C_Q)         0.456    -1.751 r  clock_gen_inst/gclk_div_reg[13]/Q
                         net (fo=2, routed)           0.869    -0.882    clock_gen_inst/gclk_div_reg[13]
    SLICE_X19Y35         LUT4 (Prop_lut4_I3_O)        0.124    -0.758 r  clock_gen_inst/gclk_div[0]_i_6/O
                         net (fo=1, routed)           0.433    -0.325    clock_gen_inst/gclk_div[0]_i_6_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I1_O)        0.124    -0.201 r  clock_gen_inst/gclk_div[0]_i_5/O
                         net (fo=1, routed)           0.807     0.606    clock_gen_inst/gclk_div[0]_i_5_n_0
    SLICE_X19Y36         LUT6 (Prop_lut6_I0_O)        0.124     0.730 r  clock_gen_inst/gclk_div[0]_i_3/O
                         net (fo=2, routed)           0.660     1.390    clock_gen_inst/gclk_div[0]_i_3_n_0
    SLICE_X19Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.514 r  clock_gen_inst/gclk_div[0]_i_1/O
                         net (fo=20, routed)          0.655     2.169    clock_gen_inst/gclk_div[0]_i_1_n_0
    SLICE_X18Y35         FDRE                                         r  clock_gen_inst/gclk_div_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_60_clk_wiz_0 rise edge)
                                                     16.725    16.725 r  
    E3                   IBUF                         0.000    16.725 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.162    17.887    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.563 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.202    clock_gen_inst/clk_wiz_instance/inst/clk_60_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.293 r  clock_gen_inst/clk_wiz_instance/inst/clkout2_buf/O
                         net (fo=21, routed)          1.684    13.977    clock_gen_inst/clk_60
    SLICE_X18Y35         FDRE                                         r  clock_gen_inst/gclk_div_reg[8]/C
                         clock pessimism              0.515    14.492    
                         clock uncertainty           -0.183    14.310    
    SLICE_X18Y35         FDRE (Setup_fdre_C_R)       -0.429    13.881    clock_gen_inst/gclk_div_reg[8]
  -------------------------------------------------------------------
                         required time                         13.881    
                         arrival time                          -2.169    
  -------------------------------------------------------------------
                         slack                                 11.711    

Slack (MET) :             11.711ns  (required time - arrival time)
  Source:                 clock_gen_inst/gclk_div_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_60_clk_wiz_0  {rise@0.000ns fall@8.362ns period=16.725ns})
  Destination:            clock_gen_inst/gclk_div_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_60_clk_wiz_0  {rise@0.000ns fall@8.362ns period=16.725ns})
  Path Group:             clk_60_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.725ns  (clk_60_clk_wiz_0 rise@16.725ns - clk_60_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.377ns  (logic 0.952ns (21.751%)  route 3.425ns (78.249%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.748ns = ( 13.977 - 16.725 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.358ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    clock_gen_inst/clk_wiz_instance/inst/clk_60_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_gen_inst/clk_wiz_instance/inst/clkout2_buf/O
                         net (fo=21, routed)          1.814    -2.207    clock_gen_inst/clk_60
    SLICE_X18Y36         FDRE                                         r  clock_gen_inst/gclk_div_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y36         FDRE (Prop_fdre_C_Q)         0.456    -1.751 r  clock_gen_inst/gclk_div_reg[13]/Q
                         net (fo=2, routed)           0.869    -0.882    clock_gen_inst/gclk_div_reg[13]
    SLICE_X19Y35         LUT4 (Prop_lut4_I3_O)        0.124    -0.758 r  clock_gen_inst/gclk_div[0]_i_6/O
                         net (fo=1, routed)           0.433    -0.325    clock_gen_inst/gclk_div[0]_i_6_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I1_O)        0.124    -0.201 r  clock_gen_inst/gclk_div[0]_i_5/O
                         net (fo=1, routed)           0.807     0.606    clock_gen_inst/gclk_div[0]_i_5_n_0
    SLICE_X19Y36         LUT6 (Prop_lut6_I0_O)        0.124     0.730 r  clock_gen_inst/gclk_div[0]_i_3/O
                         net (fo=2, routed)           0.660     1.390    clock_gen_inst/gclk_div[0]_i_3_n_0
    SLICE_X19Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.514 r  clock_gen_inst/gclk_div[0]_i_1/O
                         net (fo=20, routed)          0.655     2.169    clock_gen_inst/gclk_div[0]_i_1_n_0
    SLICE_X18Y35         FDRE                                         r  clock_gen_inst/gclk_div_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_60_clk_wiz_0 rise edge)
                                                     16.725    16.725 r  
    E3                   IBUF                         0.000    16.725 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.162    17.887    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.563 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.202    clock_gen_inst/clk_wiz_instance/inst/clk_60_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.293 r  clock_gen_inst/clk_wiz_instance/inst/clkout2_buf/O
                         net (fo=21, routed)          1.684    13.977    clock_gen_inst/clk_60
    SLICE_X18Y35         FDRE                                         r  clock_gen_inst/gclk_div_reg[9]/C
                         clock pessimism              0.515    14.492    
                         clock uncertainty           -0.183    14.310    
    SLICE_X18Y35         FDRE (Setup_fdre_C_R)       -0.429    13.881    clock_gen_inst/gclk_div_reg[9]
  -------------------------------------------------------------------
                         required time                         13.881    
                         arrival time                          -2.169    
  -------------------------------------------------------------------
                         slack                                 11.711    

Slack (MET) :             11.808ns  (required time - arrival time)
  Source:                 clock_gen_inst/gclk_div_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_60_clk_wiz_0  {rise@0.000ns fall@8.362ns period=16.725ns})
  Destination:            clock_gen_inst/gclk_div_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_60_clk_wiz_0  {rise@0.000ns fall@8.362ns period=16.725ns})
  Path Group:             clk_60_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.725ns  (clk_60_clk_wiz_0 rise@16.725ns - clk_60_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.278ns  (logic 0.952ns (22.255%)  route 3.326ns (77.745%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.750ns = ( 13.975 - 16.725 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.358ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    clock_gen_inst/clk_wiz_instance/inst/clk_60_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_gen_inst/clk_wiz_instance/inst/clkout2_buf/O
                         net (fo=21, routed)          1.814    -2.207    clock_gen_inst/clk_60
    SLICE_X18Y36         FDRE                                         r  clock_gen_inst/gclk_div_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y36         FDRE (Prop_fdre_C_Q)         0.456    -1.751 r  clock_gen_inst/gclk_div_reg[13]/Q
                         net (fo=2, routed)           0.869    -0.882    clock_gen_inst/gclk_div_reg[13]
    SLICE_X19Y35         LUT4 (Prop_lut4_I3_O)        0.124    -0.758 r  clock_gen_inst/gclk_div[0]_i_6/O
                         net (fo=1, routed)           0.433    -0.325    clock_gen_inst/gclk_div[0]_i_6_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I1_O)        0.124    -0.201 r  clock_gen_inst/gclk_div[0]_i_5/O
                         net (fo=1, routed)           0.807     0.606    clock_gen_inst/gclk_div[0]_i_5_n_0
    SLICE_X19Y36         LUT6 (Prop_lut6_I0_O)        0.124     0.730 r  clock_gen_inst/gclk_div[0]_i_3/O
                         net (fo=2, routed)           0.660     1.390    clock_gen_inst/gclk_div[0]_i_3_n_0
    SLICE_X19Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.514 r  clock_gen_inst/gclk_div[0]_i_1/O
                         net (fo=20, routed)          0.556     2.070    clock_gen_inst/gclk_div[0]_i_1_n_0
    SLICE_X18Y33         FDRE                                         r  clock_gen_inst/gclk_div_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_60_clk_wiz_0 rise edge)
                                                     16.725    16.725 r  
    E3                   IBUF                         0.000    16.725 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.162    17.887    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.563 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.202    clock_gen_inst/clk_wiz_instance/inst/clk_60_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.293 r  clock_gen_inst/clk_wiz_instance/inst/clkout2_buf/O
                         net (fo=21, routed)          1.682    13.975    clock_gen_inst/clk_60
    SLICE_X18Y33         FDRE                                         r  clock_gen_inst/gclk_div_reg[0]/C
                         clock pessimism              0.515    14.490    
                         clock uncertainty           -0.183    14.308    
    SLICE_X18Y33         FDRE (Setup_fdre_C_R)       -0.429    13.879    clock_gen_inst/gclk_div_reg[0]
  -------------------------------------------------------------------
                         required time                         13.879    
                         arrival time                          -2.070    
  -------------------------------------------------------------------
                         slack                                 11.808    

Slack (MET) :             11.808ns  (required time - arrival time)
  Source:                 clock_gen_inst/gclk_div_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_60_clk_wiz_0  {rise@0.000ns fall@8.362ns period=16.725ns})
  Destination:            clock_gen_inst/gclk_div_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_60_clk_wiz_0  {rise@0.000ns fall@8.362ns period=16.725ns})
  Path Group:             clk_60_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.725ns  (clk_60_clk_wiz_0 rise@16.725ns - clk_60_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.278ns  (logic 0.952ns (22.255%)  route 3.326ns (77.745%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.750ns = ( 13.975 - 16.725 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.358ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    clock_gen_inst/clk_wiz_instance/inst/clk_60_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_gen_inst/clk_wiz_instance/inst/clkout2_buf/O
                         net (fo=21, routed)          1.814    -2.207    clock_gen_inst/clk_60
    SLICE_X18Y36         FDRE                                         r  clock_gen_inst/gclk_div_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y36         FDRE (Prop_fdre_C_Q)         0.456    -1.751 r  clock_gen_inst/gclk_div_reg[13]/Q
                         net (fo=2, routed)           0.869    -0.882    clock_gen_inst/gclk_div_reg[13]
    SLICE_X19Y35         LUT4 (Prop_lut4_I3_O)        0.124    -0.758 r  clock_gen_inst/gclk_div[0]_i_6/O
                         net (fo=1, routed)           0.433    -0.325    clock_gen_inst/gclk_div[0]_i_6_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I1_O)        0.124    -0.201 r  clock_gen_inst/gclk_div[0]_i_5/O
                         net (fo=1, routed)           0.807     0.606    clock_gen_inst/gclk_div[0]_i_5_n_0
    SLICE_X19Y36         LUT6 (Prop_lut6_I0_O)        0.124     0.730 r  clock_gen_inst/gclk_div[0]_i_3/O
                         net (fo=2, routed)           0.660     1.390    clock_gen_inst/gclk_div[0]_i_3_n_0
    SLICE_X19Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.514 r  clock_gen_inst/gclk_div[0]_i_1/O
                         net (fo=20, routed)          0.556     2.070    clock_gen_inst/gclk_div[0]_i_1_n_0
    SLICE_X18Y33         FDRE                                         r  clock_gen_inst/gclk_div_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_60_clk_wiz_0 rise edge)
                                                     16.725    16.725 r  
    E3                   IBUF                         0.000    16.725 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.162    17.887    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.563 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.202    clock_gen_inst/clk_wiz_instance/inst/clk_60_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.293 r  clock_gen_inst/clk_wiz_instance/inst/clkout2_buf/O
                         net (fo=21, routed)          1.682    13.975    clock_gen_inst/clk_60
    SLICE_X18Y33         FDRE                                         r  clock_gen_inst/gclk_div_reg[1]/C
                         clock pessimism              0.515    14.490    
                         clock uncertainty           -0.183    14.308    
    SLICE_X18Y33         FDRE (Setup_fdre_C_R)       -0.429    13.879    clock_gen_inst/gclk_div_reg[1]
  -------------------------------------------------------------------
                         required time                         13.879    
                         arrival time                          -2.070    
  -------------------------------------------------------------------
                         slack                                 11.808    

Slack (MET) :             11.808ns  (required time - arrival time)
  Source:                 clock_gen_inst/gclk_div_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_60_clk_wiz_0  {rise@0.000ns fall@8.362ns period=16.725ns})
  Destination:            clock_gen_inst/gclk_div_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_60_clk_wiz_0  {rise@0.000ns fall@8.362ns period=16.725ns})
  Path Group:             clk_60_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.725ns  (clk_60_clk_wiz_0 rise@16.725ns - clk_60_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.278ns  (logic 0.952ns (22.255%)  route 3.326ns (77.745%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.750ns = ( 13.975 - 16.725 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.358ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    clock_gen_inst/clk_wiz_instance/inst/clk_60_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_gen_inst/clk_wiz_instance/inst/clkout2_buf/O
                         net (fo=21, routed)          1.814    -2.207    clock_gen_inst/clk_60
    SLICE_X18Y36         FDRE                                         r  clock_gen_inst/gclk_div_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y36         FDRE (Prop_fdre_C_Q)         0.456    -1.751 r  clock_gen_inst/gclk_div_reg[13]/Q
                         net (fo=2, routed)           0.869    -0.882    clock_gen_inst/gclk_div_reg[13]
    SLICE_X19Y35         LUT4 (Prop_lut4_I3_O)        0.124    -0.758 r  clock_gen_inst/gclk_div[0]_i_6/O
                         net (fo=1, routed)           0.433    -0.325    clock_gen_inst/gclk_div[0]_i_6_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I1_O)        0.124    -0.201 r  clock_gen_inst/gclk_div[0]_i_5/O
                         net (fo=1, routed)           0.807     0.606    clock_gen_inst/gclk_div[0]_i_5_n_0
    SLICE_X19Y36         LUT6 (Prop_lut6_I0_O)        0.124     0.730 r  clock_gen_inst/gclk_div[0]_i_3/O
                         net (fo=2, routed)           0.660     1.390    clock_gen_inst/gclk_div[0]_i_3_n_0
    SLICE_X19Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.514 r  clock_gen_inst/gclk_div[0]_i_1/O
                         net (fo=20, routed)          0.556     2.070    clock_gen_inst/gclk_div[0]_i_1_n_0
    SLICE_X18Y33         FDRE                                         r  clock_gen_inst/gclk_div_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_60_clk_wiz_0 rise edge)
                                                     16.725    16.725 r  
    E3                   IBUF                         0.000    16.725 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.162    17.887    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.563 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.202    clock_gen_inst/clk_wiz_instance/inst/clk_60_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.293 r  clock_gen_inst/clk_wiz_instance/inst/clkout2_buf/O
                         net (fo=21, routed)          1.682    13.975    clock_gen_inst/clk_60
    SLICE_X18Y33         FDRE                                         r  clock_gen_inst/gclk_div_reg[2]/C
                         clock pessimism              0.515    14.490    
                         clock uncertainty           -0.183    14.308    
    SLICE_X18Y33         FDRE (Setup_fdre_C_R)       -0.429    13.879    clock_gen_inst/gclk_div_reg[2]
  -------------------------------------------------------------------
                         required time                         13.879    
                         arrival time                          -2.070    
  -------------------------------------------------------------------
                         slack                                 11.808    

Slack (MET) :             11.808ns  (required time - arrival time)
  Source:                 clock_gen_inst/gclk_div_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_60_clk_wiz_0  {rise@0.000ns fall@8.362ns period=16.725ns})
  Destination:            clock_gen_inst/gclk_div_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_60_clk_wiz_0  {rise@0.000ns fall@8.362ns period=16.725ns})
  Path Group:             clk_60_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.725ns  (clk_60_clk_wiz_0 rise@16.725ns - clk_60_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.278ns  (logic 0.952ns (22.255%)  route 3.326ns (77.745%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.750ns = ( 13.975 - 16.725 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.358ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    clock_gen_inst/clk_wiz_instance/inst/clk_60_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_gen_inst/clk_wiz_instance/inst/clkout2_buf/O
                         net (fo=21, routed)          1.814    -2.207    clock_gen_inst/clk_60
    SLICE_X18Y36         FDRE                                         r  clock_gen_inst/gclk_div_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y36         FDRE (Prop_fdre_C_Q)         0.456    -1.751 r  clock_gen_inst/gclk_div_reg[13]/Q
                         net (fo=2, routed)           0.869    -0.882    clock_gen_inst/gclk_div_reg[13]
    SLICE_X19Y35         LUT4 (Prop_lut4_I3_O)        0.124    -0.758 r  clock_gen_inst/gclk_div[0]_i_6/O
                         net (fo=1, routed)           0.433    -0.325    clock_gen_inst/gclk_div[0]_i_6_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I1_O)        0.124    -0.201 r  clock_gen_inst/gclk_div[0]_i_5/O
                         net (fo=1, routed)           0.807     0.606    clock_gen_inst/gclk_div[0]_i_5_n_0
    SLICE_X19Y36         LUT6 (Prop_lut6_I0_O)        0.124     0.730 r  clock_gen_inst/gclk_div[0]_i_3/O
                         net (fo=2, routed)           0.660     1.390    clock_gen_inst/gclk_div[0]_i_3_n_0
    SLICE_X19Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.514 r  clock_gen_inst/gclk_div[0]_i_1/O
                         net (fo=20, routed)          0.556     2.070    clock_gen_inst/gclk_div[0]_i_1_n_0
    SLICE_X18Y33         FDRE                                         r  clock_gen_inst/gclk_div_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_60_clk_wiz_0 rise edge)
                                                     16.725    16.725 r  
    E3                   IBUF                         0.000    16.725 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.162    17.887    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.563 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.202    clock_gen_inst/clk_wiz_instance/inst/clk_60_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.293 r  clock_gen_inst/clk_wiz_instance/inst/clkout2_buf/O
                         net (fo=21, routed)          1.682    13.975    clock_gen_inst/clk_60
    SLICE_X18Y33         FDRE                                         r  clock_gen_inst/gclk_div_reg[3]/C
                         clock pessimism              0.515    14.490    
                         clock uncertainty           -0.183    14.308    
    SLICE_X18Y33         FDRE (Setup_fdre_C_R)       -0.429    13.879    clock_gen_inst/gclk_div_reg[3]
  -------------------------------------------------------------------
                         required time                         13.879    
                         arrival time                          -2.070    
  -------------------------------------------------------------------
                         slack                                 11.808    

Slack (MET) :             11.849ns  (required time - arrival time)
  Source:                 clock_gen_inst/gclk_div_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_60_clk_wiz_0  {rise@0.000ns fall@8.362ns period=16.725ns})
  Destination:            clock_gen_inst/gclk_div_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_60_clk_wiz_0  {rise@0.000ns fall@8.362ns period=16.725ns})
  Path Group:             clk_60_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.725ns  (clk_60_clk_wiz_0 rise@16.725ns - clk_60_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.238ns  (logic 0.952ns (22.461%)  route 3.286ns (77.539%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.749ns = ( 13.976 - 16.725 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.358ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    clock_gen_inst/clk_wiz_instance/inst/clk_60_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_gen_inst/clk_wiz_instance/inst/clkout2_buf/O
                         net (fo=21, routed)          1.814    -2.207    clock_gen_inst/clk_60
    SLICE_X18Y36         FDRE                                         r  clock_gen_inst/gclk_div_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y36         FDRE (Prop_fdre_C_Q)         0.456    -1.751 r  clock_gen_inst/gclk_div_reg[13]/Q
                         net (fo=2, routed)           0.869    -0.882    clock_gen_inst/gclk_div_reg[13]
    SLICE_X19Y35         LUT4 (Prop_lut4_I3_O)        0.124    -0.758 r  clock_gen_inst/gclk_div[0]_i_6/O
                         net (fo=1, routed)           0.433    -0.325    clock_gen_inst/gclk_div[0]_i_6_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I1_O)        0.124    -0.201 r  clock_gen_inst/gclk_div[0]_i_5/O
                         net (fo=1, routed)           0.807     0.606    clock_gen_inst/gclk_div[0]_i_5_n_0
    SLICE_X19Y36         LUT6 (Prop_lut6_I0_O)        0.124     0.730 r  clock_gen_inst/gclk_div[0]_i_3/O
                         net (fo=2, routed)           0.660     1.390    clock_gen_inst/gclk_div[0]_i_3_n_0
    SLICE_X19Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.514 r  clock_gen_inst/gclk_div[0]_i_1/O
                         net (fo=20, routed)          0.517     2.031    clock_gen_inst/gclk_div[0]_i_1_n_0
    SLICE_X18Y34         FDRE                                         r  clock_gen_inst/gclk_div_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_60_clk_wiz_0 rise edge)
                                                     16.725    16.725 r  
    E3                   IBUF                         0.000    16.725 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.162    17.887    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.563 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.202    clock_gen_inst/clk_wiz_instance/inst/clk_60_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.293 r  clock_gen_inst/clk_wiz_instance/inst/clkout2_buf/O
                         net (fo=21, routed)          1.683    13.976    clock_gen_inst/clk_60
    SLICE_X18Y34         FDRE                                         r  clock_gen_inst/gclk_div_reg[4]/C
                         clock pessimism              0.515    14.491    
                         clock uncertainty           -0.183    14.309    
    SLICE_X18Y34         FDRE (Setup_fdre_C_R)       -0.429    13.880    clock_gen_inst/gclk_div_reg[4]
  -------------------------------------------------------------------
                         required time                         13.880    
                         arrival time                          -2.031    
  -------------------------------------------------------------------
                         slack                                 11.849    

Slack (MET) :             11.849ns  (required time - arrival time)
  Source:                 clock_gen_inst/gclk_div_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_60_clk_wiz_0  {rise@0.000ns fall@8.362ns period=16.725ns})
  Destination:            clock_gen_inst/gclk_div_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_60_clk_wiz_0  {rise@0.000ns fall@8.362ns period=16.725ns})
  Path Group:             clk_60_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.725ns  (clk_60_clk_wiz_0 rise@16.725ns - clk_60_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.238ns  (logic 0.952ns (22.461%)  route 3.286ns (77.539%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.749ns = ( 13.976 - 16.725 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.358ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    clock_gen_inst/clk_wiz_instance/inst/clk_60_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_gen_inst/clk_wiz_instance/inst/clkout2_buf/O
                         net (fo=21, routed)          1.814    -2.207    clock_gen_inst/clk_60
    SLICE_X18Y36         FDRE                                         r  clock_gen_inst/gclk_div_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y36         FDRE (Prop_fdre_C_Q)         0.456    -1.751 r  clock_gen_inst/gclk_div_reg[13]/Q
                         net (fo=2, routed)           0.869    -0.882    clock_gen_inst/gclk_div_reg[13]
    SLICE_X19Y35         LUT4 (Prop_lut4_I3_O)        0.124    -0.758 r  clock_gen_inst/gclk_div[0]_i_6/O
                         net (fo=1, routed)           0.433    -0.325    clock_gen_inst/gclk_div[0]_i_6_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I1_O)        0.124    -0.201 r  clock_gen_inst/gclk_div[0]_i_5/O
                         net (fo=1, routed)           0.807     0.606    clock_gen_inst/gclk_div[0]_i_5_n_0
    SLICE_X19Y36         LUT6 (Prop_lut6_I0_O)        0.124     0.730 r  clock_gen_inst/gclk_div[0]_i_3/O
                         net (fo=2, routed)           0.660     1.390    clock_gen_inst/gclk_div[0]_i_3_n_0
    SLICE_X19Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.514 r  clock_gen_inst/gclk_div[0]_i_1/O
                         net (fo=20, routed)          0.517     2.031    clock_gen_inst/gclk_div[0]_i_1_n_0
    SLICE_X18Y34         FDRE                                         r  clock_gen_inst/gclk_div_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_60_clk_wiz_0 rise edge)
                                                     16.725    16.725 r  
    E3                   IBUF                         0.000    16.725 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.162    17.887    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.563 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.202    clock_gen_inst/clk_wiz_instance/inst/clk_60_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.293 r  clock_gen_inst/clk_wiz_instance/inst/clkout2_buf/O
                         net (fo=21, routed)          1.683    13.976    clock_gen_inst/clk_60
    SLICE_X18Y34         FDRE                                         r  clock_gen_inst/gclk_div_reg[5]/C
                         clock pessimism              0.515    14.491    
                         clock uncertainty           -0.183    14.309    
    SLICE_X18Y34         FDRE (Setup_fdre_C_R)       -0.429    13.880    clock_gen_inst/gclk_div_reg[5]
  -------------------------------------------------------------------
                         required time                         13.880    
                         arrival time                          -2.031    
  -------------------------------------------------------------------
                         slack                                 11.849    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clock_gen_inst/gclk_div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_60_clk_wiz_0  {rise@0.000ns fall@8.362ns period=16.725ns})
  Destination:            clock_gen_inst/gclk_div_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_60_clk_wiz_0  {rise@0.000ns fall@8.362ns period=16.725ns})
  Path Group:             clk_60_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_60_clk_wiz_0 rise@0.000ns - clk_60_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.202ns
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    -0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clock_gen_inst/clk_wiz_instance/inst/clk_60_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_gen_inst/clk_wiz_instance/inst/clkout2_buf/O
                         net (fo=21, routed)          0.635    -0.778    clock_gen_inst/clk_60
    SLICE_X18Y33         FDRE                                         r  clock_gen_inst/gclk_div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.637 r  clock_gen_inst/gclk_div_reg[2]/Q
                         net (fo=1, routed)           0.121    -0.516    clock_gen_inst/gclk_div_reg_n_0_[2]
    SLICE_X18Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.405 r  clock_gen_inst/gclk_div_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.405    clock_gen_inst/gclk_div_reg[0]_i_2_n_5
    SLICE_X18Y33         FDRE                                         r  clock_gen_inst/gclk_div_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_60_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clock_gen_inst/clk_wiz_instance/inst/clk_60_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_gen_inst/clk_wiz_instance/inst/clkout2_buf/O
                         net (fo=21, routed)          0.909    -1.202    clock_gen_inst/clk_60
    SLICE_X18Y33         FDRE                                         r  clock_gen_inst/gclk_div_reg[2]/C
                         clock pessimism              0.424    -0.778    
    SLICE_X18Y33         FDRE (Hold_fdre_C_D)         0.105    -0.673    clock_gen_inst/gclk_div_reg[2]
  -------------------------------------------------------------------
                         required time                          0.673    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clock_gen_inst/gclk_div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_60_clk_wiz_0  {rise@0.000ns fall@8.362ns period=16.725ns})
  Destination:            clock_gen_inst/gclk_div_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_60_clk_wiz_0  {rise@0.000ns fall@8.362ns period=16.725ns})
  Path Group:             clk_60_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_60_clk_wiz_0 rise@0.000ns - clk_60_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.200ns
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clock_gen_inst/clk_wiz_instance/inst/clk_60_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_gen_inst/clk_wiz_instance/inst/clkout2_buf/O
                         net (fo=21, routed)          0.636    -0.777    clock_gen_inst/clk_60
    SLICE_X18Y35         FDRE                                         r  clock_gen_inst/gclk_div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.636 r  clock_gen_inst/gclk_div_reg[10]/Q
                         net (fo=2, routed)           0.133    -0.503    clock_gen_inst/gclk_div_reg[10]
    SLICE_X18Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.392 r  clock_gen_inst/gclk_div_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.392    clock_gen_inst/gclk_div_reg[8]_i_1_n_5
    SLICE_X18Y35         FDRE                                         r  clock_gen_inst/gclk_div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_60_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clock_gen_inst/clk_wiz_instance/inst/clk_60_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_gen_inst/clk_wiz_instance/inst/clkout2_buf/O
                         net (fo=21, routed)          0.911    -1.200    clock_gen_inst/clk_60
    SLICE_X18Y35         FDRE                                         r  clock_gen_inst/gclk_div_reg[10]/C
                         clock pessimism              0.423    -0.777    
    SLICE_X18Y35         FDRE (Hold_fdre_C_D)         0.105    -0.672    clock_gen_inst/gclk_div_reg[10]
  -------------------------------------------------------------------
                         required time                          0.672    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clock_gen_inst/gclk_div_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_60_clk_wiz_0  {rise@0.000ns fall@8.362ns period=16.725ns})
  Destination:            clock_gen_inst/gclk_div_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_60_clk_wiz_0  {rise@0.000ns fall@8.362ns period=16.725ns})
  Path Group:             clk_60_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_60_clk_wiz_0 rise@0.000ns - clk_60_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.200ns
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clock_gen_inst/clk_wiz_instance/inst/clk_60_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_gen_inst/clk_wiz_instance/inst/clkout2_buf/O
                         net (fo=21, routed)          0.636    -0.777    clock_gen_inst/clk_60
    SLICE_X18Y36         FDRE                                         r  clock_gen_inst/gclk_div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.636 r  clock_gen_inst/gclk_div_reg[14]/Q
                         net (fo=2, routed)           0.134    -0.503    clock_gen_inst/gclk_div_reg[14]
    SLICE_X18Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.392 r  clock_gen_inst/gclk_div_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.392    clock_gen_inst/gclk_div_reg[12]_i_1_n_5
    SLICE_X18Y36         FDRE                                         r  clock_gen_inst/gclk_div_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_60_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clock_gen_inst/clk_wiz_instance/inst/clk_60_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_gen_inst/clk_wiz_instance/inst/clkout2_buf/O
                         net (fo=21, routed)          0.911    -1.200    clock_gen_inst/clk_60
    SLICE_X18Y36         FDRE                                         r  clock_gen_inst/gclk_div_reg[14]/C
                         clock pessimism              0.423    -0.777    
    SLICE_X18Y36         FDRE (Hold_fdre_C_D)         0.105    -0.672    clock_gen_inst/gclk_div_reg[14]
  -------------------------------------------------------------------
                         required time                          0.672    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clock_gen_inst/gclk_div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_60_clk_wiz_0  {rise@0.000ns fall@8.362ns period=16.725ns})
  Destination:            clock_gen_inst/gclk_div_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_60_clk_wiz_0  {rise@0.000ns fall@8.362ns period=16.725ns})
  Path Group:             clk_60_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_60_clk_wiz_0 rise@0.000ns - clk_60_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.201ns
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    -0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clock_gen_inst/clk_wiz_instance/inst/clk_60_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_gen_inst/clk_wiz_instance/inst/clkout2_buf/O
                         net (fo=21, routed)          0.636    -0.777    clock_gen_inst/clk_60
    SLICE_X18Y34         FDRE                                         r  clock_gen_inst/gclk_div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.636 r  clock_gen_inst/gclk_div_reg[6]/Q
                         net (fo=2, routed)           0.134    -0.503    clock_gen_inst/gclk_div_reg[6]
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.392 r  clock_gen_inst/gclk_div_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.392    clock_gen_inst/gclk_div_reg[4]_i_1_n_5
    SLICE_X18Y34         FDRE                                         r  clock_gen_inst/gclk_div_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_60_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clock_gen_inst/clk_wiz_instance/inst/clk_60_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_gen_inst/clk_wiz_instance/inst/clkout2_buf/O
                         net (fo=21, routed)          0.910    -1.201    clock_gen_inst/clk_60
    SLICE_X18Y34         FDRE                                         r  clock_gen_inst/gclk_div_reg[6]/C
                         clock pessimism              0.424    -0.777    
    SLICE_X18Y34         FDRE (Hold_fdre_C_D)         0.105    -0.672    clock_gen_inst/gclk_div_reg[6]
  -------------------------------------------------------------------
                         required time                          0.672    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clock_gen_inst/gclk_div_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_60_clk_wiz_0  {rise@0.000ns fall@8.362ns period=16.725ns})
  Destination:            clock_gen_inst/gclk_div_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_60_clk_wiz_0  {rise@0.000ns fall@8.362ns period=16.725ns})
  Path Group:             clk_60_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_60_clk_wiz_0 rise@0.000ns - clk_60_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.199ns
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clock_gen_inst/clk_wiz_instance/inst/clk_60_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_gen_inst/clk_wiz_instance/inst/clkout2_buf/O
                         net (fo=21, routed)          0.637    -0.776    clock_gen_inst/clk_60
    SLICE_X18Y37         FDRE                                         r  clock_gen_inst/gclk_div_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.635 r  clock_gen_inst/gclk_div_reg[18]/Q
                         net (fo=2, routed)           0.134    -0.502    clock_gen_inst/gclk_div_reg[18]
    SLICE_X18Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.391 r  clock_gen_inst/gclk_div_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.391    clock_gen_inst/gclk_div_reg[16]_i_1_n_5
    SLICE_X18Y37         FDRE                                         r  clock_gen_inst/gclk_div_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_60_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clock_gen_inst/clk_wiz_instance/inst/clk_60_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_gen_inst/clk_wiz_instance/inst/clkout2_buf/O
                         net (fo=21, routed)          0.912    -1.199    clock_gen_inst/clk_60
    SLICE_X18Y37         FDRE                                         r  clock_gen_inst/gclk_div_reg[18]/C
                         clock pessimism              0.423    -0.776    
    SLICE_X18Y37         FDRE (Hold_fdre_C_D)         0.105    -0.671    clock_gen_inst/gclk_div_reg[18]
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 clock_gen_inst/gameclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_60_clk_wiz_0  {rise@0.000ns fall@8.362ns period=16.725ns})
  Destination:            clock_gen_inst/gameclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_60_clk_wiz_0  {rise@0.000ns fall@8.362ns period=16.725ns})
  Path Group:             clk_60_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_60_clk_wiz_0 rise@0.000ns - clk_60_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.844%)  route 0.195ns (51.156%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.201ns
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    -0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clock_gen_inst/clk_wiz_instance/inst/clk_60_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_gen_inst/clk_wiz_instance/inst/clkout2_buf/O
                         net (fo=21, routed)          0.636    -0.777    clock_gen_inst/clk_60
    SLICE_X19Y34         FDRE                                         r  clock_gen_inst/gameclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.636 r  clock_gen_inst/gameclk_reg/Q
                         net (fo=28, routed)          0.195    -0.441    clock_gen_inst/gameclk_reg_0
    SLICE_X19Y34         LUT3 (Prop_lut3_I0_O)        0.045    -0.396 r  clock_gen_inst/gameclk_i_1/O
                         net (fo=1, routed)           0.000    -0.396    clock_gen_inst/gameclk_i_1_n_0
    SLICE_X19Y34         FDRE                                         r  clock_gen_inst/gameclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_60_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clock_gen_inst/clk_wiz_instance/inst/clk_60_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_gen_inst/clk_wiz_instance/inst/clkout2_buf/O
                         net (fo=21, routed)          0.910    -1.201    clock_gen_inst/clk_60
    SLICE_X19Y34         FDRE                                         r  clock_gen_inst/gameclk_reg/C
                         clock pessimism              0.424    -0.777    
    SLICE_X19Y34         FDRE (Hold_fdre_C_D)         0.091    -0.686    clock_gen_inst/gameclk_reg
  -------------------------------------------------------------------
                         required time                          0.686    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 clock_gen_inst/gclk_div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_60_clk_wiz_0  {rise@0.000ns fall@8.362ns period=16.725ns})
  Destination:            clock_gen_inst/gclk_div_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_60_clk_wiz_0  {rise@0.000ns fall@8.362ns period=16.725ns})
  Path Group:             clk_60_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_60_clk_wiz_0 rise@0.000ns - clk_60_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.202ns
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    -0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clock_gen_inst/clk_wiz_instance/inst/clk_60_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_gen_inst/clk_wiz_instance/inst/clkout2_buf/O
                         net (fo=21, routed)          0.635    -0.778    clock_gen_inst/clk_60
    SLICE_X18Y33         FDRE                                         r  clock_gen_inst/gclk_div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.637 r  clock_gen_inst/gclk_div_reg[2]/Q
                         net (fo=1, routed)           0.121    -0.516    clock_gen_inst/gclk_div_reg_n_0_[2]
    SLICE_X18Y33         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.372 r  clock_gen_inst/gclk_div_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.372    clock_gen_inst/gclk_div_reg[0]_i_2_n_4
    SLICE_X18Y33         FDRE                                         r  clock_gen_inst/gclk_div_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_60_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clock_gen_inst/clk_wiz_instance/inst/clk_60_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_gen_inst/clk_wiz_instance/inst/clkout2_buf/O
                         net (fo=21, routed)          0.909    -1.202    clock_gen_inst/clk_60
    SLICE_X18Y33         FDRE                                         r  clock_gen_inst/gclk_div_reg[3]/C
                         clock pessimism              0.424    -0.778    
    SLICE_X18Y33         FDRE (Hold_fdre_C_D)         0.105    -0.673    clock_gen_inst/gclk_div_reg[3]
  -------------------------------------------------------------------
                         required time                          0.673    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clock_gen_inst/gclk_div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_60_clk_wiz_0  {rise@0.000ns fall@8.362ns period=16.725ns})
  Destination:            clock_gen_inst/gclk_div_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_60_clk_wiz_0  {rise@0.000ns fall@8.362ns period=16.725ns})
  Path Group:             clk_60_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_60_clk_wiz_0 rise@0.000ns - clk_60_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.200ns
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clock_gen_inst/clk_wiz_instance/inst/clk_60_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_gen_inst/clk_wiz_instance/inst/clkout2_buf/O
                         net (fo=21, routed)          0.636    -0.777    clock_gen_inst/clk_60
    SLICE_X18Y35         FDRE                                         r  clock_gen_inst/gclk_div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.636 r  clock_gen_inst/gclk_div_reg[10]/Q
                         net (fo=2, routed)           0.133    -0.503    clock_gen_inst/gclk_div_reg[10]
    SLICE_X18Y35         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.359 r  clock_gen_inst/gclk_div_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.359    clock_gen_inst/gclk_div_reg[8]_i_1_n_4
    SLICE_X18Y35         FDRE                                         r  clock_gen_inst/gclk_div_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_60_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clock_gen_inst/clk_wiz_instance/inst/clk_60_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_gen_inst/clk_wiz_instance/inst/clkout2_buf/O
                         net (fo=21, routed)          0.911    -1.200    clock_gen_inst/clk_60
    SLICE_X18Y35         FDRE                                         r  clock_gen_inst/gclk_div_reg[11]/C
                         clock pessimism              0.423    -0.777    
    SLICE_X18Y35         FDRE (Hold_fdre_C_D)         0.105    -0.672    clock_gen_inst/gclk_div_reg[11]
  -------------------------------------------------------------------
                         required time                          0.672    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 clock_gen_inst/gclk_div_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_60_clk_wiz_0  {rise@0.000ns fall@8.362ns period=16.725ns})
  Destination:            clock_gen_inst/gclk_div_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_60_clk_wiz_0  {rise@0.000ns fall@8.362ns period=16.725ns})
  Path Group:             clk_60_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_60_clk_wiz_0 rise@0.000ns - clk_60_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.200ns
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clock_gen_inst/clk_wiz_instance/inst/clk_60_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_gen_inst/clk_wiz_instance/inst/clkout2_buf/O
                         net (fo=21, routed)          0.636    -0.777    clock_gen_inst/clk_60
    SLICE_X18Y36         FDRE                                         r  clock_gen_inst/gclk_div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.636 r  clock_gen_inst/gclk_div_reg[14]/Q
                         net (fo=2, routed)           0.134    -0.503    clock_gen_inst/gclk_div_reg[14]
    SLICE_X18Y36         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.359 r  clock_gen_inst/gclk_div_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.359    clock_gen_inst/gclk_div_reg[12]_i_1_n_4
    SLICE_X18Y36         FDRE                                         r  clock_gen_inst/gclk_div_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_60_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clock_gen_inst/clk_wiz_instance/inst/clk_60_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_gen_inst/clk_wiz_instance/inst/clkout2_buf/O
                         net (fo=21, routed)          0.911    -1.200    clock_gen_inst/clk_60
    SLICE_X18Y36         FDRE                                         r  clock_gen_inst/gclk_div_reg[15]/C
                         clock pessimism              0.423    -0.777    
    SLICE_X18Y36         FDRE (Hold_fdre_C_D)         0.105    -0.672    clock_gen_inst/gclk_div_reg[15]
  -------------------------------------------------------------------
                         required time                          0.672    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 clock_gen_inst/gclk_div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_60_clk_wiz_0  {rise@0.000ns fall@8.362ns period=16.725ns})
  Destination:            clock_gen_inst/gclk_div_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_60_clk_wiz_0  {rise@0.000ns fall@8.362ns period=16.725ns})
  Path Group:             clk_60_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_60_clk_wiz_0 rise@0.000ns - clk_60_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.201ns
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    -0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    clock_gen_inst/clk_wiz_instance/inst/clk_60_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_gen_inst/clk_wiz_instance/inst/clkout2_buf/O
                         net (fo=21, routed)          0.636    -0.777    clock_gen_inst/clk_60
    SLICE_X18Y34         FDRE                                         r  clock_gen_inst/gclk_div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.636 r  clock_gen_inst/gclk_div_reg[6]/Q
                         net (fo=2, routed)           0.134    -0.503    clock_gen_inst/gclk_div_reg[6]
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.359 r  clock_gen_inst/gclk_div_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.359    clock_gen_inst/gclk_div_reg[4]_i_1_n_4
    SLICE_X18Y34         FDRE                                         r  clock_gen_inst/gclk_div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_60_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    clock_gen_inst/clk_wiz_instance/inst/clk_60_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_gen_inst/clk_wiz_instance/inst/clkout2_buf/O
                         net (fo=21, routed)          0.910    -1.201    clock_gen_inst/clk_60
    SLICE_X18Y34         FDRE                                         r  clock_gen_inst/gclk_div_reg[7]/C
                         clock pessimism              0.424    -0.777    
    SLICE_X18Y34         FDRE (Hold_fdre_C_D)         0.105    -0.672    clock_gen_inst/gclk_div_reg[7]
  -------------------------------------------------------------------
                         required time                          0.672    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_60_clk_wiz_0
Waveform(ns):       { 0.000 8.362 }
Period(ns):         16.725
Sources:            { clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         16.725      14.570     BUFGCTRL_X0Y17   clock_gen_inst/clk_wiz_instance/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         16.725      15.476     MMCME2_ADV_X1Y2  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         16.725      15.725     SLICE_X19Y34     clock_gen_inst/gameclk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         16.725      15.725     SLICE_X18Y33     clock_gen_inst/gclk_div_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.725      15.725     SLICE_X18Y35     clock_gen_inst/gclk_div_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.725      15.725     SLICE_X18Y35     clock_gen_inst/gclk_div_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.725      15.725     SLICE_X18Y36     clock_gen_inst/gclk_div_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.725      15.725     SLICE_X18Y36     clock_gen_inst/gclk_div_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.725      15.725     SLICE_X18Y36     clock_gen_inst/gclk_div_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.725      15.725     SLICE_X18Y36     clock_gen_inst/gclk_div_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       16.725      196.635    MMCME2_ADV_X1Y2  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.362       7.862      SLICE_X19Y34     clock_gen_inst/gameclk_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.362       7.862      SLICE_X18Y33     clock_gen_inst/gclk_div_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.362       7.862      SLICE_X18Y33     clock_gen_inst/gclk_div_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.362       7.862      SLICE_X18Y33     clock_gen_inst/gclk_div_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.362       7.862      SLICE_X18Y33     clock_gen_inst/gclk_div_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.362       7.862      SLICE_X18Y34     clock_gen_inst/gclk_div_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.362       7.862      SLICE_X18Y34     clock_gen_inst/gclk_div_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.362       7.862      SLICE_X18Y34     clock_gen_inst/gclk_div_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.362       7.862      SLICE_X18Y34     clock_gen_inst/gclk_div_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.362       7.862      SLICE_X19Y34     clock_gen_inst/gameclk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.362       7.862      SLICE_X19Y34     clock_gen_inst/gameclk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.362       7.862      SLICE_X18Y33     clock_gen_inst/gclk_div_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.362       7.862      SLICE_X18Y33     clock_gen_inst/gclk_div_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.362       7.862      SLICE_X18Y33     clock_gen_inst/gclk_div_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.362       7.862      SLICE_X18Y33     clock_gen_inst/gclk_div_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.362       7.862      SLICE_X18Y34     clock_gen_inst/gclk_div_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.362       7.862      SLICE_X18Y34     clock_gen_inst/gclk_div_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.362       7.862      SLICE_X18Y34     clock_gen_inst/gclk_div_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.362       7.862      SLICE_X18Y34     clock_gen_inst/gclk_div_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.362       7.862      SLICE_X19Y34     clock_gen_inst/gameclk_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_8_clk_wiz_0
  To Clock:  clk_8_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      123.603ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.417ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       62.218ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             123.603ns  (required time - arrival time)
  Source:                 clock_gen_inst/spiclk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_8_clk_wiz_0  {rise@0.000ns fall@62.718ns period=125.436ns})
  Destination:            clock_gen_inst/spiclk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_8_clk_wiz_0  {rise@0.000ns fall@62.718ns period=125.436ns})
  Path Group:             clk_8_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.436ns  (clk_8_clk_wiz_0 rise@125.436ns - clk_8_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.597ns  (logic 0.580ns (36.314%)  route 1.017ns (63.686%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.927ns = ( 122.508 - 125.436 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.524ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_8_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -5.837 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -4.118    clock_gen_inst/clk_wiz_instance/inst/clk_8_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_gen_inst/clk_wiz_instance/inst/clkout3_buf/O
                         net (fo=2, routed)           1.625    -2.396    clock_gen_inst/clk_8
    SLICE_X52Y96         FDRE                                         r  clock_gen_inst/spiclk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456    -1.940 f  clock_gen_inst/spiclk_div_reg/Q
                         net (fo=2, routed)           1.017    -0.923    clock_gen_inst/spiclk_div
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -0.799 r  clock_gen_inst/spiclk_div_i_1/O
                         net (fo=1, routed)           0.000    -0.799    clock_gen_inst/spiclk_div_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  clock_gen_inst/spiclk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_8_clk_wiz_0 rise edge)
                                                    125.436   125.436 r  
    E3                   IBUF                         0.000   125.436 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.162   126.597    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   119.274 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   120.913    clock_gen_inst/clk_wiz_instance/inst/clk_8_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   121.004 r  clock_gen_inst/clk_wiz_instance/inst/clkout3_buf/O
                         net (fo=2, routed)           1.504   122.508    clock_gen_inst/clk_8
    SLICE_X52Y96         FDRE                                         r  clock_gen_inst/spiclk_div_reg/C
                         clock pessimism              0.531   123.039    
                         clock uncertainty           -0.264   122.775    
    SLICE_X52Y96         FDRE (Setup_fdre_C_D)        0.029   122.804    clock_gen_inst/spiclk_div_reg
  -------------------------------------------------------------------
                         required time                        122.804    
                         arrival time                           0.799    
  -------------------------------------------------------------------
                         slack                                123.603    

Slack (MET) :             123.623ns  (required time - arrival time)
  Source:                 clock_gen_inst/spiclk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_8_clk_wiz_0  {rise@0.000ns fall@62.718ns period=125.436ns})
  Destination:            clock_gen_inst/spiclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_8_clk_wiz_0  {rise@0.000ns fall@62.718ns period=125.436ns})
  Path Group:             clk_8_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.436ns  (clk_8_clk_wiz_0 rise@125.436ns - clk_8_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.623ns  (logic 0.606ns (37.334%)  route 1.017ns (62.666%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.927ns = ( 122.508 - 125.436 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.524ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_8_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -5.837 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -4.118    clock_gen_inst/clk_wiz_instance/inst/clk_8_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clock_gen_inst/clk_wiz_instance/inst/clkout3_buf/O
                         net (fo=2, routed)           1.625    -2.396    clock_gen_inst/clk_8
    SLICE_X52Y96         FDRE                                         r  clock_gen_inst/spiclk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456    -1.940 r  clock_gen_inst/spiclk_div_reg/Q
                         net (fo=2, routed)           1.017    -0.923    clock_gen_inst/spiclk_div
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.150    -0.773 r  clock_gen_inst/spiclk_i_1/O
                         net (fo=1, routed)           0.000    -0.773    clock_gen_inst/spiclk_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  clock_gen_inst/spiclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_8_clk_wiz_0 rise edge)
                                                    125.436   125.436 r  
    E3                   IBUF                         0.000   125.436 r  clk_IBUF_inst/O
                         net (fo=18, routed)          1.162   126.597    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   119.274 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   120.913    clock_gen_inst/clk_wiz_instance/inst/clk_8_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   121.004 r  clock_gen_inst/clk_wiz_instance/inst/clkout3_buf/O
                         net (fo=2, routed)           1.504   122.508    clock_gen_inst/clk_8
    SLICE_X52Y96         FDRE                                         r  clock_gen_inst/spiclk_reg/C
                         clock pessimism              0.531   123.039    
                         clock uncertainty           -0.264   122.775    
    SLICE_X52Y96         FDRE (Setup_fdre_C_D)        0.075   122.850    clock_gen_inst/spiclk_reg
  -------------------------------------------------------------------
                         required time                        122.850    
                         arrival time                           0.773    
  -------------------------------------------------------------------
                         slack                                123.623    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 clock_gen_inst/spiclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_8_clk_wiz_0  {rise@0.000ns fall@62.718ns period=125.436ns})
  Destination:            clock_gen_inst/spiclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_8_clk_wiz_0  {rise@0.000ns fall@62.718ns period=125.436ns})
  Path Group:             clk_8_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_8_clk_wiz_0 rise@0.000ns - clk_8_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.226ns (43.093%)  route 0.298ns (56.907%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_8_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    clock_gen_inst/clk_wiz_instance/inst/clk_8_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_gen_inst/clk_wiz_instance/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564    -0.850    clock_gen_inst/clk_8
    SLICE_X52Y96         FDRE                                         r  clock_gen_inst/spiclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.128    -0.722 r  clock_gen_inst/spiclk_reg/Q
                         net (fo=2, routed)           0.298    -0.423    clock_gen_inst/spi_clock
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.098    -0.325 r  clock_gen_inst/spiclk_i_1/O
                         net (fo=1, routed)           0.000    -0.325    clock_gen_inst/spiclk_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  clock_gen_inst/spiclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_8_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    clock_gen_inst/clk_wiz_instance/inst/clk_8_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_gen_inst/clk_wiz_instance/inst/clkout3_buf/O
                         net (fo=2, routed)           0.834    -1.277    clock_gen_inst/clk_8
    SLICE_X52Y96         FDRE                                         r  clock_gen_inst/spiclk_reg/C
                         clock pessimism              0.427    -0.850    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.107    -0.743    clock_gen_inst/spiclk_reg
  -------------------------------------------------------------------
                         required time                          0.743    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 clock_gen_inst/spiclk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_8_clk_wiz_0  {rise@0.000ns fall@62.718ns period=125.436ns})
  Destination:            clock_gen_inst/spiclk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_8_clk_wiz_0  {rise@0.000ns fall@62.718ns period=125.436ns})
  Path Group:             clk_8_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_8_clk_wiz_0 rise@0.000ns - clk_8_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.186ns (33.503%)  route 0.369ns (66.497%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_8_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    clock_gen_inst/clk_wiz_instance/inst/clk_8_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clock_gen_inst/clk_wiz_instance/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564    -0.850    clock_gen_inst/clk_8
    SLICE_X52Y96         FDRE                                         r  clock_gen_inst/spiclk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.709 f  clock_gen_inst/spiclk_div_reg/Q
                         net (fo=2, routed)           0.369    -0.340    clock_gen_inst/spiclk_div
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.295 r  clock_gen_inst/spiclk_div_i_1/O
                         net (fo=1, routed)           0.000    -0.295    clock_gen_inst/spiclk_div_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  clock_gen_inst/spiclk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_8_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    clock_gen_inst/clk_wiz_instance/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    clock_gen_inst/clk_wiz_instance/inst/clk_8_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clock_gen_inst/clk_wiz_instance/inst/clkout3_buf/O
                         net (fo=2, routed)           0.834    -1.277    clock_gen_inst/clk_8
    SLICE_X52Y96         FDRE                                         r  clock_gen_inst/spiclk_div_reg/C
                         clock pessimism              0.427    -0.850    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.091    -0.759    clock_gen_inst/spiclk_div_reg
  -------------------------------------------------------------------
                         required time                          0.759    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.464    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_8_clk_wiz_0
Waveform(ns):       { 0.000 62.718 }
Period(ns):         125.436
Sources:            { clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         125.436     123.280    BUFGCTRL_X0Y18   clock_gen_inst/clk_wiz_instance/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         125.436     124.187    MMCME2_ADV_X1Y2  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         125.436     124.436    SLICE_X52Y96     clock_gen_inst/spiclk_div_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         125.436     124.436    SLICE_X52Y96     clock_gen_inst/spiclk_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       125.436     87.924     MMCME2_ADV_X1Y2  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.718      62.218     SLICE_X52Y96     clock_gen_inst/spiclk_div_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         62.718      62.218     SLICE_X52Y96     clock_gen_inst/spiclk_div_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.718      62.218     SLICE_X52Y96     clock_gen_inst/spiclk_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         62.718      62.218     SLICE_X52Y96     clock_gen_inst/spiclk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         62.718      62.218     SLICE_X52Y96     clock_gen_inst/spiclk_div_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.718      62.218     SLICE_X52Y96     clock_gen_inst/spiclk_div_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         62.718      62.218     SLICE_X52Y96     clock_gen_inst/spiclk_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.718      62.218     SLICE_X52Y96     clock_gen_inst/spiclk_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y19   clock_gen_inst/clk_wiz_instance/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clock_gen_inst/clk_wiz_instance/inst/mmcm_adv_inst/CLKFBOUT



