#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Tue Mar  8 00:22:15 2016
# Process ID: 2857
# Current directory: /home/naz/Desktop/Embedded/Embedded_Lab2
# Command line: vivado
# Log file: /home/naz/Desktop/Embedded/Embedded_Lab2/vivado.log
# Journal file: /home/naz/Desktop/Embedded/Embedded_Lab2/vivado.jou
#-----------------------------------------------------------
start_gui
create_project lab2_simple_arm /home/naz/Desktop/Embedded/Embedded_Lab2/lab2_simple_arm -part xc7z020clg484-1
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
set_property simulator_language Verilog [current_project]
create_bd_design "my_design_1"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
