Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Fri Oct 24 13:21:42 2025
| Host         : tlf04.see.ed.ac.uk running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file VGA_Wrapper_control_sets_placed.rpt
| Design       : VGA_Wrapper
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     7 |
| Minimum Number of register sites lost to control set restrictions |    39 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |           11 |
| Yes          | No                    | No                     |              20 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------+---------------------------------------+------------------+----------------+
|  Clock Signal  |         Enable Signal        |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+----------------+------------------------------+---------------------------------------+------------------+----------------+
|  CLK_25        |                              |                                       |                2 |              2 |
|  CLK_IBUF_BUFG |                              |                                       |                2 |              4 |
|  CLK_25        |                              | vga_inst/vertCount/SR[0]              |                3 |              9 |
|  CLK_25        |                              | vga_inst/horzCount/SR[0]              |                3 |             10 |
|  CLK_IBUF_BUFG | CLK_25                       |                                       |                3 |             10 |
|  CLK_IBUF_BUFG | vga_inst/horzCount/horz_trig |                                       |                3 |             10 |
|  CLK_25        |                              | vga_inst/horzCount/COLOUR_OUT_reg[11] |                5 |             12 |
+----------------+------------------------------+---------------------------------------+------------------+----------------+


