#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Apr 13 18:20:21 2017
# Process ID: 8984
# Current directory: E:/datafiles/emilia/kitchen/modification/rev1/rev1.runs/impl_1
# Command line: vivado.exe -log system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file: E:/datafiles/emilia/kitchen/modification/rev1/rev1.runs/impl_1/system_wrapper.vdi
# Journal file: E:/datafiles/emilia/kitchen/modification/rev1/rev1.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0.dcp' for cell 'system_i/axi_ethernetlite_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.dcp' for cell 'system_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_1_0/system_axi_timer_1_0.dcp' for cell 'system_i/axi_timer_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.dcp' for cell 'system_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.dcp' for cell 'system_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.dcp' for cell 'system_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.dcp' for cell 'system_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.dcp' for cell 'system_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_xlconcat_0/system_microblaze_0_xlconcat_0.dcp' for cell 'system_i/microblaze_0_xlconcat'
INFO: [Project 1-454] Reading design checkpoint 'e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0.dcp' for cell 'system_i/mig_7series_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0.dcp' for cell 'system_i/rst_mig_7series_0_83M'
INFO: [Project 1-454] Reading design checkpoint 'e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp' for cell 'system_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint 'e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0.dcp' for cell 'system_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1.dcp' for cell 'system_i/axi_mem_intercon/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_xbar_1/system_xbar_1.dcp' for cell 'system_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0.dcp' for cell 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.dcp' for cell 'system_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0.dcp' for cell 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.dcp' for cell 'system_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_lmb_bram_0/system_lmb_bram_0.dcp' for cell 'system_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 622 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_col' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [E:/datafiles/emilia/kitchen/modification/rev1/rev1.runs/impl_1/.Xil/Vivado-8984-hive/dcp_15/system_axi_ethernetlite_0_0.edf:48468]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_crs' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [E:/datafiles/emilia/kitchen/modification/rev1/rev1.runs/impl_1/.Xil/Vivado-8984-hive/dcp_15/system_axi_ethernetlite_0_0.edf:48475]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_dv' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [E:/datafiles/emilia/kitchen/modification/rev1/rev1.runs/impl_1/.Xil/Vivado-8984-hive/dcp_15/system_axi_ethernetlite_0_0.edf:48482]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_mdc' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [E:/datafiles/emilia/kitchen/modification/rev1/rev1.runs/impl_1/.Xil/Vivado-8984-hive/dcp_15/system_axi_ethernetlite_0_0.edf:48489]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_mdio_t' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [E:/datafiles/emilia/kitchen/modification/rev1/rev1.runs/impl_1/.Xil/Vivado-8984-hive/dcp_15/system_axi_ethernetlite_0_0.edf:48506]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_rst_n' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [E:/datafiles/emilia/kitchen/modification/rev1/rev1.runs/impl_1/.Xil/Vivado-8984-hive/dcp_15/system_axi_ethernetlite_0_0.edf:48513]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_rx_data[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [E:/datafiles/emilia/kitchen/modification/rev1/rev1.runs/impl_1/.Xil/Vivado-8984-hive/dcp_15/system_axi_ethernetlite_0_0.edf:48611]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_rx_data[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [E:/datafiles/emilia/kitchen/modification/rev1/rev1.runs/impl_1/.Xil/Vivado-8984-hive/dcp_15/system_axi_ethernetlite_0_0.edf:48618]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_rx_data[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [E:/datafiles/emilia/kitchen/modification/rev1/rev1.runs/impl_1/.Xil/Vivado-8984-hive/dcp_15/system_axi_ethernetlite_0_0.edf:48625]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_rx_data[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [E:/datafiles/emilia/kitchen/modification/rev1/rev1.runs/impl_1/.Xil/Vivado-8984-hive/dcp_15/system_axi_ethernetlite_0_0.edf:48632]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_rx_er' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [E:/datafiles/emilia/kitchen/modification/rev1/rev1.runs/impl_1/.Xil/Vivado-8984-hive/dcp_15/system_axi_ethernetlite_0_0.edf:48528]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_tx_data[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [E:/datafiles/emilia/kitchen/modification/rev1/rev1.runs/impl_1/.Xil/Vivado-8984-hive/dcp_15/system_axi_ethernetlite_0_0.edf:48640]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_tx_data[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [E:/datafiles/emilia/kitchen/modification/rev1/rev1.runs/impl_1/.Xil/Vivado-8984-hive/dcp_15/system_axi_ethernetlite_0_0.edf:48647]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_tx_data[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [E:/datafiles/emilia/kitchen/modification/rev1/rev1.runs/impl_1/.Xil/Vivado-8984-hive/dcp_15/system_axi_ethernetlite_0_0.edf:48654]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_tx_data[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [E:/datafiles/emilia/kitchen/modification/rev1/rev1.runs/impl_1/.Xil/Vivado-8984-hive/dcp_15/system_axi_ethernetlite_0_0.edf:48661]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_ethernetlite_0/phy_tx_en' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [E:/datafiles/emilia/kitchen/modification/rev1/rev1.runs/impl_1/.Xil/Vivado-8984-hive/dcp_15/system_axi_ethernetlite_0_0.edf:48543]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_uartlite_0/rx' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [E:/datafiles/emilia/kitchen/modification/rev1/rev1.runs/impl_1/.Xil/Vivado-8984-hive/dcp_14/system_axi_uartlite_0_0.edf:7806]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/axi_uartlite_0/tx' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [E:/datafiles/emilia/kitchen/modification/rev1/rev1.runs/impl_1/.Xil/Vivado-8984-hive/dcp_14/system_axi_uartlite_0_0.edf:7873]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/clk_wiz_0/resetn' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [E:/datafiles/emilia/kitchen/modification/rev1/rev1.runs/impl_1/.Xil/Vivado-8984-hive/dcp_2/system_clk_wiz_0_0.edf:382]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'system_i/mig_7series_0/sys_rst' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [E:/datafiles/emilia/kitchen/modification/rev1/rev1.runs/impl_1/.Xil/Vivado-8984-hive/dcp_3/system_mig_7series_0_0.edf:288985]
Parsing XDC File [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Finished Parsing XDC File [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Parsing XDC File [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1056.211 ; gain = 512.746
Finished Parsing XDC File [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
Parsing XDC File [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/constraints/system_mig_7series_0_0.xdc] for cell 'system_i/mig_7series_0'
Finished Parsing XDC File [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/constraints/system_mig_7series_0_0.xdc] for cell 'system_i/mig_7series_0'
Parsing XDC File [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0_board.xdc] for cell 'system_i/mig_7series_0'
Finished Parsing XDC File [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0_board.xdc] for cell 'system_i/mig_7series_0'
Parsing XDC File [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
Finished Parsing XDC File [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
Parsing XDC File [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Parsing XDC File [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc] for cell 'system_i/mdm_1/U0'
Finished Parsing XDC File [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc] for cell 'system_i/mdm_1/U0'
Parsing XDC File [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0_board.xdc] for cell 'system_i/rst_mig_7series_0_83M/U0'
Finished Parsing XDC File [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0_board.xdc] for cell 'system_i/rst_mig_7series_0_83M/U0'
Parsing XDC File [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0.xdc] for cell 'system_i/rst_mig_7series_0_83M/U0'
Finished Parsing XDC File [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0.xdc] for cell 'system_i/rst_mig_7series_0_83M/U0'
Parsing XDC File [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_board.xdc] for cell 'system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_board.xdc] for cell 'system_i/axi_uartlite_0/U0'
Parsing XDC File [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.xdc] for cell 'system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.xdc] for cell 'system_i/axi_uartlite_0/U0'
Parsing XDC File [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0_board.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Finished Parsing XDC File [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0_board.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Parsing XDC File [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Finished Parsing XDC File [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Parsing XDC File [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.xdc] for cell 'system_i/axi_timer_0/U0'
Finished Parsing XDC File [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.xdc] for cell 'system_i/axi_timer_0/U0'
Parsing XDC File [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_1_0/system_axi_timer_1_0.xdc] for cell 'system_i/axi_timer_1/U0'
Finished Parsing XDC File [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_1_0/system_axi_timer_1_0.xdc] for cell 'system_i/axi_timer_1/U0'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_lmb_bram_0/system_lmb_bram_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_xbar_1/system_xbar_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_timer_1_0/system_axi_timer_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1.dcp'
Parsing XDC File [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0_clocks.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0_clocks.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Parsing XDC File [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0_clocks.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Finished Parsing XDC File [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0_clocks.xdc] for cell 'system_i/axi_ethernetlite_0/U0'
Parsing XDC File [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'system_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'system_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'system_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'system_i/axi_mem_intercon/s01_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'system_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: e:/datafiles/emilia/kitchen/modification/rev1/rev1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 299 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 64 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM16X1S => RAM32X1S (RAMS32): 4 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 147 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 32 instances

link_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1084.313 ; gain = 874.043
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.842 . Memory (MB): peak = 1084.313 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 2407ae5c2

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 8 inverter(s) to 22 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10ac5a32a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1084.313 ; gain = 0.000

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-10] Eliminated 838 cells.
Phase 2 Constant propagation | Checksum: 18b85764c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1084.313 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 3032 unconnected nets.
INFO: [Opt 31-11] Eliminated 1320 unconnected cells.
Phase 3 Sweep | Checksum: 1e06afee1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1084.313 ; gain = 0.000

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 1 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: ccb6eaa9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1084.313 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1084.313 ; gain = 0.000
Ending Logic Optimization Task | Checksum: ccb6eaa9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1084.313 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 22 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 6 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 10 Total Ports: 44
Ending PowerOpt Patch Enables Task | Checksum: 1475b7c2e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1396.852 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1475b7c2e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1396.852 ; gain = 312.539
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 1396.852 ; gain = 312.539
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1396.852 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/datafiles/emilia/kitchen/modification/rev1/rev1.runs/impl_1/system_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/datafiles/emilia/kitchen/modification/rev1/rev1.runs/impl_1/system_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg has an input control pin system_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/ENARDEN (net: system_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_i_3_n_0) which is driven by a register (system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 system_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg has an input control pin system_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/ENARDEN (net: system_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_i_3_n_0) which is driven by a register (system_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1396.852 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1396.852 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 164fbe678

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1396.852 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 241c95ef6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1396.852 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 241c95ef6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1396.852 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 241c95ef6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1396.852 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1058c3c9c

Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 1396.852 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1058c3c9c

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 1396.852 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e2c27102

Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 1396.852 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 183bafb24

Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 1396.852 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 209ef6245

Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 1396.852 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1c162f144

Time (s): cpu = 00:00:50 ; elapsed = 00:00:33 . Memory (MB): peak = 1396.852 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1c162f144

Time (s): cpu = 00:00:50 ; elapsed = 00:00:33 . Memory (MB): peak = 1396.852 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 21bc17ea4

Time (s): cpu = 00:00:56 ; elapsed = 00:00:39 . Memory (MB): peak = 1396.852 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 26e85d777

Time (s): cpu = 00:00:57 ; elapsed = 00:00:40 . Memory (MB): peak = 1396.852 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 26e85d777

Time (s): cpu = 00:00:57 ; elapsed = 00:00:40 . Memory (MB): peak = 1396.852 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 26e85d777

Time (s): cpu = 00:01:00 ; elapsed = 00:00:42 . Memory (MB): peak = 1396.852 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 26e85d777

Time (s): cpu = 00:01:00 ; elapsed = 00:00:42 . Memory (MB): peak = 1396.852 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.274. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1da1c4fe7

Time (s): cpu = 00:01:07 ; elapsed = 00:00:46 . Memory (MB): peak = 1396.852 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1da1c4fe7

Time (s): cpu = 00:01:07 ; elapsed = 00:00:46 . Memory (MB): peak = 1396.852 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1da1c4fe7

Time (s): cpu = 00:01:08 ; elapsed = 00:00:47 . Memory (MB): peak = 1396.852 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1da1c4fe7

Time (s): cpu = 00:01:08 ; elapsed = 00:00:47 . Memory (MB): peak = 1396.852 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1c8274f95

Time (s): cpu = 00:01:08 ; elapsed = 00:00:47 . Memory (MB): peak = 1396.852 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c8274f95

Time (s): cpu = 00:01:08 ; elapsed = 00:00:47 . Memory (MB): peak = 1396.852 ; gain = 0.000
Ending Placer Task | Checksum: 18b37cf6f

Time (s): cpu = 00:01:08 ; elapsed = 00:00:47 . Memory (MB): peak = 1396.852 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:12 ; elapsed = 00:00:50 . Memory (MB): peak = 1396.852 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1396.852 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/datafiles/emilia/kitchen/modification/rev1/rev1.runs/impl_1/system_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1396.852 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1396.852 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.183 . Memory (MB): peak = 1396.852 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1396.852 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: dd6e8c08 ConstDB: 0 ShapeSum: adc94367 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 12f0ea3ba

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1396.852 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12f0ea3ba

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1396.852 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 12f0ea3ba

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1396.852 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 12f0ea3ba

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1396.852 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: b60cad37

Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 1396.852 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.272  | TNS=0.000  | WHS=-0.409 | THS=-354.370|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 58b8ce39

Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 1396.852 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.272  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: a5fdc462

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 1396.852 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 11dec58f4

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 1396.852 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 10c8f65cd

Time (s): cpu = 00:00:46 ; elapsed = 00:00:34 . Memory (MB): peak = 1396.852 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1629
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 24de683c7

Time (s): cpu = 00:00:58 ; elapsed = 00:00:41 . Memory (MB): peak = 1396.852 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.272  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 21fb216a5

Time (s): cpu = 00:00:59 ; elapsed = 00:00:41 . Memory (MB): peak = 1396.852 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: fa2978f1

Time (s): cpu = 00:00:59 ; elapsed = 00:00:42 . Memory (MB): peak = 1396.852 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.272  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 190a4e3ab

Time (s): cpu = 00:01:00 ; elapsed = 00:00:42 . Memory (MB): peak = 1396.852 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 190a4e3ab

Time (s): cpu = 00:01:00 ; elapsed = 00:00:42 . Memory (MB): peak = 1396.852 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 11fbb3700

Time (s): cpu = 00:01:01 ; elapsed = 00:00:43 . Memory (MB): peak = 1396.852 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.272  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 19b9e90a3

Time (s): cpu = 00:01:02 ; elapsed = 00:00:43 . Memory (MB): peak = 1396.852 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19b9e90a3

Time (s): cpu = 00:01:02 ; elapsed = 00:00:43 . Memory (MB): peak = 1396.852 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 19b9e90a3

Time (s): cpu = 00:01:02 ; elapsed = 00:00:43 . Memory (MB): peak = 1396.852 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d5e05c5b

Time (s): cpu = 00:01:03 ; elapsed = 00:00:44 . Memory (MB): peak = 1396.852 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.272  | TNS=0.000  | WHS=0.032  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 18fffa9c8

Time (s): cpu = 00:01:03 ; elapsed = 00:00:44 . Memory (MB): peak = 1396.852 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 18fffa9c8

Time (s): cpu = 00:01:03 ; elapsed = 00:00:44 . Memory (MB): peak = 1396.852 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.26868 %
  Global Horizontal Routing Utilization  = 6.49597 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 14921d8bd

Time (s): cpu = 00:01:04 ; elapsed = 00:00:44 . Memory (MB): peak = 1396.852 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14921d8bd

Time (s): cpu = 00:01:04 ; elapsed = 00:00:44 . Memory (MB): peak = 1396.852 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: ff7a3d11

Time (s): cpu = 00:01:05 ; elapsed = 00:00:46 . Memory (MB): peak = 1396.852 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.272  | TNS=0.000  | WHS=0.032  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: ff7a3d11

Time (s): cpu = 00:01:05 ; elapsed = 00:00:46 . Memory (MB): peak = 1396.852 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:06 ; elapsed = 00:00:47 . Memory (MB): peak = 1396.852 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
103 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:11 ; elapsed = 00:00:49 . Memory (MB): peak = 1396.852 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1396.852 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/datafiles/emilia/kitchen/modification/rev1/rev1.runs/impl_1/system_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1396.852 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/datafiles/emilia/kitchen/modification/rev1/rev1.runs/impl_1/system_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/datafiles/emilia/kitchen/modification/rev1/rev1.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1396.852 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
113 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Thu Apr 13 18:23:27 2017...
