
monitoring_station.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000005c4  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800075c  08000764  00010764  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  0800075c  0800075c  00010764  2**0
                  CONTENTS
  4 .ARM          00000000  0800075c  0800075c  00010764  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800075c  08000764  00010764  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800075c  0800075c  0001075c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000760  08000760  00010760  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010764  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000764  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000764  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010764  2**0
                  CONTENTS, READONLY
 12 .debug_info   00000a51  00000000  00000000  00010794  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000002ad  00000000  00000000  000111e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000000c8  00000000  00000000  00011498  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000000a0  00000000  00000000  00011560  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00001ace  00000000  00000000  00011600  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00000de8  00000000  00000000  000130ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000068f9  00000000  00000000  00013eb6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0001a7af  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000026c  00000000  00000000  0001a800  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000000 	.word	0x20000000
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08000744 	.word	0x08000744

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000004 	.word	0x20000004
 80001d4:	08000744 	.word	0x08000744

080001d8 <delay_ms>:
#include "stm32f411xx.h"

void delay_ms(uint32_t ms) {
 80001d8:	b480      	push	{r7}
 80001da:	b085      	sub	sp, #20
 80001dc:	af00      	add	r7, sp, #0
 80001de:	6078      	str	r0, [r7, #4]
    for (uint32_t i = 0; i < ms * 1000; i++);
 80001e0:	2300      	movs	r3, #0
 80001e2:	60fb      	str	r3, [r7, #12]
 80001e4:	e002      	b.n	80001ec <delay_ms+0x14>
 80001e6:	68fb      	ldr	r3, [r7, #12]
 80001e8:	3301      	adds	r3, #1
 80001ea:	60fb      	str	r3, [r7, #12]
 80001ec:	687b      	ldr	r3, [r7, #4]
 80001ee:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80001f2:	fb02 f303 	mul.w	r3, r2, r3
 80001f6:	68fa      	ldr	r2, [r7, #12]
 80001f8:	429a      	cmp	r2, r3
 80001fa:	d3f4      	bcc.n	80001e6 <delay_ms+0xe>
}
 80001fc:	bf00      	nop
 80001fe:	bf00      	nop
 8000200:	3714      	adds	r7, #20
 8000202:	46bd      	mov	sp, r7
 8000204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000208:	4770      	bx	lr
	...

0800020c <LED_Init>:

void LED_Init(void) {
 800020c:	b580      	push	{r7, lr}
 800020e:	b084      	sub	sp, #16
 8000210:	af00      	add	r7, sp, #0
    GPIO_Handle_t led;

    // LED on PC13 (onboard)
    led.pGPIOx = GPIOC;
 8000212:	4b0e      	ldr	r3, [pc, #56]	; (800024c <LED_Init+0x40>)
 8000214:	607b      	str	r3, [r7, #4]
    led.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_13;
 8000216:	230d      	movs	r3, #13
 8000218:	723b      	strb	r3, [r7, #8]
    led.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_OUT;
 800021a:	2301      	movs	r3, #1
 800021c:	727b      	strb	r3, [r7, #9]
    led.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 800021e:	2302      	movs	r3, #2
 8000220:	72bb      	strb	r3, [r7, #10]
    led.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 8000222:	2300      	movs	r3, #0
 8000224:	733b      	strb	r3, [r7, #12]
    led.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 8000226:	2300      	movs	r3, #0
 8000228:	72fb      	strb	r3, [r7, #11]
    GPIO_Init(&led);
 800022a:	1d3b      	adds	r3, r7, #4
 800022c:	4618      	mov	r0, r3
 800022e:	f000 f8f1 	bl	8000414 <GPIO_Init>

    // external LED on PA8
    led.pGPIOx = GPIOA;
 8000232:	4b07      	ldr	r3, [pc, #28]	; (8000250 <LED_Init+0x44>)
 8000234:	607b      	str	r3, [r7, #4]
    led.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_8;
 8000236:	2308      	movs	r3, #8
 8000238:	723b      	strb	r3, [r7, #8]
    GPIO_Init(&led);
 800023a:	1d3b      	adds	r3, r7, #4
 800023c:	4618      	mov	r0, r3
 800023e:	f000 f8e9 	bl	8000414 <GPIO_Init>
}
 8000242:	bf00      	nop
 8000244:	3710      	adds	r7, #16
 8000246:	46bd      	mov	sp, r7
 8000248:	bd80      	pop	{r7, pc}
 800024a:	bf00      	nop
 800024c:	40020800 	.word	0x40020800
 8000250:	40020000 	.word	0x40020000

08000254 <main>:

int main(void)
{
 8000254:	b580      	push	{r7, lr}
 8000256:	af00      	add	r7, sp, #0
    LED_Init();
 8000258:	f7ff ffd8 	bl	800020c <LED_Init>

    while (1) {
        GPIO_ToggleOutputPin(GPIOC, GPIO_PIN_NO_13);
 800025c:	210d      	movs	r1, #13
 800025e:	4806      	ldr	r0, [pc, #24]	; (8000278 <main+0x24>)
 8000260:	f000 fa36 	bl	80006d0 <GPIO_ToggleOutputPin>
        GPIO_ToggleOutputPin(GPIOA, GPIO_PIN_NO_8);
 8000264:	2108      	movs	r1, #8
 8000266:	4805      	ldr	r0, [pc, #20]	; (800027c <main+0x28>)
 8000268:	f000 fa32 	bl	80006d0 <GPIO_ToggleOutputPin>

        delay_ms(500);
 800026c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000270:	f7ff ffb2 	bl	80001d8 <delay_ms>
        GPIO_ToggleOutputPin(GPIOC, GPIO_PIN_NO_13);
 8000274:	e7f2      	b.n	800025c <main+0x8>
 8000276:	bf00      	nop
 8000278:	40020800 	.word	0x40020800
 800027c:	40020000 	.word	0x40020000

08000280 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000280:	480d      	ldr	r0, [pc, #52]	; (80002b8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000282:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000284:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000288:	480c      	ldr	r0, [pc, #48]	; (80002bc <LoopForever+0x6>)
  ldr r1, =_edata
 800028a:	490d      	ldr	r1, [pc, #52]	; (80002c0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800028c:	4a0d      	ldr	r2, [pc, #52]	; (80002c4 <LoopForever+0xe>)
  movs r3, #0
 800028e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000290:	e002      	b.n	8000298 <LoopCopyDataInit>

08000292 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000292:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000294:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000296:	3304      	adds	r3, #4

08000298 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000298:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800029a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800029c:	d3f9      	bcc.n	8000292 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800029e:	4a0a      	ldr	r2, [pc, #40]	; (80002c8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80002a0:	4c0a      	ldr	r4, [pc, #40]	; (80002cc <LoopForever+0x16>)
  movs r3, #0
 80002a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002a4:	e001      	b.n	80002aa <LoopFillZerobss>

080002a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002a8:	3204      	adds	r2, #4

080002aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002ac:	d3fb      	bcc.n	80002a6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80002ae:	f000 fa25 	bl	80006fc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80002b2:	f7ff ffcf 	bl	8000254 <main>

080002b6 <LoopForever>:

LoopForever:
  b LoopForever
 80002b6:	e7fe      	b.n	80002b6 <LoopForever>
  ldr   r0, =_estack
 80002b8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80002bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002c0:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80002c4:	08000764 	.word	0x08000764
  ldr r2, =_sbss
 80002c8:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80002cc:	2000001c 	.word	0x2000001c

080002d0 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80002d0:	e7fe      	b.n	80002d0 <ADC_IRQHandler>
	...

080002d4 <GPIO_PeriClockControl>:
 *
 * @return			- None
 *
 * @Note			- None
 */
void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnOrDi) {
 80002d4:	b480      	push	{r7}
 80002d6:	b083      	sub	sp, #12
 80002d8:	af00      	add	r7, sp, #0
 80002da:	6078      	str	r0, [r7, #4]
 80002dc:	460b      	mov	r3, r1
 80002de:	70fb      	strb	r3, [r7, #3]
	if (EnOrDi == ENABLE) {		// enable
 80002e0:	78fb      	ldrb	r3, [r7, #3]
 80002e2:	2b01      	cmp	r3, #1
 80002e4:	d141      	bne.n	800036a <GPIO_PeriClockControl+0x96>
		if (pGPIOx == GPIOA) {
 80002e6:	687b      	ldr	r3, [r7, #4]
 80002e8:	4a43      	ldr	r2, [pc, #268]	; (80003f8 <GPIO_PeriClockControl+0x124>)
 80002ea:	4293      	cmp	r3, r2
 80002ec:	d106      	bne.n	80002fc <GPIO_PeriClockControl+0x28>
			GPIOA_PCLK_EN();
 80002ee:	4b43      	ldr	r3, [pc, #268]	; (80003fc <GPIO_PeriClockControl+0x128>)
 80002f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002f2:	4a42      	ldr	r2, [pc, #264]	; (80003fc <GPIO_PeriClockControl+0x128>)
 80002f4:	f043 0301 	orr.w	r3, r3, #1
 80002f8:	6313      	str	r3, [r2, #48]	; 0x30
			GPIOE_PCLK_DI();
		} else if (pGPIOx == GPIOH) {
			GPIOH_PCLK_DI();
		}
	}
}
 80002fa:	e077      	b.n	80003ec <GPIO_PeriClockControl+0x118>
		} else if (pGPIOx == GPIOB) {
 80002fc:	687b      	ldr	r3, [r7, #4]
 80002fe:	4a40      	ldr	r2, [pc, #256]	; (8000400 <GPIO_PeriClockControl+0x12c>)
 8000300:	4293      	cmp	r3, r2
 8000302:	d106      	bne.n	8000312 <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 8000304:	4b3d      	ldr	r3, [pc, #244]	; (80003fc <GPIO_PeriClockControl+0x128>)
 8000306:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000308:	4a3c      	ldr	r2, [pc, #240]	; (80003fc <GPIO_PeriClockControl+0x128>)
 800030a:	f043 0302 	orr.w	r3, r3, #2
 800030e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000310:	e06c      	b.n	80003ec <GPIO_PeriClockControl+0x118>
		} else if (pGPIOx == GPIOC) {
 8000312:	687b      	ldr	r3, [r7, #4]
 8000314:	4a3b      	ldr	r2, [pc, #236]	; (8000404 <GPIO_PeriClockControl+0x130>)
 8000316:	4293      	cmp	r3, r2
 8000318:	d106      	bne.n	8000328 <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 800031a:	4b38      	ldr	r3, [pc, #224]	; (80003fc <GPIO_PeriClockControl+0x128>)
 800031c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800031e:	4a37      	ldr	r2, [pc, #220]	; (80003fc <GPIO_PeriClockControl+0x128>)
 8000320:	f043 0304 	orr.w	r3, r3, #4
 8000324:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000326:	e061      	b.n	80003ec <GPIO_PeriClockControl+0x118>
		} else if (pGPIOx == GPIOD) {
 8000328:	687b      	ldr	r3, [r7, #4]
 800032a:	4a37      	ldr	r2, [pc, #220]	; (8000408 <GPIO_PeriClockControl+0x134>)
 800032c:	4293      	cmp	r3, r2
 800032e:	d106      	bne.n	800033e <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 8000330:	4b32      	ldr	r3, [pc, #200]	; (80003fc <GPIO_PeriClockControl+0x128>)
 8000332:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000334:	4a31      	ldr	r2, [pc, #196]	; (80003fc <GPIO_PeriClockControl+0x128>)
 8000336:	f043 0308 	orr.w	r3, r3, #8
 800033a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800033c:	e056      	b.n	80003ec <GPIO_PeriClockControl+0x118>
		} else if (pGPIOx == GPIOE) {
 800033e:	687b      	ldr	r3, [r7, #4]
 8000340:	4a32      	ldr	r2, [pc, #200]	; (800040c <GPIO_PeriClockControl+0x138>)
 8000342:	4293      	cmp	r3, r2
 8000344:	d106      	bne.n	8000354 <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 8000346:	4b2d      	ldr	r3, [pc, #180]	; (80003fc <GPIO_PeriClockControl+0x128>)
 8000348:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800034a:	4a2c      	ldr	r2, [pc, #176]	; (80003fc <GPIO_PeriClockControl+0x128>)
 800034c:	f043 0310 	orr.w	r3, r3, #16
 8000350:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000352:	e04b      	b.n	80003ec <GPIO_PeriClockControl+0x118>
		} else if (pGPIOx == GPIOH) {
 8000354:	687b      	ldr	r3, [r7, #4]
 8000356:	4a2e      	ldr	r2, [pc, #184]	; (8000410 <GPIO_PeriClockControl+0x13c>)
 8000358:	4293      	cmp	r3, r2
 800035a:	d147      	bne.n	80003ec <GPIO_PeriClockControl+0x118>
			GPIOH_PCLK_EN();
 800035c:	4b27      	ldr	r3, [pc, #156]	; (80003fc <GPIO_PeriClockControl+0x128>)
 800035e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000360:	4a26      	ldr	r2, [pc, #152]	; (80003fc <GPIO_PeriClockControl+0x128>)
 8000362:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000366:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000368:	e040      	b.n	80003ec <GPIO_PeriClockControl+0x118>
		if (pGPIOx == GPIOA) {
 800036a:	687b      	ldr	r3, [r7, #4]
 800036c:	4a22      	ldr	r2, [pc, #136]	; (80003f8 <GPIO_PeriClockControl+0x124>)
 800036e:	4293      	cmp	r3, r2
 8000370:	d106      	bne.n	8000380 <GPIO_PeriClockControl+0xac>
			GPIOA_PCLK_DI();
 8000372:	4b22      	ldr	r3, [pc, #136]	; (80003fc <GPIO_PeriClockControl+0x128>)
 8000374:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000376:	4a21      	ldr	r2, [pc, #132]	; (80003fc <GPIO_PeriClockControl+0x128>)
 8000378:	f023 0301 	bic.w	r3, r3, #1
 800037c:	6313      	str	r3, [r2, #48]	; 0x30
}
 800037e:	e035      	b.n	80003ec <GPIO_PeriClockControl+0x118>
		} else if (pGPIOx == GPIOB) {
 8000380:	687b      	ldr	r3, [r7, #4]
 8000382:	4a1f      	ldr	r2, [pc, #124]	; (8000400 <GPIO_PeriClockControl+0x12c>)
 8000384:	4293      	cmp	r3, r2
 8000386:	d106      	bne.n	8000396 <GPIO_PeriClockControl+0xc2>
			GPIOB_PCLK_DI();
 8000388:	4b1c      	ldr	r3, [pc, #112]	; (80003fc <GPIO_PeriClockControl+0x128>)
 800038a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800038c:	4a1b      	ldr	r2, [pc, #108]	; (80003fc <GPIO_PeriClockControl+0x128>)
 800038e:	f023 0302 	bic.w	r3, r3, #2
 8000392:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000394:	e02a      	b.n	80003ec <GPIO_PeriClockControl+0x118>
		} else if (pGPIOx == GPIOC) {
 8000396:	687b      	ldr	r3, [r7, #4]
 8000398:	4a1a      	ldr	r2, [pc, #104]	; (8000404 <GPIO_PeriClockControl+0x130>)
 800039a:	4293      	cmp	r3, r2
 800039c:	d106      	bne.n	80003ac <GPIO_PeriClockControl+0xd8>
			GPIOC_PCLK_DI();
 800039e:	4b17      	ldr	r3, [pc, #92]	; (80003fc <GPIO_PeriClockControl+0x128>)
 80003a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003a2:	4a16      	ldr	r2, [pc, #88]	; (80003fc <GPIO_PeriClockControl+0x128>)
 80003a4:	f023 0304 	bic.w	r3, r3, #4
 80003a8:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003aa:	e01f      	b.n	80003ec <GPIO_PeriClockControl+0x118>
		} else if (pGPIOx == GPIOD) {
 80003ac:	687b      	ldr	r3, [r7, #4]
 80003ae:	4a16      	ldr	r2, [pc, #88]	; (8000408 <GPIO_PeriClockControl+0x134>)
 80003b0:	4293      	cmp	r3, r2
 80003b2:	d106      	bne.n	80003c2 <GPIO_PeriClockControl+0xee>
			GPIOD_PCLK_DI();
 80003b4:	4b11      	ldr	r3, [pc, #68]	; (80003fc <GPIO_PeriClockControl+0x128>)
 80003b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003b8:	4a10      	ldr	r2, [pc, #64]	; (80003fc <GPIO_PeriClockControl+0x128>)
 80003ba:	f023 0308 	bic.w	r3, r3, #8
 80003be:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003c0:	e014      	b.n	80003ec <GPIO_PeriClockControl+0x118>
		} else if (pGPIOx == GPIOE) {
 80003c2:	687b      	ldr	r3, [r7, #4]
 80003c4:	4a11      	ldr	r2, [pc, #68]	; (800040c <GPIO_PeriClockControl+0x138>)
 80003c6:	4293      	cmp	r3, r2
 80003c8:	d106      	bne.n	80003d8 <GPIO_PeriClockControl+0x104>
			GPIOE_PCLK_DI();
 80003ca:	4b0c      	ldr	r3, [pc, #48]	; (80003fc <GPIO_PeriClockControl+0x128>)
 80003cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003ce:	4a0b      	ldr	r2, [pc, #44]	; (80003fc <GPIO_PeriClockControl+0x128>)
 80003d0:	f023 0310 	bic.w	r3, r3, #16
 80003d4:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003d6:	e009      	b.n	80003ec <GPIO_PeriClockControl+0x118>
		} else if (pGPIOx == GPIOH) {
 80003d8:	687b      	ldr	r3, [r7, #4]
 80003da:	4a0d      	ldr	r2, [pc, #52]	; (8000410 <GPIO_PeriClockControl+0x13c>)
 80003dc:	4293      	cmp	r3, r2
 80003de:	d105      	bne.n	80003ec <GPIO_PeriClockControl+0x118>
			GPIOH_PCLK_DI();
 80003e0:	4b06      	ldr	r3, [pc, #24]	; (80003fc <GPIO_PeriClockControl+0x128>)
 80003e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003e4:	4a05      	ldr	r2, [pc, #20]	; (80003fc <GPIO_PeriClockControl+0x128>)
 80003e6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80003ea:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003ec:	bf00      	nop
 80003ee:	370c      	adds	r7, #12
 80003f0:	46bd      	mov	sp, r7
 80003f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003f6:	4770      	bx	lr
 80003f8:	40020000 	.word	0x40020000
 80003fc:	40023800 	.word	0x40023800
 8000400:	40020400 	.word	0x40020400
 8000404:	40020800 	.word	0x40020800
 8000408:	40020c00 	.word	0x40020c00
 800040c:	40021000 	.word	0x40021000
 8000410:	40021c00 	.word	0x40021c00

08000414 <GPIO_Init>:
 *
 * @return			- None
 *
 * @Note			- None
 */
void GPIO_Init(GPIO_Handle_t *pGPIOHandle) {
 8000414:	b580      	push	{r7, lr}
 8000416:	b086      	sub	sp, #24
 8000418:	af00      	add	r7, sp, #0
 800041a:	6078      	str	r0, [r7, #4]

	// enable the peri clock
	GPIO_PeriClockControl(pGPIOHandle->pGPIOx, ENABLE);
 800041c:	687b      	ldr	r3, [r7, #4]
 800041e:	681b      	ldr	r3, [r3, #0]
 8000420:	2101      	movs	r1, #1
 8000422:	4618      	mov	r0, r3
 8000424:	f7ff ff56 	bl	80002d4 <GPIO_PeriClockControl>
	uint32_t temp = 0;		// temp register
 8000428:	2300      	movs	r3, #0
 800042a:	617b      	str	r3, [r7, #20]
	// configure the mode of gpio pin
	if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG) {
 800042c:	687b      	ldr	r3, [r7, #4]
 800042e:	795b      	ldrb	r3, [r3, #5]
 8000430:	2b03      	cmp	r3, #3
 8000432:	d81f      	bhi.n	8000474 <GPIO_Init+0x60>
		// non interrupt mode
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode
 8000434:	687b      	ldr	r3, [r7, #4]
 8000436:	795b      	ldrb	r3, [r3, #5]
 8000438:	461a      	mov	r2, r3
				<< (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800043a:	687b      	ldr	r3, [r7, #4]
 800043c:	791b      	ldrb	r3, [r3, #4]
 800043e:	005b      	lsls	r3, r3, #1
 8000440:	fa02 f303 	lsl.w	r3, r2, r3
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode
 8000444:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->MODER &= ~(0x3
 8000446:	687b      	ldr	r3, [r7, #4]
 8000448:	681b      	ldr	r3, [r3, #0]
 800044a:	681a      	ldr	r2, [r3, #0]
				<< pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);	// clearing the bits before setting
 800044c:	687b      	ldr	r3, [r7, #4]
 800044e:	791b      	ldrb	r3, [r3, #4]
 8000450:	4619      	mov	r1, r3
 8000452:	2303      	movs	r3, #3
 8000454:	408b      	lsls	r3, r1
		pGPIOHandle->pGPIOx->MODER &= ~(0x3
 8000456:	43db      	mvns	r3, r3
 8000458:	4619      	mov	r1, r3
 800045a:	687b      	ldr	r3, [r7, #4]
 800045c:	681b      	ldr	r3, [r3, #0]
 800045e:	400a      	ands	r2, r1
 8000460:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp;	// setting the bits
 8000462:	687b      	ldr	r3, [r7, #4]
 8000464:	681b      	ldr	r3, [r3, #0]
 8000466:	6819      	ldr	r1, [r3, #0]
 8000468:	687b      	ldr	r3, [r7, #4]
 800046a:	681b      	ldr	r3, [r3, #0]
 800046c:	697a      	ldr	r2, [r7, #20]
 800046e:	430a      	orrs	r2, r1
 8000470:	601a      	str	r2, [r3, #0]
 8000472:	e083      	b.n	800057c <GPIO_Init+0x168>
	} else {
		// TODO: interrupt mode
		if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT) {
 8000474:	687b      	ldr	r3, [r7, #4]
 8000476:	795b      	ldrb	r3, [r3, #5]
 8000478:	2b04      	cmp	r3, #4
 800047a:	d117      	bne.n	80004ac <GPIO_Init+0x98>
			// configure FTSR
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800047c:	4b8f      	ldr	r3, [pc, #572]	; (80006bc <GPIO_Init+0x2a8>)
 800047e:	68db      	ldr	r3, [r3, #12]
 8000480:	687a      	ldr	r2, [r7, #4]
 8000482:	7912      	ldrb	r2, [r2, #4]
 8000484:	4611      	mov	r1, r2
 8000486:	2201      	movs	r2, #1
 8000488:	408a      	lsls	r2, r1
 800048a:	4611      	mov	r1, r2
 800048c:	4a8b      	ldr	r2, [pc, #556]	; (80006bc <GPIO_Init+0x2a8>)
 800048e:	430b      	orrs	r3, r1
 8000490:	60d3      	str	r3, [r2, #12]
			// clear the RTSR bit
			EXTI->RTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000492:	4b8a      	ldr	r3, [pc, #552]	; (80006bc <GPIO_Init+0x2a8>)
 8000494:	689b      	ldr	r3, [r3, #8]
 8000496:	687a      	ldr	r2, [r7, #4]
 8000498:	7912      	ldrb	r2, [r2, #4]
 800049a:	4611      	mov	r1, r2
 800049c:	2201      	movs	r2, #1
 800049e:	408a      	lsls	r2, r1
 80004a0:	43d2      	mvns	r2, r2
 80004a2:	4611      	mov	r1, r2
 80004a4:	4a85      	ldr	r2, [pc, #532]	; (80006bc <GPIO_Init+0x2a8>)
 80004a6:	400b      	ands	r3, r1
 80004a8:	6093      	str	r3, [r2, #8]
 80004aa:	e035      	b.n	8000518 <GPIO_Init+0x104>

		} else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT) {
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	795b      	ldrb	r3, [r3, #5]
 80004b0:	2b04      	cmp	r3, #4
 80004b2:	d117      	bne.n	80004e4 <GPIO_Init+0xd0>
			// configure RTSR
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80004b4:	4b81      	ldr	r3, [pc, #516]	; (80006bc <GPIO_Init+0x2a8>)
 80004b6:	689b      	ldr	r3, [r3, #8]
 80004b8:	687a      	ldr	r2, [r7, #4]
 80004ba:	7912      	ldrb	r2, [r2, #4]
 80004bc:	4611      	mov	r1, r2
 80004be:	2201      	movs	r2, #1
 80004c0:	408a      	lsls	r2, r1
 80004c2:	4611      	mov	r1, r2
 80004c4:	4a7d      	ldr	r2, [pc, #500]	; (80006bc <GPIO_Init+0x2a8>)
 80004c6:	430b      	orrs	r3, r1
 80004c8:	6093      	str	r3, [r2, #8]
			// clear the RTSR bit
			EXTI->FTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80004ca:	4b7c      	ldr	r3, [pc, #496]	; (80006bc <GPIO_Init+0x2a8>)
 80004cc:	68db      	ldr	r3, [r3, #12]
 80004ce:	687a      	ldr	r2, [r7, #4]
 80004d0:	7912      	ldrb	r2, [r2, #4]
 80004d2:	4611      	mov	r1, r2
 80004d4:	2201      	movs	r2, #1
 80004d6:	408a      	lsls	r2, r1
 80004d8:	43d2      	mvns	r2, r2
 80004da:	4611      	mov	r1, r2
 80004dc:	4a77      	ldr	r2, [pc, #476]	; (80006bc <GPIO_Init+0x2a8>)
 80004de:	400b      	ands	r3, r1
 80004e0:	60d3      	str	r3, [r2, #12]
 80004e2:	e019      	b.n	8000518 <GPIO_Init+0x104>

		} else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT) {
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	795b      	ldrb	r3, [r3, #5]
 80004e8:	2b04      	cmp	r3, #4
 80004ea:	d115      	bne.n	8000518 <GPIO_Init+0x104>
			// configure both
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80004ec:	4b73      	ldr	r3, [pc, #460]	; (80006bc <GPIO_Init+0x2a8>)
 80004ee:	68db      	ldr	r3, [r3, #12]
 80004f0:	687a      	ldr	r2, [r7, #4]
 80004f2:	7912      	ldrb	r2, [r2, #4]
 80004f4:	4611      	mov	r1, r2
 80004f6:	2201      	movs	r2, #1
 80004f8:	408a      	lsls	r2, r1
 80004fa:	4611      	mov	r1, r2
 80004fc:	4a6f      	ldr	r2, [pc, #444]	; (80006bc <GPIO_Init+0x2a8>)
 80004fe:	430b      	orrs	r3, r1
 8000500:	60d3      	str	r3, [r2, #12]
			// clear the RTSR bit
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000502:	4b6e      	ldr	r3, [pc, #440]	; (80006bc <GPIO_Init+0x2a8>)
 8000504:	689b      	ldr	r3, [r3, #8]
 8000506:	687a      	ldr	r2, [r7, #4]
 8000508:	7912      	ldrb	r2, [r2, #4]
 800050a:	4611      	mov	r1, r2
 800050c:	2201      	movs	r2, #1
 800050e:	408a      	lsls	r2, r1
 8000510:	4611      	mov	r1, r2
 8000512:	4a6a      	ldr	r2, [pc, #424]	; (80006bc <GPIO_Init+0x2a8>)
 8000514:	430b      	orrs	r3, r1
 8000516:	6093      	str	r3, [r2, #8]
		}

		// configure gpio port selection in SYSCFG_EXTICR

		uint8_t extiRegisterIndex = (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	791b      	ldrb	r3, [r3, #4]
 800051c:	089b      	lsrs	r3, r3, #2
 800051e:	74fb      	strb	r3, [r7, #19]
				/ 4);
		uint8_t extiBitIndex = (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4);
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	791b      	ldrb	r3, [r3, #4]
 8000524:	f003 0303 	and.w	r3, r3, #3
 8000528:	74bb      	strb	r3, [r7, #18]

		uint8_t portcode = GPIO_BASE_ADDR_TO_CODE(pGPIOHandle->pGPIOx);
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	681b      	ldr	r3, [r3, #0]
 800052e:	4a64      	ldr	r2, [pc, #400]	; (80006c0 <GPIO_Init+0x2ac>)
 8000530:	4293      	cmp	r3, r2
 8000532:	d006      	beq.n	8000542 <GPIO_Init+0x12e>
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	681b      	ldr	r3, [r3, #0]
 8000538:	4a62      	ldr	r2, [pc, #392]	; (80006c4 <GPIO_Init+0x2b0>)
 800053a:	4293      	cmp	r3, r2
 800053c:	d101      	bne.n	8000542 <GPIO_Init+0x12e>
 800053e:	2301      	movs	r3, #1
 8000540:	e000      	b.n	8000544 <GPIO_Init+0x130>
 8000542:	2300      	movs	r3, #0
 8000544:	747b      	strb	r3, [r7, #17]

		SYSCFG_PCLK_EN();
 8000546:	4b60      	ldr	r3, [pc, #384]	; (80006c8 <GPIO_Init+0x2b4>)
 8000548:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800054a:	4a5f      	ldr	r2, [pc, #380]	; (80006c8 <GPIO_Init+0x2b4>)
 800054c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000550:	6453      	str	r3, [r2, #68]	; 0x44
		SYSCFG->EXTICR[extiRegisterIndex] = portcode << (extiBitIndex * 4);
 8000552:	7c7a      	ldrb	r2, [r7, #17]
 8000554:	7cbb      	ldrb	r3, [r7, #18]
 8000556:	009b      	lsls	r3, r3, #2
 8000558:	fa02 f103 	lsl.w	r1, r2, r3
 800055c:	4a5b      	ldr	r2, [pc, #364]	; (80006cc <GPIO_Init+0x2b8>)
 800055e:	7cfb      	ldrb	r3, [r7, #19]
 8000560:	3302      	adds	r3, #2
 8000562:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		// enable the exti interrupt delivery using IMR
		EXTI->IMR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000566:	4b55      	ldr	r3, [pc, #340]	; (80006bc <GPIO_Init+0x2a8>)
 8000568:	681b      	ldr	r3, [r3, #0]
 800056a:	687a      	ldr	r2, [r7, #4]
 800056c:	7912      	ldrb	r2, [r2, #4]
 800056e:	4611      	mov	r1, r2
 8000570:	2201      	movs	r2, #1
 8000572:	408a      	lsls	r2, r1
 8000574:	4611      	mov	r1, r2
 8000576:	4a51      	ldr	r2, [pc, #324]	; (80006bc <GPIO_Init+0x2a8>)
 8000578:	430b      	orrs	r3, r1
 800057a:	6013      	str	r3, [r2, #0]
	}

	temp = 0;
 800057c:	2300      	movs	r3, #0
 800057e:	617b      	str	r3, [r7, #20]

	// configure speed
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	799b      	ldrb	r3, [r3, #6]
 8000584:	461a      	mov	r2, r3
			<< (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	791b      	ldrb	r3, [r3, #4]
 800058a:	005b      	lsls	r3, r3, #1
 800058c:	fa02 f303 	lsl.w	r3, r2, r3
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed
 8000590:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDR &= ~(0x3
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	681b      	ldr	r3, [r3, #0]
 8000596:	689a      	ldr	r2, [r3, #8]
			<< pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);	// clearing the bits before setting
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	791b      	ldrb	r3, [r3, #4]
 800059c:	4619      	mov	r1, r3
 800059e:	2303      	movs	r3, #3
 80005a0:	408b      	lsls	r3, r1
	pGPIOHandle->pGPIOx->OSPEEDR &= ~(0x3
 80005a2:	43db      	mvns	r3, r3
 80005a4:	4619      	mov	r1, r3
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	681b      	ldr	r3, [r3, #0]
 80005aa:	400a      	ands	r2, r1
 80005ac:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;	// set
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	681b      	ldr	r3, [r3, #0]
 80005b2:	6899      	ldr	r1, [r3, #8]
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	697a      	ldr	r2, [r7, #20]
 80005ba:	430a      	orrs	r2, r1
 80005bc:	609a      	str	r2, [r3, #8]
	temp = 0;
 80005be:	2300      	movs	r3, #0
 80005c0:	617b      	str	r3, [r7, #20]

	// conf pupd settings
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	79db      	ldrb	r3, [r3, #7]
 80005c6:	461a      	mov	r2, r3
			<< (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	791b      	ldrb	r3, [r3, #4]
 80005cc:	005b      	lsls	r3, r3, #1
 80005ce:	fa02 f303 	lsl.w	r3, r2, r3
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl
 80005d2:	617b      	str	r3, [r7, #20]

	pGPIOHandle->pGPIOx->PUPDR &= ~(0x3
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	681b      	ldr	r3, [r3, #0]
 80005d8:	68da      	ldr	r2, [r3, #12]
			<< pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);	// clearing the bits before setting
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	791b      	ldrb	r3, [r3, #4]
 80005de:	4619      	mov	r1, r3
 80005e0:	2303      	movs	r3, #3
 80005e2:	408b      	lsls	r3, r1
	pGPIOHandle->pGPIOx->PUPDR &= ~(0x3
 80005e4:	43db      	mvns	r3, r3
 80005e6:	4619      	mov	r1, r3
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	400a      	ands	r2, r1
 80005ee:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;	// set
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	681b      	ldr	r3, [r3, #0]
 80005f4:	68d9      	ldr	r1, [r3, #12]
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	681b      	ldr	r3, [r3, #0]
 80005fa:	697a      	ldr	r2, [r7, #20]
 80005fc:	430a      	orrs	r2, r1
 80005fe:	60da      	str	r2, [r3, #12]

	temp = 0;
 8000600:	2300      	movs	r3, #0
 8000602:	617b      	str	r3, [r7, #20]

	// conf op type
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	7a1b      	ldrb	r3, [r3, #8]
 8000608:	461a      	mov	r2, r3
			<< (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	791b      	ldrb	r3, [r3, #4]
 800060e:	fa02 f303 	lsl.w	r3, r2, r3
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType
 8000612:	617b      	str	r3, [r7, #20]

	pGPIOHandle->pGPIOx->OTYPER &= ~(0x1
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	685a      	ldr	r2, [r3, #4]
			<< pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);	// clearing the bits before setting
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	791b      	ldrb	r3, [r3, #4]
 800061e:	4619      	mov	r1, r3
 8000620:	2301      	movs	r3, #1
 8000622:	408b      	lsls	r3, r1
	pGPIOHandle->pGPIOx->OTYPER &= ~(0x1
 8000624:	43db      	mvns	r3, r3
 8000626:	4619      	mov	r1, r3
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	400a      	ands	r2, r1
 800062e:	605a      	str	r2, [r3, #4]

	pGPIOHandle->pGPIOx->OTYPER |= temp;
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	6859      	ldr	r1, [r3, #4]
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	697a      	ldr	r2, [r7, #20]
 800063c:	430a      	orrs	r2, r1
 800063e:	605a      	str	r2, [r3, #4]
	temp = 0;
 8000640:	2300      	movs	r3, #0
 8000642:	617b      	str	r3, [r7, #20]

	// conf alt functionality
	if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALT_FUN) {
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	795b      	ldrb	r3, [r3, #5]
 8000648:	2b02      	cmp	r3, #2
 800064a:	d131      	bne.n	80006b0 <GPIO_Init+0x29c>
		// TODO:
		uint8_t afrIndex = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8;
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	791b      	ldrb	r3, [r3, #4]
 8000650:	08db      	lsrs	r3, r3, #3
 8000652:	743b      	strb	r3, [r7, #16]
		uint8_t bitIndex = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 8;
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	791b      	ldrb	r3, [r3, #4]
 8000658:	f003 0307 	and.w	r3, r3, #7
 800065c:	73fb      	strb	r3, [r7, #15]

		pGPIOHandle->pGPIOx->AFR[afrIndex] &= ~(0xF << (4 * bitIndex));	// clear
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	7c3a      	ldrb	r2, [r7, #16]
 8000664:	3208      	adds	r2, #8
 8000666:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800066a:	7bfb      	ldrb	r3, [r7, #15]
 800066c:	009b      	lsls	r3, r3, #2
 800066e:	220f      	movs	r2, #15
 8000670:	fa02 f303 	lsl.w	r3, r2, r3
 8000674:	43db      	mvns	r3, r3
 8000676:	4618      	mov	r0, r3
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	681b      	ldr	r3, [r3, #0]
 800067c:	7c3a      	ldrb	r2, [r7, #16]
 800067e:	4001      	ands	r1, r0
 8000680:	3208      	adds	r2, #8
 8000682:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

		pGPIOHandle->pGPIOx->AFR[afrIndex] |=
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	7c3a      	ldrb	r2, [r7, #16]
 800068c:	3208      	adds	r2, #8
 800068e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
				pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	7a5b      	ldrb	r3, [r3, #9]
 8000696:	461a      	mov	r2, r3
						<< (4 * bitIndex); // set
 8000698:	7bfb      	ldrb	r3, [r7, #15]
 800069a:	009b      	lsls	r3, r3, #2
 800069c:	fa02 f303 	lsl.w	r3, r2, r3
 80006a0:	4618      	mov	r0, r3
		pGPIOHandle->pGPIOx->AFR[afrIndex] |=
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	681b      	ldr	r3, [r3, #0]
 80006a6:	7c3a      	ldrb	r2, [r7, #16]
 80006a8:	4301      	orrs	r1, r0
 80006aa:	3208      	adds	r2, #8
 80006ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}

	temp = 0;
 80006b0:	2300      	movs	r3, #0
 80006b2:	617b      	str	r3, [r7, #20]
}
 80006b4:	bf00      	nop
 80006b6:	3718      	adds	r7, #24
 80006b8:	46bd      	mov	sp, r7
 80006ba:	bd80      	pop	{r7, pc}
 80006bc:	40013c00 	.word	0x40013c00
 80006c0:	40020000 	.word	0x40020000
 80006c4:	40020400 	.word	0x40020400
 80006c8:	40023800 	.word	0x40023800
 80006cc:	40013800 	.word	0x40013800

080006d0 <GPIO_ToggleOutputPin>:
 *
 * @return			- None
 *
 * @Note			- None
 */
void GPIO_ToggleOutputPin(GPIO_RegDef_t *pGPIOx, uint8_t PinNumber) {
 80006d0:	b480      	push	{r7}
 80006d2:	b083      	sub	sp, #12
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	6078      	str	r0, [r7, #4]
 80006d8:	460b      	mov	r3, r1
 80006da:	70fb      	strb	r3, [r7, #3]
	pGPIOx->ODR ^= (1 << PinNumber);
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	695b      	ldr	r3, [r3, #20]
 80006e0:	78fa      	ldrb	r2, [r7, #3]
 80006e2:	2101      	movs	r1, #1
 80006e4:	fa01 f202 	lsl.w	r2, r1, r2
 80006e8:	405a      	eors	r2, r3
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	615a      	str	r2, [r3, #20]
}
 80006ee:	bf00      	nop
 80006f0:	370c      	adds	r7, #12
 80006f2:	46bd      	mov	sp, r7
 80006f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f8:	4770      	bx	lr
	...

080006fc <__libc_init_array>:
 80006fc:	b570      	push	{r4, r5, r6, lr}
 80006fe:	4d0d      	ldr	r5, [pc, #52]	; (8000734 <__libc_init_array+0x38>)
 8000700:	4c0d      	ldr	r4, [pc, #52]	; (8000738 <__libc_init_array+0x3c>)
 8000702:	1b64      	subs	r4, r4, r5
 8000704:	10a4      	asrs	r4, r4, #2
 8000706:	2600      	movs	r6, #0
 8000708:	42a6      	cmp	r6, r4
 800070a:	d109      	bne.n	8000720 <__libc_init_array+0x24>
 800070c:	4d0b      	ldr	r5, [pc, #44]	; (800073c <__libc_init_array+0x40>)
 800070e:	4c0c      	ldr	r4, [pc, #48]	; (8000740 <__libc_init_array+0x44>)
 8000710:	f000 f818 	bl	8000744 <_init>
 8000714:	1b64      	subs	r4, r4, r5
 8000716:	10a4      	asrs	r4, r4, #2
 8000718:	2600      	movs	r6, #0
 800071a:	42a6      	cmp	r6, r4
 800071c:	d105      	bne.n	800072a <__libc_init_array+0x2e>
 800071e:	bd70      	pop	{r4, r5, r6, pc}
 8000720:	f855 3b04 	ldr.w	r3, [r5], #4
 8000724:	4798      	blx	r3
 8000726:	3601      	adds	r6, #1
 8000728:	e7ee      	b.n	8000708 <__libc_init_array+0xc>
 800072a:	f855 3b04 	ldr.w	r3, [r5], #4
 800072e:	4798      	blx	r3
 8000730:	3601      	adds	r6, #1
 8000732:	e7f2      	b.n	800071a <__libc_init_array+0x1e>
 8000734:	0800075c 	.word	0x0800075c
 8000738:	0800075c 	.word	0x0800075c
 800073c:	0800075c 	.word	0x0800075c
 8000740:	08000760 	.word	0x08000760

08000744 <_init>:
 8000744:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000746:	bf00      	nop
 8000748:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800074a:	bc08      	pop	{r3}
 800074c:	469e      	mov	lr, r3
 800074e:	4770      	bx	lr

08000750 <_fini>:
 8000750:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000752:	bf00      	nop
 8000754:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000756:	bc08      	pop	{r3}
 8000758:	469e      	mov	lr, r3
 800075a:	4770      	bx	lr
