// Seed: 2152893608
module module_0 (
    output uwire id_0
);
  assign module_1.id_11 = 0;
endmodule
module module_1 (
    input  wand  id_0,
    output wire  id_1,
    output uwire id_2,
    input  uwire id_3,
    output tri   id_4,
    output wor   id_5,
    input  wor   id_6
);
  assign id_4 = id_0;
  wire id_8, id_9;
  module_0 modCall_1 (id_4);
  wire id_10;
  assign id_8 = id_8;
  always $display;
  wor id_11;
  assign id_2 = 1 - "";
  assign id_5 = id_11;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_10 = -1;
  wire id_11;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  input wire id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  module_2 modCall_1 (
      id_6,
      id_12,
      id_3,
      id_10,
      id_10,
      id_4,
      id_12,
      id_10,
      id_10,
      id_4
  );
  assign modCall_1.id_10 = 0;
endmodule
