

================================================================
== Vitis HLS Report for 'resize_1_9_2160_3840_720_720_1_9_s'
================================================================
* Date:           Wed Jun 29 08:15:34 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pp_pipeline_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max    | min |   max   |   Type  |
    +---------+---------+----------+-----------+-----+---------+---------+
    |      176|  8381116|  0.587 us|  27.934 ms|  176|  8381116|       no|
    +---------+---------+----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+----------------------------------------------+---------+---------+----------+-----------+-----+---------+---------+
        |                                                        |                                              |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
        |                        Instance                        |                    Module                    |   min   |   max   |    min   |    max    | min |   max   |   Type  |
        +--------------------------------------------------------+----------------------------------------------+---------+---------+----------+-----------+-----+---------+---------+
        |grp_resizeNNBilinear_9_2160_3840_1_720_720_1_9_s_fu_82  |resizeNNBilinear_9_2160_3840_1_720_720_1_9_s  |      175|  8381115|  0.583 us|  27.934 ms|  175|  8381115|       no|
        +--------------------------------------------------------+----------------------------------------------+---------+---------+----------+-----------+-----+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       18|    16|    5290|    4441|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      59|    -|
|Register         |        -|     -|       4|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       18|    16|    5294|    4502|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        6|     1|       2|       3|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+
    |                        Instance                        |                    Module                    | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+
    |grp_resizeNNBilinear_9_2160_3840_1_720_720_1_9_s_fu_82  |resizeNNBilinear_9_2160_3840_1_720_720_1_9_s  |       18|  16|  5290|  4441|    0|
    +--------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+
    |Total                                                   |                                              |       18|  16|  5290|  4441|    0|
    +--------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  14|          3|    1|          3|
    |ap_done                      |   9|          2|    1|          2|
    |resize_out_mat_cols_c_blk_n  |   9|          2|    1|          2|
    |resize_out_mat_data84_write  |   9|          2|    1|          2|
    |resize_out_mat_rows_c_blk_n  |   9|          2|    1|          2|
    |rgb_mat_data83_read          |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  59|         13|    6|         13|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+---+----+-----+-----------+
    |                                 Name                                | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                            |  2|   0|    2|          0|
    |ap_done_reg                                                          |  1|   0|    1|          0|
    |grp_resizeNNBilinear_9_2160_3840_1_720_720_1_9_s_fu_82_ap_start_reg  |  1|   0|    1|          0|
    +---------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                |  4|   0|    4|          0|
    +---------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+--------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                                |   in|    1|  ap_ctrl_hs|  resize<1, 9, 2160, 3840, 720, 720, 1, 9>|  return value|
|ap_rst                                |   in|    1|  ap_ctrl_hs|  resize<1, 9, 2160, 3840, 720, 720, 1, 9>|  return value|
|ap_start                              |   in|    1|  ap_ctrl_hs|  resize<1, 9, 2160, 3840, 720, 720, 1, 9>|  return value|
|ap_done                               |  out|    1|  ap_ctrl_hs|  resize<1, 9, 2160, 3840, 720, 720, 1, 9>|  return value|
|ap_continue                           |   in|    1|  ap_ctrl_hs|  resize<1, 9, 2160, 3840, 720, 720, 1, 9>|  return value|
|ap_idle                               |  out|    1|  ap_ctrl_hs|  resize<1, 9, 2160, 3840, 720, 720, 1, 9>|  return value|
|ap_ready                              |  out|    1|  ap_ctrl_hs|  resize<1, 9, 2160, 3840, 720, 720, 1, 9>|  return value|
|p_read                                |   in|   32|     ap_none|                                    p_read|        scalar|
|p_read1                               |   in|   32|     ap_none|                                   p_read1|        scalar|
|rgb_mat_data83_dout                   |   in|   24|     ap_fifo|                            rgb_mat_data83|       pointer|
|rgb_mat_data83_num_data_valid         |   in|    2|     ap_fifo|                            rgb_mat_data83|       pointer|
|rgb_mat_data83_fifo_cap               |   in|    2|     ap_fifo|                            rgb_mat_data83|       pointer|
|rgb_mat_data83_empty_n                |   in|    1|     ap_fifo|                            rgb_mat_data83|       pointer|
|rgb_mat_data83_read                   |  out|    1|     ap_fifo|                            rgb_mat_data83|       pointer|
|p_read2                               |   in|   32|     ap_none|                                   p_read2|        scalar|
|p_read3                               |   in|   32|     ap_none|                                   p_read3|        scalar|
|resize_out_mat_data84_din             |  out|   24|     ap_fifo|                     resize_out_mat_data84|       pointer|
|resize_out_mat_data84_num_data_valid  |   in|    2|     ap_fifo|                     resize_out_mat_data84|       pointer|
|resize_out_mat_data84_fifo_cap        |   in|    2|     ap_fifo|                     resize_out_mat_data84|       pointer|
|resize_out_mat_data84_full_n          |   in|    1|     ap_fifo|                     resize_out_mat_data84|       pointer|
|resize_out_mat_data84_write           |  out|    1|     ap_fifo|                     resize_out_mat_data84|       pointer|
|resize_out_mat_rows_c_din             |  out|   32|     ap_fifo|                     resize_out_mat_rows_c|       pointer|
|resize_out_mat_rows_c_num_data_valid  |   in|    2|     ap_fifo|                     resize_out_mat_rows_c|       pointer|
|resize_out_mat_rows_c_fifo_cap        |   in|    2|     ap_fifo|                     resize_out_mat_rows_c|       pointer|
|resize_out_mat_rows_c_full_n          |   in|    1|     ap_fifo|                     resize_out_mat_rows_c|       pointer|
|resize_out_mat_rows_c_write           |  out|    1|     ap_fifo|                     resize_out_mat_rows_c|       pointer|
|resize_out_mat_cols_c_din             |  out|   32|     ap_fifo|                     resize_out_mat_cols_c|       pointer|
|resize_out_mat_cols_c_num_data_valid  |   in|    2|     ap_fifo|                     resize_out_mat_cols_c|       pointer|
|resize_out_mat_cols_c_fifo_cap        |   in|    2|     ap_fifo|                     resize_out_mat_cols_c|       pointer|
|resize_out_mat_cols_c_full_n          |   in|    1|     ap_fifo|                     resize_out_mat_cols_c|       pointer|
|resize_out_mat_cols_c_write           |  out|    1|     ap_fifo|                     resize_out_mat_cols_c|       pointer|
+--------------------------------------+-----+-----+------------+------------------------------------------+--------------+

