#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Mon Mar 29 15:56:55 2021
# Process ID: 9388
# Current directory: D:/Verilog/LennaTest/ImageProcessing
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11148 D:\Verilog\LennaTest\ImageProcessing\ImageProcessing.xpr
# Log file: D:/Verilog/LennaTest/ImageProcessing/vivado.log
# Journal file: D:/Verilog/LennaTest/ImageProcessing\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Verilog/LennaTest/ImageProcessing/ImageProcessing.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
import_files -norecurse {D:/Verilog/LennaTest/vgainterface.srcs/sources_1/new/imageControl.v D:/Verilog/LennaTest/vgainterface.srcs/sources_1/new/conv.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
close [ open D:/Verilog/LennaTest/ImageProcessing/ImageProcessing.srcs/sources_1/new/imageProcessTop.v w ]
add_files D:/Verilog/LennaTest/ImageProcessing/ImageProcessing.srcs/sources_1/new/imageProcessTop.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.1 -module_name outputBuffer
set_property -dict [list CONFIG.INTERFACE_TYPE {AXI_STREAM} CONFIG.TUSER_WIDTH {0} CONFIG.Input_Depth_axis {16} CONFIG.Programmable_Full_Type_axis {Single_Programmable_Full_Threshold_Constant} CONFIG.Full_Threshold_Assert_Value_axis {8} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {1} CONFIG.FIFO_Implementation_wach {Common_Clock_Distributed_RAM} CONFIG.Full_Threshold_Assert_Value_wach {15} CONFIG.Empty_Threshold_Assert_Value_wach {14} CONFIG.FIFO_Implementation_wrch {Common_Clock_Distributed_RAM} CONFIG.Full_Threshold_Assert_Value_wrch {15} CONFIG.Empty_Threshold_Assert_Value_wrch {14} CONFIG.FIFO_Implementation_rach {Common_Clock_Distributed_RAM} CONFIG.Full_Threshold_Assert_Value_rach {15} CONFIG.Empty_Threshold_Assert_Value_rach {14} CONFIG.Empty_Threshold_Assert_Value_axis {14}] [get_ips outputBuffer]
generate_target {instantiation_template} [get_files d:/Verilog/LennaTest/ImageProcessing/ImageProcessing.srcs/sources_1/ip/outputBuffer/outputBuffer.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/Verilog/LennaTest/ImageProcessing/ImageProcessing.srcs/sources_1/ip/outputBuffer/outputBuffer.xci]
export_ip_user_files -of_objects [get_files d:/Verilog/LennaTest/ImageProcessing/ImageProcessing.srcs/sources_1/ip/outputBuffer/outputBuffer.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Verilog/LennaTest/ImageProcessing/ImageProcessing.srcs/sources_1/ip/outputBuffer/outputBuffer.xci]
launch_run -jobs 6 outputBuffer_synth_1
export_simulation -of_objects [get_files d:/Verilog/LennaTest/ImageProcessing/ImageProcessing.srcs/sources_1/ip/outputBuffer/outputBuffer.xci] -directory D:/Verilog/LennaTest/ImageProcessing/ImageProcessing.ip_user_files/sim_scripts -ip_user_files_dir D:/Verilog/LennaTest/ImageProcessing/ImageProcessing.ip_user_files -ipstatic_source_dir D:/Verilog/LennaTest/ImageProcessing/ImageProcessing.ip_user_files/ipstatic -force -quiet
ipx::package_project -root_dir D:/Verilog/LennaTest/ImageProcessing/ImageProcessing.srcs/sources_1 -vendor xilinx.com -library user -taxonomy /UserIP
set_property name imageProcess [ipx::current_core]
set_property display_name imageProcess_v1_0 [ipx::current_core]
set_property description imageProcess_v1_0 [ipx::current_core]
set_property description {IP for the nebrihood} [ipx::current_core]
set_property description {IP for the neighborhood} [ipx::current_core]
set_property description {IP for the neighborhood image processing} [ipx::current_core]
ipx::add_bus_interface m_axis [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:axis_rtl:1.0 [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:axis:1.0 [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
ipx::add_port_map TDATA [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property physical_name o_data [ipx::get_port_maps TDATA -of_objects [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TVALID [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property physical_name o_data_ready [ipx::get_port_maps TVALID -of_objects [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TREADY [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property physical_name i_data_ready [ipx::get_port_maps TREADY -of_objects [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]]
ipx::add_bus_interface s_asix [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:axis_rtl:1.0 [ipx::get_bus_interfaces s_asix -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:axis:1.0 [ipx::get_bus_interfaces s_asix -of_objects [ipx::current_core]]
ipx::add_port_map TDATA [ipx::get_bus_interfaces s_asix -of_objects [ipx::current_core]]
set_property physical_name i_data [ipx::get_port_maps TDATA -of_objects [ipx::get_bus_interfaces s_asix -of_objects [ipx::current_core]]]
ipx::add_port_map TVALID [ipx::get_bus_interfaces s_asix -of_objects [ipx::current_core]]
set_property physical_name i_data_valid [ipx::get_port_maps TVALID -of_objects [ipx::get_bus_interfaces s_asix -of_objects [ipx::current_core]]]
ipx::add_port_map TREADY [ipx::get_bus_interfaces s_asix -of_objects [ipx::current_core]]
set_property physical_name o_data_ready [ipx::get_port_maps TREADY -of_objects [ipx::get_bus_interfaces s_asix -of_objects [ipx::current_core]]]
ipx::add_bus_parameter ASSOCIATE_BUSIF [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]
set_property name ASSOCIATED_BUSIF [ipx::get_bus_parameters ASSOCIATE_BUSIF -of_objects [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]]
set_property value m_asix:s_asix [ipx::get_bus_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]]
set_property value m_axis:s_asix [ipx::get_bus_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]]
set_property name s_axis [ipx::get_bus_interfaces s_asix -of_objects [ipx::current_core]]
set_property value m_axis:s_axis [ipx::get_bus_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]]
set_property physical_name o_data_valid [ipx::get_port_maps TVALID -of_objects [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  {d:/Verilog/LennaTest/ImageProcessing/ImageProcessing.srcs/sources_1 d:/Xilinx/vivado-library-master} [current_project]
update_ip_catalog
file mkdir D:/Verilog/LennaTest/ImageProcessing/ImageProcessing.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Verilog/LennaTest/ImageProcessing/ImageProcessing.srcs/sim_1/new/tb.v w ]
add_files -fileset sim_1 D:/Verilog/LennaTest/ImageProcessing/ImageProcessing.srcs/sim_1/new/tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
source tb.tcl
restart
run all
restart
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 us
resta
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run all
restart
run 10 us
run all
rest
run 10 us
run all
rest
run all
resta
restart
run 10 us
run all
restart
run all
restart
run all
rest
run all
rest
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run all
rest
close_sim
launch_simulation
source tb.tcl
restart
run all
restart
run 10 us
restart
run 10 us
restart
restart
restart
restart
close_sim
launch_simulation
source tb.tcl
restart
restart
run 10 us
run all
restart
run 10 us
run 10 us
run all
restart
restart
restart
restart
restart
close_sim
launch_simulation
source tb.tcl
restart
run 10 us
restart
run 10 us
restart
run 10 us
close_sim
launch_simulation
source tb.tcl
restart
run 10 us
run all
rest
run all
restart
restart all
close_sim
launch_simulation
source tb.tcl
restart
run all
restart -help
close_sim
launch_simulation
source tb.tcl
resta
run all
close_sim
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/Verilog/LennaTest/ImageProcessing/ImageProcessing.srcs/sources_1
