Search.setIndex({docnames:["auto_basic/display_hierarchical_netlist","auto_basic/display_info","auto_basic/group_ungroup_cells","auto_basic/index","auto_basic/merge_instance","auto_basic/merge_multiple_instances","auto_basic/partitioning_experiments","auto_basic/wire_feedthrough","auto_openfpga_basic/01_fpga_arch_parse","auto_openfpga_basic/02_fpga_basic_elements","auto_openfpga_basic/03_initial_placement","auto_openfpga_basic/04_fpga_grid_generation","auto_openfpga_basic/05_fpga_instance_name","auto_openfpga_basic/07_FloorplanHeterogeneousDesign01","auto_openfpga_basic/08_grid_floor_plan_example","auto_openfpga_basic/index","auto_openfpga_basic/rename_modules","auto_openfpga_clock_tree/01_connection_patterns","auto_openfpga_clock_tree/02_create_htree","auto_openfpga_clock_tree/03_create_htree","auto_openfpga_clock_tree/04_create_clock_tree","auto_openfpga_clock_tree/05_clock_tree_insertion","auto_openfpga_clock_tree/06_reset_feedthrough","auto_openfpga_clock_tree/07_clock_tree_example1","auto_openfpga_clock_tree/08_clock_tree_example2","auto_openfpga_clock_tree/09_clock_tree_example3","auto_openfpga_clock_tree/09_clock_tree_example4","auto_openfpga_clock_tree/index","auto_openfpga_config_chain/configuration_chain","auto_openfpga_config_chain/extract_configuration_order","auto_openfpga_config_chain/index","auto_openfpga_rendering/01_floorplan_rendering","auto_openfpga_rendering/02_render_routing_box","auto_openfpga_rendering/03_render_edge_routing_box","auto_openfpga_rendering/index","auto_openfpga_tiling/01_netlist_to_graph","auto_openfpga_tiling/02_switch_partition_01","auto_openfpga_tiling/03_switch_partition_02","auto_openfpga_tiling/04_switch_partition_03","auto_openfpga_tiling/05_module_partition","auto_openfpga_tiling/06_generic_tiling_part1","auto_openfpga_tiling/06_generic_tiling_part2","auto_openfpga_tiling/07_FloorplanDesign01","auto_openfpga_tiling/08_area_optimized_tiles","auto_openfpga_tiling/index","auto_sample_verilog/basic_hierarchy","auto_sample_verilog/grid_example","auto_sample_verilog/index","auto_sample_verilog/nested_hierarchy","auto_sample_verilog/square_grid","developers/index","example","index","introduction/install","introduction/tutorial","reference/classes/bundle","reference/classes/cable","reference/classes/definition","reference/classes/element","reference/classes/index","reference/classes/innerpin","reference/classes/instance","reference/classes/library","reference/classes/outerpin","reference/classes/pin","reference/classes/port","reference/classes/wire","reference/index","reference/openfpga/Tile01/bottom-left-tile","reference/openfpga/Tile01/bottom-right-tile","reference/openfpga/Tile01/bottom-tile","reference/openfpga/Tile01/left-tile","reference/openfpga/Tile01/right-tile","reference/openfpga/Tile01/tile","reference/openfpga/Tile01/top-left-tile","reference/openfpga/Tile01/top-right-tile","reference/openfpga/Tile01/top-tile","reference/openfpga/base","reference/openfpga/index","reference/openfpga/routing_render","reference/openfpga/tile01","reference/utility/generated/util.ConnectPoint","reference/utility/generated/util.ConnectPointList","reference/utility/generated/util.ConnectionPattern","reference/utility/generated/util.FPGAGridGen","reference/utility/generated/util.FloorPlanViz","reference/utility/generated/util.GridFloorplanGen","reference/utility/generated/util.OpenFPGA","reference/utility/generated/util.OpenFPGA_Arch","reference/utility/generated/util.OpenFPGA_Config_Generator","reference/utility/generated/util.OpenFPGA_Placement_Generator","reference/utility/generated/util.OpenFPGA_Tile_Generator","reference/utility/generated/util.RoutingRender","reference/utility/generated/util.Tile01","reference/utility/generated/util.cb_renderer","reference/utility/generated/util.config_chain_01","reference/utility/generated/util.config_chain_simple","reference/utility/generated/util.get_attr","reference/utility/generated/util.get_names","reference/utility/generated/util.initial_placement","reference/utility/generated/util.prepare_graph_from_nx","reference/utility/generated/util.run_metis","reference/utility/generated/util.sb_renderer","reference/utility/generated/util.write_metis_graph","reference/utility/index","reference/visualization/architecture_visualizer","reference/visualization/floorplan_visualizer","reference/visualization/index","sample_netlist","tests/index"],envversion:{"sphinx.domains.c":2,"sphinx.domains.changeset":1,"sphinx.domains.citation":1,"sphinx.domains.cpp":4,"sphinx.domains.index":1,"sphinx.domains.javascript":2,"sphinx.domains.math":2,"sphinx.domains.python":3,"sphinx.domains.rst":2,"sphinx.domains.std":2,"sphinx.ext.intersphinx":1,"sphinx.ext.todo":2,"sphinx.ext.viewcode":1,sphinx:56},filenames:["auto_basic/display_hierarchical_netlist.rst","auto_basic/display_info.rst","auto_basic/group_ungroup_cells.rst","auto_basic/index.rst","auto_basic/merge_instance.rst","auto_basic/merge_multiple_instances.rst","auto_basic/partitioning_experiments.rst","auto_basic/wire_feedthrough.rst","auto_openfpga_basic/01_fpga_arch_parse.rst","auto_openfpga_basic/02_fpga_basic_elements.rst","auto_openfpga_basic/03_initial_placement.rst","auto_openfpga_basic/04_fpga_grid_generation.rst","auto_openfpga_basic/05_fpga_instance_name.rst","auto_openfpga_basic/07_FloorplanHeterogeneousDesign01.rst","auto_openfpga_basic/08_grid_floor_plan_example.rst","auto_openfpga_basic/index.rst","auto_openfpga_basic/rename_modules.rst","auto_openfpga_clock_tree/01_connection_patterns.rst","auto_openfpga_clock_tree/02_create_htree.rst","auto_openfpga_clock_tree/03_create_htree.rst","auto_openfpga_clock_tree/04_create_clock_tree.rst","auto_openfpga_clock_tree/05_clock_tree_insertion.rst","auto_openfpga_clock_tree/06_reset_feedthrough.rst","auto_openfpga_clock_tree/07_clock_tree_example1.rst","auto_openfpga_clock_tree/08_clock_tree_example2.rst","auto_openfpga_clock_tree/09_clock_tree_example3.rst","auto_openfpga_clock_tree/09_clock_tree_example4.rst","auto_openfpga_clock_tree/index.rst","auto_openfpga_config_chain/configuration_chain.rst","auto_openfpga_config_chain/extract_configuration_order.rst","auto_openfpga_config_chain/index.rst","auto_openfpga_rendering/01_floorplan_rendering.rst","auto_openfpga_rendering/02_render_routing_box.rst","auto_openfpga_rendering/03_render_edge_routing_box.rst","auto_openfpga_rendering/index.rst","auto_openfpga_tiling/01_netlist_to_graph.rst","auto_openfpga_tiling/02_switch_partition_01.rst","auto_openfpga_tiling/03_switch_partition_02.rst","auto_openfpga_tiling/04_switch_partition_03.rst","auto_openfpga_tiling/05_module_partition.rst","auto_openfpga_tiling/06_generic_tiling_part1.rst","auto_openfpga_tiling/06_generic_tiling_part2.rst","auto_openfpga_tiling/07_FloorplanDesign01.rst","auto_openfpga_tiling/08_area_optimized_tiles.rst","auto_openfpga_tiling/index.rst","auto_sample_verilog/basic_hierarchy.rst","auto_sample_verilog/grid_example.rst","auto_sample_verilog/index.rst","auto_sample_verilog/nested_hierarchy.rst","auto_sample_verilog/square_grid.rst","developers/index.rst","example.rst","index.rst","introduction/install.rst","introduction/tutorial.rst","reference/classes/bundle.rst","reference/classes/cable.rst","reference/classes/definition.rst","reference/classes/element.rst","reference/classes/index.rst","reference/classes/innerpin.rst","reference/classes/instance.rst","reference/classes/library.rst","reference/classes/outerpin.rst","reference/classes/pin.rst","reference/classes/port.rst","reference/classes/wire.rst","reference/index.rst","reference/openfpga/Tile01/bottom-left-tile.rst","reference/openfpga/Tile01/bottom-right-tile.rst","reference/openfpga/Tile01/bottom-tile.rst","reference/openfpga/Tile01/left-tile.rst","reference/openfpga/Tile01/right-tile.rst","reference/openfpga/Tile01/tile.rst","reference/openfpga/Tile01/top-left-tile.rst","reference/openfpga/Tile01/top-right-tile.rst","reference/openfpga/Tile01/top-tile.rst","reference/openfpga/base.rst","reference/openfpga/index.rst","reference/openfpga/routing_render.rst","reference/openfpga/tile01.rst","reference/utility/generated/util.ConnectPoint.rst","reference/utility/generated/util.ConnectPointList.rst","reference/utility/generated/util.ConnectionPattern.rst","reference/utility/generated/util.FPGAGridGen.rst","reference/utility/generated/util.FloorPlanViz.rst","reference/utility/generated/util.GridFloorplanGen.rst","reference/utility/generated/util.OpenFPGA.rst","reference/utility/generated/util.OpenFPGA_Arch.rst","reference/utility/generated/util.OpenFPGA_Config_Generator.rst","reference/utility/generated/util.OpenFPGA_Placement_Generator.rst","reference/utility/generated/util.OpenFPGA_Tile_Generator.rst","reference/utility/generated/util.RoutingRender.rst","reference/utility/generated/util.Tile01.rst","reference/utility/generated/util.cb_renderer.rst","reference/utility/generated/util.config_chain_01.rst","reference/utility/generated/util.config_chain_simple.rst","reference/utility/generated/util.get_attr.rst","reference/utility/generated/util.get_names.rst","reference/utility/generated/util.initial_placement.rst","reference/utility/generated/util.prepare_graph_from_nx.rst","reference/utility/generated/util.run_metis.rst","reference/utility/generated/util.sb_renderer.rst","reference/utility/generated/util.write_metis_graph.rst","reference/utility/index.rst","reference/visualization/architecture_visualizer.rst","reference/visualization/floorplan_visualizer.rst","reference/visualization/index.rst","sample_netlist.rst","tests/index.rst"],objects:{"spydrnet_physical.ir.bundle":{Bundle:[55,0,1,""]},"spydrnet_physical.ir.bundle.Bundle":{get_index:[55,1,1,""],get_verilog_index:[55,1,1,""],size:[55,2,1,""]},"spydrnet_physical.ir.cable":{Cable:[56,0,1,""]},"spydrnet_physical.ir.cable.Cable":{assign_cable:[56,1,1,""],check_concat:[56,1,1,""],connect_instance_port:[56,1,1,""],connect_port:[56,1,1,""],is_port_cable:[56,2,1,""],size:[56,2,1,""]},"spydrnet_physical.ir.definition":{Definition:[57,0,1,""]},"spydrnet_physical.ir.definition.Definition":{OptPins:[57,1,1,""],OptWires:[57,1,1,""],combine_cables:[57,1,1,""],combine_ports:[57,1,1,""],create_feedthrough:[57,1,1,""],create_feedthrough_multiple:[57,1,1,""],create_feedthroughs_ports:[57,1,1,""],create_ft_multiple:[57,1,1,""],create_ft_ports:[57,1,1,""],duplicate_port:[57,1,1,""],flatten_instance:[57,1,1,""],get_connectivity_network:[57,1,1,""],make_instance_unique:[57,1,1,""],merge_instance:[57,1,1,""],merge_multiple_instance:[57,1,1,""],remove_port:[57,1,1,""]},"spydrnet_physical.ir.element":{Element:[58,0,1,""]},"spydrnet_physical.ir.element.Element":{get_index:[58,2,1,""],get_verilog_index:[58,2,1,""]},"spydrnet_physical.ir.innerpin":{InnerPin:[60,0,1,""]},"spydrnet_physical.ir.innerpin.InnerPin":{index:[60,1,1,""]},"spydrnet_physical.ir.instance":{Instance:[61,0,1,""]},"spydrnet_physical.ir.instance.Instance":{check_all_scalar_connections:[61,1,1,""],get_port_cables:[61,1,1,""],get_port_pins:[61,1,1,""]},"spydrnet_physical.ir.library":{Library:[62,0,1,""]},"spydrnet_physical.ir.library.Library":{create_top_wrapper:[62,1,1,""]},"spydrnet_physical.ir.outerpin":{OuterPin:[63,0,1,""]},"spydrnet_physical.ir.outerpin.OuterPin":{get_index:[63,2,1,""],port:[63,2,1,""]},"spydrnet_physical.ir.pin":{Pin:[64,0,1,""]},"spydrnet_physical.ir.pin.Pin":{is_connected:[64,2,1,""]},"spydrnet_physical.ir.port":{Port:[65,0,1,""]},"spydrnet_physical.ir.port.Port":{change_name:[65,1,1,""],size:[65,2,1,""]},"spydrnet_physical.ir.wire":{Wire:[66,0,1,""]},"spydrnet_physical.ir.wire.Wire":{get_driver:[66,1,1,""],index:[66,1,1,""]},"spydrnet_physical.util":{FloorPlanViz:[106,0,1,""],OpenFPGA:[77,0,1,""],RoutingRender:[79,0,1,""],Tile01:[80,0,1,""],cb_renderer:[79,0,1,""],sb_renderer:[79,0,1,""]},"spydrnet_physical.util.FloorPlanViz":{add_block:[106,1,1,""],add_stylehseet:[106,1,1,""],add_symbol:[106,1,1,""],add_top_block:[106,1,1,""],compose:[106,1,1,""],custom_style_sheet:[106,2,1,""],get_html:[106,1,1,""],get_svg:[106,1,1,""]},"spydrnet_physical.util.OpenFPGA":{add_configuration_scheme:[77,1,1,""],create_cb_bus:[77,1,1,""],create_grid_clb_bus:[77,1,1,""],create_grid_clb_feedthroughs:[77,1,1,""],create_grid_io_bus:[77,1,1,""],create_placement:[77,1,1,""],create_sb_bus:[77,1,1,""],create_tiles:[77,1,1,""],design_top_stat:[77,1,1,""],fix_grid_pin_names:[77,1,1,""],get_top_instance:[77,1,1,""],library:[77,2,1,""],merge_all_grid_ios:[77,1,1,""],netlist:[77,2,1,""],place_pins:[77,1,1,""],register_config_generator:[77,1,1,""],register_placement_creator:[77,1,1,""],register_tile_generator:[77,1,1,""],remove_config_chain:[77,1,1,""],remove_undriven_nets:[77,1,1,""],render_floorplan:[77,1,1,""],save_netlist:[77,1,1,""],top_module:[77,2,1,""]},"spydrnet_physical.util.RoutingRender":{__init__:[79,1,1,""],add_partitions:[79,1,1,""],extract_info:[79,1,1,""],get_stats:[79,1,1,""],render_connection_box:[79,1,1,""],render_switch_pattern:[79,1,1,""],report_incoming_channels:[79,1,1,""],report_outgoing_channels:[79,1,1,""],save:[79,1,1,""],update_dimensions:[79,1,1,""]},"spydrnet_physical.util.RoutingRender.self":{name:[79,3,1,""],root:[79,3,1,""],scale:[79,3,1,""],spacing:[79,3,1,""]},"spydrnet_physical.util.Tile01":{_bottom_left_tile:[80,1,1,""],_bottom_right_tile:[80,1,1,""],_bottom_tile:[80,1,1,""],_left_tile:[80,1,1,""],_main_tile:[80,1,1,""],_right_tile:[80,1,1,""],_top_left_tile:[80,1,1,""],_top_right_tile:[80,1,1,""],_top_tile:[80,1,1,""],create_tiles:[80,1,1,""],merge_and_update:[80,1,1,""]},"spydrnet_physical.util.cb_renderer":{extract_info:[79,1,1,""],report_ipins:[79,1,1,""]},"spydrnet_physical.util.sb_renderer":{extract_info:[79,1,1,""],report_connectivity:[79,1,1,""]},"util.ConnectPoint":{__init__:[81,1,1,""]},"util.ConnectPointList":{__init__:[82,1,1,""]},"util.ConnectionPattern":{__init__:[83,1,1,""]},"util.FPGAGridGen":{__init__:[84,1,1,""]},"util.FloorPlanViz":{__init__:[85,1,1,""]},"util.GridFloorplanGen":{__init__:[86,1,1,""]},"util.OpenFPGA":{__init__:[87,1,1,""]},"util.OpenFPGA_Arch":{__init__:[88,1,1,""]},"util.OpenFPGA_Config_Generator":{__init__:[89,1,1,""]},"util.OpenFPGA_Placement_Generator":{__init__:[90,1,1,""]},"util.OpenFPGA_Tile_Generator":{__init__:[91,1,1,""]},"util.RoutingRender":{__init__:[92,1,1,""]},"util.RoutingRender.self":{name:[92,3,1,""],root:[92,3,1,""],scale:[92,3,1,""],spacing:[92,3,1,""]},"util.Tile01":{__init__:[93,1,1,""]},"util.cb_renderer":{__init__:[94,1,1,""]},"util.config_chain_01":{__init__:[95,1,1,""]},"util.config_chain_simple":{__init__:[96,1,1,""]},"util.initial_placement":{__init__:[99,1,1,""]},"util.sb_renderer":{__init__:[102,1,1,""]},util:{ConnectPoint:[81,0,1,""],ConnectPointList:[82,0,1,""],ConnectionPattern:[83,0,1,""],FPGAGridGen:[84,0,1,""],FloorPlanViz:[85,0,1,""],GridFloorplanGen:[86,0,1,""],OpenFPGA:[87,0,1,""],OpenFPGA_Arch:[88,0,1,""],OpenFPGA_Config_Generator:[89,0,1,""],OpenFPGA_Placement_Generator:[90,0,1,""],OpenFPGA_Tile_Generator:[91,0,1,""],RoutingRender:[92,0,1,""],Tile01:[93,0,1,""],cb_renderer:[94,0,1,""],config_chain_01:[95,0,1,""],config_chain_simple:[96,0,1,""],get_attr:[97,4,1,""],get_names:[98,4,1,""],initial_placement:[99,0,1,""],prepare_graph_from_nx:[100,4,1,""],run_metis:[101,4,1,""],sb_renderer:[102,0,1,""],write_metis_graph:[103,4,1,""]}},objnames:{"0":["py","class","Python class"],"1":["py","method","Python method"],"2":["py","property","Python property"],"3":["py","attribute","Python attribute"],"4":["py","function","Python function"]},objtypes:{"0":"py:class","1":"py:method","2":"py:property","3":"py:attribute","4":"py:function"},terms:{"0":[0,1,2,4,5,6,7,8,9,10,11,12,13,14,16,17,18,19,20,21,22,23,24,25,26,28,29,31,32,33,35,36,37,38,39,40,41,42,43,45,46,49,57,85,106],"00":43,"000":[0,1,2,4,5,6,7,8,9,10,11,12,13,14,16,17,18,19,20,21,22,23,24,25,26,28,29,31,32,33,35,36,37,38,39,40,41,42,43],"01":[43,44,51,78],"01_connection_pattern":17,"01_floorplan_rend":31,"01_fpga_arch_pars":8,"01_netlist_to_graph":35,"02":[44,51],"02_create_htre":18,"02_fpga_basic_el":9,"02_render_routing_box":32,"02_switch_partition_01":36,"03_create_htre":19,"03_initial_plac":10,"03_render_edge_routing_box":33,"03_switch_partition_02":37,"04_create_clock_tre":20,"04_fpga_grid_gener":11,"04_switch_partition_03":38,"05_clock_tree_insert":21,"05_fpga_instance_nam":12,"05_module_partit":39,"06_generic_tiling_part1":40,"06_generic_tiling_part2":41,"06_reset_feedthrough":22,"07_clock_tree_example1":23,"07_floorplandesign01":42,"07_floorplanheterogeneousdesign01":13,"08_area_optimized_til":43,"08_clock_tree_example2":24,"08_grid_floor_plan_exampl":14,"09_clock_tree_example3":25,"09_clock_tree_example4":26,"1":[1,6,8,9,11,12,13,14,17,18,19,20,21,22,24,25,26,27,28,31,32,35,36,37,38,39,40,41,42,43,45,46,49,51,62,79,106],"10":[6,12,18,20,23,24,25,26,31,32,37,39,42,43],"100":[6,13,20,28,37,38,39,86],"1000":[85,106],"10000":39,"11":[19,24,32,39],"12":[11,13,24,25,26,32,39],"125":20,"1250":28,"13":[19,24,25,32,39],"14":[24,25,32,39],"140":13,"15":[22,32,35,37,38,39],"150":[20,31,32,33,36],"1500":28,"16":[23,24,25,26,32,39],"16x16":23,"16x24":24,"17":[13,23,24,25,26,32,39],"18":[11,25,32,39],"180":42,"183":13,"19":[19,25,32,39],"1900":13,"2":[6,11,13,17,18,19,21,22,23,25,26,27,32,35,36,37,38,39,40,41,42,43,46,49,51,79],"20":[18,20,23,24,25,26,31,32,42,43],"200":[13,14,20,32,33,36,42,43],"21":32,"22":[25,32],"220":43,"23":32,"24":[24,32],"25":[25,31,32],"250":[20,31],"26":[8,24,32],"27":[8,32],"28":[24,32],"29":[24,32],"2d":[11,22,84],"2x2":21,"3":[6,13,17,19,21,23,24,27,32,37,38,39,46,49,51],"30":[20,23,31,32],"300":20,"31":32,"32":[23,26,32],"33":[18,23,24,26,32],"34":[24,32],"35":[20,32],"36":32,"37":32,"38":32,"39":32,"4":[6,9,10,12,13,14,17,18,19,20,21,22,23,24,25,26,28,31,32,36,39,40,41,42,43],"40":[20,24,31,43,79,92,94,102],"400":20,"48":24,"49":24,"4x4":[8,9,12,22,27,42,51],"5":[6,13,17,20,21,23,24,25,26,32,36,37,39],"50":[6,14,31,32,33,36],"500":20,"6":[6,8,18,24,25,26,32,38,39,43],"60":[31,43],"6e6858":13,"7":[23,24,25,26,32,39],"700":20,"8":[13,14,19,23,24,25,26,32,39,84],"80":43,"8x8":13,"9":[12,13,21,22,23,26,32,39,42,43],"90":[17,23,26],"99":39,"999":[38,39],"9x12":25,"9x9":[21,22],"\u142f":86,"\u1431":86,"boolean":36,"case":[35,36],"class":[8,9,10,11,13,14,32,36,38,39,42,52,54,55,56,57,58,60,61,62,63,64,65,66,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,99,102,106],"default":[10,13,17,18,31,35,42,55,56,57,58,60,62,63,64,65,66,106],"do":[57,63],"export":[53,54],"final":[31,106],"float":[57,77],"function":[3,15,21,22,27,34,38,39,44,51,52,53,57,62,67,77,78,79,106],"import":[0,1,2,4,5,6,7,8,9,10,11,12,13,14,16,17,18,19,20,21,22,23,24,25,26,28,29,31,32,33,35,36,37,38,39,40,41,42,43,52,53,54,59],"int":[18,19,21,22,23,24,25,26,36,37,39,55,56,65,83,86,87],"new":[4,40,41,57,62,79,92],"return":[19,20,21,22,32,36,37,38,39,55,56,57,58,60,61,62,63,65,66,77,97,98,106],"short":57,"switch":[34,36,39,51,73,79,80,92,102],"true":[1,2,4,6,7,9,10,13,14,17,18,19,20,21,22,23,24,25,26,28,31,33,35,36,37,38,39,40,41,42,43,54,56,57,77],"try":[1,13,21,40,41,43],"while":[18,23,26,36,53,56,57,95],A:[15,27,31,34,44,54,106],And:39,As:63,By:[17,18,35],For:[1,24,25,53,54],IN:[1,57],If:[54,57,59],In:[21,35,36,52],It:[52,57,73],No:11,On:[31,106],The:[0,31,37,52,54,57,59,80,106],To:[53,54,73],_0:[38,39],_0_:77,_0__:10,_1:[38,39,40,41,62],_1__1:39,_:[9,19,21,22,28,32,33,37,38,39,40,41,42,43,49,54,57,77],__:[21,22,33,40,41,43,54],___:54,__init__:[79,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,99,102],__main__:[9,10,11,12,13,14,28,32,33,36,37,38,39,40,41,42,43],__name__:[9,10,11,12,13,14,28,32,33,36,37,38,39,40,41,42,43],__pin_:77,__pin_i_0_:77,__pin_i_:77,__pin_inpad_0_:77,__pin_o_0_:77,__pin_o_:77,__pin_outpad_0_:77,__pin_outpad_:77,__w:[39,90,99],_annotate_netlist:31,_basic_hierarchy_floorplan:31,_bottom_left_til:80,_bottom_right_til:80,_bottom_til:80,_cbx_1__1_0:36,_cbx_1__1_1:36,_cbx_1__1_2:37,_cbx_1__1_3:37,_cbx_1__1_:32,_cbx_1__1_arrang:32,_cbx_1__1_extend:37,_cbx_1__2_0:36,_cbx_1__2_1:36,_cbx_1__2_2:37,_cbx_1__2_:32,_ccdff_:37,_classic_tile_floorplan:42,_clock_tree_connect:21,_clock_tree_connections_l0:21,_clock_tree_connections_l1:21,_clock_tree_example_arch_01:23,_clock_tree_example_arch_02:24,_clock_tree_example_arch_03:25,_clock_tree_example_arch_04:26,_clock_tree_floorplan:20,_complete_grid_metr:11,_complete_metr:[11,13],_dup:57,_external_metis_run:6,_fabric_kei:28,_feedthrough_design:20,_fishbone_pattern:17,_fishbone_pattern_0:20,_fishbone_pattern_90:17,_fishbone_pattern_margin:17,_fishbone_pattern_merg:17,_fishbone_pattern_sampl:17,_fishbone_pattern_scaling1:17,_fishbone_pattern_scaling2:17,_fpga_configuration_chain:28,_fpga_grid_floorplan:[13,42],_fpga_initial_plac:10,_fpga_top:[21,22],_fpga_top_initi:[21,22],_ft_:57,_graph:[37,39],_graph_pr:39,_grid:[38,39],_grid_floorplan:14,_hetero_design_floorplan:13,_htree_pattern:18,_hybrid_connectivity_pattern:19,_hybrid_connectivity_pattern_graph:19,_in:[38,39,57,79],_in_:39,_includ:9,_initial_design:[0,54],_initial_design_merg:4,_input_port:39,_ipin_:[37,38,39,40,41],_left_til:80,_librari:[40,41],_main_til:80,_merged_design:4,_module_experiments_:39,_nx_graph:[35,38,39],_nx_graph_pr:38,_nx_graph_split:35,_out:[38,39,57],_out_:39,_output:39,_output_3:28,_output_bu:7,_output_generic_til:[40,41],_output_tile01:43,_output_wir:[7,54],_part_:[39,40,41],_partition_experiments_01:6,_partition_experiments_02:37,_partition_experiments_:38,_pin_i:[37,38,39],_pin_o:39,_point:26,_pymetis_run:6,_releas:11,_reset_connect:22,_right_til:80,_square_grid_design:20,_static:38,_task:[9,21,22,37,38,39],_temp:38,_tile01_floorplan:43,_tile01_shap:43,_tmp:9,_top_left_til:80,_top_modul:[40,41],_top_right_til:80,_top_til:80,_track_:[39,40,41],_ungrouped_design:2,_verilog:[9,10,12,13,21,22,28,32,36,37,38,39,40,41,42,43],_wrapper:62,a8d0db:[13,42],about:57,absorb:57,achiev:54,across:[44,51,73],ad:[30,39,51,57,106],add:[6,13,18,23,24,25,26,28,31,36,38,39,42,43,52,53,54,59,77,106],add_block:106,add_configuration_schem:[28,77],add_connect:19,add_connect_point:21,add_edg:6,add_nod:[6,37,38,39],add_partit:79,add_stylehseet:106,add_subgraph:[6,37,38,39],add_symbol:106,add_top_block:106,adjac:37,adjnci:[6,100],adjust:[13,42],affili:1,after:[40,41,43,54,77,80,95],agnost:86,aim:6,alia:57,all:[1,3,15,25,27,30,31,34,37,38,39,44,57,61,79,80,106],allow:[52,54,80],also:[1,9,54],altern:[53,62],alwai:[54,79],an:[1,52,54,59],analyz:[52,59],anchor:17,ani:[19,52,56,57,64],annot:[19,31,38,39,54],annotate_graph:[38,39],anyth:57,api:52,append:[9,21,22,23,24,25,26,28,36,37,38,39,40,41,42,43,52],aquamarin:39,ar:[6,31,39,52,54,57,59,61,77,79,81,106],arbitari:[31,106],arbitrari:[19,32],arch:[8,12,13,42],arch_fil:[11,12,13,42,84],arch_layout_snnipet:11,arch_xml:[77,87],architectu:8,architectur:[11,15,27,51,84,107],area:[44,51],area_info:[10,42],areafil:[10,42,99],arg:[57,77],arrai:[36,37],arrang:32,assig:37,assign:[35,37,38,39,56,57,77],assign_c:56,associ:63,ast:23,attr:97,attribut:[81,82,83,85,86,87,88,89,95,96,97],auto_bas:38,auto_basic_jupyt:3,auto_basic_python:3,auto_openfpga_basic_jupyt:15,auto_openfpga_basic_python:15,auto_openfpga_clock_tree_jupyt:27,auto_openfpga_clock_tree_python:27,auto_openfpga_config_chain_jupyt:30,auto_openfpga_config_chain_python:30,auto_openfpga_rendering_jupyt:34,auto_openfpga_rendering_python:34,auto_openfpga_tiling_jupyt:44,auto_openfpga_tiling_python:44,auto_prog_output:11,avaialbl:8,azur:39,b:[13,31,36,37,39,79,106],b_1__1:[40,41],back:95,base:[10,13,35,36,37,40,41,42,52,54,55,56,57,58,60,61,62,63,64,65,66,79,80,83,92],base_dir:[28,40,41,43],basenam:[32,33,36],bash:[11,54],basic:[17,18,34,51,54,78],basic_hierarchi:[0,7,31,35,47,54,108],bbox_pt:43,becaus:[1,36],beetween:[56,57,79,92,106],befor:[10,13,37,40,41,42,43,54,77],beig:39,belong:56,below:[54,80],better:95,between:[1,36,37,54],bgcolor:37,bianri:84,bias:80,bisqu:39,black:[23,24,25,26,81],bleed:53,block:[13,31,54,57,77,78,106],blue:[23,24,25,26],bool:[32,56,57,79,106],both:36,bottom:[20,25,31,32,36,37,38,39,77,79,80,92,106],bottom_cbx_height:13,bottom_cbx_width:13,bottom_chan:36,bottom_grid:[37,38],bottom_grid_:37,bottom_grid_top_width_0_height_0_subtile_:77,bottom_left_grid_right_width_0_height_0_subtile_:77,bottom_left_til:43,bottom_pin_i:37,bottom_right_grid_left_width_0_height_0_subtile_:77,bottom_right_til:43,bottom_til:43,bottom_width_0_height_0_subtile_:77,box:[34,39,44,51,73,77,79,80,92,94,102],broken:36,brown:24,browser:[53,54],bu:[9,10,13,21,22,28,35,40,41,42,43,57,77],built:96,bundl:59,bus_in:[7,31,45],bus_out:[31,45],buse:[78,80],byt:22,byu:1,byuccl:54,c6ecba:37,c:[13,31,53,106],cabl:[7,9,21,22,28,40,41,42,43,54,57,59,60,61,65,66,97,98],cable0:[7,54],cable_list:[9,21,22,28,40,41,42,43],cable_nam:57,calcul:36,call:[6,59],callabl:[57,62,106],can:[1,10,13,17,18,32,33,42,53,54,57,59,79,95,96],cannot:63,cb:[24,25,28,32,33,40,41,43,44,51,77],cb_list:77,cb_modul:[37,38],cb_render:33,cb_vweight:38,cbx11:9,cbx:[13,21,22,36,42,77,80],cbx_1__0_:[13,40,41],cbx_1__1_:[9,13,37,38],cbx_1__1__0:39,cbx_1__1__1:39,cbx_1__8_:13,cbx_2__0_:13,cbx_2__2_:13,cbx_2__8_:13,cbx_:[13,33,40,41,42],cbx_color:[13,42],cbx_height:13,cbx_marg_b:13,cbx_marg_l:13,cbx_marg_r:13,cbx_marg_t:13,cbx_membership:[38,39],cbx_w:42,cbx_width:13,cby:[13,21,22,36,42,80],cby_0__1_:13,cby_1__1_:[13,38],cby_2__1_:13,cby_3__1_:13,cby_8__1_:13,cby_:[13,33,40,41,42],cby_color:[13,42],cby_h:42,cby_height:13,cby_marg_b:13,cby_marg_l:13,cby_marg_r:13,cby_marg_t:13,cby_width:13,ccdff:[37,38,39],ccff:28,ccff_:77,ccff_head:[28,37],ccff_tail:[28,37,39],ccl:1,ceefe4:[13,42],cell:[3,51,57],celldefin:48,central:73,cfg_done:[37,38,39],chain:[9,21,22,37,40,41,42,43,51,77,95,96],chan:[38,39],chan_in_port:[38,39],chan_map:32,chan_out:79,chang:[57,65],change_nam:65,chani:[39,79],channel:[32,36,38,39],channel_crossov:79,channel_map:[32,39,79],chanx:[37,39,79,92],chanx_:79,chanx_l:[79,92],chanx_l_driv:[79,92],chanx_l_ft:[79,92],chanx_l_len:[79,92],chanx_l_out_map:[79,92],chanx_left:[33,37,38],chanx_left_in:37,chanx_left_out:37,chanx_port:37,chanx_r:[79,92],chanx_r_len:[79,92],chanx_right:[33,37,38],chanx_right_in:37,chanx_right_out:37,chany_:79,chany_bottom:[33,38],chany_top:[33,38],characterist:52,check:[22,53,54,56,61,64],check_all_scalar_connect:[9,21,22,28,40,41,42,43,61],check_concat:56,checked_previous_inst:1,child:1,children:1,circl:37,circuit:[6,59],cl:77,cla:[77,87],class_:[23,24,25,26],classic:[44,51],clb:[8,11,13,25,42,77,80,84],clb_grid_i:42,clb_grid_x:42,clb_h:[13,42],clb_marg_b:13,clb_marg_l:13,clb_marg_r:13,clb_marg_t:13,clb_w:[13,42],clean_and_annotate_cb_graph:39,clean_and_annotate_sb_graph:39,clean_cb_graph:38,cleanup:[21,28],click:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,16,17,18,19,20,21,22,23,24,25,26,28,29,31,32,33,35,36,37,38,39,40,41,42,43,54],clk:[20,49],clk_bottom_in:20,clk_cabl:20,clk_ft:20,clk_l0:21,clk_l0_cabl:21,clk_l1:21,clk_l1_cabl:21,clk_left_in:20,clk_left_out:20,clk_right_in:20,clk_right_out:20,clk_top_out:20,clock:[18,21,51],clockwis:[31,77,106],clone:57,cluster:[6,37,38,39],code:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44],collect:[15,27,34,44],color:[6,13,18,19,23,25,26,37,38,39,42,43,81],column:[25,86],com:53,combin:[21,25,57,73],combine_c:[9,21,22,28,40,41,42,43,57],combine_pattern:[21,23,25,26],combine_port:[37,57],command:[31,53,54,106],complet:[11,52,54],complex:95,compon:[31,106],compos:[0,2,4,7,10,13,20,21,22,28,31,37,38,39,42,43,54,106],concaten:56,conenct:[79,94],config_chain_simpl:[28,37],config_cr:28,configur:[9,38,39,51,77,95,96],configuration_chain:28,conn:[44,51],conn_box:33,connect:[0,1,2,7,21,22,23,24,25,26,27,31,34,35,36,37,51,53,54,56,57,61,64,73,77,79,80,81,82,83,92,106],connect_instance_port:56,connect_port:56,connection_box:77,connectionpattern:[17,18,19,20,21,22,23,24,25,26],connectpoint:[21,24,25],connectpointlist:[24,25,83],connet:19,consid:[21,22,31,56,57,77,106],consider:86,constraint:[57,80],construct:54,contain:[23,24,25,26,53,54,98],continu:[19,40,41,43],contracted_nod:[38,39],control:106,convert:[6,9,10,13,21,22,28,35,37,40,41,42,43,57,77,78,80,100],convert_node_labels_to_integ:[38,39],copi:[23,24,25,26,63],cordin:[21,22,31,77,106],core:87,corner:[73,77,80],correct:54,correctli:53,corrospond:[63,65],could:95,count:[1,36],cpat:19,crear:57,creat:[1,4,6,9,13,17,21,23,24,25,26,27,28,32,36,39,42,43,44,51,53,56,57,59,62,77,79,80,83,90,95,109],create_c:[20,21,22],create_cb_bu:[9,10,13,21,22,28,40,41,42,43,77],create_feedthrough:[7,52,54,57],create_feedthrough_multipl:[52,57],create_feedthroughs_port:57,create_ft_connect:[20,21,22],create_ft_multipl:57,create_ft_port:[20,21,22,57],create_graph:19,create_grid_clb_bu:[9,10,13,21,22,28,40,41,42,43,77],create_grid_clb_feedthrough:[9,28,41,77],create_grid_io_bu:[9,10,13,21,22,28,40,41,42,43,77],create_librari:59,create_plac:[10,28,42,77],create_sb_bu:[9,10,13,21,22,28,40,41,42,43,77],create_til:[43,77,80],create_top_wrapp:62,create_unconn_wir:[2,4,7,20,54],creation:[40,41,77],crop_edg:[17,23,24,26],cross:[13,31,36,54,106],csr:[6,37,38,39,103],cur:36,current:[39,53,57,62,106],current_inst:1,current_netlist:1,cursor:[18,19,21,23,24,25,26],cust_proj:9,custom:[31,57,106,109],custom_style_sheet:106,custommodul:[9,21,22,37,38,39],cut:[6,36,37,38,39,101],d3:[0,54,106],d9d9f3:[13,42],d:[13,31,106],data:[13,28,35,38,39,40,41,42,43,54,100],ddd0b1:[13,42],dead:36,debug:[31,32,33,36,37,38,39,99],deepcopi:[23,24,25,26],def:[1,9,10,11,12,13,14,19,20,21,22,28,32,33,36,37,38,39,40,41,42,43],defin:83,definit:[1,4,13,20,31,42,56,59,62,77,85,97,98,100,103,106],definition_list:[21,22,37,38,39],definition_nam:57,defit:31,demonst:[9,10,13,28,42,43],demonstr:[4,5,6,8,9,16,17,18,21,29,34,35,36,37,51,95],demostr:[0,2,7,14,19,32,33],depth:1,deriv:13,design:[1,3,5,7,15,23,24,25,26,39,51,52,77,80,84,86,106],design_nam:[11,12,13,42,84],design_top_stat:[10,13,40,41,42,43,77],desir:[17,18],detail:[31,53,54,73,106],develop:52,dff:37,dfs_preorder_nod:19,diagon:81,dict:57,dict_kei:53,dictionari:77,diff:36,differ:[17,18,21,31,36,57,77,87,106],difffer:36,digon:77,dimens:[13,31,79,106],dimension:37,dir:[38,39],direct:[1,31,57,65,79,86,106,109],directli:[53,63],directori:[11,53,84],disconnect:37,disconnect_pin:37,displai:[3,51],display_hierarchical_netlist:0,display_info:1,document:[54,59],doe:57,dot:[19,37,38,39],down:[24,25],down_port:21,down_to:66,download:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44],dp:[11,84],draw:[6,19,35,37,38,39,106],driver:[57,66,79,92],driver_channels_1:79,driver_channels_2:79,dry_run:57,dryrun:57,dsp:[11,84],due:54,dummi:[20,54],dump:[38,39],duplic:57,duplicate_port:57,dure:[21,22,52],dwg:[10,13,14,20,28,31,42,43],e6ba95:43,e:[13,31,36,37,106],each:[1,6,21,31,35,36,37,40,41,57,61,77,79,81,86,92,106],each_fil:[40,41],eachinst:[40,41],eachm:13,eachv:[9,10,12,13,21,22,28,37,38,39,40,41,42,43],echo:53,edf:59,edg:[6,13,31,35,37,38,39,53,57,106],edge_nam:39,edif:[52,59],either:81,element:[15,51,55,59,63,79,92],elif:[23,26,38,39,42],els:[6,13,19,21,23,24,25,26,32,37,39,57],emb:21,embed:[21,22,51,54],empti:[11,59,84],enabl:[8,53],enable_file_log:[2,4,8,9,10,11,12,13,21,22,28,31,32,33,36,37,38,39,40,41,42,43],encod:[9,10,12,13,21,22,28,37,38,39,40,41,42,43],end:[12,22,63],endcelldefin:48,endmodul:[45,46,48,49],engin:39,entri:106,enumer:[6,32,33,37,38,39,40,41],enumerate_grid:[11,12,13,42],enviro:54,equal:[35,36],error:57,essenti:52,evalu:6,even:1,eweight:[6,37,38,39,100,103],exampl:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,16,17,18,19,20,21,22,27,28,29,30,31,32,33,35,36,37,38,39,40,41,42,43,52,59,77,79,84,95],example_design:11,example_fil:84,exceed:1,except:[40,41,43],execut:[6,53],exist:[52,54,57,79],exist_ok:[39,40,41,43],exit:54,expect:[11,39,53,57,78,84],experiment:[3,51],explan:95,explicit:[31,106],extend:[17,18,55,56,57,58,60,61,63,64,65,66],extens:[25,52],extern:[6,10,13,37,38,39,42,57],extract:[30,36,51,77,79],extract_configuration_ord:29,extract_info:79,f3cfcf:37,f:[6,9,10,12,13,19,20,21,22,23,26,28,31,32,33,35,36,37,38,39,40,41,42,43,106],f_str:[37,38,39],fabric:[23,24,25,30,44,51,73],fals:[21,22,28,31,36,37,40,41,42,43,56,57,64,77,79,99,103,106],fanout:57,featur:[15,27,34,44,52,54],feedthough:[7,57],feedthrough:[0,2,3,27,51,54,57,77,79,92],feedtrhough:79,few:57,figur:59,file:[6,8,9,10,11,12,13,21,22,28,36,37,38,39,40,41,42,53,54,59,77,79,84,92,102,106],file_out:[0,54],filenam:[6,8,13,31,32,33,36,37,38,39,43,77,79,101,103],fill:[38,39],filter:[1,9,21,22,28,38,39,40,41,42,43,57,106],filter_c:[28,106],filter_direct:[33,79],find:36,first:[21,31,37,57,77,106],fishbon:[17,18],fishbone_pattern:[17,20],fix:[9,10,12,13,21,22,28,37,38,39,40,41,42,43,77,84],fix_grid_pin_nam:77,flag:36,flat:80,flatten:[37,39,40,41],flatten_inst:[2,37,38,39,40,41,57],flattern:[37,38,39,40,41,57],flexibl:52,flip:[24,25],fllenam:[38,39],floorplan:[10,13,15,34,44,51,67,79,86],floorplan_heterpgen:13,floorplan_visu:[85,106],floorplanviz:[10,13,20,28,31,37,42,43,106],florrplan:28,fn:[38,39],fnmatch:[37,38,39],focus:54,follow:[6,20,37,43,53,54,57,59,77,81],form:80,format:[11,13,32,33,36,37,38,39,52,57,79,103],found:64,four_bit_count:59,fourbitcount:1,fp:[9,10,11,12,13,20,21,22,28,31,37,38,39,40,41,42,43],fpga44_gsb:[32,33,36,37],fpga44_task:[8,9,12,42],fpga44_verilog:9,fpga4x4:[12,42],fpga66_flex:84,fpga88_hetero_task:13,fpga8x8:13,fpga:[10,13,15,22,27,28,37,39,40,41,42,44,51,77,79,83,84,87,92],fpga_arch:8,fpga_grid:[12,13,42,90,99],fpga_top:[9,10,12,13,21,27,28,37,38,39,40,41,42,43,51,77,87],fpgagridgen:[11,12,13,42,90,99],fpv:[9,10,12,13,21,22,28,37,38,39,40,41,42,43],framework:52,fro:57,from:[0,1,2,3,4,5,6,8,9,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,28,29,31,32,33,35,36,37,38,39,40,41,42,43,51,53,54,57,63,77,79,84,90,92,97,99,102,106],from_i:81,from_n:39,from_point:26,from_x:81,ft:[57,79,92],fucntion:[56,77],full:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,16,17,18,19,20,21,22,23,24,25,26,28,29,31,32,33,35,36,37,38,39,40,41,42,43],g:37,galleri:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44],ganeshgor:53,gate:37,gener:[0,1,2,3,4,5,6,8,9,10,12,13,15,16,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,42,44,51,54,77,78,79,80,84,86,87,90,92,102,106],generate_edgelist:[35,38,39],genrat:[17,18,86],get:[37,38,39,54,77],get_active_plugin:53,get_bia:36,get_block:11,get_cabl:[7,20,22,37,54],get_cable_nam:57,get_connectivity_network:[35,37,38,39,57],get_definit:[1,9,13,20,31,37,38,39,40,41,42,43],get_driv:66,get_edge_list:6,get_fishbon:[17,20,22],get_html:106,get_htre:[18,19,21,23,24,25,26],get_index:[55,58,63],get_inst:[1,2,4,7,9,13,20,21,22,28,31,37,38,39,40,41,42,43,54],get_label:37,get_layout:8,get_leaf_sum:19,get_librari:1,get_nam:[37,39,40,41],get_nod:[6,37,38,39],get_node_attribut:[6,37,38,39],get_pin:1,get_pin_nam:57,get_port:[20,28,31,37,38,39],get_port_c:61,get_port_nam:57,get_port_pin:61,get_stat:[32,79],get_svg:[10,13,20,28,31,42,43,106],get_top_inst:[11,12,13,42,77],get_top_instance_nam:[20,21,22],get_verilog_index:[55,58],get_weight:[6,57],get_x_i:[13,42,43],getlogg:[2,4,8,9,10,11,12,13,21,22,28,31,32,33,36,37,38,39,40,41,42,43],git:53,github:[1,53],given:[0,2,7,39,56,57,77,79,80,92,103],glob:[9,10,12,13,21,22,28,32,33,36,37,38,39,40,41,42,43],global:[17,18,37,39,53],go:[54,77],gpio:78,graph:[6,19,37,38,39,44,51,52,57,100,103],graph_dot2:6,graph_dot:[6,35,38,39],green:[6,17,23,26,37,38,39],grei:21,grid:[9,10,12,13,15,21,22,28,38,39,40,41,42,43,51,77,79,80,81,83,84,86,87,89,91,93,95,96,99],grid_:77,grid_bottom_in:77,grid_bottom_out:77,grid_clb:[9,13,21,22,28,40,41,42,43,73,77],grid_color:[13,42],grid_exampl:[47,108],grid_h:[24,26],grid_i:[13,42,43,86],grid_io:[9,21,22,28,40,41,42,43,77],grid_io_list:77,grid_left_in:77,grid_left_out:77,grid_mult_8:13,grid_plan:[13,14,42,43],grid_right_in:77,grid_right_out:77,grid_siz:90,grid_top_in:77,grid_top_out:77,grid_w:26,grid_x:[13,42,43,86],grid_x_point:86,grid_x_width:86,grid_y_height:86,grid_y_point:86,gride:[14,86],gridfloorplangen:[13,14,42,43],gridio:[28,99],group:[3,23,24,25,26,39,51,57,77],group_ungroup_cel:2,gsb:[33,36,79,92,102],gsb_xml:[79,92,94,102],guidelin:52,h:[13,27,51],h_chan:39,have:[53,57,63],hdi_primit:1,height:[11,13,18,19,20,21,23,24,25,26,28,31,42,43,80,85,86,106],help:57,here:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,16,17,18,19,20,21,22,23,24,25,26,28,29,31,32,33,35,36,37,38,39,40,41,42,43,59],hetero_color:13,heterogen:[15,26,51],hetrogeneous_fabr:13,hi:1,hierarch:[3,51,54],hierarchi:1,higher:[38,39,57],highlight:18,hmeti:6,hold_cursor:[23,24,25],home:53,homogen:[9,15,23,24,25,51],homogeneous_fabr:[8,9,10,12,21,22,28,32,33,36,37,38,39,40,41,42,43],horizont:[32,33,36,37,39,77,79,81,92],how:[0,2,4,5,6,7,9,10,13,14,16,17,18,19,21,28,29,32,33,34,35,39,42,43,51,54,95,96],howev:95,html:[0,52,54,106],htmlcompos:[0,54],htree:[17,18,21,25],htree_pattern:18,http:53,hwschemat:[0,54],hyb_pat:[19,23,26],hybrid:[27,51],i:[9,13,21,22,25,26,28,36,37,38,39,40,41,42,43],i_list:[40,41],id:[23,24,25,26],illustr:[79,92],imag:[1,31,106],implement:[21,31,106],implmenet:[85,106],in0:[20,31,45,46,48,49,54],in1:[31,45,46,48,54],in3:[7,45],in_0:20,in_1:20,in_2:20,in_3:20,in_coming_pin:1,in_edg:[38,39],in_indx:39,in_pin:[33,39,79],includ:[9,37,52],incom:[32,79,92],indent:[1,10,13,14,17,18,19,20,21,22,23,24,25,26,28,31,38,39,42,43],independ:[28,40,41,42,43,57],index:[6,32,36,37,38,39,52,55,58,60,63,66,79,92],indic:21,individu:35,indx:[32,33,37,38,39,57],info:[2,4,8,9,10,11,12,13,21,22,28,37,38,39,40,41,42,43],inform:[3,8,13,15,31,32,33,36,38,51,53,54,77,79,81,94,102,106],init:87,initi:[7,54,79],initial_plac:[10,13,42],initial_port:57,initialis:[79,83,85,92],inlineconstraint:[13,28,31,42,43],inner:63,inner_pin:[1,63],innerconnect:56,innerpin:[56,59,63],inpad:77,inport:57,input:[1,31,38,39,45,46,48,49,54,57,77,78,106],inputs1:[38,39],inputs2:[38,39],insert:[18,27,51,106],insform:79,inspect:57,inst1:[4,7,57],inst2:[4,7,54],inst:[2,13,42,43],inst_1:57,inst_1_0:[2,4,7,31,45,48,54],inst_1_11:[46,49],inst_1_12:[46,49],inst_1_13:49,inst_1_14:49,inst_1_1:[2,4,31,45,48],inst_1_21:[46,49],inst_1_22:[46,49],inst_1_23:49,inst_1_24:49,inst_1_31:49,inst_1_32:49,inst_1_33:49,inst_1_34:49,inst_1_41:49,inst_1_42:49,inst_1_43:49,inst_1_44:49,inst_1_:20,inst_1__1:54,inst_2:57,inst_2_0:[7,31,45,54],inst_2_11:46,inst_2_12:46,inst_2_1:[7,31,45],inst_2_21:46,inst_2_22:46,inst_n:57,inst_nam:[13,42,62],instal:[52,57],instanc:[1,3,9,15,31,37,38,39,40,41,43,51,54,56,57,59,62,63,77,80,97,98,106],instance_count:1,instance_list:[39,40,41,80],instance_nam:57,instances_list:57,instances_list_tupl:57,instn:57,intend:54,inter0:46,inter1:46,interact:54,intermedi:59,intern:[48,56,57,80],introduc:[15,27,34,44],inv_buf_passg:9,invalid:81,invok:54,involk:54,io:[8,43,77],io_bottom:[11,84],io_bottom_in:77,io_bottom_out:77,io_left:[11,84],io_left_in:77,io_left_out:77,io_right:[11,84],io_right_in:77,io_right_out:77,io_top:[11,84],io_top_in:77,io_top_out:77,ipin:[37,79],ipin_l:[79,92],ipin_l_len:[79,92],ipynb:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,16,17,18,19,20,21,22,23,24,25,26,28,29,31,32,33,35,36,37,38,39,40,41,42,43],ir:[9,20,55,56,57,58,59,60,61,62,63,64,65,66,77,90],is_connect:64,is_downto:[28,40,41,42,43,56,65],is_leaf:1,is_port_c:56,is_scalar:[56,65],isol:[38,39],item:[13,39],iter:106,itertool:[9,21,22,28,37,40,41,42,43],its:[1,31,85,106],itself:85,jensrestemei:1,join:[8,9,10,11,12,13,21,22,28,35,37,38,39,40,41,42,43],js:106,json:[38,39,40,41],json_graph:[6,38,39],jupyt:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44],just:[20,57,86],k6_n10_openfpga:8,k6_n10_tileabl:[8,12,13,42],keep:52,kei:[13,36,53],keyword:77,kwarg:[57,77],l0:[21,32],l0_patt:21,l1:[21,32],l1_patt:21,l2:32,l3:32,l4:32,l5:32,l6:32,l7:32,l8:32,l9:32,l:[36,37,39,79],label:[6,19,35,37,38,39],lambda:[1,9,21,22,28,32,36,40,41,42,43,57,106],languag:11,larg:1,latest:53,launch:54,launch_shel:[28,37,39,54],layer:[27,51],layout:[8,13,15,42,51,84,88],lb:[9,10,12,13,21,22,28,37,38,39,40,41,42,43],lbl:[32,39],leaf_node_weight:19,left:[20,24,25,31,32,36,37,38,39,77,79,80,92,106],left_1:79,left_bottom_grid_top_width_0_height_0_subtile_:77,left_cby_height:13,left_cby_width:13,left_chan:36,left_grid_right_width_0_height_0_subtile_:77,left_pinmap:[36,37],left_til:43,left_top_grid_bottom_width_0_height_0_subtile_:77,left_tre:17,left_width_0_height_0_subtile_:77,len:[37,38,39],length:[19,35,79,92],less:39,lev2_patt:23,level0_patt:[23,24,26],level0_pmanag:[23,24,26],level1_patt:[23,24,25,26],level1_pmanag:[23,24,25,26],level2_patt:[23,24,26],level2_pmanag:[23,24,26],level3_patt:[23,24,26],level3_pmanag:[23,24,26],level:[1,9,21,22,25,28,40,41,42,43,77,81,87,106],librari:[1,6,9,15,17,18,37,53,59,77,80,87,89,91,93,95,96],libraries_definit:1,like:[17,18,52,53,54,59,78,80],linewidth:[32,33,36],link:54,list:[1,6,9,23,24,25,26,37,38,39,40,41,53,57,77,79,80,82,86,92,97,98],live:54,load:[40,41,53,54,57],load_example_netlist_by_nam:1,load_grid:[12,13,42],load_netlist_by_nam:[0,2,4,7,20,31,35,54],loc_i:[13,20,31,42,43,106],loc_x:[13,20,31,42,43,106],local:53,locat:[13,31,57,77,79,106],locatt:36,log:[2,4,8,9,10,11,12,13,21,22,28,31,32,33,36,37,38,39,40,41,42,43,109],log_level:[2,4,8,9,10,11,12,13,21,22,28,31,32,33,36,37,38,39,40,41,42,43],logger:[2,4,8,9,10,11,12,13,21,22,28,31,32,33,36,37,38,39,40,41,42,43],logic:[8,44,51],look:54,lower:[39,56],lower_index:[56,65,66],lr:[37,38,39],m:53,made:[57,59,81],mai:1,main:[9,10,11,12,13,14,28,32,33,36,37,38,39,40,41,42,43,80],mainli:54,mainthread:[8,13],make_instance_uniqu:57,mani:35,manipul:[54,80],map:[11,15,21,22,36,37,38,39,51,57,79,92,95],margin:[13,17,18,79,92],matplotlib:[6,19,35,38,39],matric:11,matrix:[11,84],max:39,maximum:1,meanwhil:53,mem:[9,38,39],membership:[6,37],memori:[9,59],merg:[3,17,18,19,20,21,22,23,24,25,26,38,39,43,51,57,77,78,80],merge_all_grid_io:[10,13,21,22,40,42,43,77],merge_and_upd:80,merge_inst:[4,39,40,41,52,57],merge_list:77,merge_multiple_inst:[5,40,41,57],merge_routing_modul:[40,41],merged_modul:4,merged_module_instance_0:4,method:[6,21,57,77,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,99,102],meti:[6,37,38,39,40,41,103],metric:11,mid11:46,mid12:46,mid21:46,mid22:46,middl:25,minconn:[6,37,38,39],mind:52,minim:[1,80],minut:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,16,17,18,19,20,21,22,23,24,25,26,28,29,31,32,33,35,36,37,38,39,40,41,42,43],mkdir:[39,40,41,43],mode:54,modif:[52,54,80],modifi:[63,79],modul:[2,10,13,15,21,22,31,32,33,36,37,38,39,40,41,42,43,45,46,48,49,51,52,53,57,77,78,79,80,90,92,99,106],module1:[20,31,45,46,48,49],module2:[31,45,46,48],module2_0:48,module2_1:48,module_partit:39,module_shap:13,more:[20,53,54],move_cursor_x:[24,25],move_i:[18,19,21,23,24,25,26],move_x:[23,24,25,26],mult8:13,mult:13,multipl:[9,10,12,13,21,22,28,36,37,38,39,40,41,42,43,57],must:57,mutlipl:[31,106],mux:[9,36,37,38,39,79],my_netlist:1,n:[9,11,13,32,35,37,38,39],n_cut:[6,37],name:[1,9,10,12,13,21,22,28,37,38,39,40,41,42,43,54,56,57,61,62,65,77,79,84,87,92,94,98,102],name_map:77,namedtemporaryfil:[9,10,12,13,21,22,28,37,38,39,40,41,42,43],nbottom:32,ncut:[6,37,38],need:[20,57,79,95],neighbor:[78,80],neighbour:77,nested_hierarchi:[2,4,47,108],net:[9,21,22,28,39,40,41,42,43,54,57,77],netlist:[2,3,4,6,7,9,12,13,15,20,21,22,28,29,31,36,37,38,39,40,41,42,43,44,51,52,53,54,59,77,78,80,86,87,89,90,91,93,95,96,99],netlistsvg:9,netowrkx:[35,57,103],networkx:[6,19,37,38,39,44,51,57,100],new_cabl:57,new_cable_nam:57,new_definition_nam:[4,39,40,41,57],new_instance_nam:[4,39,40,41,57],new_nam:57,new_port:57,newli:57,newport:57,next:[1,2,4,7,9,13,20,21,22,28,31,37,38,39,40,41,42,43,54],next_inst:1,nforamt:77,nic30:[0,54],niter:[6,37,38,39],nleft:32,no_driv:57,no_load:57,node:[6,19,35,37,38,39,57],node_indx:[38,39],node_lbl:19,node_link_data:39,node_nam:[6,37,38,39],non:19,none:[1,12,13,32,36,37,38,39,42,56,57,61,62,63,65,77,79,82,84,86,87,88,92,94,99,102,103],noprint:79,note:1,notebook:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44],notimpl:[5,16,29],np:[32,33,36,37],nright:32,ntop:32,number:[1,36,56,60,65,66,79],numpi:[32,33,36,37],nx:[6,19,35,37,38,39],nx_agraph:37,nx_pydot:[6,19,35,37,38,39],object:[9,31,57,63,79,97,98,106],objtyp:[6,37,38,39],obtain:[28,40,41,43,54],odd:25,offset:[20,28,31,79,92,106],offset_i:[13,14,42,43],offset_x:[13,14,42,43],onc:53,one:[25,53,57],onl:77,onli:[25,31,43,52,54,57,106],opac:[18,23,24,25,26],open:[0,9,10,11,12,13,21,22,28,37,38,39,40,41,42,43,54],openfpga:[9,10,12,13,21,22,28,37,38,39,40,41,42,43,51,67,80,90],openfpga_arch:8,openfpga_bas:78,opin_b:79,opin_bottom:33,opin_l:[79,92],opin_l_b:[79,92],opin_l_b_len:[79,92],opin_l_len:[79,92],opin_l_t:[79,92],opin_l_t_len:[79,92],opin_left:33,opin_r:79,opin_right:33,opin_t:79,opin_top:33,opins_1:79,opposit:36,optim:[44,51,57],optimis:57,option:[6,17,20,22,31,37,38,39,57,85,101,106],optpin:[40,41,57],optwir:57,orang:[23,26],order:[30,51,57],origin:[17,31,54,95,106],os:[0,2,4,5,8,9,10,16,20,28,29,31,32,33,36,37,38,39,40,41,42,43,54],osid:39,other:[25,52,56,57],out0:[20,31,45,46,48,49],out1:46,out:[1,20,31,45,46,48,49,57],out_0:20,out_1:20,out_2:20,out_3:20,out_degre:19,out_going_pin:1,out_pin:79,outer:[61,63],outerpin:[59,61],outgo:[32,79,92],outlin:73,outpad:77,outport:57,output1:[2,4,7],output2:7,output:[1,11,17,18,19,38,39,45,46,48,49,53,57,77,79,84],outputs1:[38,39],outputs2:[38,39],outsid:1,over:106,overrid:57,overview:59,p1:[37,38,39],p2:[37,38,39],p:[9,21,22,28,37,38,39,40,41,42,43],p_manag:[17,18,20,21,22,23,25,26],packag:[52,53],padfil:99,page:[52,54,106],pair:[57,77],pan:106,param:13,paramet:[31,56,57,61,62,65,66,77,79,80,83,84,87,92,97,98,106],paramt:86,parent:[39,40,41,43,60,66],parrent:[31,106],pars:[9,10,12,13,15,21,22,28,37,38,39,40,41,42,43,51,59,79,92],parser:[52,59],part02:[44,51],part1:[6,37,38,39],part2:[6,37,38,39],part:[37,39,40,41,63],part_graph:[6,37],partit:[3,39,40,41,51],partitioning_experi:6,parts_fil:[40,41],pass:[37,38,39,57,87,97,98],path:[0,2,4,5,8,9,16,20,28,29,31,32,33,36,38,39,40,41,43,54,79,80,84,92,106],pathlib:[39,40,41,43],patten:77,pattern:[20,21,22,23,24,25,26,27,36,51,77,83],pb_type:8,per:39,perform:[31,37,52,54,57,80,106],peripheri:77,pformat:38,physic:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,38,39,40,41,42,43,44,45,46,47,48,49,50,51,53,54,55,56,57,58,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109],pin2:1,pin:[9,21,22,28,31,32,37,38,39,40,41,42,43,57,59,63,65,77,79,106],pin_i:[37,38,39],pin_label:79,pin_map:[57,79],pin_nam:57,pin_name_to_numb:37,pinmap:[32,36,37,79],pip:53,pitch:86,place:[10,13,31,39,42,106],place_pin:77,placement:[15,31,42,51,77,90,106],placement_cr:[28,42],placment:77,plan:[13,42,43],platform:23,pleas:[53,54],plt:[6,19,35,38,39],plugin:[53,54],pmap:79,png:[19,37],point:[13,18,23,24,25,26,31,36,42,43,57,77,82,86,106],polici:54,port:[1,9,21,22,28,31,35,37,38,39,40,41,42,43,54,56,57,59,61,62,63,77,97,98,106],port_:37,port_map:62,port_nam:57,posit:79,post:[6,57],pp:20,pprint:[20,22,31,37,38,39,40,41],pre:[44,51,83],pre_releas:53,prepar:[21,22],prepare_graph_from_nx:6,prepare_netlist:[38,39],pretti:[10,13,14,17,18,19,20,21,22,23,24,25,26,28,31,42,43],previous_inst:1,primit:[1,9],primitives_librari:1,print:[1,5,6,8,11,12,13,14,16,20,21,22,29,32,33,35,36,37,38,39,40,41,53,79],print_connect:1,print_grid:[11,13],print_head:[32,79],print_instance_grid_map:20,print_partition_info:[38,39],print_reference_grid_map:20,process:52,prog_clk:[37,38,39],prog_reset:[37,38,39],program:9,proj:[9,10,12,13,21,22,28,32,36,37,38,39,40,41,42,43],project:[0,54],prop:[13,28,31,42,43,106],properti:[20,28,31,55,56,57,58,61,62,63,64,65,77,81,97,98,106],provid:[8,10,13,39,42,54,56,57,77,78,79,85,87],proxi:77,pt:[13,21,23,24,25,26,42],ptint:22,pts2:24,pts2_copi:25,pts2_cp:24,pts3:25,pts3_copi:25,pts4_copi:25,pts_copi:25,pts_cp:24,pull:24,pull_connection_up:[21,23,24,25,26],pure:52,push:[24,25],push_connection_down:[21,23,24,25,26],py:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,16,17,18,19,20,21,22,23,24,25,26,28,29,31,32,33,35,36,37,38,39,40,41,42,43,84,90,99],pydot:[6,37,38,39],pymeti:[6,37],pyplot:[6,19,35,38,39],python3:[53,84],python:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,52,54,55,58,59,63],q:37,quiet:[57,77],r0:32,r1:32,r2:32,r3:32,r4:32,r5:32,r6:32,r7:32,r8:32,r9:32,r:[9,10,12,13,21,22,28,36,37,38,39,40,41,42,43,79],rais:57,ram9k:[11,84],rang:[11,12,13,18,19,20,21,22,23,24,25,26,36,37,39,42,43],rank:[38,39],read:[8,9,10,12,13,21,22,28,37,38,39,40,41,42,43,54,79,92],readlin:[9,10,12,13,21,22,28,37,38,39,40,41,42,43],readwrit:[6,38,39],rect:[18,23,24,25,26,31,37,43,106],rectangular:[24,31,106],rectilinear:[31,106],recurs:1,red:[6,18,19,21,23,24,25,26,37,38,39],redner:106,refer:[0,1,2,4,7,9,13,20,21,22,28,31,35,40,41,42,43,52,54,57],refnam:43,regener:35,regex:77,regist:[37,77],register_config_gener:[28,77],register_placement_cr:[10,42,77],register_tile_gener:[43,77],relabel:[38,39],relat:[52,53,54,78],releas:[23,53],release_cursor:[23,24],release_root:[11,12,13,42,84],remain:57,remov:[9,26,37,39,40,41,43,57,77],remove_c:37,remove_child:9,remove_children_from:37,remove_config_chain:[9,21,22,28,40,41,43,77],remove_direct_interc:[21,22],remove_edges_from:[38,39],remove_nod:[38,39],remove_nodes_from:[38,39],remove_point:26,remove_port:[37,57],remove_undriven_net:[9,21,22,28,40,41,43,77],renam:[15,51],rename_modul:16,render:[0,6,13,15,36,37,42,43,51,53,77,78,85,92,94,102,106],render_connection_box:[32,36,37,79],render_floorplan:77,render_grid:[13,14,42,43],render_ipin:[36,37],render_pattern:[17,18,19,20,21,22,23,24,25,26],render_switch_pattern:[32,36,37,79],repeat:[19,73],replac:[40,41],repo:53,report:[32,79],report_connect:[33,79],report_incoming_channel:[32,79],report_ipin:[33,36,37,79],report_outgoing_channel:[32,79],repositori:1,repres:[31,35,52,57,59,106],represent:[35,57,59,86],requir:95,reset:[7,17,27,51],reset_c:22,reset_conn_patt:22,reset_wir:22,resourc:[39,54],respect:[31,66,106],restructur:[29,51,52,54,77,87,95],result:109,return_group:[13,42,43],reus:57,revers:56,right:[20,24,25,28,31,32,36,38,39,73,79,80,92,106],right_bottom_grid_top_width_0_height_0_subtile_:77,right_cby_height:13,right_cby_width:13,right_chan:36,right_grid_left_width_0_height_0_subtile_:77,right_til:43,right_top_grid_bottom_width_0_height_0_subtile_:77,right_tre:17,right_width_0_height_0_subtile_:77,root:[19,79,92],rotat:[17,18,23,26],rout:[9,10,12,13,17,18,21,22,28,31,32,36,37,38,39,40,41,42,43,78,106],routingrend:[32,36,37],row1:[20,49],row2:[20,49],row3:[20,49],row4:[20,49],row:[25,86],rule:83,run:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,16,17,18,19,20,21,22,23,24,25,26,28,29,31,32,33,35,36,37,38,39,40,41,42,43,53,54,77],run_meti:[6,37,38,39],s:[1,11,66],same:[57,59,81],sampl:[17,18,52,86],sample_connect:17,save:[28,32,38,39,40,41,43,77,79],save_graph:[38,39],save_netlist:[9,28,40,41,43,77],save_paritioned_graph:39,save_partitioned_graph:39,save_shaping_data:43,savea:[10,13,14,17,18,19,20,21,22,23,24,25,26,28,31,42,43],sb11_gsb:37,sb:[13,21,22,28,32,33,36,40,41,42,43,44,51,77,80],sb_0__0_:13,sb_0__1_:13,sb_0__8_:13,sb_1__0_:13,sb_1__1_:[13,32,36,37,40,41],sb_1__1_new:[40,41],sb_1__2_:13,sb_1__8_:13,sb_2__0_:13,sb_2__1_:13,sb_2__2_:13,sb_2__8_:13,sb_3__0_:13,sb_3__1_:13,sb_3__8_:13,sb_8__0_:13,sb_8__1_:13,sb_8__2_:13,sb_8__8_:13,sb_:[9,13,21,22,28,33,40,41,42,43],sb_bottom_l_in:77,sb_bottom_r_in:77,sb_color:[13,42],sb_left_b_in:77,sb_left_t_in:77,sb_render:[32,33,36,37],sb_right_b_in:77,sb_right_t_in:77,sb_top_l_in:77,sb_top_r_in:77,sc_height:[31,106],sc_width:[31,106],scalabl:52,scalar:[0,2,7,57],scale:[17,18,32,33,36,43,79,92,94,102],scalei:[31,106],scalex:[31,106],scan_chain:37,schemat:[0,9,54],scheme:80,script:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,16,17,18,19,20,21,22,23,24,25,26,28,29,31,32,33,35,36,37,38,39,40,41,42,43,52,95,106],sdn:[0,1,2,4,5,7,8,9,10,11,12,13,16,20,21,22,23,24,25,26,28,29,31,32,33,35,36,37,38,39,40,41,42,43,53,54,57,59,87],sdnphy:[0,2,4,5,7,16,20,22,29,31,35,54],search:52,search_from_point:26,search_to_point:[23,24,25,26],second:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,16,17,18,19,20,21,22,23,24,25,26,28,29,31,32,33,35,36,37,38,39,40,41,42,43],section:[11,20,43,54,79,92],see:1,seek:[9,10,12,13,21,22,28,37,38,39,40,41,42,43],select:[1,84],self:[56,79,92],selfloop_edg:[38,39],separ:[0,54],seq:36,sequenc:95,seri:54,set:[13,31,39,80,85,106],set_color:[6,17,21,23,24,25,26,37],set_column_width:[13,14,42],set_label:6,set_printopt:[32,33,36],set_rankdir:[37,38,39],set_row_height:[13,14,42],set_shap:37,sexampl:9,shape:[10,13,31,36,42,77,106],shapingconf:99,share:54,shell:[28,37,39],shift:37,short_point:26,short_through:[24,26],shortcut:54,should:57,show:[36,37,54,59,96],show_graph_stat:[38,39],show_placement_data:[10,13,42],show_stat:[20,22],shown:[54,77,80],sice:[31,106],side2:[31,106],side:[19,20,25,28,31,32,37,39,77,79,80,92,106],signal:[17,18,37,38,39],similar:[31,106],simpl:[6,28,31,59,106],simpler:1,simplifi:[20,44,51,52],singl:[3,25,35,51,54,57,61],sink:[18,38,39],sink_point:[23,24,25,26],sink_pt:[23,24,25,26],site:79,size:[9,18,21,22,23,24,25,26,28,40,41,42,43,55,56,65,83,86,87],size_i:86,size_x:86,sizei:[82,83],sizex:[82,83],skip:[79,106],skip_connect:[10,13,31,42,43,106],skip_constraint:[2,4,7,20,21,22,28,37,38,39,54,77],skip_pin:[10,13,28,42,43,106],skip_point:[23,24,25,26],sklearn:39,small:25,some:[1,31,52,106],sort:[31,36,37,106],sort_cabl:77,sort_input_channel:36,sort_inst:77,sort_pin:77,sort_port:77,sort_print:77,sourc:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,55,56,57,58,60,61,62,63,64,65,66,77,79,80,87,88,89,90,91,92,93,94,95,96,97,98,100,101,102,103,106],source_fil:[9,10,12,13,21,22,28,37,38,39,40,41,42,43],space:[32,33,36,79,92,94,102],specif:[57,79,97],sphinx:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44],split:[19,20,35,36,37,38,40,41,44,51],split_port:[20,35,38,39,57],splitext:[32,33,36],spydenet:54,spydrnet:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,53,54,55,56,57,58,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109],spydrnet_log:[2,4,8,9,10,11,12,13,21,22,28,31,32,33,36,37,38,39,40,41,42,43],spydrnet_phys:[0,2,4,5,6,7,8,9,10,11,12,13,14,16,17,18,19,20,21,22,23,24,25,26,28,29,31,32,33,35,36,37,38,39,40,41,42,43,53,54,55,56,57,58,60,61,62,63,64,65,66,77,79,80,90,99,106],squar:[19,23,26],square_grid:[20,47,108],standard_cell_primit:[9,21,22,37,39],standard_cell_wrapp:[9,38],start:[9,54,77],startswith:[37,39],stat:[32,37,38,39],statist:[77,79],step:[18,19,21,23,24,25,26],stopiter:43,store:[31,38,81,82,106],str:[1,6,9,10,11,12,13,21,22,28,32,37,38,39,40,41,42,43,57,61,62,65,77,79,84,87,92,97,98],strcutur:[28,43],strictli:81,string:[77,106],structur:[9,10,13,21,22,36,39,40,41,42,43,52,54,57,77,80,100],style:[38,39,106],stylesheet:106,sub_modul:[9,10,12,13,21,22,28,37,38,39,40,41,42,43],subgraph:[6,37],submodul:39,subtil:[40,41],sufffix:57,suffix:[9,10,12,13,21,22,28,37,38,39,40,41,42,43,57],suit:95,sum:[36,37],summari:67,support:[17,18,52,106],support_fil:11,svg:[6,10,13,14,17,18,19,20,21,22,23,24,25,26,28,31,32,33,35,36,37,38,39,42,43,53,79,85,106],svg_main:[18,23,24,25,26],svgwrite:[23,24,25,26,53,106],sw:[36,37],sw_bottom:[36,37],sw_left:36,sw_right:36,sw_top:[36,37],switch_mat:36,switch_partition_03:38,sy:[21,22],symbol:106,system:6,t:[1,36,37,39,79],tag:37,target:37,task:[21,22,37,38,39],task_dir:8,tech:[36,37],techmap:[6,44,51],tempfil:[9,10,12,13,21,22,28,37,38,39,40,41,42,43],templat:90,temporari:[9,10,12,13,21,22,28,37,38,39,40,41,42,43],thei:57,them:[36,106],thi:[0,2,4,5,6,7,8,9,10,11,13,14,17,18,19,21,28,29,31,32,33,35,36,37,38,39,40,41,42,43,53,54,55,56,57,58,59,60,61,63,64,65,66,77,78,79,80,81,82,83,84,86,87,92,94,95,96,100,103,106],thoguh:39,through:[25,57],tighter:80,tile01:[9,43,80],tile:[10,13,19,28,44,51,77,95],tile_1__1_:[43,46],tile_1__2_:[43,46],tile_1__3_:43,tile_1__4_:43,tile_1__:49,tile_2__1_:[43,46],tile_2__2_:[43,46],tile_2__3_:43,tile_2__4_:43,tile_2__:49,tile_3__1_:43,tile_3__2_:43,tile_3__3_:43,tile_3__4_:43,tile_3__:49,tile_4__1_:43,tile_4__2_:43,tile_4__3_:43,tile_4__4_:43,tile_4__:49,tile_cr:77,tile_nam:80,tileabl:21,tiles_data:[40,41],time:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,16,17,18,19,20,21,22,23,24,25,26,28,29,31,32,33,35,36,37,38,39,40,41,42,43,80],titl:[17,18,19,20,21,22,23,24,25,26],to_i:81,to_n:39,to_numpy_arrai:[6,37,38,39],to_point:26,to_pydot:[6,19,35,37,38,39],to_undirect:[38,39],to_x:81,todo:[5,16,19,29,31,95,106],togther:57,tool:[1,59],top:[0,2,4,7,9,20,21,22,25,28,31,32,35,36,37,38,39,40,41,42,43,45,46,48,49,54,62,73,77,79,80,87,92,106],top_1:79,top_cbx_height:13,top_cbx_width:13,top_chan:36,top_definit:[20,21,22],top_grid:[37,38],top_grid_:37,top_grid_bottom_width_0_height_0_subtile_:77,top_inst:[0,1,2,4,7,20,31,35,37,54,62],top_left_grid_right_width_0_height_0_subtile_:77,top_left_til:43,top_modul:[9,10,13,21,22,28,40,41,42,43,77,80,87,89,91,93,95,96,106],top_pin_i:37,top_pinmap:36,top_right_grid_left_width_0_height_0_subtile_:77,top_right_til:43,top_til:43,top_width_0_height_0_subtile_:77,topsid:73,total:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,16,17,18,19,20,21,22,23,24,25,26,28,29,31,32,33,35,36,37,38,39,40,41,42,43],total_weight:19,toward:[79,80],track:39,track_0:39,tranform:95,transal:[17,18],transform:[17,18,31,52,59,67,106],transit:21,translat:[17,18,19,21,23,24,25,26],tree:[6,51],tree_manag:[23,26],tree_patt:[23,26],trim_bord:[23,24,26],tupl:[39,57],turtl:23,tutori:52,two:[3,27,37,39,51,57],txt:[10,11,13,42,43],type:[56,57,62,65,97,98],u:25,unchang:57,unconnect:54,under:53,undriven:[9,40,41,43,77],ungroup:[3,51],uniqu:[57,77,79,92],unwant:37,up:[24,25],updat:[36,79,80],update_dimens:79,upper:[32,39,56],us:[0,1,6,9,10,13,14,21,27,31,34,37,38,39,42,44,52,53,54,57,59,77,106],user:[10,13,42,52,53,63],usign:9,usng:[17,18],util:[1,6,8,9,10,11,12,13,14,17,18,19,20,21,22,23,24,25,26,28,31,32,33,36,37,38,39,40,41,42,43,54,67,77,79,80,106],v:[2,4,7,9,10,12,13,20,21,22,24,25,28,31,32,36,37,38,39,40,41,42,43,54],v_chan:39,valid:[31,54,106],valu:[31,37,38,39,106],varaiabl:13,variabl:[31,39,77,106],vector:[0,2,7,57],veri_proj:9,verilog:[9,12,13,15,20,21,22,28,31,37,38,39,40,41,42,43,51,52,54,55,58,77,98,106],vertic:[32,33,36,39,77,79,81],viewbox:[79,85,106],visit:53,visual:[10,13,31,42,43,52,67],visualiaz:106,visualis:[3,28,31,51,85,106,107],vpr:8,vpr_arch:[8,88],vpr_arch_render_demo:[11,84],vstack:[36,37],vweight:[6,37,38,39,103],w:[9,11,13,24,37,38,39],wai:59,warn:13,we:[21,37,53,54],web:54,websock:53,websocket:53,weight:[6,19,35,37,38,39],what:1,when:[31,106],where:[31,36,106],which:[8,17,18,21,31,37,52,54,57,77,87,106],whichcna:77,width:[11,13,18,19,20,21,23,24,25,26,28,31,42,43,80,83,85,86,106],width_f:[18,23,26],window:[0,54],wire0:[7,45,48,54],wire:[0,1,2,7,9,10,13,19,20,21,22,28,35,37,40,41,42,43,45,46,48,49,54,56,57,59,60,61,64,78,80],wire_bu:45,wire_feedthrough:7,without:57,work:[77,87],would:59,wrapper:62,write:[9,10,11,12,13,21,22,28,37,38,39,40,41,42,43,103],write_blackbox:[20,21,22],write_dot:[19,37,38,39],write_fabric_kei:28,write_metis_graph:[6,37,38,39],write_png:[19,37],write_svg:[6,19,35,37,38,39],written:73,x:[1,9,11,12,13,18,19,20,21,22,23,24,25,26,28,32,36,37,40,41,42,43,77,86],x_margin:17,x_offset:[13,42,43],xadj:[6,100],xi:[13,42,43],xind:25,xml:[8,11,12,13,28,32,33,36,37,42,79,84,92],y:[11,12,13,18,19,20,21,22,23,24,25,26,40,41,53,77,86],y_offset:[13,42,43],yaml:20,ydir:[21,24,25],yet:53,yi:[13,42,43],yind:25,yosi:9,you:[53,54,59],your:53,zip:[3,15,27,30,34,39,44],zoom:106},titles:["<span class=\"section-number\">1.1. </span>Visualise Hierarchical Netlist","<span class=\"section-number\">1.2. </span>Display Netlist Information Functions","<span class=\"section-number\">1.3. </span>Grouping ungrouping cells","<span class=\"section-number\">1. </span>Basic Restructuring Examples","<span class=\"section-number\">1.4. </span>Merging two instances in the design","<span class=\"section-number\">1.5. </span>Merging group of instances","<span class=\"section-number\">1.6. </span>Partitions Experimentation","<span class=\"section-number\">1.7. </span>Generating feedthrough from single instance","<span class=\"section-number\">2.1. </span>OpenFPGA Architecture Parsing","<span class=\"section-number\">2.2. </span>Render FPGA Basic Elements","<span class=\"section-number\">2.3. </span>Render Placement information from Verilog netlist","<span class=\"section-number\">2.4. </span>FPGA Layout grid generation","<span class=\"section-number\">2.5. </span>FPGA Instance to Layout mapping","<span class=\"section-number\">2.6. </span>Heterogeneous Design Placement","<span class=\"section-number\">2.7. </span>Grid Floorplan Generator","<span class=\"section-number\">2. </span>OpenFPGA Basic Examples","<span class=\"section-number\">2.8. </span>Renaming Homogeneous FPGA Modules","<span class=\"section-number\">4.1. </span>Connection Pattern Generation","<span class=\"section-number\">4.2. </span>Create H-Tree Connectivity pattern","<span class=\"section-number\">4.3. </span>Create Hybrid Connectivity Pattern","<span class=\"section-number\">4.4. </span>Create Clock Tree Embedding","<span class=\"section-number\">4.5. </span>Two layer H-Tree insertion in 4x4 FPGA","<span class=\"section-number\">4.6. </span>Create Reset Feedthrough in fpga_top","<span class=\"section-number\">4.7. </span>Clock tree insertion Example Architecture 1","<span class=\"section-number\">4.8. </span>Clock tree insertion Example Architecture 2","<span class=\"section-number\">4.9. </span>Clock tree insertion Example Architecture 3","<span class=\"section-number\">4.10. </span>Clock tree insertion Example Architecture 3","<span class=\"section-number\">4. </span>Clock Tree Embedding","<span class=\"section-number\">6.1. </span>Adding configuration chain to the fabric","<span class=\"section-number\">6.2. </span>Extract configuration chain order","<span class=\"section-number\">6. </span>Configuration Chain","<span class=\"section-number\">3.1. </span>Demonstrate how to render basic floorplan","<span class=\"section-number\">3.2. </span>Rendering Switch and Connection Boxes","<span class=\"section-number\">3.3. </span>Rendering Switch and Connection Boxes","<span class=\"section-number\">3. </span>Module Rendering Examples","<span class=\"section-number\">5.1. </span>Netlist to graph (networkx)","<span class=\"section-number\">5.2. </span>Logical/Pre-techmapped Partition Conn Box 01","<span class=\"section-number\">5.3. </span>Physical/Techmapped Partition Conn Box 02","<span class=\"section-number\">5.4. </span>Partition Conn Box 02 - Simplified","<span class=\"section-number\">5.5. </span>Split CBs and SBs across fabric","<span class=\"section-number\">5.6. </span>Generic Tiling Part02 - Creating tile","<span class=\"section-number\">5.7. </span>Generic Tiling Part02 - Creating tile","<span class=\"section-number\">5.8. </span>Floorplanning Classic Tiles","<span class=\"section-number\">5.9. </span>Generating and Floorplanning Area-optimized FPGA Tiles","<span class=\"section-number\">5. </span>Partition Examples","basic_hierarchy","grid_example","Sample Verilog Netlists","nested_hierarchy","square_grid","Developers Guidelines","Examples","SpyDrNet-Physical Documentation","Install","Tutorial","Bundle","Cable","Definition","Element","SpyDrNet-Physical API Summary","InnerPin","Instance","Library","OuterPin","Pin","Port","Wire","API Reference","Bottom-left-Tile","Bottom-Right-Tile","Bottom-Tile","Left-Tile","Right-Tile","Tile","Top-left-Tile","Top-Right-Tile","Top-Tile","OpenFPGA Base","OpenFPGA Transformations","Routing Render","Tile-01","util.ConnectPoint","util.ConnectPointList","util.ConnectionPattern","util.FPGAGridGen","util.FloorPlanViz","util.GridFloorplanGen","util.OpenFPGA","util.OpenFPGA_Arch","util.OpenFPGA_Config_Generator","util.OpenFPGA_Placement_Generator","util.OpenFPGA_Tile_Generator","util.RoutingRender","util.Tile01","util.cb_renderer","util.config_chain_01","util.config_chain_simple","util.get_attr","util.get_names","util.initial_placement","util.prepare_graph_from_nx","util.run_metis","util.sb_renderer","util.write_metis_graph","Utility Functions","Architecture Visualisation","FloorPlan Visualizer","Visualization and Floorplanning","Sample verilog netlist","Unit Tests"],titleterms:{"01":[36,80],"02":[37,38],"1":23,"2":24,"3":[25,26],"4x4":21,"class":[50,104],"function":[1,104],"switch":[32,33],In:54,across:39,ad:28,api:[59,67,78],architectur:[8,23,24,25,26,105],area:43,base:[77,78],basic:[3,9,15,31,59,108],basic_hierarchi:45,bottom:[68,69,70],box:[32,33,36,37,38],bundl:55,cabl:56,cb:39,cb_render:[79,94],cell:2,chain:[28,29,30],channel:[79,92],classic:42,clock:[20,23,24,25,26,27],config_chain_01:95,config_chain_simpl:96,configur:[28,29,30,78],conn:[36,37,38],connect:[17,18,19,32,33,104],connectionpattern:83,connectpoint:81,connectpointlist:82,content:52,creat:[18,19,20,22,40,41],debug:54,definit:57,demonstr:31,depend:53,descript:73,design:[4,13,108],detail:80,develop:[50,53],displai:1,document:52,each:80,element:[9,58],embed:[20,27],exampl:[3,15,23,24,25,26,34,44,51,54],experiment:6,extract:29,fabric:[28,39],feedthrough:[7,22],file:43,floorplan:[14,31,42,43,106,107],floorplanviz:85,fpga:[9,11,12,16,21,43,104,108],fpga_top:22,fpgagridgen:84,from:[7,10],gener:[7,11,14,17,40,41,43,104],get_attr:97,get_nam:98,graph:[35,104],grid:[11,14],grid_exampl:46,gridfloorplangen:86,group:[2,5],guidelin:50,h:[18,21],helper:104,heterogen:[13,108],hierarch:0,hierarchi:50,homogen:[16,108],how:31,hybrid:19,indic:52,inform:[1,10],initial_plac:99,innerpin:60,insert:[21,23,24,25,26],instal:53,instanc:[4,5,7,12,61],instanti:108,interfac:54,io:73,layer:21,layout:[11,12],left:[68,71,74],librari:62,logic:36,map:12,merg:[4,5],method:[80,104],modul:[16,34],multi:108,nested_hierarchi:48,netlist:[0,1,10,35,47,108],networkx:35,object:59,openfpga:[8,15,77,78,87,104],openfpga_arch:88,openfpga_config_gener:89,openfpga_placement_gener:90,openfpga_tile_gener:91,optim:43,order:29,outerpin:63,outlin:[107,108],output:[8,13,31,43,54],overview:[55,56,57,58,60,61,62,63,64,65,66,77,104,106],pars:8,part02:[40,41],partit:[6,36,37,38,44,104],pattern:[17,18,19,104],physic:[37,52,59],pin:64,placement:[10,13],port:65,pre:36,prepare_graph_from_nx:100,refer:67,relat:104,renam:16,render:[9,10,31,32,33,34,79,104],reset:22,restructur:3,right:[69,72,75],rout:79,routingrend:[79,92],run_meti:101,sampl:[47,108],sb:39,sb_render:[79,102],script:54,sdc:78,shape:43,shell:54,simplifi:38,singl:7,split:39,spydrnet:[52,59],square_grid:49,structur:50,summari:59,tabl:52,techmap:[36,37],templat:104,test:109,tile01:93,tile:[40,41,42,43,68,69,70,71,72,73,74,75,76,78,80,104],top:[74,75,76],transform:78,tree:[18,20,21,23,24,25,26,27],tutori:54,two:[4,21],type:59,ungroup:2,unit:109,util:[81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104],valid:53,variabl:[79,92],verif:78,verilog:[10,47,108],version:53,visual:[54,104,106,107],visualis:[0,105],wire:66,write_metis_graph:103}})