#ifndef __HALDSI_PHY_2_7_0_H__
#define __HALDSI_PHY_2_7_0_H__
/*
===========================================================================
*/
/**
    @file HALdsi_Phy_2_7_0.h
    @brief Auto-generated HWIO interface include file.

    Reference chip release:
        SM8550 (Kailua) [kailua_v1.0_p3q2r8.2_rtl_partition_F02]
 
    This file contains HWIO register definitions for the following modules:
        DSI_0_PHY.*
        DSI_1_PHY.*


    Generation parameters: 
    { 'filename': 'HALdsi_Phy_2_7_0.h',
      'modules': ['DSI_0_PHY.*', 'DSI_1_PHY.*'],
      'output-offsets': True}
*/
/*
    ===========================================================================

    Copyright (c) 2021 Qualcomm Technologies, Inc.
    All Rights Reserved.
    Confidential and Proprietary - Qualcomm Technologies, Inc.

    Export of this technology or software is regulated by the U.S. Government.
    Diversion contrary to U.S. law prohibited.

    All ideas, data and information contained in or disclosed by
    this document are confidential and proprietary information of
    Qualcomm Technologies, Inc. and all rights therein are expressly reserved.
    By accepting this material the recipient agrees that this material
    and the information contained therein are held in confidence and in
    trust and will not be used, copied, reproduced in whole or in part,
    nor its contents revealed in any manner to others without the express
    written permission of Qualcomm Technologies, Inc.

    ===========================================================================

    $Header: //service/BOOT/BOOT.MXF.2.1-01839-LANAI-2.65818/boot_images/boot/QcomPkg/Library/HALDSILib/HALdsi_Phy_2_7_0.h#1 $
    $DateTime: 2024/04/02 23:00:31 $
    $Author: cirrusp4svc $

    ===========================================================================
*/

/*----------------------------------------------------------------------------
 * MODULE: DSI_0_PHY
 *--------------------------------------------------------------------------*/

#define DSI_0_PHY_REG_BASE   (MDSS_BASE            + 0x00095000)
#define DSI_0_PHY_REG_BASE_SIZE 0xa00
#define DSI_0_PHY_REG_BASE_USED 0x0
#define DSI_0_PHY_REG_BASE_OFFS 0x00095000

/*----------------------------------------------------------------------------
 * MODULE: DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON
 *--------------------------------------------------------------------------*/

#define DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE                                            (MDSS_BASE            + 0x00095000)
#define DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_SIZE                                       0x1c0
#define DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_USED                                       0x1bc
#define DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS                                       0x00095000

#define HWIO_DSI_0_PHY_DSIPHY_CMN_REVISION_ID0_ADDR                                                    (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x0)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_REVISION_ID0_OFFS                                                    (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x0)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_REVISION_ID0_RMSK                                                          0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_REVISION_ID0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_REVISION_ID0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_REVISION_ID0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_REVISION_ID0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_REVISION_ID0_MINOR_3_0_BMSK                                                0xf0
#define HWIO_DSI_0_PHY_DSIPHY_CMN_REVISION_ID0_MINOR_3_0_SHFT                                                   4
#define HWIO_DSI_0_PHY_DSIPHY_CMN_REVISION_ID0_MAJOR_BMSK                                                     0xf
#define HWIO_DSI_0_PHY_DSIPHY_CMN_REVISION_ID0_MAJOR_SHFT                                                       0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_REVISION_ID1_ADDR                                                    (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x4)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_REVISION_ID1_OFFS                                                    (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x4)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_REVISION_ID1_RMSK                                                          0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_REVISION_ID1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_REVISION_ID1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_REVISION_ID1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_REVISION_ID1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_REVISION_ID1_MINOR_11_4_BMSK                                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_REVISION_ID1_MINOR_11_4_SHFT                                                  0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_REVISION_ID2_ADDR                                                    (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x8)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_REVISION_ID2_OFFS                                                    (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x8)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_REVISION_ID2_RMSK                                                          0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_REVISION_ID2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_REVISION_ID2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_REVISION_ID2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_REVISION_ID2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_REVISION_ID2_STEP_7_0_BMSK                                                 0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_REVISION_ID2_STEP_7_0_SHFT                                                    0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_REVISION_ID3_ADDR                                                    (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0xc)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_REVISION_ID3_OFFS                                                    (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0xc)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_REVISION_ID3_RMSK                                                          0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_REVISION_ID3_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_REVISION_ID3_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_REVISION_ID3_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_REVISION_ID3_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_REVISION_ID3_STEP_15_8_BMSK                                                0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_REVISION_ID3_STEP_15_8_SHFT                                                   0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_CLK_CFG0_ADDR                                                        (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x10)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CLK_CFG0_OFFS                                                        (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x10)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CLK_CFG0_RMSK                                                              0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CLK_CFG0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_CLK_CFG0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CLK_CFG0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_CLK_CFG0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CLK_CFG0_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_CLK_CFG0_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CLK_CFG0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_CLK_CFG0_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_CLK_CFG0_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CLK_CFG0_DIV_CTRL_7_4_BMSK                                                 0xf0
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CLK_CFG0_DIV_CTRL_7_4_SHFT                                                    4
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CLK_CFG0_DIV_CTRL_3_0_BMSK                                                  0xf
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CLK_CFG0_DIV_CTRL_3_0_SHFT                                                    0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_CLK_CFG1_ADDR                                                        (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x14)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CLK_CFG1_OFFS                                                        (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x14)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CLK_CFG1_RMSK                                                              0x7f
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CLK_CFG1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_CLK_CFG1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CLK_CFG1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_CLK_CFG1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CLK_CFG1_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_CLK_CFG1_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CLK_CFG1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_CLK_CFG1_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_CLK_CFG1_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CLK_CFG1_BITCLK_R_OUT_EN_BMSK                                              0x40
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CLK_CFG1_BITCLK_R_OUT_EN_SHFT                                                 6
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CLK_CFG1_CLK_EN_BMSK                                                       0x20
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CLK_CFG1_CLK_EN_SHFT                                                          5
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CLK_CFG1_CLK_EN_SEL_BMSK                                                   0x10
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CLK_CFG1_CLK_EN_SEL_SHFT                                                      4
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CLK_CFG1_BITCLK_SEL_BMSK                                                    0xc
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CLK_CFG1_BITCLK_SEL_SHFT                                                      2
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CLK_CFG1_DSICLK_SEL_BMSK                                                    0x3
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CLK_CFG1_DSICLK_SEL_SHFT                                                      0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_CTRL_ADDR                                                       (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x18)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_CTRL_OFFS                                                       (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x18)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_CTRL_RMSK                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_CTRL_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_CTRL_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_CTRL_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_CTRL_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_CTRL_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_CTRL_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_CTRL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_CTRL_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_CTRL_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_CTRL_CPHY_LANE3_ENABLE_BMSK                                           0x80
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_CTRL_CPHY_LANE3_ENABLE_SHFT                                              7
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_CTRL_PHY_MODE_BMSK                                                    0x40
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_CTRL_PHY_MODE_SHFT                                                       6
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_CTRL_SPLIT_LINK_ENABLE_BMSK                                           0x20
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_CTRL_SPLIT_LINK_ENABLE_SHFT                                              5
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_CTRL_BYTECLK_SEL_BMSK                                                 0x18
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_CTRL_BYTECLK_SEL_SHFT                                                    3
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_CTRL_POSTMAPPER_ENABLE_BMSK                                            0x4
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_CTRL_POSTMAPPER_ENABLE_SHFT                                              2
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_CTRL_TEST_ESCCLK_SEL_BMSK                                              0x2
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_CTRL_TEST_ESCCLK_SEL_SHFT                                                1
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_CTRL_TEST_BYTECLK_SEL_BMSK                                             0x1
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_CTRL_TEST_BYTECLK_SEL_SHFT                                               0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_RBUF_CTRL_ADDR                                                       (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x1c)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_RBUF_CTRL_OFFS                                                       (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x1c)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_RBUF_CTRL_RMSK                                                              0x3
#define HWIO_DSI_0_PHY_DSIPHY_CMN_RBUF_CTRL_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_RBUF_CTRL_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_RBUF_CTRL_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_RBUF_CTRL_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_RBUF_CTRL_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_RBUF_CTRL_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_RBUF_CTRL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_RBUF_CTRL_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_RBUF_CTRL_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_RBUF_CTRL_FORCE_RETIME_BUFFER_RESYNC_BMSK                                   0x2
#define HWIO_DSI_0_PHY_DSIPHY_CMN_RBUF_CTRL_FORCE_RETIME_BUFFER_RESYNC_SHFT                                     1
#define HWIO_DSI_0_PHY_DSIPHY_CMN_RBUF_CTRL_PULSE_RETIME_BUFFER_RESYNC_BMSK                                   0x1
#define HWIO_DSI_0_PHY_DSIPHY_CMN_RBUF_CTRL_PULSE_RETIME_BUFFER_RESYNC_SHFT                                     0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_VREG_CTRL_0_ADDR                                                     (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x20)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_VREG_CTRL_0_OFFS                                                     (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x20)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_VREG_CTRL_0_RMSK                                                           0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_VREG_CTRL_0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_VREG_CTRL_0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_VREG_CTRL_0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_VREG_CTRL_0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_VREG_CTRL_0_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_VREG_CTRL_0_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_VREG_CTRL_0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_VREG_CTRL_0_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_VREG_CTRL_0_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_VREG_CTRL_0_VREG_CTRL_0P4_BMSK                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_VREG_CTRL_0_VREG_CTRL_0P4_SHFT                                                0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_0_ADDR                                                          (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x24)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_0_OFFS                                                          (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x24)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_0_RMSK                                                                0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_0_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_0_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_0_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_0_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_0_DSIPHY_CLKSL_SHUTDOWNB_BMSK                                         0x80
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_0_DSIPHY_CLKSL_SHUTDOWNB_SHFT                                            7
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_0_DSIPHY_DIGTOP_PWRDN_B_BMSK                                          0x40
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_0_DSIPHY_DIGTOP_PWRDN_B_SHFT                                             6
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_0_CMN_PLL_SHUTDOWNB_BMSK                                              0x20
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_0_CMN_PLL_SHUTDOWNB_SHFT                                                 5
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_0_DSIPHY_DLN3_SHUTDOWNB_BMSK                                          0x10
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_0_DSIPHY_DLN3_SHUTDOWNB_SHFT                                             4
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_0_DSIPHY_DLN2_SHUTDOWNB_BMSK                                           0x8
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_0_DSIPHY_DLN2_SHUTDOWNB_SHFT                                             3
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_0_DSIPHY_CLK_SHUTDOWNB_BMSK                                            0x4
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_0_DSIPHY_CLK_SHUTDOWNB_SHFT                                              2
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_0_DSIPHY_DLN1_SHUTDOWNB_BMSK                                           0x2
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_0_DSIPHY_DLN1_SHUTDOWNB_SHFT                                             1
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_0_DSIPHY_DLN0_SHUTDOWNB_BMSK                                           0x1
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_0_DSIPHY_DLN0_SHUTDOWNB_SHFT                                             0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_1_ADDR                                                          (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x28)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_1_OFFS                                                          (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x28)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_1_RMSK                                                                0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_1_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_1_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_1_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_1_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_1_DSIPHY_PLL_CORE_CONTROLREG_RESET_BMSK                               0x80
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_1_DSIPHY_PLL_CORE_CONTROLREG_RESET_SHFT                                  7
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_1_DSIPHY_SW_RESET_BMSK                                                0x40
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_1_DSIPHY_SW_RESET_SHFT                                                   6
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_1_DSIPHY_PLL_SW_RESET_BMSK                                            0x20
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_1_DSIPHY_PLL_SW_RESET_SHFT                                               5
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_1_DSIPHY_DLN3_SW_RESET_BMSK                                           0x10
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_1_DSIPHY_DLN3_SW_RESET_SHFT                                              4
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_1_DSIPHY_DLN2_SW_RESET_BMSK                                            0x8
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_1_DSIPHY_DLN2_SW_RESET_SHFT                                              3
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_1_DSIPHY_CLK_SW_RESET_BMSK                                             0x4
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_1_DSIPHY_CLK_SW_RESET_SHFT                                               2
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_1_DSIPHY_DLN1_SW_RESET_BMSK                                            0x2
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_1_DSIPHY_DLN1_SW_RESET_SHFT                                              1
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_1_DSIPHY_DLN0_SW_RESET_BMSK                                            0x1
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_1_DSIPHY_DLN0_SW_RESET_SHFT                                              0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_2_ADDR                                                          (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x2c)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_2_OFFS                                                          (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x2c)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_2_RMSK                                                                0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_2_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_2_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_2_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_2_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_2_DCTRL_BMSK                                                          0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_2_DCTRL_SHFT                                                             0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_3_ADDR                                                          (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x30)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_3_OFFS                                                          (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x30)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_3_RMSK                                                                0x7f
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_3_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_3_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_3_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_3_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_3_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_3_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_3_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_3_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_3_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_3_DIGTOP_DEBUG_CLK_DEBUG_SEL_BMSK                                     0x78
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_3_DIGTOP_DEBUG_CLK_DEBUG_SEL_SHFT                                        3
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_3_SLEEP_B_BMSK                                                         0x4
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_3_SLEEP_B_SHFT                                                           2
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_3_NC_INTF_CLK_OUT_CLK_EN_BMSK                                          0x2
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_3_NC_INTF_CLK_OUT_CLK_EN_SHFT                                            1
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_3_DSIPHY_RQST_SEL_BMSK                                                 0x1
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_3_DSIPHY_RQST_SEL_SHFT                                                   0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_CFG0_ADDR                                                       (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x34)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_CFG0_OFFS                                                       (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x34)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_CFG0_RMSK                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_CFG0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_CFG0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_CFG0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_CFG0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_CFG0_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_CFG0_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_CFG0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_CFG0_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_CFG0_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_CFG0_LOGICAL_LANE1_SEL_BMSK                                           0xf0
#define HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_CFG0_LOGICAL_LANE1_SEL_SHFT                                              4
#define HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_CFG0_LOGICAL_LANE0_SEL_BMSK                                            0xf
#define HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_CFG0_LOGICAL_LANE0_SEL_SHFT                                              0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_CFG1_ADDR                                                       (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x38)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_CFG1_OFFS                                                       (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x38)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_CFG1_RMSK                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_CFG1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_CFG1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_CFG1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_CFG1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_CFG1_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_CFG1_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_CFG1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_CFG1_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_CFG1_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_CFG1_LOGICAL_LANE3_SEL_BMSK                                           0xf0
#define HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_CFG1_LOGICAL_LANE3_SEL_SHFT                                              4
#define HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_CFG1_LOGICAL_LANE2_SEL_BMSK                                            0xf
#define HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_CFG1_LOGICAL_LANE2_SEL_SHFT                                              0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_PLL_CNTRL_ADDR                                                       (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x3c)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_PLL_CNTRL_OFFS                                                       (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x3c)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_PLL_CNTRL_RMSK                                                              0x7
#define HWIO_DSI_0_PHY_DSIPHY_CMN_PLL_CNTRL_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_PLL_CNTRL_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_PLL_CNTRL_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_PLL_CNTRL_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_PLL_CNTRL_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_PLL_CNTRL_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_PLL_CNTRL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_PLL_CNTRL_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_PLL_CNTRL_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_PLL_CNTRL_TSYNC_EN_BMSK                                                     0x4
#define HWIO_DSI_0_PHY_DSIPHY_CMN_PLL_CNTRL_TSYNC_EN_SHFT                                                       2
#define HWIO_DSI_0_PHY_DSIPHY_CMN_PLL_CNTRL_PLL_BIAS_EN_BMSK                                                  0x2
#define HWIO_DSI_0_PHY_DSIPHY_CMN_PLL_CNTRL_PLL_BIAS_EN_SHFT                                                    1
#define HWIO_DSI_0_PHY_DSIPHY_CMN_PLL_CNTRL_PLL_START_BMSK                                                    0x1
#define HWIO_DSI_0_PHY_DSIPHY_CMN_PLL_CNTRL_PLL_START_SHFT                                                      0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_SOT_ADDR                                                        (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x40)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_SOT_OFFS                                                        (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x40)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_SOT_RMSK                                                              0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_SOT_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_SOT_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_SOT_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_SOT_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_SOT_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_SOT_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_SOT_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_SOT_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_SOT_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_SOT_DPHY_SOT_BMSK                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_SOT_DPHY_SOT_SHFT                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PREAMBLE_FLIP_ADDR                                              (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x44)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PREAMBLE_FLIP_OFFS                                              (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x44)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PREAMBLE_FLIP_RMSK                                                    0x7f
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PREAMBLE_FLIP_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PREAMBLE_FLIP_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PREAMBLE_FLIP_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PREAMBLE_FLIP_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PREAMBLE_FLIP_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PREAMBLE_FLIP_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PREAMBLE_FLIP_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PREAMBLE_FLIP_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PREAMBLE_FLIP_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PREAMBLE_FLIP_CPHY_PREAMBLE_FLIP_BMSK                                 0x7f
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PREAMBLE_FLIP_CPHY_PREAMBLE_FLIP_SHFT                                    0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PREAMBLE_ROTATE_ADDR                                            (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x48)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PREAMBLE_ROTATE_OFFS                                            (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x48)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PREAMBLE_ROTATE_RMSK                                                  0x7f
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PREAMBLE_ROTATE_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PREAMBLE_ROTATE_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PREAMBLE_ROTATE_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PREAMBLE_ROTATE_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PREAMBLE_ROTATE_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PREAMBLE_ROTATE_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PREAMBLE_ROTATE_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PREAMBLE_ROTATE_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PREAMBLE_ROTATE_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PREAMBLE_ROTATE_CPHY_PREAMBLE_ROTATE_BMSK                             0x7f
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PREAMBLE_ROTATE_CPHY_PREAMBLE_ROTATE_SHFT                                0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PREAMBLE_POLARITY_ADDR                                          (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x4c)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PREAMBLE_POLARITY_OFFS                                          (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x4c)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PREAMBLE_POLARITY_RMSK                                                0x7f
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PREAMBLE_POLARITY_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PREAMBLE_POLARITY_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PREAMBLE_POLARITY_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PREAMBLE_POLARITY_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PREAMBLE_POLARITY_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PREAMBLE_POLARITY_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PREAMBLE_POLARITY_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PREAMBLE_POLARITY_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PREAMBLE_POLARITY_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PREAMBLE_POLARITY_CPHY_PREAMBLE_POLARITY_BMSK                         0x7f
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PREAMBLE_POLARITY_CPHY_PREAMBLE_POLARITY_SHFT                            0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_FLIP0_ADDR                                              (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x50)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_FLIP0_OFFS                                              (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x50)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_FLIP0_RMSK                                                    0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_FLIP0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_FLIP0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_FLIP0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_FLIP0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_FLIP0_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_FLIP0_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_FLIP0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_FLIP0_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_FLIP0_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_FLIP0_CPHY_PROGSEQ_FLIP_7_0_BMSK                              0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_FLIP0_CPHY_PROGSEQ_FLIP_7_0_SHFT                                 0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_ROTATE0_ADDR                                            (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x54)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_ROTATE0_OFFS                                            (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x54)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_ROTATE0_RMSK                                                  0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_ROTATE0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_ROTATE0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_ROTATE0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_ROTATE0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_ROTATE0_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_ROTATE0_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_ROTATE0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_ROTATE0_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_ROTATE0_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_ROTATE0_CPHY_PROGSEQ_ROTATE_7_0_BMSK                          0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_ROTATE0_CPHY_PROGSEQ_ROTATE_7_0_SHFT                             0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_POLARITY0_ADDR                                          (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x58)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_POLARITY0_OFFS                                          (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x58)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_POLARITY0_RMSK                                                0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_POLARITY0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_POLARITY0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_POLARITY0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_POLARITY0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_POLARITY0_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_POLARITY0_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_POLARITY0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_POLARITY0_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_POLARITY0_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_POLARITY0_CPHY_PROGSEQ_POLARITY_7_0_BMSK                      0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_POLARITY0_CPHY_PROGSEQ_POLARITY_7_0_SHFT                         0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_FLIP1_ADDR                                              (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x5c)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_FLIP1_OFFS                                              (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x5c)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_FLIP1_RMSK                                                    0x3f
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_FLIP1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_FLIP1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_FLIP1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_FLIP1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_FLIP1_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_FLIP1_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_FLIP1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_FLIP1_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_FLIP1_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_FLIP1_CPHY_PROGSEQ_FLIP_13_8_BMSK                             0x3f
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_FLIP1_CPHY_PROGSEQ_FLIP_13_8_SHFT                                0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_ROTATE1_ADDR                                            (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x60)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_ROTATE1_OFFS                                            (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x60)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_ROTATE1_RMSK                                                  0x3f
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_ROTATE1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_ROTATE1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_ROTATE1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_ROTATE1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_ROTATE1_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_ROTATE1_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_ROTATE1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_ROTATE1_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_ROTATE1_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_ROTATE1_CPHY_PROGSEQ_ROTATE_13_8_BMSK                         0x3f
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_ROTATE1_CPHY_PROGSEQ_ROTATE_13_8_SHFT                            0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_POLARITY1_ADDR                                          (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x64)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_POLARITY1_OFFS                                          (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x64)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_POLARITY1_RMSK                                                0x3f
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_POLARITY1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_POLARITY1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_POLARITY1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_POLARITY1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_POLARITY1_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_POLARITY1_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_POLARITY1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_POLARITY1_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_POLARITY1_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_POLARITY1_CPHY_PROGSEQ_POLARITY_13_8_BMSK                     0x3f
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_PROGSEQ_POLARITY1_CPHY_PROGSEQ_POLARITY_13_8_SHFT                        0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_SYNC_FLIP_ADDR                                                  (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x68)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_SYNC_FLIP_OFFS                                                  (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x68)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_SYNC_FLIP_RMSK                                                        0x7f
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_SYNC_FLIP_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_SYNC_FLIP_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_SYNC_FLIP_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_SYNC_FLIP_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_SYNC_FLIP_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_SYNC_FLIP_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_SYNC_FLIP_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_SYNC_FLIP_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_SYNC_FLIP_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_SYNC_FLIP_CPHY_SYNC_FLIP_BMSK                                         0x7f
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_SYNC_FLIP_CPHY_SYNC_FLIP_SHFT                                            0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_SYNC_ROTATE_ADDR                                                (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x6c)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_SYNC_ROTATE_OFFS                                                (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x6c)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_SYNC_ROTATE_RMSK                                                      0x7f
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_SYNC_ROTATE_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_SYNC_ROTATE_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_SYNC_ROTATE_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_SYNC_ROTATE_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_SYNC_ROTATE_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_SYNC_ROTATE_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_SYNC_ROTATE_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_SYNC_ROTATE_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_SYNC_ROTATE_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_SYNC_ROTATE_CPHY_SYNC_ROTATE_BMSK                                     0x7f
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_SYNC_ROTATE_CPHY_SYNC_ROTATE_SHFT                                        0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_SYNC_POLARITY_ADDR                                              (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x70)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_SYNC_POLARITY_OFFS                                              (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x70)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_SYNC_POLARITY_RMSK                                                    0x7f
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_SYNC_POLARITY_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_SYNC_POLARITY_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_SYNC_POLARITY_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_SYNC_POLARITY_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_SYNC_POLARITY_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_SYNC_POLARITY_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_SYNC_POLARITY_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_SYNC_POLARITY_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_SYNC_POLARITY_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_SYNC_POLARITY_CPHY_SYNC_POLARITY_BMSK                                 0x7f
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_SYNC_POLARITY_CPHY_SYNC_POLARITY_SHFT                                    0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_POST_FLIP_ADDR                                                  (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x74)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_POST_FLIP_OFFS                                                  (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x74)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_POST_FLIP_RMSK                                                        0x7f
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_POST_FLIP_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_POST_FLIP_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_POST_FLIP_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_POST_FLIP_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_POST_FLIP_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_POST_FLIP_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_POST_FLIP_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_POST_FLIP_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_POST_FLIP_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_POST_FLIP_CPHY_POST_FLIP_BMSK                                         0x7f
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_POST_FLIP_CPHY_POST_FLIP_SHFT                                            0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_POST_ROTATE_ADDR                                                (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x78)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_POST_ROTATE_OFFS                                                (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x78)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_POST_ROTATE_RMSK                                                      0x7f
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_POST_ROTATE_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_POST_ROTATE_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_POST_ROTATE_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_POST_ROTATE_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_POST_ROTATE_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_POST_ROTATE_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_POST_ROTATE_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_POST_ROTATE_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_POST_ROTATE_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_POST_ROTATE_CPHY_POST_ROTATE_BMSK                                     0x7f
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_POST_ROTATE_CPHY_POST_ROTATE_SHFT                                        0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_POST_POLARITY_ADDR                                              (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x7c)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_POST_POLARITY_OFFS                                              (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x7c)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_POST_POLARITY_RMSK                                                    0x7f
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_POST_POLARITY_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_POST_POLARITY_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_POST_POLARITY_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_POST_POLARITY_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_POST_POLARITY_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_POST_POLARITY_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_POST_POLARITY_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_POST_POLARITY_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_POST_POLARITY_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_POST_POLARITY_CPHY_POST_POLARITY_BMSK                                 0x7f
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_POST_POLARITY_CPHY_POST_POLARITY_SHFT                                    0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_LANE_CTRL0_ADDR                                                 (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x80)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_LANE_CTRL0_OFFS                                                 (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x80)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_LANE_CTRL0_RMSK                                                        0xf
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_LANE_CTRL0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_LANE_CTRL0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_LANE_CTRL0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_LANE_CTRL0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_LANE_CTRL0_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_LANE_CTRL0_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_LANE_CTRL0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_LANE_CTRL0_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_LANE_CTRL0_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_LANE_CTRL0_CPHY_DLN3_CONTINUOUS_CLK_MODE_BMSK                          0x8
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_LANE_CTRL0_CPHY_DLN3_CONTINUOUS_CLK_MODE_SHFT                            3
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_LANE_CTRL0_CPHY_DLN2_CONTINUOUS_CLK_MODE_BMSK                          0x4
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_LANE_CTRL0_CPHY_DLN2_CONTINUOUS_CLK_MODE_SHFT                            2
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_LANE_CTRL0_CPHY_DLN1_CONTINUOUS_CLK_MODE_BMSK                          0x2
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_LANE_CTRL0_CPHY_DLN1_CONTINUOUS_CLK_MODE_SHFT                            1
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_LANE_CTRL0_CPHY_DLN0_CONTINUOUS_CLK_MODE_BMSK                          0x1
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CPHY_LANE_CTRL0_CPHY_DLN0_CONTINUOUS_CLK_MODE_SHFT                            0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_CTRL0_ADDR                                                      (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x84)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_CTRL0_OFFS                                                      (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x84)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_CTRL0_RMSK                                                            0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_CTRL0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_CTRL0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_CTRL0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_CTRL0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_CTRL0_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_CTRL0_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_CTRL0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_CTRL0_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_CTRL0_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_CTRL0_FORCE_CNCK_TX_REQUEST_HS_BMSK                                   0x80
#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_CTRL0_FORCE_CNCK_TX_REQUEST_HS_SHFT                                      7
#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_CTRL0_LP_BIST_PRBS_POLY_BMSK                                          0x60
#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_CTRL0_LP_BIST_PRBS_POLY_SHFT                                             5
#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_CTRL0_LP_BISTGEN_ENABLE_BMSK                                          0x10
#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_CTRL0_LP_BISTGEN_ENABLE_SHFT                                             4
#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_CTRL0_BIST_MODE_BMSK                                                   0x8
#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_CTRL0_BIST_MODE_SHFT                                                     3
#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_CTRL0_BISTGEN_ERROR_INJECT_BMSK                                        0x4
#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_CTRL0_BISTGEN_ERROR_INJECT_SHFT                                          2
#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_CTRL0_HS_BISTGEN_ENABLE_BMSK                                           0x2
#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_CTRL0_HS_BISTGEN_ENABLE_SHFT                                             1
#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_CTRL0_HS_BISTGEN_CROSS_BMSK                                            0x1
#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_CTRL0_HS_BISTGEN_CROSS_SHFT                                              0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_SEED0_ADDR                                                      (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x88)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_SEED0_OFFS                                                      (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x88)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_SEED0_RMSK                                                            0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_SEED0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_SEED0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_SEED0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_SEED0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_SEED0_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_SEED0_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_SEED0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_SEED0_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_SEED0_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_SEED0_BIST_PRBS_SEED_7_0_BMSK                                         0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_SEED0_BIST_PRBS_SEED_7_0_SHFT                                            0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_SEED1_ADDR                                                      (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x8c)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_SEED1_OFFS                                                      (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x8c)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_SEED1_RMSK                                                            0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_SEED1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_SEED1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_SEED1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_SEED1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_SEED1_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_SEED1_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_SEED1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_SEED1_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_SEED1_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_SEED1_BIST_PRBS_SEED_15_8_BMSK                                        0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_SEED1_BIST_PRBS_SEED_15_8_SHFT                                           0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_SEED2_ADDR                                                      (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x90)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_SEED2_OFFS                                                      (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x90)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_SEED2_RMSK                                                            0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_SEED2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_SEED2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_SEED2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_SEED2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_SEED2_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_SEED2_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_SEED2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_SEED2_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_SEED2_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_SEED2_BIST_PRBS_SEED_23_16_BMSK                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_SEED2_BIST_PRBS_SEED_23_16_SHFT                                          0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_POLY_ADDR                                                       (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x94)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_POLY_OFFS                                                       (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x94)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_POLY_RMSK                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_POLY_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_POLY_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_POLY_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_POLY_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_POLY_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_POLY_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_POLY_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_POLY_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_POLY_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_POLY_BIST_PRBS_POLY_BMSK                                              0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_POLY_BIST_PRBS_POLY_SHFT                                                 0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_CTRL_ADDR                                                       (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x98)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_CTRL_OFFS                                                       (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x98)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_CTRL_RMSK                                                             0x3f
#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_CTRL_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_CTRL_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_CTRL_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_CTRL_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_CTRL_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_CTRL_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_CTRL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_CTRL_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_CTRL_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_CTRL_DIGTOP_TEST_CLK_DEBUG_SEL_BMSK                                   0x3c
#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_CTRL_DIGTOP_TEST_CLK_DEBUG_SEL_SHFT                                      2
#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_CTRL_MISR_CLEAR_BMSK                                                   0x2
#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_CTRL_MISR_CLEAR_SHFT                                                     1
#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_CTRL_MISR_EN_BMSK                                                      0x1
#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_CTRL_MISR_EN_SHFT                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_DEBUG_SEL_ADDR                                           (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x9c)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_DEBUG_SEL_OFFS                                           (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x9c)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_DEBUG_SEL_RMSK                                                 0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_DEBUG_SEL_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_DEBUG_SEL_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_DEBUG_SEL_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_DEBUG_SEL_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_DEBUG_SEL_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_DEBUG_SEL_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_DEBUG_SEL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_DEBUG_SEL_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_DEBUG_SEL_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_DEBUG_SEL_DIGTOP_AMUX_SEL_BMSK                                 0xc0
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_DEBUG_SEL_DIGTOP_AMUX_SEL_SHFT                                    6
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_DEBUG_SEL_DIGTOP_DEBUG_SEL_BMSK                                0x3f
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_DEBUG_SEL_DIGTOP_DEBUG_SEL_SHFT                                   0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL0_ADDR                                                  (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0xa0)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL0_OFFS                                                  (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0xa0)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL0_RMSK                                                        0x3f
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL0_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL0_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL0_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL0_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL0_CLKLNSL_EN_BMSK                                             0x20
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL0_CLKLNSL_EN_SHFT                                                5
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL0_CLKLN_EN_BMSK                                               0x10
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL0_CLKLN_EN_SHFT                                                  4
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL0_DLN3_EN_BMSK                                                 0x8
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL0_DLN3_EN_SHFT                                                   3
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL0_DLN2_EN_BMSK                                                 0x4
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL0_DLN2_EN_SHFT                                                   2
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL0_DLN1_EN_BMSK                                                 0x2
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL0_DLN1_EN_SHFT                                                   1
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL0_DLN0_EN_BMSK                                                 0x1
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL0_DLN0_EN_SHFT                                                   0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL1_ADDR                                                  (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0xa4)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL1_OFFS                                                  (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0xa4)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL1_RMSK                                                        0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL1_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL1_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL1_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL1_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL1_CLKLNSL_ULPS_REQUEST_BMSK                                   0x80
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL1_CLKLNSL_ULPS_REQUEST_SHFT                                      7
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL1_DPHY_CONTNSCLKMODE_CNCK_TX_RQST_HS_BMSK                     0x40
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL1_DPHY_CONTNSCLKMODE_CNCK_TX_RQST_HS_SHFT                        6
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL1_DPHY_CONTINUOUS_CLK_MODE_BMSK                               0x20
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL1_DPHY_CONTINUOUS_CLK_MODE_SHFT                                  5
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL1_CLKLN_ULPS_REQUEST_BMSK                                     0x10
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL1_CLKLN_ULPS_REQUEST_SHFT                                        4
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL1_DLN3_ULPS_REQUEST_BMSK                                       0x8
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL1_DLN3_ULPS_REQUEST_SHFT                                         3
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL1_DLN2_ULPS_REQUEST_BMSK                                       0x4
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL1_DLN2_ULPS_REQUEST_SHFT                                         2
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL1_DLN1_ULPS_REQUEST_BMSK                                       0x2
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL1_DLN1_ULPS_REQUEST_SHFT                                         1
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL1_DLN0_ULPS_REQUEST_BMSK                                       0x1
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL1_DLN0_ULPS_REQUEST_SHFT                                         0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL2_ADDR                                                  (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0xa8)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL2_OFFS                                                  (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0xa8)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL2_RMSK                                                        0x3f
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL2_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL2_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL2_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL2_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL2_CLKLNSL_ULPS_EXIT_BMSK                                      0x20
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL2_CLKLNSL_ULPS_EXIT_SHFT                                         5
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL2_CLKLN_ULPS_EXIT_BMSK                                        0x10
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL2_CLKLN_ULPS_EXIT_SHFT                                           4
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL2_DLN3_ULPS_EXIT_BMSK                                          0x8
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL2_DLN3_ULPS_EXIT_SHFT                                            3
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL2_DLN2_ULPS_EXIT_BMSK                                          0x4
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL2_DLN2_ULPS_EXIT_SHFT                                            2
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL2_DLN1_ULPS_EXIT_BMSK                                          0x2
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL2_DLN1_ULPS_EXIT_SHFT                                            1
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL2_DLN0_ULPS_EXIT_BMSK                                          0x1
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL2_DLN0_ULPS_EXIT_SHFT                                            0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL3_ADDR                                                  (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0xac)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL3_OFFS                                                  (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0xac)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL3_RMSK                                                        0x3f
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL3_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL3_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL3_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL3_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL3_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL3_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL3_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL3_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL3_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL3_CLKLNSL_FORCE_TX_STOP_BMSK                                  0x20
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL3_CLKLNSL_FORCE_TX_STOP_SHFT                                     5
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL3_CLKLN_FORCE_TX_STOP_BMSK                                    0x10
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL3_CLKLN_FORCE_TX_STOP_SHFT                                       4
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL3_DLN3_FORCE_TX_STOP_BMSK                                      0x8
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL3_DLN3_FORCE_TX_STOP_SHFT                                        3
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL3_DLN2_FORCE_TX_STOP_BMSK                                      0x4
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL3_DLN2_FORCE_TX_STOP_SHFT                                        2
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL3_DLN1_FORCE_TX_STOP_BMSK                                      0x2
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL3_DLN1_FORCE_TX_STOP_SHFT                                        1
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL3_DLN0_FORCE_TX_STOP_BMSK                                      0x1
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL3_DLN0_FORCE_TX_STOP_SHFT                                        0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL4_ADDR                                                  (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0xb0)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL4_OFFS                                                  (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0xb0)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL4_RMSK                                                        0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL4_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL4_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL4_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL4_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL4_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL4_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL4_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL4_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL4_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL4_TRIGGER_2ND_SL_BMSK                                         0xf0
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL4_TRIGGER_2ND_SL_SHFT                                            4
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL4_TRIGGER_BMSK                                                 0xf
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DSI_LANE_CTRL4_TRIGGER_SHFT                                                   0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_0_ADDR                                                   (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0xb4)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_0_OFFS                                                   (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0xb4)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_0_RMSK                                                          0x3
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_0_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_0_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_0_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_0_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_0_HALFBYTECLK_CLKLN_EN_BMSK                                     0x2
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_0_HALFBYTECLK_CLKLN_EN_SHFT                                       1
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_0_HALFBYTECLK_DATALN_EN_BMSK                                    0x1
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_0_HALFBYTECLK_DATALN_EN_SHFT                                      0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_1_ADDR                                                   (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0xb8)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_1_OFFS                                                   (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0xb8)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_1_RMSK                                                         0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_1_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_1_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_1_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_1_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_1_DSIPHY_T_CLK_ZERO_BMSK                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_1_DSIPHY_T_CLK_ZERO_SHFT                                          0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_2_ADDR                                                   (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0xbc)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_2_OFFS                                                   (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0xbc)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_2_RMSK                                                         0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_2_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_2_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_2_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_2_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_2_DSIPHY_T_CLK_PREPARE_BMSK                                    0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_2_DSIPHY_T_CLK_PREPARE_SHFT                                       0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_3_ADDR                                                   (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0xc0)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_3_OFFS                                                   (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0xc0)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_3_RMSK                                                         0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_3_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_3_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_3_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_3_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_3_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_3_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_3_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_3_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_3_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_3_DSIPHY_T_CLK_TRAIL_BMSK                                      0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_3_DSIPHY_T_CLK_TRAIL_SHFT                                         0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_4_ADDR                                                   (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0xc4)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_4_OFFS                                                   (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0xc4)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_4_RMSK                                                         0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_4_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_4_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_4_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_4_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_4_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_4_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_4_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_4_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_4_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_4_DSIPHY_T_HS_EXIT_BMSK                                        0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_4_DSIPHY_T_HS_EXIT_SHFT                                           0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_5_ADDR                                                   (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0xc8)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_5_OFFS                                                   (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0xc8)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_5_RMSK                                                         0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_5_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_5_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_5_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_5_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_5_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_5_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_5_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_5_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_5_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_5_DSIPHY_T_HS_ZERO_BMSK                                        0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_5_DSIPHY_T_HS_ZERO_SHFT                                           0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_6_ADDR                                                   (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0xcc)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_6_OFFS                                                   (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0xcc)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_6_RMSK                                                         0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_6_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_6_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_6_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_6_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_6_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_6_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_6_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_6_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_6_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_6_DSIPHY_T_HS_PREPARE_BMSK                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_6_DSIPHY_T_HS_PREPARE_SHFT                                        0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_7_ADDR                                                   (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0xd0)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_7_OFFS                                                   (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0xd0)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_7_RMSK                                                         0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_7_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_7_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_7_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_7_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_7_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_7_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_7_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_7_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_7_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_7_DSIPHY_T_HS_TRAIL_BMSK                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_7_DSIPHY_T_HS_TRAIL_SHFT                                          0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_8_ADDR                                                   (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0xd4)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_8_OFFS                                                   (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0xd4)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_8_RMSK                                                         0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_8_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_8_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_8_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_8_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_8_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_8_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_8_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_8_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_8_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_8_DSIPHY_T_HS_RQST_BMSK                                        0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_8_DSIPHY_T_HS_RQST_SHFT                                           0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_9_ADDR                                                   (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0xd8)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_9_OFFS                                                   (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0xd8)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_9_RMSK                                                         0x3f
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_9_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_9_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_9_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_9_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_9_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_9_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_9_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_9_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_9_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_9_DSIPHY_T_TA_SURE_BMSK                                        0x38
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_9_DSIPHY_T_TA_SURE_SHFT                                           3
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_9_DSIPHY_T_TA_GO_BMSK                                           0x7
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_9_DSIPHY_T_TA_GO_SHFT                                             0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_10_ADDR                                                  (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0xdc)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_10_OFFS                                                  (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0xdc)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_10_RMSK                                                         0x7
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_10_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_10_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_10_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_10_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_10_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_10_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_10_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_10_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_10_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_10_DSIPHY_T_TA_GET_BMSK                                         0x7
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_10_DSIPHY_T_TA_GET_SHFT                                           0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_11_ADDR                                                  (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0xe0)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_11_OFFS                                                  (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0xe0)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_11_RMSK                                                        0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_11_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_11_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_11_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_11_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_11_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_11_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_11_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_11_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_11_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_11_DSIPHY_TRIG3_CMD_BMSK                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_11_DSIPHY_TRIG3_CMD_SHFT                                          0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_12_ADDR                                                  (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0xe4)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_12_OFFS                                                  (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0xe4)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_12_RMSK                                                        0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_12_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_12_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_12_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_12_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_12_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_12_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_12_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_12_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_12_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_12_DSIPHY_T_CLK_PRE_BMSK                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_12_DSIPHY_T_CLK_PRE_SHFT                                          0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_13_ADDR                                                  (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0xe8)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_13_OFFS                                                  (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0xe8)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_13_RMSK                                                        0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_13_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_13_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_13_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_13_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_13_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_13_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_13_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_13_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_13_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_13_DSIPHY_T_CLK_POST_BMSK                                      0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_TIMING_CTRL_13_DSIPHY_T_CLK_POST_SHFT                                         0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_HSTX_STR_CTRL_0_ADDR                                            (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0xec)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_HSTX_STR_CTRL_0_OFFS                                            (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0xec)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_HSTX_STR_CTRL_0_RMSK                                                  0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_HSTX_STR_CTRL_0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_HSTX_STR_CTRL_0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_HSTX_STR_CTRL_0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_HSTX_STR_CTRL_0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_HSTX_STR_CTRL_0_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_HSTX_STR_CTRL_0_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_HSTX_STR_CTRL_0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_HSTX_STR_CTRL_0_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_HSTX_STR_CTRL_0_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_HSTX_STR_CTRL_0_DSIPHY_HSTX_STR_HSTOP_BMSK                            0xf0
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_HSTX_STR_CTRL_0_DSIPHY_HSTX_STR_HSTOP_SHFT                               4
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_HSTX_STR_CTRL_0_DSIPHY_HSTX_STR_HSBOT_BMSK                             0xf
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_HSTX_STR_CTRL_0_DSIPHY_HSTX_STR_HSBOT_SHFT                               0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_HSTX_STR_CTRL_1_ADDR                                            (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0xf0)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_HSTX_STR_CTRL_1_OFFS                                            (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0xf0)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_HSTX_STR_CTRL_1_RMSK                                                   0xf
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_HSTX_STR_CTRL_1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_HSTX_STR_CTRL_1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_HSTX_STR_CTRL_1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_HSTX_STR_CTRL_1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_HSTX_STR_CTRL_1_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_HSTX_STR_CTRL_1_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_HSTX_STR_CTRL_1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_HSTX_STR_CTRL_1_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_HSTX_STR_CTRL_1_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_HSTX_STR_CTRL_1_DSIPHY_HSTX_STR_HSMID_BMSK                             0xf
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_HSTX_STR_CTRL_1_DSIPHY_HSTX_STR_HSMID_SHFT                               0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_TOP_CTRL_ADDR                                    (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0xf4)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_TOP_CTRL_OFFS                                    (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0xf4)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_TOP_CTRL_RMSK                                          0x3f
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_TOP_CTRL_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_TOP_CTRL_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_TOP_CTRL_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_TOP_CTRL_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_TOP_CTRL_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_TOP_CTRL_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_TOP_CTRL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_TOP_CTRL_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_TOP_CTRL_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_TOP_CTRL_DSIPHY_RESCODE_OFFSET_TOP_BMSK                0x3f
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_TOP_CTRL_DSIPHY_RESCODE_OFFSET_TOP_SHFT                   0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_BOT_CTRL_ADDR                                    (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0xf8)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_BOT_CTRL_OFFS                                    (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0xf8)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_BOT_CTRL_RMSK                                          0x3f
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_BOT_CTRL_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_BOT_CTRL_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_BOT_CTRL_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_BOT_CTRL_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_BOT_CTRL_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_BOT_CTRL_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_BOT_CTRL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_BOT_CTRL_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_BOT_CTRL_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_BOT_CTRL_DSIPHY_RESCODE_OFFSET_BOT_BMSK                0x3f
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_BOT_CTRL_DSIPHY_RESCODE_OFFSET_BOT_SHFT                   0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_MID_CTRL_ADDR                                    (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0xfc)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_MID_CTRL_OFFS                                    (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0xfc)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_MID_CTRL_RMSK                                          0x3f
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_MID_CTRL_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_MID_CTRL_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_MID_CTRL_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_MID_CTRL_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_MID_CTRL_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_MID_CTRL_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_MID_CTRL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_MID_CTRL_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_MID_CTRL_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_MID_CTRL_DSIPHY_RESCODE_OFFSET_MID_BMSK                0x3f
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_MID_CTRL_DSIPHY_RESCODE_OFFSET_MID_SHFT                   0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_LPTX_STR_CTRL_ADDR                                              (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x100)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_LPTX_STR_CTRL_OFFS                                              (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x100)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_LPTX_STR_CTRL_RMSK                                                    0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_LPTX_STR_CTRL_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_LPTX_STR_CTRL_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_LPTX_STR_CTRL_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_LPTX_STR_CTRL_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_LPTX_STR_CTRL_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_LPTX_STR_CTRL_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_LPTX_STR_CTRL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_LPTX_STR_CTRL_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_LPTX_STR_CTRL_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_LPTX_STR_CTRL_DSIPHY_STR_LP_N_BMSK                                    0xf0
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_LPTX_STR_CTRL_DSIPHY_STR_LP_N_SHFT                                       4
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_LPTX_STR_CTRL_DSIPHY_STR_LP_P_BMSK                                     0xf
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_LPTX_STR_CTRL_DSIPHY_STR_LP_P_SHFT                                       0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_PEMPH_CTRL_0_ADDR                                               (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x104)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_PEMPH_CTRL_0_OFFS                                               (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x104)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_PEMPH_CTRL_0_RMSK                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_PEMPH_CTRL_0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_PEMPH_CTRL_0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_PEMPH_CTRL_0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_PEMPH_CTRL_0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_PEMPH_CTRL_0_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_PEMPH_CTRL_0_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_PEMPH_CTRL_0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_PEMPH_CTRL_0_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_PEMPH_CTRL_0_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_PEMPH_CTRL_0_DSIPHY_PEMPH_STRBOT_BMSK                                 0xf0
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_PEMPH_CTRL_0_DSIPHY_PEMPH_STRBOT_SHFT                                    4
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_PEMPH_CTRL_0_DSIPHY_PEMPH_STRTOP_BMSK                                  0xf
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_PEMPH_CTRL_0_DSIPHY_PEMPH_STRTOP_SHFT                                    0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_PEMPH_CTRL_1_ADDR                                               (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x108)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_PEMPH_CTRL_1_OFFS                                               (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x108)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_PEMPH_CTRL_1_RMSK                                                      0xf
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_PEMPH_CTRL_1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_PEMPH_CTRL_1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_PEMPH_CTRL_1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_PEMPH_CTRL_1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_PEMPH_CTRL_1_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_PEMPH_CTRL_1_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_PEMPH_CTRL_1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_PEMPH_CTRL_1_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_PEMPH_CTRL_1_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_PEMPH_CTRL_1_DSIPHY_PEMPH_STRMID_BMSK                                  0xf
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_PEMPH_CTRL_1_DSIPHY_PEMPH_STRMID_SHFT                                    0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_STR_SWI_CAL_SEL_CTRL_ADDR                                       (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x10c)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_STR_SWI_CAL_SEL_CTRL_OFFS                                       (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x10c)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_STR_SWI_CAL_SEL_CTRL_RMSK                                              0x7
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_STR_SWI_CAL_SEL_CTRL_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_STR_SWI_CAL_SEL_CTRL_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_STR_SWI_CAL_SEL_CTRL_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_STR_SWI_CAL_SEL_CTRL_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_STR_SWI_CAL_SEL_CTRL_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_STR_SWI_CAL_SEL_CTRL_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_STR_SWI_CAL_SEL_CTRL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_STR_SWI_CAL_SEL_CTRL_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_STR_SWI_CAL_SEL_CTRL_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_STR_SWI_CAL_SEL_CTRL_DSIPHY_DEEMPH_SEL_BMSK                            0x4
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_STR_SWI_CAL_SEL_CTRL_DSIPHY_DEEMPH_SEL_SHFT                              2
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_STR_SWI_CAL_SEL_CTRL_DSIPHY_EQ_VALUE_OVERRIDE_BMSK                     0x2
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_STR_SWI_CAL_SEL_CTRL_DSIPHY_EQ_VALUE_OVERRIDE_SHFT                       1
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_STR_SWI_CAL_SEL_CTRL_DSIPHY_STR_VALUE_OVERRIDE_BMSK                    0x1
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_STR_SWI_CAL_SEL_CTRL_DSIPHY_STR_VALUE_OVERRIDE_SHFT                      0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_VREG_CTRL_1_ADDR                                                     (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x110)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_VREG_CTRL_1_OFFS                                                     (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x110)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_VREG_CTRL_1_RMSK                                                           0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_VREG_CTRL_1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_VREG_CTRL_1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_VREG_CTRL_1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_VREG_CTRL_1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_VREG_CTRL_1_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_VREG_CTRL_1_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_VREG_CTRL_1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_VREG_CTRL_1_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_VREG_CTRL_1_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_VREG_CTRL_1_VREG_CTRL_0P2_BMSK                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_VREG_CTRL_1_VREG_CTRL_0P2_SHFT                                                0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_4_ADDR                                                          (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x114)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_4_OFFS                                                          (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x114)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_4_RMSK                                                                0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_4_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_4_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_4_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_4_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_4_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_4_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_4_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_4_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_4_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_4_DCTRL_GLBL_2_BMSK                                                   0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_4_DCTRL_GLBL_2_SHFT                                                      0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE0_ADDR                                              (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x118)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE0_OFFS                                              (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x118)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE0_RMSK                                                    0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE0_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE0_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE0_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE0_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE0_DIGTOP_SPARE_7_0_BMSK                                   0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE0_DIGTOP_SPARE_7_0_SHFT                                      0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE1_ADDR                                              (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x11c)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE1_OFFS                                              (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x11c)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE1_RMSK                                                    0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE1_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE1_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE1_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE1_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE1_DIGTOP_SPARE_15_8_BMSK                                  0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE1_DIGTOP_SPARE_15_8_SHFT                                     0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE2_ADDR                                              (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x120)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE2_OFFS                                              (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x120)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE2_RMSK                                                    0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE2_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE2_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE2_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE2_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE2_DIGTOP_SPARE_23_16_BMSK                                 0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE2_DIGTOP_SPARE_23_16_SHFT                                    0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE3_ADDR                                              (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x124)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE3_OFFS                                              (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x124)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE3_RMSK                                                    0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE3_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE3_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE3_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE3_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE3_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE3_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE3_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE3_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE3_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE3_DIGTOP_SPARE_31_24_BMSK                                 0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE3_DIGTOP_SPARE_31_24_SHFT                                    0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE4_ADDR                                              (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x128)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE4_OFFS                                              (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x128)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE4_RMSK                                                    0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE4_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE4_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE4_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE4_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE4_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE4_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE4_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE4_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE4_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE4_DIGTOP_SPARE_39_32_BMSK                                 0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE4_DIGTOP_SPARE_39_32_SHFT                                    0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE5_ADDR                                              (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x12c)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE5_OFFS                                              (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x12c)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE5_RMSK                                                    0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE5_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE5_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE5_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE5_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE5_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE5_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE5_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE5_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE5_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE5_DIGTOP_SPARE_47_40_BMSK                                 0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE5_DIGTOP_SPARE_47_40_SHFT                                    0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE6_ADDR                                              (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x130)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE6_OFFS                                              (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x130)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE6_RMSK                                                     0xf
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE6_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE6_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE6_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE6_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE6_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE6_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE6_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE6_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE6_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE6_CPHY_DC_TEST_EN_LN3_BMSK                                 0x8
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE6_CPHY_DC_TEST_EN_LN3_SHFT                                   3
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE6_CPHY_DC_TEST_EN_LN2_BMSK                                 0x4
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE6_CPHY_DC_TEST_EN_LN2_SHFT                                   2
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE6_CPHY_DC_TEST_EN_LN1_BMSK                                 0x2
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE6_CPHY_DC_TEST_EN_LN1_SHFT                                   1
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE6_CPHY_DC_TEST_EN_LN0_BMSK                                 0x1
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE6_CPHY_DC_TEST_EN_LN0_SHFT                                   0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE7_ADDR                                              (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x134)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE7_OFFS                                              (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x134)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE7_RMSK                                                     0x3
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE7_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE7_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE7_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE7_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE7_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE7_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE7_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE7_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE7_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE7_DIGTOP_SPARE_57_BMSK                                     0x2
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE7_DIGTOP_SPARE_57_SHFT                                       1
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE7_DIGTOP_SPARE_56_BMSK                                     0x1
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE7_DIGTOP_SPARE_56_SHFT                                       0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_HSTX_STR_STATUS0_ADDR                                                (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x138)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_HSTX_STR_STATUS0_OFFS                                                (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x138)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_HSTX_STR_STATUS0_RMSK                                                      0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_HSTX_STR_STATUS0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_HSTX_STR_STATUS0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_HSTX_STR_STATUS0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_HSTX_STR_STATUS0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_HSTX_STR_STATUS0_DSIPHY_HSTX_STR_HSTOP_STATUS_BMSK                         0xf0
#define HWIO_DSI_0_PHY_DSIPHY_CMN_HSTX_STR_STATUS0_DSIPHY_HSTX_STR_HSTOP_STATUS_SHFT                            4
#define HWIO_DSI_0_PHY_DSIPHY_CMN_HSTX_STR_STATUS0_DSIPHY_HSTX_STR_HSBOT_STATUS_BMSK                          0xf
#define HWIO_DSI_0_PHY_DSIPHY_CMN_HSTX_STR_STATUS0_DSIPHY_HSTX_STR_HSBOT_STATUS_SHFT                            0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_HSTX_STR_STATUS1_ADDR                                                (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x13c)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_HSTX_STR_STATUS1_OFFS                                                (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x13c)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_HSTX_STR_STATUS1_RMSK                                                       0xf
#define HWIO_DSI_0_PHY_DSIPHY_CMN_HSTX_STR_STATUS1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_HSTX_STR_STATUS1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_HSTX_STR_STATUS1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_HSTX_STR_STATUS1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_HSTX_STR_STATUS1_DSIPHY_HSTX_STR_HSMID_STATUS_BMSK                          0xf
#define HWIO_DSI_0_PHY_DSIPHY_CMN_HSTX_STR_STATUS1_DSIPHY_HSTX_STR_HSMID_STATUS_SHFT                            0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_PHY_STATUS_ADDR                                                      (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x140)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_PHY_STATUS_OFFS                                                      (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x140)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_PHY_STATUS_RMSK                                                            0x1f
#define HWIO_DSI_0_PHY_DSIPHY_CMN_PHY_STATUS_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_PHY_STATUS_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_PHY_STATUS_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_PHY_STATUS_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_PHY_STATUS_REFGEN_STATUS_BMSK                                              0x10
#define HWIO_DSI_0_PHY_DSIPHY_CMN_PHY_STATUS_REFGEN_STATUS_SHFT                                                 4
#define HWIO_DSI_0_PHY_DSIPHY_CMN_PHY_STATUS_REFGEN_REQUEST_BMSK                                              0x8
#define HWIO_DSI_0_PHY_DSIPHY_CMN_PHY_STATUS_REFGEN_REQUEST_SHFT                                                3
#define HWIO_DSI_0_PHY_DSIPHY_CMN_PHY_STATUS_PHY_READY_BMSK                                                   0x4
#define HWIO_DSI_0_PHY_DSIPHY_CMN_PHY_STATUS_PHY_READY_SHFT                                                     2
#define HWIO_DSI_0_PHY_DSIPHY_CMN_PHY_STATUS_PLL_READY_BMSK                                                   0x2
#define HWIO_DSI_0_PHY_DSIPHY_CMN_PHY_STATUS_PLL_READY_SHFT                                                     1
#define HWIO_DSI_0_PHY_DSIPHY_CMN_PHY_STATUS_REFGEN_READY_BMSK                                                0x1
#define HWIO_DSI_0_PHY_DSIPHY_CMN_PHY_STATUS_REFGEN_READY_SHFT                                                  0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_RESCODE_STATUS_ADDR                                                  (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x144)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_RESCODE_STATUS_OFFS                                                  (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x144)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_RESCODE_STATUS_RMSK                                                        0x7f
#define HWIO_DSI_0_PHY_DSIPHY_CMN_RESCODE_STATUS_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_RESCODE_STATUS_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_RESCODE_STATUS_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_RESCODE_STATUS_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_RESCODE_STATUS_RESCODE_BMSK                                                0x7f
#define HWIO_DSI_0_PHY_DSIPHY_CMN_RESCODE_STATUS_RESCODE_SHFT                                                   0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_STATUS0_ADDR                                                    (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x148)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_STATUS0_OFFS                                                    (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x148)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_STATUS0_RMSK                                                          0x3f
#define HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_STATUS0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_STATUS0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_STATUS0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_STATUS0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_STATUS0_CLKLNSL_ULPS_ACTIVE_NOT_BMSK                                  0x20
#define HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_STATUS0_CLKLNSL_ULPS_ACTIVE_NOT_SHFT                                     5
#define HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_STATUS0_CLKLN_ULPS_ACTIVE_NOT_BMSK                                    0x10
#define HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_STATUS0_CLKLN_ULPS_ACTIVE_NOT_SHFT                                       4
#define HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_STATUS0_DLN3_ULPS_ACTIVE_NOT_BMSK                                      0x8
#define HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_STATUS0_DLN3_ULPS_ACTIVE_NOT_SHFT                                        3
#define HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_STATUS0_DLN2_ULPS_ACTIVE_NOT_BMSK                                      0x4
#define HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_STATUS0_DLN2_ULPS_ACTIVE_NOT_SHFT                                        2
#define HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_STATUS0_DLN1_ULPS_ACTIVE_NOT_BMSK                                      0x2
#define HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_STATUS0_DLN1_ULPS_ACTIVE_NOT_SHFT                                        1
#define HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_STATUS0_DLN0_ULPS_ACTIVE_NOT_BMSK                                      0x1
#define HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_STATUS0_DLN0_ULPS_ACTIVE_NOT_SHFT                                        0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_STATUS1_ADDR                                                    (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x14c)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_STATUS1_OFFS                                                    (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x14c)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_STATUS1_RMSK                                                          0x3f
#define HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_STATUS1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_STATUS1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_STATUS1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_STATUS1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_STATUS1_CLKLNSL_STOPSTATE_BMSK                                        0x20
#define HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_STATUS1_CLKLNSL_STOPSTATE_SHFT                                           5
#define HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_STATUS1_CLKLN_STOPSTATE_BMSK                                          0x10
#define HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_STATUS1_CLKLN_STOPSTATE_SHFT                                             4
#define HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_STATUS1_DLN3_STOPSTATE_BMSK                                            0x8
#define HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_STATUS1_DLN3_STOPSTATE_SHFT                                              3
#define HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_STATUS1_DLN2_STOPSTATE_BMSK                                            0x4
#define HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_STATUS1_DLN2_STOPSTATE_SHFT                                              2
#define HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_STATUS1_DLN1_STOPSTATE_BMSK                                            0x2
#define HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_STATUS1_DLN1_STOPSTATE_SHFT                                              1
#define HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_STATUS1_DLN0_STOPSTATE_BMSK                                            0x1
#define HWIO_DSI_0_PHY_DSIPHY_CMN_LANE_STATUS1_DLN0_STOPSTATE_SHFT                                              0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS00_ADDR                                                   (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x150)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS00_OFFS                                                   (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x150)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS00_RMSK                                                         0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS00_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS00_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS00_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS00_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS00_MISR_SIGNATURE0_7_0_BMSK                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS00_MISR_SIGNATURE0_7_0_SHFT                                        0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS01_ADDR                                                   (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x154)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS01_OFFS                                                   (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x154)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS01_RMSK                                                         0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS01_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS01_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS01_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS01_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS01_MISR_SIGNATURE0_15_8_BMSK                                    0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS01_MISR_SIGNATURE0_15_8_SHFT                                       0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS10_ADDR                                                   (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x158)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS10_OFFS                                                   (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x158)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS10_RMSK                                                         0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS10_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS10_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS10_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS10_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS10_MISR_SIGNATURE1_7_0_BMSK                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS10_MISR_SIGNATURE1_7_0_SHFT                                        0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS11_ADDR                                                   (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x15c)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS11_OFFS                                                   (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x15c)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS11_RMSK                                                         0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS11_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS11_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS11_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS11_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS11_MISR_SIGNATURE1_15_8_BMSK                                    0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS11_MISR_SIGNATURE1_15_8_SHFT                                       0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS20_ADDR                                                   (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x160)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS20_OFFS                                                   (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x160)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS20_RMSK                                                         0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS20_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS20_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS20_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS20_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS20_MISR_SIGNATURE2_7_0_BMSK                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS20_MISR_SIGNATURE2_7_0_SHFT                                        0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS21_ADDR                                                   (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x164)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS21_OFFS                                                   (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x164)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS21_RMSK                                                         0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS21_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS21_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS21_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS21_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS21_MISR_SIGNATURE2_15_8_BMSK                                    0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS21_MISR_SIGNATURE2_15_8_SHFT                                       0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS30_ADDR                                                   (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x168)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS30_OFFS                                                   (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x168)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS30_RMSK                                                         0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS30_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS30_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS30_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS30_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS30_MISR_SIGNATURE3_7_0_BMSK                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS30_MISR_SIGNATURE3_7_0_SHFT                                        0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS31_ADDR                                                   (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x16c)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS31_OFFS                                                   (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x16c)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS31_RMSK                                                         0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS31_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS31_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS31_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS31_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS31_MISR_SIGNATURE3_15_8_BMSK                                    0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_MISR_STATUS31_MISR_SIGNATURE3_15_8_SHFT                                       0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS0_ADDR                                                 (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x170)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS0_OFFS                                                 (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x170)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS0_RMSK                                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS0_DEBUG_BUS_7_0_BMSK                                         0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS0_DEBUG_BUS_7_0_SHFT                                            0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS1_ADDR                                                 (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x174)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS1_OFFS                                                 (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x174)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS1_RMSK                                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS1_DEBUG_BUS_15_8_BMSK                                        0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS1_DEBUG_BUS_15_8_SHFT                                           0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS2_ADDR                                                 (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x178)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS2_OFFS                                                 (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x178)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS2_RMSK                                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS2_DEBUG_BUS_23_16_BMSK                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS2_DEBUG_BUS_23_16_SHFT                                          0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS3_ADDR                                                 (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x17c)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS3_OFFS                                                 (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x17c)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS3_RMSK                                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS3_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS3_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS3_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS3_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS3_DEBUG_BUS_31_24_BMSK                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS3_DEBUG_BUS_31_24_SHFT                                          0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_CTRL_1_ADDR                                                     (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x180)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_CTRL_1_OFFS                                                     (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x180)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_CTRL_1_RMSK                                                            0x1
#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_CTRL_1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_CTRL_1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_CTRL_1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_CTRL_1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_CTRL_1_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_CTRL_1_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_CTRL_1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_CTRL_1_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_CTRL_1_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_CTRL_1_EXT_LP_BIST_BMSK                                                0x1
#define HWIO_DSI_0_PHY_DSIPHY_CMN_BIST_CTRL_1_EXT_LP_BIST_SHFT                                                  0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL0_ADDR                                             (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x184)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL0_OFFS                                             (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x184)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL0_RMSK                                                   0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL0_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL0_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL0_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL0_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL0_DLN3_DPHY_PREAMBLE_EN_BMSK                             0x80
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL0_DLN3_DPHY_PREAMBLE_EN_SHFT                                7
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL0_DLN2_DPHY_PREAMBLE_EN_BMSK                             0x40
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL0_DLN2_DPHY_PREAMBLE_EN_SHFT                                6
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL0_DLN1_DPHY_PREAMBLE_EN_BMSK                             0x20
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL0_DLN1_DPHY_PREAMBLE_EN_SHFT                                5
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL0_DLN0_DPHY_PREAMBLE_EN_BMSK                             0x10
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL0_DLN0_DPHY_PREAMBLE_EN_SHFT                                4
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL0_DSIPHY_T_DPHY_PREAMBLE_BMSK                             0xf
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL0_DSIPHY_T_DPHY_PREAMBLE_SHFT                               0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL0_ADDR                                        (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x188)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL0_OFFS                                        (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x188)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL0_RMSK                                              0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL0_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL0_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL0_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL0_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL0_DSIPHY_T_DPHY_ALT_CAL_0_BMSK                      0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL0_DSIPHY_T_DPHY_ALT_CAL_0_SHFT                         0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL1_ADDR                                        (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x18c)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL1_OFFS                                        (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x18c)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL1_RMSK                                              0x3f
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL1_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL1_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL1_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL1_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL1_DSIPHY_T_DPHY_ALT_CAL_1_BMSK                      0x3f
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL1_DSIPHY_T_DPHY_ALT_CAL_1_SHFT                         0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL2_ADDR                                        (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x190)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL2_OFFS                                        (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x190)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL2_RMSK                                              0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL2_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL2_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL2_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL2_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL2_DSIPHY_T_DPHY_ALT_CAL_SYNC_BMSK                   0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL2_DSIPHY_T_DPHY_ALT_CAL_SYNC_SHFT                      0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL3_ADDR                                        (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x194)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL3_OFFS                                        (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x194)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL3_RMSK                                               0x7
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL3_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL3_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL3_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL3_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL3_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL3_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL3_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL3_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL3_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL3_DPHY_ALT_CAL_TRANSFER_RQST_BMSK                    0x4
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL3_DPHY_ALT_CAL_TRANSFER_RQST_SHFT                      2
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL3_DPHY_ALT_CAL_INIT_EN_BMSK                          0x2
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL3_DPHY_ALT_CAL_INIT_EN_SHFT                            1
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL3_DPHY_ALT_CAL_TRANSFER_EN_BMSK                      0x1
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL3_DPHY_ALT_CAL_TRANSFER_EN_SHFT                        0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL4_ADDR                                        (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x198)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL4_OFFS                                        (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x198)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL4_RMSK                                              0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL4_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL4_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL4_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL4_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL4_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL4_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL4_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL4_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL4_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL4_DSIPHY_T_DPHY_DESKEW_ALT_GAP_BMSK                 0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL4_DSIPHY_T_DPHY_DESKEW_ALT_GAP_SHFT                    0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL1_ADDR                                             (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x19c)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL1_OFFS                                             (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x19c)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL1_RMSK                                                    0xf
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL1_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL1_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL1_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL1_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL1_DPHY_PREAMBLE_PATTERN_BMSK                              0xf
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL1_DPHY_PREAMBLE_PATTERN_SHFT                                0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL2_ADDR                                             (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x1a0)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL2_OFFS                                             (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x1a0)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL2_RMSK                                                   0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL2_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL2_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL2_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL2_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL2_DPHY_EXTSYNC_PATTERN_BMSK                              0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL2_DPHY_EXTSYNC_PATTERN_SHFT                                 0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE8_ADDR                                              (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x1a4)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE8_OFFS                                              (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x1a4)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE8_RMSK                                                    0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE8_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE8_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE8_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE8_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE8_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE8_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE8_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE8_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE8_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE8_RT_BUFFER_DEBUG_ENABLE_BMSK                             0x80
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE8_RT_BUFFER_DEBUG_ENABLE_SHFT                                7
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE8_RT_BUFFER_HIGH_LIMIT_BMSK                               0x70
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE8_RT_BUFFER_HIGH_LIMIT_SHFT                                  4
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE8_RT_BUFFER_LOW_LIMIT_BMSK                                 0xe
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE8_RT_BUFFER_LOW_LIMIT_SHFT                                   1
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE8_UPDATE_MODE_BMSK                                         0x1
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE8_UPDATE_MODE_SHFT                                           0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE9_ADDR                                              (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x1a8)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE9_OFFS                                              (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x1a8)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE9_RMSK                                                    0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE9_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE9_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE9_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE9_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE9_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE9_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE9_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE9_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE9_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE9_DIGTOP_SPARE_55_48_BMSK                                 0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE9_DIGTOP_SPARE_55_48_SHFT                                    0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE10_ADDR                                             (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x1ac)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE10_OFFS                                             (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x1ac)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE10_RMSK                                                   0xff
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE10_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE10_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE10_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE10_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE10_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE10_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE10_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE10_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE10_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE10_DIGTOP_SPARE_62_56_BMSK                                0xfe
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE10_DIGTOP_SPARE_62_56_SHFT                                   1
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE10_REFGEN_REQUEST_BMSK                                     0x1
#define HWIO_DSI_0_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE10_REFGEN_REQUEST_SHFT                                       0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_5_ADDR                                                          (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x1b0)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_5_OFFS                                                          (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x1b0)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_5_RMSK                                                                 0x1
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_5_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_5_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_5_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_5_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_5_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_5_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_5_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_5_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_5_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_5_MX_PU_EN_BMSK                                                        0x1
#define HWIO_DSI_0_PHY_DSIPHY_CMN_CTRL_5_MX_PU_EN_SHFT                                                          0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_SL_DSI_LANE_CTRL1_ADDR                                               (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x1b4)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_SL_DSI_LANE_CTRL1_OFFS                                               (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x1b4)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_SL_DSI_LANE_CTRL1_RMSK                                                      0x7
#define HWIO_DSI_0_PHY_DSIPHY_CMN_SL_DSI_LANE_CTRL1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_SL_DSI_LANE_CTRL1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_SL_DSI_LANE_CTRL1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_SL_DSI_LANE_CTRL1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_SL_DSI_LANE_CTRL1_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_SL_DSI_LANE_CTRL1_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_SL_DSI_LANE_CTRL1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_SL_DSI_LANE_CTRL1_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_SL_DSI_LANE_CTRL1_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_SL_DSI_LANE_CTRL1_DPHY_CONTNSCLKMODE_CNCKSL_TX_RQST_HS_BMSK                 0x4
#define HWIO_DSI_0_PHY_DSIPHY_CMN_SL_DSI_LANE_CTRL1_DPHY_CONTNSCLKMODE_CNCKSL_TX_RQST_HS_SHFT                   2
#define HWIO_DSI_0_PHY_DSIPHY_CMN_SL_DSI_LANE_CTRL1_CLKSL_EN_BMSK                                             0x2
#define HWIO_DSI_0_PHY_DSIPHY_CMN_SL_DSI_LANE_CTRL1_CLKSL_EN_SHFT                                               1
#define HWIO_DSI_0_PHY_DSIPHY_CMN_SL_DSI_LANE_CTRL1_CLKSL_EN_SEL_BMSK                                         0x1
#define HWIO_DSI_0_PHY_DSIPHY_CMN_SL_DSI_LANE_CTRL1_CLKSL_EN_SEL_SHFT                                           0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_SL_CLK_CTRL_1_ADDR                                                   (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x1b8)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_SL_CLK_CTRL_1_OFFS                                                   (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x1b8)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_SL_CLK_CTRL_1_RMSK                                                          0x1
#define HWIO_DSI_0_PHY_DSIPHY_CMN_SL_CLK_CTRL_1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_SL_CLK_CTRL_1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_SL_CLK_CTRL_1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_SL_CLK_CTRL_1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_SL_CLK_CTRL_1_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_SL_CLK_CTRL_1_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_SL_CLK_CTRL_1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_SL_CLK_CTRL_1_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_SL_CLK_CTRL_1_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_SL_CLK_CTRL_1_DSIPHY_CLKSL_SW_RESET_BMSK                                    0x1
#define HWIO_DSI_0_PHY_DSIPHY_CMN_SL_CLK_CTRL_1_DSIPHY_CLKSL_SW_RESET_SHFT                                      0

#define HWIO_DSI_0_PHY_DSIPHY_CMN_SL_BIST_CTRL0_ADDR                                                   (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x1bc)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_SL_BIST_CTRL0_OFFS                                                   (DSI_0_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x1bc)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_SL_BIST_CTRL0_RMSK                                                          0x1
#define HWIO_DSI_0_PHY_DSIPHY_CMN_SL_BIST_CTRL0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_SL_BIST_CTRL0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_SL_BIST_CTRL0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CMN_SL_BIST_CTRL0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_SL_BIST_CTRL0_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CMN_SL_BIST_CTRL0_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_SL_BIST_CTRL0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CMN_SL_BIST_CTRL0_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CMN_SL_BIST_CTRL0_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CMN_SL_BIST_CTRL0_FORCE_CNCKSL_TX_REQUEST_HS_BMSK                               0x1
#define HWIO_DSI_0_PHY_DSIPHY_CMN_SL_BIST_CTRL0_FORCE_CNCKSL_TX_REQUEST_HS_SHFT                                 0

/*----------------------------------------------------------------------------
 * MODULE: DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN
 *--------------------------------------------------------------------------*/

#define DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE                                      (MDSS_BASE            + 0x00095200)
#define DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_SIZE                                 0x80
#define DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_USED                                 0x7c
#define DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS                                 0x00095200

#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CFG0_ADDR                                                       (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0x0)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CFG0_OFFS                                                       (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x0)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CFG0_RMSK                                                             0x3f
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CFG0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN0_CFG0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CFG0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN0_CFG0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CFG0_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN0_CFG0_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CFG0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN0_CFG0_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN0_CFG0_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CFG0_DSIPHY_HSTX_PGM_DLY_5_4_BMSK                                     0x30
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CFG0_DSIPHY_HSTX_PGM_DLY_5_4_SHFT                                        4
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CFG0_DSIPHY_HSTX_PGM_DLY_3_0_BMSK                                      0xf
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CFG0_DSIPHY_HSTX_PGM_DLY_3_0_SHFT                                        0

#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CFG1_ADDR                                                       (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0x4)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CFG1_OFFS                                                       (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x4)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CFG1_RMSK                                                             0x1f
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CFG1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN0_CFG1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CFG1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN0_CFG1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CFG1_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN0_CFG1_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CFG1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN0_CFG1_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN0_CFG1_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CFG1_PROGSEQ_EN_BMSK                                                  0x10
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CFG1_PROGSEQ_EN_SHFT                                                     4
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CFG1_DSIPHY_HSTX_SLEW_RATE_BMSK                                        0xf
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CFG1_DSIPHY_HSTX_SLEW_RATE_SHFT                                          0

#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CFG2_ADDR                                                       (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0x8)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CFG2_OFFS                                                       (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x8)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CFG2_RMSK                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CFG2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN0_CFG2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CFG2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN0_CFG2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CFG2_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN0_CFG2_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CFG2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN0_CFG2_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN0_CFG2_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CFG2_IS_CKLANE_BMSK                                                   0x80
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CFG2_IS_CKLANE_SHFT                                                      7
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CFG2_CLK_PATTERN_HSTX_INV_BMSK                                        0x40
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CFG2_CLK_PATTERN_HSTX_INV_SHFT                                           6
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CFG2_TEST_MODE_LPTX_DATAN_BMSK                                        0x20
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CFG2_TEST_MODE_LPTX_DATAN_SHFT                                           5
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CFG2_TEST_MODE_LPTX_DATAP_BMSK                                        0x10
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CFG2_TEST_MODE_LPTX_DATAP_SHFT                                           4
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CFG2_DSIPHY_LPRX_DLY_BMSK                                              0xf
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CFG2_DSIPHY_LPRX_DLY_SHFT                                                0

#define HWIO_DSI_0_PHY_DSIPHY_DLN0_TEST_DATAPATH_ADDR                                              (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0xc)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_TEST_DATAPATH_OFFS                                              (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0xc)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_TEST_DATAPATH_RMSK                                                    0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_TEST_DATAPATH_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN0_TEST_DATAPATH_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_TEST_DATAPATH_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN0_TEST_DATAPATH_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_TEST_DATAPATH_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN0_TEST_DATAPATH_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_TEST_DATAPATH_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN0_TEST_DATAPATH_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN0_TEST_DATAPATH_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_TEST_DATAPATH_TEST_MODE_LPTX_EN_BMSK                                  0x80
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_TEST_DATAPATH_TEST_MODE_LPTX_EN_SHFT                                     7
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_TEST_DATAPATH_ANE_BYPASS_EN_BMSK                                      0x40
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_TEST_DATAPATH_ANE_BYPASS_EN_SHFT                                         6
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_TEST_DATAPATH_TEST_MODE_HSTX_DATA_BMSK                                0x20
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_TEST_DATAPATH_TEST_MODE_HSTX_DATA_SHFT                                   5
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_TEST_DATAPATH_DMUX_LP_SEL_BMSK                                        0x18
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_TEST_DATAPATH_DMUX_LP_SEL_SHFT                                           3
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_TEST_DATAPATH_DMUX_HS_SEL_BMSK                                         0x4
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_TEST_DATAPATH_DMUX_HS_SEL_SHFT                                           2
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_TEST_DATAPATH_TEST_MODE_HSTX_EN_BMSK                                   0x2
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_TEST_DATAPATH_TEST_MODE_HSTX_EN_SHFT                                     1
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_TEST_DATAPATH_FORCE_TEST_MODE_BMSK                                     0x1
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_TEST_DATAPATH_FORCE_TEST_MODE_SHFT                                       0

#define HWIO_DSI_0_PHY_DSIPHY_DLN0_PIN_SWAP_ADDR                                                   (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0x10)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_PIN_SWAP_OFFS                                                   (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x10)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_PIN_SWAP_RMSK                                                          0xf
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_PIN_SWAP_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN0_PIN_SWAP_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_PIN_SWAP_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN0_PIN_SWAP_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_PIN_SWAP_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN0_PIN_SWAP_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_PIN_SWAP_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN0_PIN_SWAP_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN0_PIN_SWAP_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_PIN_SWAP_ABC_SWAP_BMSK                                                 0xe
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_PIN_SWAP_ABC_SWAP_SHFT                                                   1
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_PIN_SWAP_PN_SWAP_BMSK                                                  0x1
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_PIN_SWAP_PN_SWAP_SHFT                                                    0

#define HWIO_DSI_0_PHY_DSIPHY_DLN0_LPRX_CTRL_ADDR                                                  (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0x14)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_LPRX_CTRL_OFFS                                                  (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x14)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_LPRX_CTRL_RMSK                                                         0x7
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_LPRX_CTRL_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN0_LPRX_CTRL_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_LPRX_CTRL_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN0_LPRX_CTRL_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_LPRX_CTRL_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN0_LPRX_CTRL_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_LPRX_CTRL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN0_LPRX_CTRL_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN0_LPRX_CTRL_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_LPRX_CTRL_HS_CONTENTION_DIS_BMSK                                       0x4
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_LPRX_CTRL_HS_CONTENTION_DIS_SHFT                                         2
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_LPRX_CTRL_DSIPHY_LPRX_EN_BMSK                                          0x2
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_LPRX_CTRL_DSIPHY_LPRX_EN_SHFT                                            1
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_LPRX_CTRL_DSIPHY_CDRX_EN_BMSK                                          0x1
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_LPRX_CTRL_DSIPHY_CDRX_EN_SHFT                                            0

#define HWIO_DSI_0_PHY_DSIPHY_DLN0_TX_DCTRL_ADDR                                                   (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0x18)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_TX_DCTRL_OFFS                                                   (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x18)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_TX_DCTRL_RMSK                                                         0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_TX_DCTRL_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN0_TX_DCTRL_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_TX_DCTRL_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN0_TX_DCTRL_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_TX_DCTRL_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN0_TX_DCTRL_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_TX_DCTRL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN0_TX_DCTRL_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN0_TX_DCTRL_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_TX_DCTRL_DCTRL_BMSK                                                   0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_TX_DCTRL_DCTRL_SHFT                                                      0

#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_CTRL0_ADDR                                                 (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0x1c)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_CTRL0_OFFS                                                 (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x1c)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_CTRL0_RMSK                                                       0x3f
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_CTRL0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_CTRL0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_CTRL0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_CTRL0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_CTRL0_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_CTRL0_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_CTRL0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_CTRL0_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_CTRL0_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_CTRL0_LP_BISTCHK_ENABLE_BMSK                                     0x20
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_CTRL0_LP_BISTCHK_ENABLE_SHFT                                        5
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_CTRL0_BISTCHK_CAPTURE_BMSK                                       0x10
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_CTRL0_BISTCHK_CAPTURE_SHFT                                          4
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_CTRL0_BISTCHK_CLR_ERROR_CNT_BMSK                                  0x8
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_CTRL0_BISTCHK_CLR_ERROR_CNT_SHFT                                    3
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_CTRL0_BISTCHK_MODE_BMSK                                           0x4
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_CTRL0_BISTCHK_MODE_SHFT                                             2
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_CTRL0_BISTCHK_CROSS_BMSK                                          0x2
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_CTRL0_BISTCHK_CROSS_SHFT                                            1
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_CTRL0_BISTCHK_ENABLE_BMSK                                         0x1
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_CTRL0_BISTCHK_ENABLE_SHFT                                           0

#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_CTRL1_ADDR                                                 (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0x20)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_CTRL1_OFFS                                                 (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x20)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_CTRL1_RMSK                                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_CTRL1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_CTRL1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_CTRL1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_CTRL1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_CTRL1_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_CTRL1_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_CTRL1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_CTRL1_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_CTRL1_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_CTRL1_BIST_WORD_CNT_7_0_BMSK                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_CTRL1_BIST_WORD_CNT_7_0_SHFT                                        0

#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_CTRL2_ADDR                                                 (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0x24)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_CTRL2_OFFS                                                 (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x24)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_CTRL2_RMSK                                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_CTRL2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_CTRL2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_CTRL2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_CTRL2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_CTRL2_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_CTRL2_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_CTRL2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_CTRL2_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_CTRL2_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_CTRL2_BIST_WORD_CNT_15_8_BMSK                                    0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_CTRL2_BIST_WORD_CNT_15_8_SHFT                                       0

#define HWIO_DSI_0_PHY_DSIPHY_DLN0_MISR_CTRL_ADDR                                                  (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0x28)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_MISR_CTRL_OFFS                                                  (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x28)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_MISR_CTRL_RMSK                                                        0x1f
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_MISR_CTRL_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN0_MISR_CTRL_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_MISR_CTRL_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN0_MISR_CTRL_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_MISR_CTRL_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN0_MISR_CTRL_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_MISR_CTRL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN0_MISR_CTRL_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN0_MISR_CTRL_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_MISR_CTRL_DEBUG_CLK_DEBUG_SEL_BMSK                                    0x1c
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_MISR_CTRL_DEBUG_CLK_DEBUG_SEL_SHFT                                       2
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_MISR_CTRL_MISR_SIG_CLEAR_BMSK                                          0x2
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_MISR_CTRL_MISR_SIG_CLEAR_SHFT                                            1
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_MISR_CTRL_MISR_ENABLE_BMSK                                             0x1
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_MISR_CTRL_MISR_ENABLE_SHFT                                               0

#define HWIO_DSI_0_PHY_DSIPHY_DLN0_DBG_SEL_ADDR                                                    (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0x2c)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_DBG_SEL_OFFS                                                    (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x2c)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_DBG_SEL_RMSK                                                          0x7f
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_DBG_SEL_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN0_DBG_SEL_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_DBG_SEL_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN0_DBG_SEL_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_DBG_SEL_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN0_DBG_SEL_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_DBG_SEL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN0_DBG_SEL_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN0_DBG_SEL_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_DBG_SEL_TEST_CLK_DEBUG_SEL_BMSK                                       0x70
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_DBG_SEL_TEST_CLK_DEBUG_SEL_SHFT                                          4
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_DBG_SEL_DEBUG_SEL_BMSK                                                 0xf
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_DBG_SEL_DEBUG_SEL_SHFT                                                   0

#define HWIO_DSI_0_PHY_DSIPHY_DLN0_SWI_DBG_BUS_CHECK_ADDR                                          (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0x30)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_SWI_DBG_BUS_CHECK_OFFS                                          (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x30)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_SWI_DBG_BUS_CHECK_RMSK                                                0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_SWI_DBG_BUS_CHECK_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN0_SWI_DBG_BUS_CHECK_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_SWI_DBG_BUS_CHECK_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN0_SWI_DBG_BUS_CHECK_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_SWI_DBG_BUS_CHECK_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN0_SWI_DBG_BUS_CHECK_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_SWI_DBG_BUS_CHECK_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN0_SWI_DBG_BUS_CHECK_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN0_SWI_DBG_BUS_CHECK_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_SWI_DBG_BUS_CHECK_LANE_DEBUG_BUS_BMSK                                 0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_SWI_DBG_BUS_CHECK_LANE_DEBUG_BUS_SHFT                                    0

#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL0_ADDR                                         (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0x34)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL0_OFFS                                         (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x34)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL0_RMSK                                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL0_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL0_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL0_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL0_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL0_CPHY_DC_TEST_PATTERN0_FLIP_BMSK                    0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL0_CPHY_DC_TEST_PATTERN0_FLIP_SHFT                       0

#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL1_ADDR                                         (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0x38)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL1_OFFS                                         (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x38)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL1_RMSK                                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL1_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL1_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL1_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL1_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL1_CPHY_DC_TEST_PATTERN0_ROTATE_BMSK                  0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL1_CPHY_DC_TEST_PATTERN0_ROTATE_SHFT                     0

#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL2_ADDR                                         (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0x3c)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL2_OFFS                                         (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x3c)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL2_RMSK                                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL2_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL2_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL2_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL2_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL2_CPHY_DC_TEST_PATTERN0_POLARITY_BMSK                0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL2_CPHY_DC_TEST_PATTERN0_POLARITY_SHFT                   0

#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL3_ADDR                                         (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0x40)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL3_OFFS                                         (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x40)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL3_RMSK                                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL3_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL3_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL3_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL3_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL3_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL3_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL3_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL3_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL3_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL3_CPHY_DC_TEST_DUMMY_BMSK                            0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL3_CPHY_DC_TEST_DUMMY_SHFT                               0

#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_STATUS0_ADDR                                               (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0x44)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_STATUS0_OFFS                                               (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x44)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_STATUS0_RMSK                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_STATUS0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_STATUS0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_STATUS0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_STATUS0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_STATUS0_BISTCHK_ONE_BIT_ERROR_BMSK                               0x80
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_STATUS0_BISTCHK_ONE_BIT_ERROR_SHFT                                  7
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_STATUS0_BISTCHK_SYNC_ERROR_BMSK                                  0x40
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_STATUS0_BISTCHK_SYNC_ERROR_SHFT                                     6
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_STATUS0_BISTCHK_SEED_ERROR_BMSK                                  0x20
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_STATUS0_BISTCHK_SEED_ERROR_SHFT                                     5
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_STATUS0_BISTCHK_PRBS_ERROR_BMSK                                  0x10
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_STATUS0_BISTCHK_PRBS_ERROR_SHFT                                     4
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_STATUS0_BISTCHK_STATUS_BMSK                                       0xe
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_STATUS0_BISTCHK_STATUS_SHFT                                         1
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_STATUS0_BISTCHK_DONE_BMSK                                         0x1
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_STATUS0_BISTCHK_DONE_SHFT                                           0

#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_STATUS1_ADDR                                               (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0x48)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_STATUS1_OFFS                                               (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x48)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_STATUS1_RMSK                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_STATUS1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_STATUS1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_STATUS1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_STATUS1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_STATUS1_BISTCHK_ERROR_CNT_7_0_BMSK                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_STATUS1_BISTCHK_ERROR_CNT_7_0_SHFT                                  0

#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_STATUS2_ADDR                                               (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0x4c)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_STATUS2_OFFS                                               (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x4c)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_STATUS2_RMSK                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_STATUS2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_STATUS2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_STATUS2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_STATUS2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_STATUS2_BISTCHK_ERROR_CNT_15_8_BMSK                              0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_STATUS2_BISTCHK_ERROR_CNT_15_8_SHFT                                 0

#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_STATUS3_ADDR                                               (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0x50)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_STATUS3_OFFS                                               (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x50)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_STATUS3_RMSK                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_STATUS3_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_STATUS3_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_STATUS3_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_STATUS3_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_STATUS3_BISTCHK_WORD_CNT_7_0_BMSK                                0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_STATUS3_BISTCHK_WORD_CNT_7_0_SHFT                                   0

#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_STATUS4_ADDR                                               (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0x54)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_STATUS4_OFFS                                               (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x54)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_STATUS4_RMSK                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_STATUS4_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_STATUS4_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_STATUS4_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_STATUS4_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_STATUS4_BISTCHK_WORD_CNT_15_8_BMSK                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_BIST_STATUS4_BISTCHK_WORD_CNT_15_8_SHFT                                  0

#define HWIO_DSI_0_PHY_DSIPHY_DLN0_LP_BIST_STATUS0_ADDR                                            (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0x58)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_LP_BIST_STATUS0_OFFS                                            (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x58)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_LP_BIST_STATUS0_RMSK                                                   0x3
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_LP_BIST_STATUS0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN0_LP_BIST_STATUS0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_LP_BIST_STATUS0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN0_LP_BIST_STATUS0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_LP_BIST_STATUS0_LP_BISTCHK_PRBS_ERROR_BMSK                             0x2
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_LP_BIST_STATUS0_LP_BISTCHK_PRBS_ERROR_SHFT                               1
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_LP_BIST_STATUS0_LP_BISTCHK_DONE_BMSK                                   0x1
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_LP_BIST_STATUS0_LP_BISTCHK_DONE_SHFT                                     0

#define HWIO_DSI_0_PHY_DSIPHY_DLN0_LP_BIST_STATUS1_ADDR                                            (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0x5c)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_LP_BIST_STATUS1_OFFS                                            (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x5c)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_LP_BIST_STATUS1_RMSK                                                  0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_LP_BIST_STATUS1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN0_LP_BIST_STATUS1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_LP_BIST_STATUS1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN0_LP_BIST_STATUS1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_LP_BIST_STATUS1_LP_BISTCHK_ERROR_CNT_BMSK                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_LP_BIST_STATUS1_LP_BISTCHK_ERROR_CNT_SHFT                                0

#define HWIO_DSI_0_PHY_DSIPHY_DLN0_LP_BIST_STATUS2_ADDR                                            (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0x60)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_LP_BIST_STATUS2_OFFS                                            (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x60)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_LP_BIST_STATUS2_RMSK                                                  0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_LP_BIST_STATUS2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN0_LP_BIST_STATUS2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_LP_BIST_STATUS2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN0_LP_BIST_STATUS2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_LP_BIST_STATUS2_LP_BISTCHK_WORD_CNT_BMSK                              0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_LP_BIST_STATUS2_LP_BISTCHK_WORD_CNT_SHFT                                 0

#define HWIO_DSI_0_PHY_DSIPHY_DLN0_MISR_STATUS0_ADDR                                               (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0x64)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_MISR_STATUS0_OFFS                                               (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x64)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_MISR_STATUS0_RMSK                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_MISR_STATUS0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN0_MISR_STATUS0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_MISR_STATUS0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN0_MISR_STATUS0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_MISR_STATUS0_BISTCHK_MISR_SIG_7_0_BMSK                                0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_MISR_STATUS0_BISTCHK_MISR_SIG_7_0_SHFT                                   0

#define HWIO_DSI_0_PHY_DSIPHY_DLN0_MISR_STATUS1_ADDR                                               (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0x68)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_MISR_STATUS1_OFFS                                               (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x68)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_MISR_STATUS1_RMSK                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_MISR_STATUS1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN0_MISR_STATUS1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_MISR_STATUS1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN0_MISR_STATUS1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_MISR_STATUS1_BISTCHK_MISR_SIG_15_8_BMSK                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_MISR_STATUS1_BISTCHK_MISR_SIG_15_8_SHFT                                  0

#define HWIO_DSI_0_PHY_DSIPHY_DLN0_DEBUG_BUS0_ADDR                                                 (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0x6c)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_DEBUG_BUS0_OFFS                                                 (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x6c)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_DEBUG_BUS0_RMSK                                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_DEBUG_BUS0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN0_DEBUG_BUS0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_DEBUG_BUS0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN0_DEBUG_BUS0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_DEBUG_BUS0_DEBUG_BUS_7_0_BMSK                                         0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_DEBUG_BUS0_DEBUG_BUS_7_0_SHFT                                            0

#define HWIO_DSI_0_PHY_DSIPHY_DLN0_DEBUG_BUS1_ADDR                                                 (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0x70)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_DEBUG_BUS1_OFFS                                                 (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x70)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_DEBUG_BUS1_RMSK                                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_DEBUG_BUS1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN0_DEBUG_BUS1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_DEBUG_BUS1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN0_DEBUG_BUS1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_DEBUG_BUS1_DEBUG_BUS_15_8_BMSK                                        0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_DEBUG_BUS1_DEBUG_BUS_15_8_SHFT                                           0

#define HWIO_DSI_0_PHY_DSIPHY_DLN0_DEBUG_BUS2_ADDR                                                 (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0x74)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_DEBUG_BUS2_OFFS                                                 (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x74)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_DEBUG_BUS2_RMSK                                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_DEBUG_BUS2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN0_DEBUG_BUS2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_DEBUG_BUS2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN0_DEBUG_BUS2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_DEBUG_BUS2_DEBUG_BUS_23_16_BMSK                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_DEBUG_BUS2_DEBUG_BUS_23_16_SHFT                                          0

#define HWIO_DSI_0_PHY_DSIPHY_DLN0_DEBUG_BUS3_ADDR                                                 (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0x78)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_DEBUG_BUS3_OFFS                                                 (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x78)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_DEBUG_BUS3_RMSK                                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_DEBUG_BUS3_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN0_DEBUG_BUS3_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_DEBUG_BUS3_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN0_DEBUG_BUS3_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_DEBUG_BUS3_DEBUG_BUS_31_24_BMSK                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_DEBUG_BUS3_DEBUG_BUS_31_24_SHFT                                          0

#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL4_ADDR                                         (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0x7c)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL4_OFFS                                         (DSI_0_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x7c)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL4_RMSK                                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL4_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL4_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL4_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL4_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL4_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL4_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL4_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL4_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL4_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL4_CPHY_DC_TEST_PATTERN1_ROTATE_BMSK                  0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL4_CPHY_DC_TEST_PATTERN1_ROTATE_SHFT                     0

/*----------------------------------------------------------------------------
 * MODULE: DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN
 *--------------------------------------------------------------------------*/

#define DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE                                      (MDSS_BASE            + 0x00095280)
#define DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_SIZE                                 0x80
#define DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_USED                                 0x7c
#define DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS                                 0x00095280

#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CFG0_ADDR                                                       (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0x0)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CFG0_OFFS                                                       (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x0)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CFG0_RMSK                                                             0x3f
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CFG0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN1_CFG0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CFG0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN1_CFG0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CFG0_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN1_CFG0_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CFG0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN1_CFG0_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN1_CFG0_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CFG0_DSIPHY_HSTX_PGM_DLY_5_4_BMSK                                     0x30
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CFG0_DSIPHY_HSTX_PGM_DLY_5_4_SHFT                                        4
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CFG0_DSIPHY_HSTX_PGM_DLY_3_0_BMSK                                      0xf
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CFG0_DSIPHY_HSTX_PGM_DLY_3_0_SHFT                                        0

#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CFG1_ADDR                                                       (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0x4)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CFG1_OFFS                                                       (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x4)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CFG1_RMSK                                                             0x1f
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CFG1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN1_CFG1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CFG1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN1_CFG1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CFG1_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN1_CFG1_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CFG1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN1_CFG1_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN1_CFG1_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CFG1_PROGSEQ_EN_BMSK                                                  0x10
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CFG1_PROGSEQ_EN_SHFT                                                     4
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CFG1_DSIPHY_HSTX_SLEW_RATE_BMSK                                        0xf
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CFG1_DSIPHY_HSTX_SLEW_RATE_SHFT                                          0

#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CFG2_ADDR                                                       (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0x8)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CFG2_OFFS                                                       (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x8)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CFG2_RMSK                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CFG2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN1_CFG2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CFG2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN1_CFG2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CFG2_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN1_CFG2_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CFG2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN1_CFG2_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN1_CFG2_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CFG2_IS_CKLANE_BMSK                                                   0x80
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CFG2_IS_CKLANE_SHFT                                                      7
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CFG2_CLK_PATTERN_HSTX_INV_BMSK                                        0x40
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CFG2_CLK_PATTERN_HSTX_INV_SHFT                                           6
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CFG2_TEST_MODE_LPTX_DATAN_BMSK                                        0x20
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CFG2_TEST_MODE_LPTX_DATAN_SHFT                                           5
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CFG2_TEST_MODE_LPTX_DATAP_BMSK                                        0x10
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CFG2_TEST_MODE_LPTX_DATAP_SHFT                                           4
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CFG2_DSIPHY_LPRX_DLY_BMSK                                              0xf
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CFG2_DSIPHY_LPRX_DLY_SHFT                                                0

#define HWIO_DSI_0_PHY_DSIPHY_DLN1_TEST_DATAPATH_ADDR                                              (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0xc)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_TEST_DATAPATH_OFFS                                              (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0xc)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_TEST_DATAPATH_RMSK                                                    0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_TEST_DATAPATH_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN1_TEST_DATAPATH_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_TEST_DATAPATH_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN1_TEST_DATAPATH_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_TEST_DATAPATH_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN1_TEST_DATAPATH_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_TEST_DATAPATH_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN1_TEST_DATAPATH_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN1_TEST_DATAPATH_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_TEST_DATAPATH_TEST_MODE_LPTX_EN_BMSK                                  0x80
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_TEST_DATAPATH_TEST_MODE_LPTX_EN_SHFT                                     7
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_TEST_DATAPATH_ANE_BYPASS_EN_BMSK                                      0x40
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_TEST_DATAPATH_ANE_BYPASS_EN_SHFT                                         6
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_TEST_DATAPATH_TEST_MODE_HSTX_DATA_BMSK                                0x20
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_TEST_DATAPATH_TEST_MODE_HSTX_DATA_SHFT                                   5
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_TEST_DATAPATH_DMUX_LP_SEL_BMSK                                        0x18
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_TEST_DATAPATH_DMUX_LP_SEL_SHFT                                           3
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_TEST_DATAPATH_DMUX_HS_SEL_BMSK                                         0x4
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_TEST_DATAPATH_DMUX_HS_SEL_SHFT                                           2
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_TEST_DATAPATH_TEST_MODE_HSTX_EN_BMSK                                   0x2
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_TEST_DATAPATH_TEST_MODE_HSTX_EN_SHFT                                     1
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_TEST_DATAPATH_FORCE_TEST_MODE_BMSK                                     0x1
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_TEST_DATAPATH_FORCE_TEST_MODE_SHFT                                       0

#define HWIO_DSI_0_PHY_DSIPHY_DLN1_PIN_SWAP_ADDR                                                   (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0x10)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_PIN_SWAP_OFFS                                                   (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x10)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_PIN_SWAP_RMSK                                                          0xf
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_PIN_SWAP_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN1_PIN_SWAP_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_PIN_SWAP_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN1_PIN_SWAP_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_PIN_SWAP_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN1_PIN_SWAP_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_PIN_SWAP_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN1_PIN_SWAP_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN1_PIN_SWAP_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_PIN_SWAP_ABC_SWAP_BMSK                                                 0xe
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_PIN_SWAP_ABC_SWAP_SHFT                                                   1
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_PIN_SWAP_PN_SWAP_BMSK                                                  0x1
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_PIN_SWAP_PN_SWAP_SHFT                                                    0

#define HWIO_DSI_0_PHY_DSIPHY_DLN1_LPRX_CTRL_ADDR                                                  (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0x14)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_LPRX_CTRL_OFFS                                                  (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x14)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_LPRX_CTRL_RMSK                                                         0x7
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_LPRX_CTRL_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN1_LPRX_CTRL_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_LPRX_CTRL_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN1_LPRX_CTRL_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_LPRX_CTRL_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN1_LPRX_CTRL_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_LPRX_CTRL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN1_LPRX_CTRL_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN1_LPRX_CTRL_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_LPRX_CTRL_HS_CONTENTION_DIS_BMSK                                       0x4
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_LPRX_CTRL_HS_CONTENTION_DIS_SHFT                                         2
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_LPRX_CTRL_DSIPHY_LPRX_EN_BMSK                                          0x2
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_LPRX_CTRL_DSIPHY_LPRX_EN_SHFT                                            1
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_LPRX_CTRL_DSIPHY_CDRX_EN_BMSK                                          0x1
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_LPRX_CTRL_DSIPHY_CDRX_EN_SHFT                                            0

#define HWIO_DSI_0_PHY_DSIPHY_DLN1_TX_DCTRL_ADDR                                                   (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0x18)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_TX_DCTRL_OFFS                                                   (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x18)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_TX_DCTRL_RMSK                                                         0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_TX_DCTRL_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN1_TX_DCTRL_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_TX_DCTRL_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN1_TX_DCTRL_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_TX_DCTRL_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN1_TX_DCTRL_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_TX_DCTRL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN1_TX_DCTRL_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN1_TX_DCTRL_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_TX_DCTRL_DCTRL_BMSK                                                   0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_TX_DCTRL_DCTRL_SHFT                                                      0

#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_CTRL0_ADDR                                                 (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0x1c)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_CTRL0_OFFS                                                 (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x1c)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_CTRL0_RMSK                                                       0x3f
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_CTRL0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_CTRL0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_CTRL0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_CTRL0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_CTRL0_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_CTRL0_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_CTRL0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_CTRL0_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_CTRL0_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_CTRL0_LP_BISTCHK_ENABLE_BMSK                                     0x20
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_CTRL0_LP_BISTCHK_ENABLE_SHFT                                        5
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_CTRL0_BISTCHK_CAPTURE_BMSK                                       0x10
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_CTRL0_BISTCHK_CAPTURE_SHFT                                          4
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_CTRL0_BISTCHK_CLR_ERROR_CNT_BMSK                                  0x8
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_CTRL0_BISTCHK_CLR_ERROR_CNT_SHFT                                    3
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_CTRL0_BISTCHK_MODE_BMSK                                           0x4
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_CTRL0_BISTCHK_MODE_SHFT                                             2
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_CTRL0_BISTCHK_CROSS_BMSK                                          0x2
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_CTRL0_BISTCHK_CROSS_SHFT                                            1
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_CTRL0_BISTCHK_ENABLE_BMSK                                         0x1
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_CTRL0_BISTCHK_ENABLE_SHFT                                           0

#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_CTRL1_ADDR                                                 (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0x20)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_CTRL1_OFFS                                                 (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x20)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_CTRL1_RMSK                                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_CTRL1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_CTRL1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_CTRL1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_CTRL1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_CTRL1_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_CTRL1_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_CTRL1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_CTRL1_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_CTRL1_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_CTRL1_BIST_WORD_CNT_7_0_BMSK                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_CTRL1_BIST_WORD_CNT_7_0_SHFT                                        0

#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_CTRL2_ADDR                                                 (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0x24)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_CTRL2_OFFS                                                 (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x24)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_CTRL2_RMSK                                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_CTRL2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_CTRL2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_CTRL2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_CTRL2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_CTRL2_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_CTRL2_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_CTRL2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_CTRL2_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_CTRL2_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_CTRL2_BIST_WORD_CNT_15_8_BMSK                                    0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_CTRL2_BIST_WORD_CNT_15_8_SHFT                                       0

#define HWIO_DSI_0_PHY_DSIPHY_DLN1_MISR_CTRL_ADDR                                                  (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0x28)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_MISR_CTRL_OFFS                                                  (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x28)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_MISR_CTRL_RMSK                                                        0x1f
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_MISR_CTRL_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN1_MISR_CTRL_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_MISR_CTRL_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN1_MISR_CTRL_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_MISR_CTRL_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN1_MISR_CTRL_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_MISR_CTRL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN1_MISR_CTRL_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN1_MISR_CTRL_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_MISR_CTRL_DEBUG_CLK_DEBUG_SEL_BMSK                                    0x1c
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_MISR_CTRL_DEBUG_CLK_DEBUG_SEL_SHFT                                       2
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_MISR_CTRL_MISR_SIG_CLEAR_BMSK                                          0x2
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_MISR_CTRL_MISR_SIG_CLEAR_SHFT                                            1
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_MISR_CTRL_MISR_ENABLE_BMSK                                             0x1
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_MISR_CTRL_MISR_ENABLE_SHFT                                               0

#define HWIO_DSI_0_PHY_DSIPHY_DLN1_DBG_SEL_ADDR                                                    (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0x2c)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_DBG_SEL_OFFS                                                    (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x2c)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_DBG_SEL_RMSK                                                          0x7f
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_DBG_SEL_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN1_DBG_SEL_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_DBG_SEL_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN1_DBG_SEL_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_DBG_SEL_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN1_DBG_SEL_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_DBG_SEL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN1_DBG_SEL_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN1_DBG_SEL_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_DBG_SEL_TEST_CLK_DEBUG_SEL_BMSK                                       0x70
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_DBG_SEL_TEST_CLK_DEBUG_SEL_SHFT                                          4
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_DBG_SEL_DEBUG_SEL_BMSK                                                 0xf
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_DBG_SEL_DEBUG_SEL_SHFT                                                   0

#define HWIO_DSI_0_PHY_DSIPHY_DLN1_SWI_DBG_BUS_CHECK_ADDR                                          (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0x30)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_SWI_DBG_BUS_CHECK_OFFS                                          (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x30)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_SWI_DBG_BUS_CHECK_RMSK                                                0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_SWI_DBG_BUS_CHECK_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN1_SWI_DBG_BUS_CHECK_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_SWI_DBG_BUS_CHECK_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN1_SWI_DBG_BUS_CHECK_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_SWI_DBG_BUS_CHECK_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN1_SWI_DBG_BUS_CHECK_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_SWI_DBG_BUS_CHECK_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN1_SWI_DBG_BUS_CHECK_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN1_SWI_DBG_BUS_CHECK_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_SWI_DBG_BUS_CHECK_LANE_DEBUG_BUS_BMSK                                 0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_SWI_DBG_BUS_CHECK_LANE_DEBUG_BUS_SHFT                                    0

#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL0_ADDR                                         (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0x34)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL0_OFFS                                         (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x34)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL0_RMSK                                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL0_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL0_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL0_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL0_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL0_CPHY_DC_TEST_PATTERN0_FLIP_BMSK                    0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL0_CPHY_DC_TEST_PATTERN0_FLIP_SHFT                       0

#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL1_ADDR                                         (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0x38)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL1_OFFS                                         (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x38)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL1_RMSK                                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL1_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL1_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL1_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL1_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL1_CPHY_DC_TEST_PATTERN0_ROTATE_BMSK                  0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL1_CPHY_DC_TEST_PATTERN0_ROTATE_SHFT                     0

#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL2_ADDR                                         (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0x3c)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL2_OFFS                                         (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x3c)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL2_RMSK                                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL2_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL2_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL2_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL2_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL2_CPHY_DC_TEST_PATTERN0_POLARITY_BMSK                0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL2_CPHY_DC_TEST_PATTERN0_POLARITY_SHFT                   0

#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL3_ADDR                                         (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0x40)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL3_OFFS                                         (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x40)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL3_RMSK                                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL3_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL3_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL3_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL3_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL3_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL3_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL3_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL3_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL3_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL3_CPHY_DC_TEST_DUMMY_BMSK                            0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL3_CPHY_DC_TEST_DUMMY_SHFT                               0

#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_STATUS0_ADDR                                               (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0x44)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_STATUS0_OFFS                                               (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x44)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_STATUS0_RMSK                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_STATUS0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_STATUS0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_STATUS0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_STATUS0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_STATUS0_BISTCHK_ONE_BIT_ERROR_BMSK                               0x80
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_STATUS0_BISTCHK_ONE_BIT_ERROR_SHFT                                  7
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_STATUS0_BISTCHK_SYNC_ERROR_BMSK                                  0x40
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_STATUS0_BISTCHK_SYNC_ERROR_SHFT                                     6
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_STATUS0_BISTCHK_SEED_ERROR_BMSK                                  0x20
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_STATUS0_BISTCHK_SEED_ERROR_SHFT                                     5
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_STATUS0_BISTCHK_PRBS_ERROR_BMSK                                  0x10
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_STATUS0_BISTCHK_PRBS_ERROR_SHFT                                     4
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_STATUS0_BISTCHK_STATUS_BMSK                                       0xe
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_STATUS0_BISTCHK_STATUS_SHFT                                         1
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_STATUS0_BISTCHK_DONE_BMSK                                         0x1
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_STATUS0_BISTCHK_DONE_SHFT                                           0

#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_STATUS1_ADDR                                               (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0x48)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_STATUS1_OFFS                                               (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x48)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_STATUS1_RMSK                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_STATUS1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_STATUS1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_STATUS1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_STATUS1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_STATUS1_BISTCHK_ERROR_CNT_7_0_BMSK                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_STATUS1_BISTCHK_ERROR_CNT_7_0_SHFT                                  0

#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_STATUS2_ADDR                                               (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0x4c)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_STATUS2_OFFS                                               (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x4c)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_STATUS2_RMSK                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_STATUS2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_STATUS2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_STATUS2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_STATUS2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_STATUS2_BISTCHK_ERROR_CNT_15_8_BMSK                              0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_STATUS2_BISTCHK_ERROR_CNT_15_8_SHFT                                 0

#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_STATUS3_ADDR                                               (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0x50)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_STATUS3_OFFS                                               (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x50)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_STATUS3_RMSK                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_STATUS3_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_STATUS3_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_STATUS3_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_STATUS3_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_STATUS3_BISTCHK_WORD_CNT_7_0_BMSK                                0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_STATUS3_BISTCHK_WORD_CNT_7_0_SHFT                                   0

#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_STATUS4_ADDR                                               (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0x54)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_STATUS4_OFFS                                               (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x54)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_STATUS4_RMSK                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_STATUS4_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_STATUS4_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_STATUS4_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_STATUS4_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_STATUS4_BISTCHK_WORD_CNT_15_8_BMSK                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_BIST_STATUS4_BISTCHK_WORD_CNT_15_8_SHFT                                  0

#define HWIO_DSI_0_PHY_DSIPHY_DLN1_LP_BIST_STATUS0_ADDR                                            (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0x58)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_LP_BIST_STATUS0_OFFS                                            (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x58)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_LP_BIST_STATUS0_RMSK                                                   0x3
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_LP_BIST_STATUS0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN1_LP_BIST_STATUS0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_LP_BIST_STATUS0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN1_LP_BIST_STATUS0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_LP_BIST_STATUS0_LP_BISTCHK_PRBS_ERROR_BMSK                             0x2
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_LP_BIST_STATUS0_LP_BISTCHK_PRBS_ERROR_SHFT                               1
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_LP_BIST_STATUS0_LP_BISTCHK_DONE_BMSK                                   0x1
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_LP_BIST_STATUS0_LP_BISTCHK_DONE_SHFT                                     0

#define HWIO_DSI_0_PHY_DSIPHY_DLN1_LP_BIST_STATUS1_ADDR                                            (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0x5c)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_LP_BIST_STATUS1_OFFS                                            (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x5c)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_LP_BIST_STATUS1_RMSK                                                  0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_LP_BIST_STATUS1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN1_LP_BIST_STATUS1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_LP_BIST_STATUS1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN1_LP_BIST_STATUS1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_LP_BIST_STATUS1_LP_BISTCHK_ERROR_CNT_BMSK                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_LP_BIST_STATUS1_LP_BISTCHK_ERROR_CNT_SHFT                                0

#define HWIO_DSI_0_PHY_DSIPHY_DLN1_LP_BIST_STATUS2_ADDR                                            (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0x60)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_LP_BIST_STATUS2_OFFS                                            (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x60)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_LP_BIST_STATUS2_RMSK                                                  0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_LP_BIST_STATUS2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN1_LP_BIST_STATUS2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_LP_BIST_STATUS2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN1_LP_BIST_STATUS2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_LP_BIST_STATUS2_LP_BISTCHK_WORD_CNT_BMSK                              0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_LP_BIST_STATUS2_LP_BISTCHK_WORD_CNT_SHFT                                 0

#define HWIO_DSI_0_PHY_DSIPHY_DLN1_MISR_STATUS0_ADDR                                               (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0x64)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_MISR_STATUS0_OFFS                                               (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x64)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_MISR_STATUS0_RMSK                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_MISR_STATUS0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN1_MISR_STATUS0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_MISR_STATUS0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN1_MISR_STATUS0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_MISR_STATUS0_BISTCHK_MISR_SIG_7_0_BMSK                                0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_MISR_STATUS0_BISTCHK_MISR_SIG_7_0_SHFT                                   0

#define HWIO_DSI_0_PHY_DSIPHY_DLN1_MISR_STATUS1_ADDR                                               (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0x68)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_MISR_STATUS1_OFFS                                               (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x68)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_MISR_STATUS1_RMSK                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_MISR_STATUS1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN1_MISR_STATUS1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_MISR_STATUS1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN1_MISR_STATUS1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_MISR_STATUS1_BISTCHK_MISR_SIG_15_8_BMSK                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_MISR_STATUS1_BISTCHK_MISR_SIG_15_8_SHFT                                  0

#define HWIO_DSI_0_PHY_DSIPHY_DLN1_DEBUG_BUS0_ADDR                                                 (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0x6c)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_DEBUG_BUS0_OFFS                                                 (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x6c)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_DEBUG_BUS0_RMSK                                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_DEBUG_BUS0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN1_DEBUG_BUS0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_DEBUG_BUS0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN1_DEBUG_BUS0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_DEBUG_BUS0_DEBUG_BUS_7_0_BMSK                                         0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_DEBUG_BUS0_DEBUG_BUS_7_0_SHFT                                            0

#define HWIO_DSI_0_PHY_DSIPHY_DLN1_DEBUG_BUS1_ADDR                                                 (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0x70)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_DEBUG_BUS1_OFFS                                                 (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x70)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_DEBUG_BUS1_RMSK                                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_DEBUG_BUS1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN1_DEBUG_BUS1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_DEBUG_BUS1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN1_DEBUG_BUS1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_DEBUG_BUS1_DEBUG_BUS_15_8_BMSK                                        0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_DEBUG_BUS1_DEBUG_BUS_15_8_SHFT                                           0

#define HWIO_DSI_0_PHY_DSIPHY_DLN1_DEBUG_BUS2_ADDR                                                 (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0x74)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_DEBUG_BUS2_OFFS                                                 (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x74)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_DEBUG_BUS2_RMSK                                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_DEBUG_BUS2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN1_DEBUG_BUS2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_DEBUG_BUS2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN1_DEBUG_BUS2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_DEBUG_BUS2_DEBUG_BUS_23_16_BMSK                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_DEBUG_BUS2_DEBUG_BUS_23_16_SHFT                                          0

#define HWIO_DSI_0_PHY_DSIPHY_DLN1_DEBUG_BUS3_ADDR                                                 (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0x78)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_DEBUG_BUS3_OFFS                                                 (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x78)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_DEBUG_BUS3_RMSK                                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_DEBUG_BUS3_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN1_DEBUG_BUS3_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_DEBUG_BUS3_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN1_DEBUG_BUS3_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_DEBUG_BUS3_DEBUG_BUS_31_24_BMSK                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_DEBUG_BUS3_DEBUG_BUS_31_24_SHFT                                          0

#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL4_ADDR                                         (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0x7c)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL4_OFFS                                         (DSI_0_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x7c)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL4_RMSK                                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL4_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL4_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL4_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL4_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL4_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL4_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL4_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL4_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL4_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL4_CPHY_DC_TEST_PATTERN1_ROTATE_BMSK                  0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL4_CPHY_DC_TEST_PATTERN1_ROTATE_SHFT                     0

/*----------------------------------------------------------------------------
 * MODULE: DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN
 *--------------------------------------------------------------------------*/

#define DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE                                      (MDSS_BASE            + 0x00095300)
#define DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_SIZE                                 0x80
#define DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_USED                                 0x7c
#define DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS                                 0x00095300

#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CFG0_ADDR                                                       (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0x0)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CFG0_OFFS                                                       (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x0)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CFG0_RMSK                                                             0x3f
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CFG0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN2_CFG0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CFG0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN2_CFG0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CFG0_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN2_CFG0_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CFG0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN2_CFG0_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN2_CFG0_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CFG0_DSIPHY_HSTX_PGM_DLY_5_4_BMSK                                     0x30
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CFG0_DSIPHY_HSTX_PGM_DLY_5_4_SHFT                                        4
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CFG0_DSIPHY_HSTX_PGM_DLY_3_0_BMSK                                      0xf
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CFG0_DSIPHY_HSTX_PGM_DLY_3_0_SHFT                                        0

#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CFG1_ADDR                                                       (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0x4)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CFG1_OFFS                                                       (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x4)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CFG1_RMSK                                                             0x1f
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CFG1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN2_CFG1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CFG1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN2_CFG1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CFG1_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN2_CFG1_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CFG1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN2_CFG1_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN2_CFG1_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CFG1_PROGSEQ_EN_BMSK                                                  0x10
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CFG1_PROGSEQ_EN_SHFT                                                     4
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CFG1_DSIPHY_HSTX_SLEW_RATE_BMSK                                        0xf
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CFG1_DSIPHY_HSTX_SLEW_RATE_SHFT                                          0

#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CFG2_ADDR                                                       (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0x8)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CFG2_OFFS                                                       (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x8)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CFG2_RMSK                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CFG2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN2_CFG2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CFG2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN2_CFG2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CFG2_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN2_CFG2_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CFG2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN2_CFG2_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN2_CFG2_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CFG2_IS_CKLANE_BMSK                                                   0x80
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CFG2_IS_CKLANE_SHFT                                                      7
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CFG2_CLK_PATTERN_HSTX_INV_BMSK                                        0x40
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CFG2_CLK_PATTERN_HSTX_INV_SHFT                                           6
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CFG2_TEST_MODE_LPTX_DATAN_BMSK                                        0x20
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CFG2_TEST_MODE_LPTX_DATAN_SHFT                                           5
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CFG2_TEST_MODE_LPTX_DATAP_BMSK                                        0x10
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CFG2_TEST_MODE_LPTX_DATAP_SHFT                                           4
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CFG2_DSIPHY_LPRX_DLY_BMSK                                              0xf
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CFG2_DSIPHY_LPRX_DLY_SHFT                                                0

#define HWIO_DSI_0_PHY_DSIPHY_DLN2_TEST_DATAPATH_ADDR                                              (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0xc)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_TEST_DATAPATH_OFFS                                              (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0xc)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_TEST_DATAPATH_RMSK                                                    0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_TEST_DATAPATH_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN2_TEST_DATAPATH_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_TEST_DATAPATH_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN2_TEST_DATAPATH_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_TEST_DATAPATH_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN2_TEST_DATAPATH_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_TEST_DATAPATH_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN2_TEST_DATAPATH_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN2_TEST_DATAPATH_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_TEST_DATAPATH_TEST_MODE_LPTX_EN_BMSK                                  0x80
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_TEST_DATAPATH_TEST_MODE_LPTX_EN_SHFT                                     7
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_TEST_DATAPATH_ANE_BYPASS_EN_BMSK                                      0x40
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_TEST_DATAPATH_ANE_BYPASS_EN_SHFT                                         6
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_TEST_DATAPATH_TEST_MODE_HSTX_DATA_BMSK                                0x20
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_TEST_DATAPATH_TEST_MODE_HSTX_DATA_SHFT                                   5
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_TEST_DATAPATH_DMUX_LP_SEL_BMSK                                        0x18
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_TEST_DATAPATH_DMUX_LP_SEL_SHFT                                           3
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_TEST_DATAPATH_DMUX_HS_SEL_BMSK                                         0x4
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_TEST_DATAPATH_DMUX_HS_SEL_SHFT                                           2
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_TEST_DATAPATH_TEST_MODE_HSTX_EN_BMSK                                   0x2
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_TEST_DATAPATH_TEST_MODE_HSTX_EN_SHFT                                     1
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_TEST_DATAPATH_FORCE_TEST_MODE_BMSK                                     0x1
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_TEST_DATAPATH_FORCE_TEST_MODE_SHFT                                       0

#define HWIO_DSI_0_PHY_DSIPHY_DLN2_PIN_SWAP_ADDR                                                   (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0x10)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_PIN_SWAP_OFFS                                                   (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x10)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_PIN_SWAP_RMSK                                                          0xf
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_PIN_SWAP_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN2_PIN_SWAP_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_PIN_SWAP_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN2_PIN_SWAP_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_PIN_SWAP_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN2_PIN_SWAP_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_PIN_SWAP_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN2_PIN_SWAP_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN2_PIN_SWAP_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_PIN_SWAP_ABC_SWAP_BMSK                                                 0xe
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_PIN_SWAP_ABC_SWAP_SHFT                                                   1
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_PIN_SWAP_PN_SWAP_BMSK                                                  0x1
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_PIN_SWAP_PN_SWAP_SHFT                                                    0

#define HWIO_DSI_0_PHY_DSIPHY_DLN2_LPRX_CTRL_ADDR                                                  (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0x14)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_LPRX_CTRL_OFFS                                                  (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x14)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_LPRX_CTRL_RMSK                                                         0x7
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_LPRX_CTRL_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN2_LPRX_CTRL_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_LPRX_CTRL_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN2_LPRX_CTRL_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_LPRX_CTRL_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN2_LPRX_CTRL_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_LPRX_CTRL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN2_LPRX_CTRL_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN2_LPRX_CTRL_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_LPRX_CTRL_HS_CONTENTION_DIS_BMSK                                       0x4
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_LPRX_CTRL_HS_CONTENTION_DIS_SHFT                                         2
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_LPRX_CTRL_DSIPHY_LPRX_EN_BMSK                                          0x2
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_LPRX_CTRL_DSIPHY_LPRX_EN_SHFT                                            1
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_LPRX_CTRL_DSIPHY_CDRX_EN_BMSK                                          0x1
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_LPRX_CTRL_DSIPHY_CDRX_EN_SHFT                                            0

#define HWIO_DSI_0_PHY_DSIPHY_DLN2_TX_DCTRL_ADDR                                                   (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0x18)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_TX_DCTRL_OFFS                                                   (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x18)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_TX_DCTRL_RMSK                                                         0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_TX_DCTRL_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN2_TX_DCTRL_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_TX_DCTRL_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN2_TX_DCTRL_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_TX_DCTRL_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN2_TX_DCTRL_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_TX_DCTRL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN2_TX_DCTRL_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN2_TX_DCTRL_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_TX_DCTRL_DCTRL_BMSK                                                   0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_TX_DCTRL_DCTRL_SHFT                                                      0

#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_CTRL0_ADDR                                                 (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0x1c)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_CTRL0_OFFS                                                 (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x1c)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_CTRL0_RMSK                                                       0x3f
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_CTRL0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_CTRL0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_CTRL0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_CTRL0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_CTRL0_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_CTRL0_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_CTRL0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_CTRL0_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_CTRL0_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_CTRL0_LP_BISTCHK_ENABLE_BMSK                                     0x20
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_CTRL0_LP_BISTCHK_ENABLE_SHFT                                        5
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_CTRL0_BISTCHK_CAPTURE_BMSK                                       0x10
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_CTRL0_BISTCHK_CAPTURE_SHFT                                          4
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_CTRL0_BISTCHK_CLR_ERROR_CNT_BMSK                                  0x8
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_CTRL0_BISTCHK_CLR_ERROR_CNT_SHFT                                    3
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_CTRL0_BISTCHK_MODE_BMSK                                           0x4
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_CTRL0_BISTCHK_MODE_SHFT                                             2
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_CTRL0_BISTCHK_CROSS_BMSK                                          0x2
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_CTRL0_BISTCHK_CROSS_SHFT                                            1
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_CTRL0_BISTCHK_ENABLE_BMSK                                         0x1
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_CTRL0_BISTCHK_ENABLE_SHFT                                           0

#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_CTRL1_ADDR                                                 (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0x20)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_CTRL1_OFFS                                                 (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x20)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_CTRL1_RMSK                                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_CTRL1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_CTRL1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_CTRL1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_CTRL1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_CTRL1_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_CTRL1_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_CTRL1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_CTRL1_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_CTRL1_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_CTRL1_BIST_WORD_CNT_7_0_BMSK                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_CTRL1_BIST_WORD_CNT_7_0_SHFT                                        0

#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_CTRL2_ADDR                                                 (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0x24)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_CTRL2_OFFS                                                 (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x24)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_CTRL2_RMSK                                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_CTRL2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_CTRL2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_CTRL2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_CTRL2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_CTRL2_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_CTRL2_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_CTRL2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_CTRL2_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_CTRL2_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_CTRL2_BIST_WORD_CNT_15_8_BMSK                                    0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_CTRL2_BIST_WORD_CNT_15_8_SHFT                                       0

#define HWIO_DSI_0_PHY_DSIPHY_DLN2_MISR_CTRL_ADDR                                                  (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0x28)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_MISR_CTRL_OFFS                                                  (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x28)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_MISR_CTRL_RMSK                                                        0x1f
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_MISR_CTRL_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN2_MISR_CTRL_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_MISR_CTRL_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN2_MISR_CTRL_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_MISR_CTRL_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN2_MISR_CTRL_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_MISR_CTRL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN2_MISR_CTRL_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN2_MISR_CTRL_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_MISR_CTRL_DEBUG_CLK_DEBUG_SEL_BMSK                                    0x1c
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_MISR_CTRL_DEBUG_CLK_DEBUG_SEL_SHFT                                       2
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_MISR_CTRL_MISR_SIG_CLEAR_BMSK                                          0x2
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_MISR_CTRL_MISR_SIG_CLEAR_SHFT                                            1
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_MISR_CTRL_MISR_ENABLE_BMSK                                             0x1
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_MISR_CTRL_MISR_ENABLE_SHFT                                               0

#define HWIO_DSI_0_PHY_DSIPHY_DLN2_DBG_SEL_ADDR                                                    (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0x2c)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_DBG_SEL_OFFS                                                    (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x2c)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_DBG_SEL_RMSK                                                          0x7f
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_DBG_SEL_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN2_DBG_SEL_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_DBG_SEL_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN2_DBG_SEL_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_DBG_SEL_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN2_DBG_SEL_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_DBG_SEL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN2_DBG_SEL_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN2_DBG_SEL_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_DBG_SEL_TEST_CLK_DEBUG_SEL_BMSK                                       0x70
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_DBG_SEL_TEST_CLK_DEBUG_SEL_SHFT                                          4
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_DBG_SEL_DEBUG_SEL_BMSK                                                 0xf
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_DBG_SEL_DEBUG_SEL_SHFT                                                   0

#define HWIO_DSI_0_PHY_DSIPHY_DLN2_SWI_DBG_BUS_CHECK_ADDR                                          (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0x30)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_SWI_DBG_BUS_CHECK_OFFS                                          (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x30)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_SWI_DBG_BUS_CHECK_RMSK                                                0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_SWI_DBG_BUS_CHECK_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN2_SWI_DBG_BUS_CHECK_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_SWI_DBG_BUS_CHECK_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN2_SWI_DBG_BUS_CHECK_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_SWI_DBG_BUS_CHECK_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN2_SWI_DBG_BUS_CHECK_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_SWI_DBG_BUS_CHECK_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN2_SWI_DBG_BUS_CHECK_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN2_SWI_DBG_BUS_CHECK_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_SWI_DBG_BUS_CHECK_LANE_DEBUG_BUS_BMSK                                 0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_SWI_DBG_BUS_CHECK_LANE_DEBUG_BUS_SHFT                                    0

#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL0_ADDR                                         (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0x34)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL0_OFFS                                         (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x34)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL0_RMSK                                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL0_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL0_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL0_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL0_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL0_CPHY_DC_TEST_PATTERN0_FLIP_BMSK                    0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL0_CPHY_DC_TEST_PATTERN0_FLIP_SHFT                       0

#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL1_ADDR                                         (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0x38)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL1_OFFS                                         (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x38)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL1_RMSK                                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL1_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL1_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL1_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL1_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL1_CPHY_DC_TEST_PATTERN0_ROTATE_BMSK                  0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL1_CPHY_DC_TEST_PATTERN0_ROTATE_SHFT                     0

#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL2_ADDR                                         (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0x3c)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL2_OFFS                                         (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x3c)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL2_RMSK                                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL2_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL2_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL2_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL2_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL2_CPHY_DC_TEST_PATTERN0_POLARITY_BMSK                0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL2_CPHY_DC_TEST_PATTERN0_POLARITY_SHFT                   0

#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL3_ADDR                                         (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0x40)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL3_OFFS                                         (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x40)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL3_RMSK                                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL3_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL3_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL3_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL3_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL3_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL3_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL3_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL3_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL3_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL3_CPHY_DC_TEST_DUMMY_BMSK                            0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL3_CPHY_DC_TEST_DUMMY_SHFT                               0

#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_STATUS0_ADDR                                               (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0x44)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_STATUS0_OFFS                                               (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x44)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_STATUS0_RMSK                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_STATUS0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_STATUS0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_STATUS0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_STATUS0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_STATUS0_BISTCHK_ONE_BIT_ERROR_BMSK                               0x80
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_STATUS0_BISTCHK_ONE_BIT_ERROR_SHFT                                  7
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_STATUS0_BISTCHK_SYNC_ERROR_BMSK                                  0x40
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_STATUS0_BISTCHK_SYNC_ERROR_SHFT                                     6
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_STATUS0_BISTCHK_SEED_ERROR_BMSK                                  0x20
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_STATUS0_BISTCHK_SEED_ERROR_SHFT                                     5
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_STATUS0_BISTCHK_PRBS_ERROR_BMSK                                  0x10
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_STATUS0_BISTCHK_PRBS_ERROR_SHFT                                     4
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_STATUS0_BISTCHK_STATUS_BMSK                                       0xe
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_STATUS0_BISTCHK_STATUS_SHFT                                         1
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_STATUS0_BISTCHK_DONE_BMSK                                         0x1
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_STATUS0_BISTCHK_DONE_SHFT                                           0

#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_STATUS1_ADDR                                               (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0x48)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_STATUS1_OFFS                                               (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x48)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_STATUS1_RMSK                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_STATUS1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_STATUS1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_STATUS1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_STATUS1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_STATUS1_BISTCHK_ERROR_CNT_7_0_BMSK                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_STATUS1_BISTCHK_ERROR_CNT_7_0_SHFT                                  0

#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_STATUS2_ADDR                                               (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0x4c)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_STATUS2_OFFS                                               (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x4c)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_STATUS2_RMSK                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_STATUS2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_STATUS2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_STATUS2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_STATUS2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_STATUS2_BISTCHK_ERROR_CNT_15_8_BMSK                              0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_STATUS2_BISTCHK_ERROR_CNT_15_8_SHFT                                 0

#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_STATUS3_ADDR                                               (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0x50)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_STATUS3_OFFS                                               (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x50)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_STATUS3_RMSK                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_STATUS3_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_STATUS3_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_STATUS3_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_STATUS3_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_STATUS3_BISTCHK_WORD_CNT_7_0_BMSK                                0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_STATUS3_BISTCHK_WORD_CNT_7_0_SHFT                                   0

#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_STATUS4_ADDR                                               (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0x54)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_STATUS4_OFFS                                               (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x54)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_STATUS4_RMSK                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_STATUS4_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_STATUS4_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_STATUS4_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_STATUS4_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_STATUS4_BISTCHK_WORD_CNT_15_8_BMSK                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_BIST_STATUS4_BISTCHK_WORD_CNT_15_8_SHFT                                  0

#define HWIO_DSI_0_PHY_DSIPHY_DLN2_LP_BIST_STATUS0_ADDR                                            (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0x58)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_LP_BIST_STATUS0_OFFS                                            (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x58)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_LP_BIST_STATUS0_RMSK                                                   0x3
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_LP_BIST_STATUS0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN2_LP_BIST_STATUS0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_LP_BIST_STATUS0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN2_LP_BIST_STATUS0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_LP_BIST_STATUS0_LP_BISTCHK_PRBS_ERROR_BMSK                             0x2
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_LP_BIST_STATUS0_LP_BISTCHK_PRBS_ERROR_SHFT                               1
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_LP_BIST_STATUS0_LP_BISTCHK_DONE_BMSK                                   0x1
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_LP_BIST_STATUS0_LP_BISTCHK_DONE_SHFT                                     0

#define HWIO_DSI_0_PHY_DSIPHY_DLN2_LP_BIST_STATUS1_ADDR                                            (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0x5c)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_LP_BIST_STATUS1_OFFS                                            (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x5c)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_LP_BIST_STATUS1_RMSK                                                  0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_LP_BIST_STATUS1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN2_LP_BIST_STATUS1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_LP_BIST_STATUS1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN2_LP_BIST_STATUS1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_LP_BIST_STATUS1_LP_BISTCHK_ERROR_CNT_BMSK                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_LP_BIST_STATUS1_LP_BISTCHK_ERROR_CNT_SHFT                                0

#define HWIO_DSI_0_PHY_DSIPHY_DLN2_LP_BIST_STATUS2_ADDR                                            (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0x60)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_LP_BIST_STATUS2_OFFS                                            (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x60)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_LP_BIST_STATUS2_RMSK                                                  0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_LP_BIST_STATUS2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN2_LP_BIST_STATUS2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_LP_BIST_STATUS2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN2_LP_BIST_STATUS2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_LP_BIST_STATUS2_LP_BISTCHK_WORD_CNT_BMSK                              0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_LP_BIST_STATUS2_LP_BISTCHK_WORD_CNT_SHFT                                 0

#define HWIO_DSI_0_PHY_DSIPHY_DLN2_MISR_STATUS0_ADDR                                               (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0x64)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_MISR_STATUS0_OFFS                                               (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x64)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_MISR_STATUS0_RMSK                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_MISR_STATUS0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN2_MISR_STATUS0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_MISR_STATUS0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN2_MISR_STATUS0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_MISR_STATUS0_BISTCHK_MISR_SIG_7_0_BMSK                                0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_MISR_STATUS0_BISTCHK_MISR_SIG_7_0_SHFT                                   0

#define HWIO_DSI_0_PHY_DSIPHY_DLN2_MISR_STATUS1_ADDR                                               (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0x68)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_MISR_STATUS1_OFFS                                               (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x68)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_MISR_STATUS1_RMSK                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_MISR_STATUS1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN2_MISR_STATUS1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_MISR_STATUS1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN2_MISR_STATUS1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_MISR_STATUS1_BISTCHK_MISR_SIG_15_8_BMSK                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_MISR_STATUS1_BISTCHK_MISR_SIG_15_8_SHFT                                  0

#define HWIO_DSI_0_PHY_DSIPHY_DLN2_DEBUG_BUS0_ADDR                                                 (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0x6c)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_DEBUG_BUS0_OFFS                                                 (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x6c)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_DEBUG_BUS0_RMSK                                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_DEBUG_BUS0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN2_DEBUG_BUS0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_DEBUG_BUS0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN2_DEBUG_BUS0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_DEBUG_BUS0_DEBUG_BUS_7_0_BMSK                                         0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_DEBUG_BUS0_DEBUG_BUS_7_0_SHFT                                            0

#define HWIO_DSI_0_PHY_DSIPHY_DLN2_DEBUG_BUS1_ADDR                                                 (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0x70)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_DEBUG_BUS1_OFFS                                                 (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x70)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_DEBUG_BUS1_RMSK                                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_DEBUG_BUS1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN2_DEBUG_BUS1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_DEBUG_BUS1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN2_DEBUG_BUS1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_DEBUG_BUS1_DEBUG_BUS_15_8_BMSK                                        0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_DEBUG_BUS1_DEBUG_BUS_15_8_SHFT                                           0

#define HWIO_DSI_0_PHY_DSIPHY_DLN2_DEBUG_BUS2_ADDR                                                 (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0x74)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_DEBUG_BUS2_OFFS                                                 (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x74)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_DEBUG_BUS2_RMSK                                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_DEBUG_BUS2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN2_DEBUG_BUS2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_DEBUG_BUS2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN2_DEBUG_BUS2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_DEBUG_BUS2_DEBUG_BUS_23_16_BMSK                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_DEBUG_BUS2_DEBUG_BUS_23_16_SHFT                                          0

#define HWIO_DSI_0_PHY_DSIPHY_DLN2_DEBUG_BUS3_ADDR                                                 (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0x78)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_DEBUG_BUS3_OFFS                                                 (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x78)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_DEBUG_BUS3_RMSK                                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_DEBUG_BUS3_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN2_DEBUG_BUS3_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_DEBUG_BUS3_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN2_DEBUG_BUS3_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_DEBUG_BUS3_DEBUG_BUS_31_24_BMSK                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_DEBUG_BUS3_DEBUG_BUS_31_24_SHFT                                          0

#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL4_ADDR                                         (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0x7c)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL4_OFFS                                         (DSI_0_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x7c)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL4_RMSK                                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL4_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL4_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL4_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL4_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL4_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL4_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL4_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL4_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL4_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL4_CPHY_DC_TEST_PATTERN1_ROTATE_BMSK                  0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL4_CPHY_DC_TEST_PATTERN1_ROTATE_SHFT                     0

/*----------------------------------------------------------------------------
 * MODULE: DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN
 *--------------------------------------------------------------------------*/

#define DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE                                      (MDSS_BASE            + 0x00095380)
#define DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_SIZE                                 0x80
#define DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_USED                                 0x7c
#define DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS                                 0x00095380

#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CFG0_ADDR                                                       (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0x0)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CFG0_OFFS                                                       (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x0)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CFG0_RMSK                                                             0x3f
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CFG0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN3_CFG0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CFG0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN3_CFG0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CFG0_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN3_CFG0_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CFG0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN3_CFG0_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN3_CFG0_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CFG0_DSIPHY_HSTX_PGM_DLY_5_4_BMSK                                     0x30
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CFG0_DSIPHY_HSTX_PGM_DLY_5_4_SHFT                                        4
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CFG0_DSIPHY_HSTX_PGM_DLY_3_0_BMSK                                      0xf
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CFG0_DSIPHY_HSTX_PGM_DLY_3_0_SHFT                                        0

#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CFG1_ADDR                                                       (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0x4)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CFG1_OFFS                                                       (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x4)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CFG1_RMSK                                                             0x1f
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CFG1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN3_CFG1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CFG1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN3_CFG1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CFG1_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN3_CFG1_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CFG1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN3_CFG1_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN3_CFG1_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CFG1_PROGSEQ_EN_BMSK                                                  0x10
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CFG1_PROGSEQ_EN_SHFT                                                     4
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CFG1_DSIPHY_HSTX_SLEW_RATE_BMSK                                        0xf
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CFG1_DSIPHY_HSTX_SLEW_RATE_SHFT                                          0

#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CFG2_ADDR                                                       (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0x8)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CFG2_OFFS                                                       (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x8)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CFG2_RMSK                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CFG2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN3_CFG2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CFG2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN3_CFG2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CFG2_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN3_CFG2_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CFG2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN3_CFG2_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN3_CFG2_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CFG2_IS_CKLANE_BMSK                                                   0x80
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CFG2_IS_CKLANE_SHFT                                                      7
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CFG2_CLK_PATTERN_HSTX_INV_BMSK                                        0x40
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CFG2_CLK_PATTERN_HSTX_INV_SHFT                                           6
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CFG2_TEST_MODE_LPTX_DATAN_BMSK                                        0x20
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CFG2_TEST_MODE_LPTX_DATAN_SHFT                                           5
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CFG2_TEST_MODE_LPTX_DATAP_BMSK                                        0x10
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CFG2_TEST_MODE_LPTX_DATAP_SHFT                                           4
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CFG2_DSIPHY_LPRX_DLY_BMSK                                              0xf
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CFG2_DSIPHY_LPRX_DLY_SHFT                                                0

#define HWIO_DSI_0_PHY_DSIPHY_DLN3_TEST_DATAPATH_ADDR                                              (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0xc)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_TEST_DATAPATH_OFFS                                              (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0xc)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_TEST_DATAPATH_RMSK                                                    0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_TEST_DATAPATH_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN3_TEST_DATAPATH_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_TEST_DATAPATH_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN3_TEST_DATAPATH_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_TEST_DATAPATH_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN3_TEST_DATAPATH_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_TEST_DATAPATH_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN3_TEST_DATAPATH_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN3_TEST_DATAPATH_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_TEST_DATAPATH_TEST_MODE_LPTX_EN_BMSK                                  0x80
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_TEST_DATAPATH_TEST_MODE_LPTX_EN_SHFT                                     7
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_TEST_DATAPATH_ANE_BYPASS_EN_BMSK                                      0x40
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_TEST_DATAPATH_ANE_BYPASS_EN_SHFT                                         6
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_TEST_DATAPATH_TEST_MODE_HSTX_DATA_BMSK                                0x20
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_TEST_DATAPATH_TEST_MODE_HSTX_DATA_SHFT                                   5
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_TEST_DATAPATH_DMUX_LP_SEL_BMSK                                        0x18
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_TEST_DATAPATH_DMUX_LP_SEL_SHFT                                           3
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_TEST_DATAPATH_DMUX_HS_SEL_BMSK                                         0x4
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_TEST_DATAPATH_DMUX_HS_SEL_SHFT                                           2
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_TEST_DATAPATH_TEST_MODE_HSTX_EN_BMSK                                   0x2
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_TEST_DATAPATH_TEST_MODE_HSTX_EN_SHFT                                     1
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_TEST_DATAPATH_FORCE_TEST_MODE_BMSK                                     0x1
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_TEST_DATAPATH_FORCE_TEST_MODE_SHFT                                       0

#define HWIO_DSI_0_PHY_DSIPHY_DLN3_PIN_SWAP_ADDR                                                   (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0x10)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_PIN_SWAP_OFFS                                                   (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x10)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_PIN_SWAP_RMSK                                                          0xf
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_PIN_SWAP_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN3_PIN_SWAP_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_PIN_SWAP_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN3_PIN_SWAP_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_PIN_SWAP_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN3_PIN_SWAP_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_PIN_SWAP_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN3_PIN_SWAP_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN3_PIN_SWAP_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_PIN_SWAP_ABC_SWAP_BMSK                                                 0xe
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_PIN_SWAP_ABC_SWAP_SHFT                                                   1
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_PIN_SWAP_PN_SWAP_BMSK                                                  0x1
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_PIN_SWAP_PN_SWAP_SHFT                                                    0

#define HWIO_DSI_0_PHY_DSIPHY_DLN3_LPRX_CTRL_ADDR                                                  (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0x14)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_LPRX_CTRL_OFFS                                                  (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x14)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_LPRX_CTRL_RMSK                                                         0x7
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_LPRX_CTRL_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN3_LPRX_CTRL_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_LPRX_CTRL_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN3_LPRX_CTRL_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_LPRX_CTRL_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN3_LPRX_CTRL_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_LPRX_CTRL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN3_LPRX_CTRL_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN3_LPRX_CTRL_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_LPRX_CTRL_HS_CONTENTION_DIS_BMSK                                       0x4
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_LPRX_CTRL_HS_CONTENTION_DIS_SHFT                                         2
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_LPRX_CTRL_DSIPHY_LPRX_EN_BMSK                                          0x2
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_LPRX_CTRL_DSIPHY_LPRX_EN_SHFT                                            1
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_LPRX_CTRL_DSIPHY_CDRX_EN_BMSK                                          0x1
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_LPRX_CTRL_DSIPHY_CDRX_EN_SHFT                                            0

#define HWIO_DSI_0_PHY_DSIPHY_DLN3_TX_DCTRL_ADDR                                                   (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0x18)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_TX_DCTRL_OFFS                                                   (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x18)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_TX_DCTRL_RMSK                                                         0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_TX_DCTRL_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN3_TX_DCTRL_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_TX_DCTRL_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN3_TX_DCTRL_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_TX_DCTRL_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN3_TX_DCTRL_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_TX_DCTRL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN3_TX_DCTRL_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN3_TX_DCTRL_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_TX_DCTRL_DCTRL_BMSK                                                   0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_TX_DCTRL_DCTRL_SHFT                                                      0

#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_CTRL0_ADDR                                                 (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0x1c)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_CTRL0_OFFS                                                 (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x1c)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_CTRL0_RMSK                                                       0x3f
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_CTRL0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_CTRL0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_CTRL0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_CTRL0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_CTRL0_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_CTRL0_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_CTRL0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_CTRL0_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_CTRL0_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_CTRL0_LP_BISTCHK_ENABLE_BMSK                                     0x20
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_CTRL0_LP_BISTCHK_ENABLE_SHFT                                        5
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_CTRL0_BISTCHK_CAPTURE_BMSK                                       0x10
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_CTRL0_BISTCHK_CAPTURE_SHFT                                          4
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_CTRL0_BISTCHK_CLR_ERROR_CNT_BMSK                                  0x8
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_CTRL0_BISTCHK_CLR_ERROR_CNT_SHFT                                    3
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_CTRL0_BISTCHK_MODE_BMSK                                           0x4
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_CTRL0_BISTCHK_MODE_SHFT                                             2
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_CTRL0_BISTCHK_CROSS_BMSK                                          0x2
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_CTRL0_BISTCHK_CROSS_SHFT                                            1
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_CTRL0_BISTCHK_ENABLE_BMSK                                         0x1
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_CTRL0_BISTCHK_ENABLE_SHFT                                           0

#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_CTRL1_ADDR                                                 (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0x20)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_CTRL1_OFFS                                                 (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x20)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_CTRL1_RMSK                                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_CTRL1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_CTRL1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_CTRL1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_CTRL1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_CTRL1_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_CTRL1_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_CTRL1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_CTRL1_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_CTRL1_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_CTRL1_BIST_WORD_CNT_7_0_BMSK                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_CTRL1_BIST_WORD_CNT_7_0_SHFT                                        0

#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_CTRL2_ADDR                                                 (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0x24)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_CTRL2_OFFS                                                 (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x24)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_CTRL2_RMSK                                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_CTRL2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_CTRL2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_CTRL2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_CTRL2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_CTRL2_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_CTRL2_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_CTRL2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_CTRL2_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_CTRL2_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_CTRL2_BIST_WORD_CNT_15_8_BMSK                                    0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_CTRL2_BIST_WORD_CNT_15_8_SHFT                                       0

#define HWIO_DSI_0_PHY_DSIPHY_DLN3_MISR_CTRL_ADDR                                                  (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0x28)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_MISR_CTRL_OFFS                                                  (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x28)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_MISR_CTRL_RMSK                                                        0x1f
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_MISR_CTRL_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN3_MISR_CTRL_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_MISR_CTRL_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN3_MISR_CTRL_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_MISR_CTRL_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN3_MISR_CTRL_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_MISR_CTRL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN3_MISR_CTRL_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN3_MISR_CTRL_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_MISR_CTRL_DEBUG_CLK_DEBUG_SEL_BMSK                                    0x1c
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_MISR_CTRL_DEBUG_CLK_DEBUG_SEL_SHFT                                       2
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_MISR_CTRL_MISR_SIG_CLEAR_BMSK                                          0x2
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_MISR_CTRL_MISR_SIG_CLEAR_SHFT                                            1
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_MISR_CTRL_MISR_ENABLE_BMSK                                             0x1
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_MISR_CTRL_MISR_ENABLE_SHFT                                               0

#define HWIO_DSI_0_PHY_DSIPHY_DLN3_DBG_SEL_ADDR                                                    (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0x2c)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_DBG_SEL_OFFS                                                    (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x2c)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_DBG_SEL_RMSK                                                          0x7f
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_DBG_SEL_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN3_DBG_SEL_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_DBG_SEL_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN3_DBG_SEL_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_DBG_SEL_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN3_DBG_SEL_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_DBG_SEL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN3_DBG_SEL_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN3_DBG_SEL_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_DBG_SEL_TEST_CLK_DEBUG_SEL_BMSK                                       0x70
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_DBG_SEL_TEST_CLK_DEBUG_SEL_SHFT                                          4
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_DBG_SEL_DEBUG_SEL_BMSK                                                 0xf
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_DBG_SEL_DEBUG_SEL_SHFT                                                   0

#define HWIO_DSI_0_PHY_DSIPHY_DLN3_SWI_DBG_BUS_CHECK_ADDR                                          (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0x30)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_SWI_DBG_BUS_CHECK_OFFS                                          (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x30)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_SWI_DBG_BUS_CHECK_RMSK                                                0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_SWI_DBG_BUS_CHECK_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN3_SWI_DBG_BUS_CHECK_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_SWI_DBG_BUS_CHECK_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN3_SWI_DBG_BUS_CHECK_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_SWI_DBG_BUS_CHECK_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN3_SWI_DBG_BUS_CHECK_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_SWI_DBG_BUS_CHECK_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN3_SWI_DBG_BUS_CHECK_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN3_SWI_DBG_BUS_CHECK_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_SWI_DBG_BUS_CHECK_LANE_DEBUG_BUS_BMSK                                 0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_SWI_DBG_BUS_CHECK_LANE_DEBUG_BUS_SHFT                                    0

#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL0_ADDR                                         (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0x34)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL0_OFFS                                         (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x34)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL0_RMSK                                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL0_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL0_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL0_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL0_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL0_CPHY_DC_TEST_PATTERN0_FLIP_BMSK                    0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL0_CPHY_DC_TEST_PATTERN0_FLIP_SHFT                       0

#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL1_ADDR                                         (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0x38)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL1_OFFS                                         (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x38)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL1_RMSK                                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL1_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL1_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL1_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL1_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL1_CPHY_DC_TEST_PATTERN0_ROTATE_BMSK                  0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL1_CPHY_DC_TEST_PATTERN0_ROTATE_SHFT                     0

#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL2_ADDR                                         (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0x3c)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL2_OFFS                                         (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x3c)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL2_RMSK                                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL2_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL2_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL2_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL2_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL2_CPHY_DC_TEST_PATTERN0_POLARITY_BMSK                0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL2_CPHY_DC_TEST_PATTERN0_POLARITY_SHFT                   0

#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL3_ADDR                                         (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0x40)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL3_OFFS                                         (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x40)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL3_RMSK                                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL3_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL3_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL3_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL3_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL3_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL3_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL3_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL3_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL3_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL3_CPHY_DC_TEST_DUMMY_BMSK                            0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL3_CPHY_DC_TEST_DUMMY_SHFT                               0

#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_STATUS0_ADDR                                               (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0x44)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_STATUS0_OFFS                                               (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x44)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_STATUS0_RMSK                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_STATUS0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_STATUS0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_STATUS0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_STATUS0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_STATUS0_BISTCHK_ONE_BIT_ERROR_BMSK                               0x80
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_STATUS0_BISTCHK_ONE_BIT_ERROR_SHFT                                  7
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_STATUS0_BISTCHK_SYNC_ERROR_BMSK                                  0x40
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_STATUS0_BISTCHK_SYNC_ERROR_SHFT                                     6
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_STATUS0_BISTCHK_SEED_ERROR_BMSK                                  0x20
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_STATUS0_BISTCHK_SEED_ERROR_SHFT                                     5
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_STATUS0_BISTCHK_PRBS_ERROR_BMSK                                  0x10
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_STATUS0_BISTCHK_PRBS_ERROR_SHFT                                     4
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_STATUS0_BISTCHK_STATUS_BMSK                                       0xe
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_STATUS0_BISTCHK_STATUS_SHFT                                         1
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_STATUS0_BISTCHK_DONE_BMSK                                         0x1
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_STATUS0_BISTCHK_DONE_SHFT                                           0

#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_STATUS1_ADDR                                               (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0x48)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_STATUS1_OFFS                                               (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x48)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_STATUS1_RMSK                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_STATUS1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_STATUS1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_STATUS1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_STATUS1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_STATUS1_BISTCHK_ERROR_CNT_7_0_BMSK                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_STATUS1_BISTCHK_ERROR_CNT_7_0_SHFT                                  0

#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_STATUS2_ADDR                                               (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0x4c)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_STATUS2_OFFS                                               (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x4c)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_STATUS2_RMSK                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_STATUS2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_STATUS2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_STATUS2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_STATUS2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_STATUS2_BISTCHK_ERROR_CNT_15_8_BMSK                              0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_STATUS2_BISTCHK_ERROR_CNT_15_8_SHFT                                 0

#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_STATUS3_ADDR                                               (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0x50)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_STATUS3_OFFS                                               (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x50)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_STATUS3_RMSK                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_STATUS3_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_STATUS3_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_STATUS3_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_STATUS3_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_STATUS3_BISTCHK_WORD_CNT_7_0_BMSK                                0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_STATUS3_BISTCHK_WORD_CNT_7_0_SHFT                                   0

#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_STATUS4_ADDR                                               (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0x54)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_STATUS4_OFFS                                               (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x54)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_STATUS4_RMSK                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_STATUS4_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_STATUS4_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_STATUS4_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_STATUS4_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_STATUS4_BISTCHK_WORD_CNT_15_8_BMSK                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_BIST_STATUS4_BISTCHK_WORD_CNT_15_8_SHFT                                  0

#define HWIO_DSI_0_PHY_DSIPHY_DLN3_LP_BIST_STATUS0_ADDR                                            (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0x58)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_LP_BIST_STATUS0_OFFS                                            (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x58)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_LP_BIST_STATUS0_RMSK                                                   0x3
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_LP_BIST_STATUS0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN3_LP_BIST_STATUS0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_LP_BIST_STATUS0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN3_LP_BIST_STATUS0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_LP_BIST_STATUS0_LP_BISTCHK_PRBS_ERROR_BMSK                             0x2
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_LP_BIST_STATUS0_LP_BISTCHK_PRBS_ERROR_SHFT                               1
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_LP_BIST_STATUS0_LP_BISTCHK_DONE_BMSK                                   0x1
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_LP_BIST_STATUS0_LP_BISTCHK_DONE_SHFT                                     0

#define HWIO_DSI_0_PHY_DSIPHY_DLN3_LP_BIST_STATUS1_ADDR                                            (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0x5c)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_LP_BIST_STATUS1_OFFS                                            (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x5c)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_LP_BIST_STATUS1_RMSK                                                  0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_LP_BIST_STATUS1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN3_LP_BIST_STATUS1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_LP_BIST_STATUS1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN3_LP_BIST_STATUS1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_LP_BIST_STATUS1_LP_BISTCHK_ERROR_CNT_BMSK                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_LP_BIST_STATUS1_LP_BISTCHK_ERROR_CNT_SHFT                                0

#define HWIO_DSI_0_PHY_DSIPHY_DLN3_LP_BIST_STATUS2_ADDR                                            (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0x60)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_LP_BIST_STATUS2_OFFS                                            (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x60)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_LP_BIST_STATUS2_RMSK                                                  0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_LP_BIST_STATUS2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN3_LP_BIST_STATUS2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_LP_BIST_STATUS2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN3_LP_BIST_STATUS2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_LP_BIST_STATUS2_LP_BISTCHK_WORD_CNT_BMSK                              0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_LP_BIST_STATUS2_LP_BISTCHK_WORD_CNT_SHFT                                 0

#define HWIO_DSI_0_PHY_DSIPHY_DLN3_MISR_STATUS0_ADDR                                               (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0x64)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_MISR_STATUS0_OFFS                                               (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x64)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_MISR_STATUS0_RMSK                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_MISR_STATUS0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN3_MISR_STATUS0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_MISR_STATUS0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN3_MISR_STATUS0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_MISR_STATUS0_BISTCHK_MISR_SIG_7_0_BMSK                                0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_MISR_STATUS0_BISTCHK_MISR_SIG_7_0_SHFT                                   0

#define HWIO_DSI_0_PHY_DSIPHY_DLN3_MISR_STATUS1_ADDR                                               (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0x68)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_MISR_STATUS1_OFFS                                               (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x68)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_MISR_STATUS1_RMSK                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_MISR_STATUS1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN3_MISR_STATUS1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_MISR_STATUS1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN3_MISR_STATUS1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_MISR_STATUS1_BISTCHK_MISR_SIG_15_8_BMSK                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_MISR_STATUS1_BISTCHK_MISR_SIG_15_8_SHFT                                  0

#define HWIO_DSI_0_PHY_DSIPHY_DLN3_DEBUG_BUS0_ADDR                                                 (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0x6c)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_DEBUG_BUS0_OFFS                                                 (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x6c)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_DEBUG_BUS0_RMSK                                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_DEBUG_BUS0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN3_DEBUG_BUS0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_DEBUG_BUS0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN3_DEBUG_BUS0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_DEBUG_BUS0_DEBUG_BUS_7_0_BMSK                                         0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_DEBUG_BUS0_DEBUG_BUS_7_0_SHFT                                            0

#define HWIO_DSI_0_PHY_DSIPHY_DLN3_DEBUG_BUS1_ADDR                                                 (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0x70)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_DEBUG_BUS1_OFFS                                                 (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x70)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_DEBUG_BUS1_RMSK                                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_DEBUG_BUS1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN3_DEBUG_BUS1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_DEBUG_BUS1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN3_DEBUG_BUS1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_DEBUG_BUS1_DEBUG_BUS_15_8_BMSK                                        0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_DEBUG_BUS1_DEBUG_BUS_15_8_SHFT                                           0

#define HWIO_DSI_0_PHY_DSIPHY_DLN3_DEBUG_BUS2_ADDR                                                 (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0x74)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_DEBUG_BUS2_OFFS                                                 (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x74)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_DEBUG_BUS2_RMSK                                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_DEBUG_BUS2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN3_DEBUG_BUS2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_DEBUG_BUS2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN3_DEBUG_BUS2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_DEBUG_BUS2_DEBUG_BUS_23_16_BMSK                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_DEBUG_BUS2_DEBUG_BUS_23_16_SHFT                                          0

#define HWIO_DSI_0_PHY_DSIPHY_DLN3_DEBUG_BUS3_ADDR                                                 (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0x78)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_DEBUG_BUS3_OFFS                                                 (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x78)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_DEBUG_BUS3_RMSK                                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_DEBUG_BUS3_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN3_DEBUG_BUS3_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_DEBUG_BUS3_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN3_DEBUG_BUS3_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_DEBUG_BUS3_DEBUG_BUS_31_24_BMSK                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_DEBUG_BUS3_DEBUG_BUS_31_24_SHFT                                          0

#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL4_ADDR                                         (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0x7c)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL4_OFFS                                         (DSI_0_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x7c)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL4_RMSK                                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL4_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL4_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL4_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL4_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL4_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL4_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL4_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL4_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL4_IN)
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL4_CPHY_DC_TEST_PATTERN1_ROTATE_BMSK                  0xff
#define HWIO_DSI_0_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL4_CPHY_DC_TEST_PATTERN1_ROTATE_SHFT                     0

/*----------------------------------------------------------------------------
 * MODULE: DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN
 *--------------------------------------------------------------------------*/

#define DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE                                      (MDSS_BASE            + 0x00095400)
#define DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_SIZE                                 0x80
#define DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_USED                                 0x7c
#define DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS                                 0x00095400

#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CFG0_ADDR                                                       (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0x0)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CFG0_OFFS                                                       (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x0)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CFG0_RMSK                                                             0x3f
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CFG0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLN_CFG0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CFG0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLN_CFG0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CFG0_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CKLN_CFG0_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CFG0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CKLN_CFG0_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CKLN_CFG0_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CFG0_DSIPHY_HSTX_PGM_DLY_5_4_BMSK                                     0x30
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CFG0_DSIPHY_HSTX_PGM_DLY_5_4_SHFT                                        4
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CFG0_DSIPHY_HSTX_PGM_DLY_3_0_BMSK                                      0xf
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CFG0_DSIPHY_HSTX_PGM_DLY_3_0_SHFT                                        0

#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CFG1_ADDR                                                       (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0x4)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CFG1_OFFS                                                       (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x4)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CFG1_RMSK                                                             0x1f
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CFG1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLN_CFG1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CFG1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLN_CFG1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CFG1_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CKLN_CFG1_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CFG1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CKLN_CFG1_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CKLN_CFG1_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CFG1_PROGSEQ_EN_BMSK                                                  0x10
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CFG1_PROGSEQ_EN_SHFT                                                     4
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CFG1_DSIPHY_HSTX_SLEW_RATE_BMSK                                        0xf
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CFG1_DSIPHY_HSTX_SLEW_RATE_SHFT                                          0

#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CFG2_ADDR                                                       (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0x8)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CFG2_OFFS                                                       (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x8)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CFG2_RMSK                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CFG2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLN_CFG2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CFG2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLN_CFG2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CFG2_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CKLN_CFG2_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CFG2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CKLN_CFG2_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CKLN_CFG2_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CFG2_IS_CKLANE_BMSK                                                   0x80
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CFG2_IS_CKLANE_SHFT                                                      7
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CFG2_CLK_PATTERN_HSTX_INV_BMSK                                        0x40
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CFG2_CLK_PATTERN_HSTX_INV_SHFT                                           6
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CFG2_TEST_MODE_LPTX_DATAN_BMSK                                        0x20
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CFG2_TEST_MODE_LPTX_DATAN_SHFT                                           5
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CFG2_TEST_MODE_LPTX_DATAP_BMSK                                        0x10
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CFG2_TEST_MODE_LPTX_DATAP_SHFT                                           4
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CFG2_DSIPHY_LPRX_DLY_BMSK                                              0xf
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CFG2_DSIPHY_LPRX_DLY_SHFT                                                0

#define HWIO_DSI_0_PHY_DSIPHY_CKLN_TEST_DATAPATH_ADDR                                              (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0xc)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_TEST_DATAPATH_OFFS                                              (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0xc)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_TEST_DATAPATH_RMSK                                                    0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_TEST_DATAPATH_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLN_TEST_DATAPATH_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_TEST_DATAPATH_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLN_TEST_DATAPATH_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_TEST_DATAPATH_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CKLN_TEST_DATAPATH_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_TEST_DATAPATH_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CKLN_TEST_DATAPATH_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CKLN_TEST_DATAPATH_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_TEST_DATAPATH_TEST_MODE_LPTX_EN_BMSK                                  0x80
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_TEST_DATAPATH_TEST_MODE_LPTX_EN_SHFT                                     7
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_TEST_DATAPATH_ANE_BYPASS_EN_BMSK                                      0x40
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_TEST_DATAPATH_ANE_BYPASS_EN_SHFT                                         6
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_TEST_DATAPATH_TEST_MODE_HSTX_DATA_BMSK                                0x20
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_TEST_DATAPATH_TEST_MODE_HSTX_DATA_SHFT                                   5
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_TEST_DATAPATH_DMUX_LP_SEL_BMSK                                        0x18
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_TEST_DATAPATH_DMUX_LP_SEL_SHFT                                           3
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_TEST_DATAPATH_DMUX_HS_SEL_BMSK                                         0x4
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_TEST_DATAPATH_DMUX_HS_SEL_SHFT                                           2
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_TEST_DATAPATH_TEST_MODE_HSTX_EN_BMSK                                   0x2
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_TEST_DATAPATH_TEST_MODE_HSTX_EN_SHFT                                     1
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_TEST_DATAPATH_FORCE_TEST_MODE_BMSK                                     0x1
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_TEST_DATAPATH_FORCE_TEST_MODE_SHFT                                       0

#define HWIO_DSI_0_PHY_DSIPHY_CKLN_PIN_SWAP_ADDR                                                   (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0x10)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_PIN_SWAP_OFFS                                                   (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x10)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_PIN_SWAP_RMSK                                                          0xf
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_PIN_SWAP_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLN_PIN_SWAP_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_PIN_SWAP_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLN_PIN_SWAP_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_PIN_SWAP_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CKLN_PIN_SWAP_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_PIN_SWAP_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CKLN_PIN_SWAP_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CKLN_PIN_SWAP_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_PIN_SWAP_ABC_SWAP_BMSK                                                 0xe
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_PIN_SWAP_ABC_SWAP_SHFT                                                   1
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_PIN_SWAP_PN_SWAP_BMSK                                                  0x1
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_PIN_SWAP_PN_SWAP_SHFT                                                    0

#define HWIO_DSI_0_PHY_DSIPHY_CKLN_LPRX_CTRL_ADDR                                                  (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0x14)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_LPRX_CTRL_OFFS                                                  (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x14)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_LPRX_CTRL_RMSK                                                         0x7
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_LPRX_CTRL_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLN_LPRX_CTRL_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_LPRX_CTRL_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLN_LPRX_CTRL_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_LPRX_CTRL_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CKLN_LPRX_CTRL_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_LPRX_CTRL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CKLN_LPRX_CTRL_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CKLN_LPRX_CTRL_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_LPRX_CTRL_HS_CONTENTION_DIS_BMSK                                       0x4
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_LPRX_CTRL_HS_CONTENTION_DIS_SHFT                                         2
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_LPRX_CTRL_DSIPHY_LPRX_EN_BMSK                                          0x2
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_LPRX_CTRL_DSIPHY_LPRX_EN_SHFT                                            1
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_LPRX_CTRL_DSIPHY_CDRX_EN_BMSK                                          0x1
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_LPRX_CTRL_DSIPHY_CDRX_EN_SHFT                                            0

#define HWIO_DSI_0_PHY_DSIPHY_CKLN_TX_DCTRL_ADDR                                                   (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0x18)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_TX_DCTRL_OFFS                                                   (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x18)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_TX_DCTRL_RMSK                                                         0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_TX_DCTRL_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLN_TX_DCTRL_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_TX_DCTRL_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLN_TX_DCTRL_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_TX_DCTRL_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CKLN_TX_DCTRL_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_TX_DCTRL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CKLN_TX_DCTRL_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CKLN_TX_DCTRL_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_TX_DCTRL_DCTRL_BMSK                                                   0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_TX_DCTRL_DCTRL_SHFT                                                      0

#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_CTRL0_ADDR                                                 (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0x1c)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_CTRL0_OFFS                                                 (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x1c)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_CTRL0_RMSK                                                       0x3f
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_CTRL0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_CTRL0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_CTRL0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_CTRL0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_CTRL0_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_CTRL0_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_CTRL0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_CTRL0_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_CTRL0_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_CTRL0_LP_BISTCHK_ENABLE_BMSK                                     0x20
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_CTRL0_LP_BISTCHK_ENABLE_SHFT                                        5
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_CTRL0_BISTCHK_CAPTURE_BMSK                                       0x10
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_CTRL0_BISTCHK_CAPTURE_SHFT                                          4
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_CTRL0_BISTCHK_CLR_ERROR_CNT_BMSK                                  0x8
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_CTRL0_BISTCHK_CLR_ERROR_CNT_SHFT                                    3
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_CTRL0_BISTCHK_MODE_BMSK                                           0x4
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_CTRL0_BISTCHK_MODE_SHFT                                             2
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_CTRL0_BISTCHK_CROSS_BMSK                                          0x2
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_CTRL0_BISTCHK_CROSS_SHFT                                            1
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_CTRL0_BISTCHK_ENABLE_BMSK                                         0x1
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_CTRL0_BISTCHK_ENABLE_SHFT                                           0

#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_CTRL1_ADDR                                                 (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0x20)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_CTRL1_OFFS                                                 (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x20)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_CTRL1_RMSK                                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_CTRL1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_CTRL1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_CTRL1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_CTRL1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_CTRL1_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_CTRL1_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_CTRL1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_CTRL1_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_CTRL1_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_CTRL1_BIST_WORD_CNT_7_0_BMSK                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_CTRL1_BIST_WORD_CNT_7_0_SHFT                                        0

#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_CTRL2_ADDR                                                 (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0x24)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_CTRL2_OFFS                                                 (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x24)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_CTRL2_RMSK                                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_CTRL2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_CTRL2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_CTRL2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_CTRL2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_CTRL2_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_CTRL2_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_CTRL2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_CTRL2_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_CTRL2_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_CTRL2_BIST_WORD_CNT_15_8_BMSK                                    0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_CTRL2_BIST_WORD_CNT_15_8_SHFT                                       0

#define HWIO_DSI_0_PHY_DSIPHY_CKLN_MISR_CTRL_ADDR                                                  (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0x28)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_MISR_CTRL_OFFS                                                  (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x28)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_MISR_CTRL_RMSK                                                        0x1f
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_MISR_CTRL_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLN_MISR_CTRL_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_MISR_CTRL_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLN_MISR_CTRL_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_MISR_CTRL_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CKLN_MISR_CTRL_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_MISR_CTRL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CKLN_MISR_CTRL_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CKLN_MISR_CTRL_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_MISR_CTRL_DEBUG_CLK_DEBUG_SEL_BMSK                                    0x1c
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_MISR_CTRL_DEBUG_CLK_DEBUG_SEL_SHFT                                       2
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_MISR_CTRL_MISR_SIG_CLEAR_BMSK                                          0x2
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_MISR_CTRL_MISR_SIG_CLEAR_SHFT                                            1
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_MISR_CTRL_MISR_ENABLE_BMSK                                             0x1
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_MISR_CTRL_MISR_ENABLE_SHFT                                               0

#define HWIO_DSI_0_PHY_DSIPHY_CKLN_DBG_SEL_ADDR                                                    (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0x2c)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_DBG_SEL_OFFS                                                    (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x2c)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_DBG_SEL_RMSK                                                          0x7f
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_DBG_SEL_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLN_DBG_SEL_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_DBG_SEL_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLN_DBG_SEL_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_DBG_SEL_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CKLN_DBG_SEL_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_DBG_SEL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CKLN_DBG_SEL_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CKLN_DBG_SEL_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_DBG_SEL_TEST_CLK_DEBUG_SEL_BMSK                                       0x70
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_DBG_SEL_TEST_CLK_DEBUG_SEL_SHFT                                          4
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_DBG_SEL_DEBUG_SEL_BMSK                                                 0xf
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_DBG_SEL_DEBUG_SEL_SHFT                                                   0

#define HWIO_DSI_0_PHY_DSIPHY_CKLN_SWI_DBG_BUS_CHECK_ADDR                                          (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0x30)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_SWI_DBG_BUS_CHECK_OFFS                                          (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x30)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_SWI_DBG_BUS_CHECK_RMSK                                                0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_SWI_DBG_BUS_CHECK_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLN_SWI_DBG_BUS_CHECK_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_SWI_DBG_BUS_CHECK_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLN_SWI_DBG_BUS_CHECK_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_SWI_DBG_BUS_CHECK_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CKLN_SWI_DBG_BUS_CHECK_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_SWI_DBG_BUS_CHECK_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CKLN_SWI_DBG_BUS_CHECK_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CKLN_SWI_DBG_BUS_CHECK_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_SWI_DBG_BUS_CHECK_LANE_DEBUG_BUS_BMSK                                 0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_SWI_DBG_BUS_CHECK_LANE_DEBUG_BUS_SHFT                                    0

#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL0_ADDR                                         (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0x34)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL0_OFFS                                         (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x34)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL0_RMSK                                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL0_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL0_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL0_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL0_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL0_CPHY_DC_TEST_PATTERN0_FLIP_BMSK                    0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL0_CPHY_DC_TEST_PATTERN0_FLIP_SHFT                       0

#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL1_ADDR                                         (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0x38)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL1_OFFS                                         (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x38)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL1_RMSK                                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL1_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL1_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL1_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL1_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL1_CPHY_DC_TEST_PATTERN0_ROTATE_BMSK                  0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL1_CPHY_DC_TEST_PATTERN0_ROTATE_SHFT                     0

#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL2_ADDR                                         (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0x3c)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL2_OFFS                                         (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x3c)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL2_RMSK                                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL2_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL2_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL2_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL2_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL2_CPHY_DC_TEST_PATTERN0_POLARITY_BMSK                0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL2_CPHY_DC_TEST_PATTERN0_POLARITY_SHFT                   0

#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL3_ADDR                                         (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0x40)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL3_OFFS                                         (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x40)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL3_RMSK                                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL3_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL3_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL3_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL3_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL3_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL3_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL3_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL3_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL3_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL3_CPHY_DC_TEST_DUMMY_BMSK                            0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL3_CPHY_DC_TEST_DUMMY_SHFT                               0

#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_STATUS0_ADDR                                               (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0x44)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_STATUS0_OFFS                                               (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x44)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_STATUS0_RMSK                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_STATUS0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_STATUS0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_STATUS0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_STATUS0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_STATUS0_BISTCHK_ONE_BIT_ERROR_BMSK                               0x80
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_STATUS0_BISTCHK_ONE_BIT_ERROR_SHFT                                  7
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_STATUS0_BISTCHK_SYNC_ERROR_BMSK                                  0x40
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_STATUS0_BISTCHK_SYNC_ERROR_SHFT                                     6
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_STATUS0_BISTCHK_SEED_ERROR_BMSK                                  0x20
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_STATUS0_BISTCHK_SEED_ERROR_SHFT                                     5
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_STATUS0_BISTCHK_PRBS_ERROR_BMSK                                  0x10
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_STATUS0_BISTCHK_PRBS_ERROR_SHFT                                     4
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_STATUS0_BISTCHK_STATUS_BMSK                                       0xe
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_STATUS0_BISTCHK_STATUS_SHFT                                         1
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_STATUS0_BISTCHK_DONE_BMSK                                         0x1
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_STATUS0_BISTCHK_DONE_SHFT                                           0

#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_STATUS1_ADDR                                               (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0x48)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_STATUS1_OFFS                                               (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x48)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_STATUS1_RMSK                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_STATUS1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_STATUS1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_STATUS1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_STATUS1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_STATUS1_BISTCHK_ERROR_CNT_7_0_BMSK                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_STATUS1_BISTCHK_ERROR_CNT_7_0_SHFT                                  0

#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_STATUS2_ADDR                                               (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0x4c)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_STATUS2_OFFS                                               (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x4c)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_STATUS2_RMSK                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_STATUS2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_STATUS2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_STATUS2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_STATUS2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_STATUS2_BISTCHK_ERROR_CNT_15_8_BMSK                              0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_STATUS2_BISTCHK_ERROR_CNT_15_8_SHFT                                 0

#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_STATUS3_ADDR                                               (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0x50)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_STATUS3_OFFS                                               (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x50)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_STATUS3_RMSK                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_STATUS3_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_STATUS3_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_STATUS3_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_STATUS3_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_STATUS3_BISTCHK_WORD_CNT_7_0_BMSK                                0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_STATUS3_BISTCHK_WORD_CNT_7_0_SHFT                                   0

#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_STATUS4_ADDR                                               (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0x54)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_STATUS4_OFFS                                               (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x54)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_STATUS4_RMSK                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_STATUS4_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_STATUS4_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_STATUS4_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_STATUS4_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_STATUS4_BISTCHK_WORD_CNT_15_8_BMSK                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_BIST_STATUS4_BISTCHK_WORD_CNT_15_8_SHFT                                  0

#define HWIO_DSI_0_PHY_DSIPHY_CKLN_LP_BIST_STATUS0_ADDR                                            (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0x58)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_LP_BIST_STATUS0_OFFS                                            (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x58)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_LP_BIST_STATUS0_RMSK                                                   0x3
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_LP_BIST_STATUS0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLN_LP_BIST_STATUS0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_LP_BIST_STATUS0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLN_LP_BIST_STATUS0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_LP_BIST_STATUS0_LP_BISTCHK_PRBS_ERROR_BMSK                             0x2
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_LP_BIST_STATUS0_LP_BISTCHK_PRBS_ERROR_SHFT                               1
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_LP_BIST_STATUS0_LP_BISTCHK_DONE_BMSK                                   0x1
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_LP_BIST_STATUS0_LP_BISTCHK_DONE_SHFT                                     0

#define HWIO_DSI_0_PHY_DSIPHY_CKLN_LP_BIST_STATUS1_ADDR                                            (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0x5c)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_LP_BIST_STATUS1_OFFS                                            (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x5c)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_LP_BIST_STATUS1_RMSK                                                  0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_LP_BIST_STATUS1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLN_LP_BIST_STATUS1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_LP_BIST_STATUS1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLN_LP_BIST_STATUS1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_LP_BIST_STATUS1_LP_BISTCHK_ERROR_CNT_BMSK                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_LP_BIST_STATUS1_LP_BISTCHK_ERROR_CNT_SHFT                                0

#define HWIO_DSI_0_PHY_DSIPHY_CKLN_LP_BIST_STATUS2_ADDR                                            (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0x60)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_LP_BIST_STATUS2_OFFS                                            (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x60)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_LP_BIST_STATUS2_RMSK                                                  0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_LP_BIST_STATUS2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLN_LP_BIST_STATUS2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_LP_BIST_STATUS2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLN_LP_BIST_STATUS2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_LP_BIST_STATUS2_LP_BISTCHK_WORD_CNT_BMSK                              0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_LP_BIST_STATUS2_LP_BISTCHK_WORD_CNT_SHFT                                 0

#define HWIO_DSI_0_PHY_DSIPHY_CKLN_MISR_STATUS0_ADDR                                               (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0x64)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_MISR_STATUS0_OFFS                                               (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x64)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_MISR_STATUS0_RMSK                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_MISR_STATUS0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLN_MISR_STATUS0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_MISR_STATUS0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLN_MISR_STATUS0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_MISR_STATUS0_BISTCHK_MISR_SIG_7_0_BMSK                                0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_MISR_STATUS0_BISTCHK_MISR_SIG_7_0_SHFT                                   0

#define HWIO_DSI_0_PHY_DSIPHY_CKLN_MISR_STATUS1_ADDR                                               (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0x68)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_MISR_STATUS1_OFFS                                               (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x68)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_MISR_STATUS1_RMSK                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_MISR_STATUS1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLN_MISR_STATUS1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_MISR_STATUS1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLN_MISR_STATUS1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_MISR_STATUS1_BISTCHK_MISR_SIG_15_8_BMSK                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_MISR_STATUS1_BISTCHK_MISR_SIG_15_8_SHFT                                  0

#define HWIO_DSI_0_PHY_DSIPHY_CKLN_DEBUG_BUS0_ADDR                                                 (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0x6c)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_DEBUG_BUS0_OFFS                                                 (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x6c)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_DEBUG_BUS0_RMSK                                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_DEBUG_BUS0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLN_DEBUG_BUS0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_DEBUG_BUS0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLN_DEBUG_BUS0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_DEBUG_BUS0_DEBUG_BUS_7_0_BMSK                                         0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_DEBUG_BUS0_DEBUG_BUS_7_0_SHFT                                            0

#define HWIO_DSI_0_PHY_DSIPHY_CKLN_DEBUG_BUS1_ADDR                                                 (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0x70)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_DEBUG_BUS1_OFFS                                                 (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x70)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_DEBUG_BUS1_RMSK                                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_DEBUG_BUS1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLN_DEBUG_BUS1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_DEBUG_BUS1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLN_DEBUG_BUS1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_DEBUG_BUS1_DEBUG_BUS_15_8_BMSK                                        0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_DEBUG_BUS1_DEBUG_BUS_15_8_SHFT                                           0

#define HWIO_DSI_0_PHY_DSIPHY_CKLN_DEBUG_BUS2_ADDR                                                 (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0x74)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_DEBUG_BUS2_OFFS                                                 (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x74)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_DEBUG_BUS2_RMSK                                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_DEBUG_BUS2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLN_DEBUG_BUS2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_DEBUG_BUS2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLN_DEBUG_BUS2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_DEBUG_BUS2_DEBUG_BUS_23_16_BMSK                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_DEBUG_BUS2_DEBUG_BUS_23_16_SHFT                                          0

#define HWIO_DSI_0_PHY_DSIPHY_CKLN_DEBUG_BUS3_ADDR                                                 (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0x78)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_DEBUG_BUS3_OFFS                                                 (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x78)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_DEBUG_BUS3_RMSK                                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_DEBUG_BUS3_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLN_DEBUG_BUS3_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_DEBUG_BUS3_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLN_DEBUG_BUS3_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_DEBUG_BUS3_DEBUG_BUS_31_24_BMSK                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_DEBUG_BUS3_DEBUG_BUS_31_24_SHFT                                          0

#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL4_ADDR                                         (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0x7c)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL4_OFFS                                         (DSI_0_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x7c)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL4_RMSK                                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL4_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL4_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL4_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL4_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL4_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL4_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL4_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL4_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL4_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL4_CPHY_DC_TEST_PATTERN1_ROTATE_BMSK                  0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL4_CPHY_DC_TEST_PATTERN1_ROTATE_SHFT                     0

/*----------------------------------------------------------------------------
 * MODULE: DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN
 *--------------------------------------------------------------------------*/

#define DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE                                    (MDSS_BASE            + 0x00095480)
#define DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_SIZE                               0x80
#define DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_USED                               0x7c
#define DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS                               0x00095480

#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CFG0_ADDR                                                       (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0x0)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CFG0_OFFS                                                       (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0x0)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CFG0_RMSK                                                             0x3f
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CFG0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CFG0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CFG0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CFG0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CFG0_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CFG0_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CFG0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CFG0_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CFG0_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CFG0_DSIPHY_HSTX_PGM_DLY_5_4_BMSK                                     0x30
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CFG0_DSIPHY_HSTX_PGM_DLY_5_4_SHFT                                        4
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CFG0_DSIPHY_HSTX_PGM_DLY_3_0_BMSK                                      0xf
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CFG0_DSIPHY_HSTX_PGM_DLY_3_0_SHFT                                        0

#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CFG1_ADDR                                                       (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0x4)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CFG1_OFFS                                                       (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0x4)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CFG1_RMSK                                                             0x1f
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CFG1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CFG1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CFG1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CFG1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CFG1_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CFG1_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CFG1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CFG1_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CFG1_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CFG1_PROGSEQ_EN_BMSK                                                  0x10
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CFG1_PROGSEQ_EN_SHFT                                                     4
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CFG1_DSIPHY_HSTX_SLEW_RATE_BMSK                                        0xf
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CFG1_DSIPHY_HSTX_SLEW_RATE_SHFT                                          0

#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CFG2_ADDR                                                       (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0x8)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CFG2_OFFS                                                       (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0x8)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CFG2_RMSK                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CFG2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CFG2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CFG2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CFG2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CFG2_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CFG2_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CFG2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CFG2_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CFG2_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CFG2_IS_CKLANE_BMSK                                                   0x80
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CFG2_IS_CKLANE_SHFT                                                      7
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CFG2_CLK_PATTERN_HSTX_INV_BMSK                                        0x40
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CFG2_CLK_PATTERN_HSTX_INV_SHFT                                           6
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CFG2_TEST_MODE_LPTX_DATAN_BMSK                                        0x20
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CFG2_TEST_MODE_LPTX_DATAN_SHFT                                           5
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CFG2_TEST_MODE_LPTX_DATAP_BMSK                                        0x10
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CFG2_TEST_MODE_LPTX_DATAP_SHFT                                           4
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CFG2_DSIPHY_LPRX_DLY_BMSK                                              0xf
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CFG2_DSIPHY_LPRX_DLY_SHFT                                                0

#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_TEST_DATAPATH_ADDR                                              (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0xc)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_TEST_DATAPATH_OFFS                                              (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0xc)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_TEST_DATAPATH_RMSK                                                    0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_TEST_DATAPATH_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_TEST_DATAPATH_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_TEST_DATAPATH_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_TEST_DATAPATH_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_TEST_DATAPATH_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_TEST_DATAPATH_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_TEST_DATAPATH_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_TEST_DATAPATH_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CKLNSL_TEST_DATAPATH_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_TEST_DATAPATH_TEST_MODE_LPTX_EN_BMSK                                  0x80
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_TEST_DATAPATH_TEST_MODE_LPTX_EN_SHFT                                     7
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_TEST_DATAPATH_ANE_BYPASS_EN_BMSK                                      0x40
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_TEST_DATAPATH_ANE_BYPASS_EN_SHFT                                         6
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_TEST_DATAPATH_TEST_MODE_HSTX_DATA_BMSK                                0x20
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_TEST_DATAPATH_TEST_MODE_HSTX_DATA_SHFT                                   5
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_TEST_DATAPATH_DMUX_LP_SEL_BMSK                                        0x18
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_TEST_DATAPATH_DMUX_LP_SEL_SHFT                                           3
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_TEST_DATAPATH_DMUX_HS_SEL_BMSK                                         0x4
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_TEST_DATAPATH_DMUX_HS_SEL_SHFT                                           2
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_TEST_DATAPATH_TEST_MODE_HSTX_EN_BMSK                                   0x2
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_TEST_DATAPATH_TEST_MODE_HSTX_EN_SHFT                                     1
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_TEST_DATAPATH_FORCE_TEST_MODE_BMSK                                     0x1
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_TEST_DATAPATH_FORCE_TEST_MODE_SHFT                                       0

#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_PIN_SWAP_ADDR                                                   (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0x10)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_PIN_SWAP_OFFS                                                   (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0x10)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_PIN_SWAP_RMSK                                                          0xf
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_PIN_SWAP_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_PIN_SWAP_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_PIN_SWAP_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_PIN_SWAP_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_PIN_SWAP_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_PIN_SWAP_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_PIN_SWAP_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_PIN_SWAP_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CKLNSL_PIN_SWAP_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_PIN_SWAP_ABC_SWAP_BMSK                                                 0xe
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_PIN_SWAP_ABC_SWAP_SHFT                                                   1
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_PIN_SWAP_PN_SWAP_BMSK                                                  0x1
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_PIN_SWAP_PN_SWAP_SHFT                                                    0

#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_LPRX_CTRL_ADDR                                                  (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0x14)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_LPRX_CTRL_OFFS                                                  (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0x14)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_LPRX_CTRL_RMSK                                                         0x7
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_LPRX_CTRL_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_LPRX_CTRL_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_LPRX_CTRL_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_LPRX_CTRL_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_LPRX_CTRL_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_LPRX_CTRL_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_LPRX_CTRL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_LPRX_CTRL_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CKLNSL_LPRX_CTRL_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_LPRX_CTRL_HS_CONTENTION_DIS_BMSK                                       0x4
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_LPRX_CTRL_HS_CONTENTION_DIS_SHFT                                         2
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_LPRX_CTRL_DSIPHY_LPRX_EN_BMSK                                          0x2
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_LPRX_CTRL_DSIPHY_LPRX_EN_SHFT                                            1
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_LPRX_CTRL_DSIPHY_CDRX_EN_BMSK                                          0x1
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_LPRX_CTRL_DSIPHY_CDRX_EN_SHFT                                            0

#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_TX_DCTRL_ADDR                                                   (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0x18)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_TX_DCTRL_OFFS                                                   (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0x18)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_TX_DCTRL_RMSK                                                         0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_TX_DCTRL_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_TX_DCTRL_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_TX_DCTRL_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_TX_DCTRL_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_TX_DCTRL_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_TX_DCTRL_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_TX_DCTRL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_TX_DCTRL_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CKLNSL_TX_DCTRL_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_TX_DCTRL_DCTRL_BMSK                                                   0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_TX_DCTRL_DCTRL_SHFT                                                      0

#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_CTRL0_ADDR                                                 (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0x1c)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_CTRL0_OFFS                                                 (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0x1c)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_CTRL0_RMSK                                                       0x3f
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_CTRL0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_CTRL0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_CTRL0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_CTRL0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_CTRL0_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_CTRL0_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_CTRL0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_CTRL0_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_CTRL0_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_CTRL0_LP_BISTCHK_ENABLE_BMSK                                     0x20
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_CTRL0_LP_BISTCHK_ENABLE_SHFT                                        5
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_CTRL0_BISTCHK_CAPTURE_BMSK                                       0x10
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_CTRL0_BISTCHK_CAPTURE_SHFT                                          4
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_CTRL0_BISTCHK_CLR_ERROR_CNT_BMSK                                  0x8
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_CTRL0_BISTCHK_CLR_ERROR_CNT_SHFT                                    3
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_CTRL0_BISTCHK_MODE_BMSK                                           0x4
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_CTRL0_BISTCHK_MODE_SHFT                                             2
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_CTRL0_BISTCHK_CROSS_BMSK                                          0x2
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_CTRL0_BISTCHK_CROSS_SHFT                                            1
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_CTRL0_BISTCHK_ENABLE_BMSK                                         0x1
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_CTRL0_BISTCHK_ENABLE_SHFT                                           0

#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_CTRL1_ADDR                                                 (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0x20)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_CTRL1_OFFS                                                 (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0x20)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_CTRL1_RMSK                                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_CTRL1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_CTRL1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_CTRL1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_CTRL1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_CTRL1_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_CTRL1_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_CTRL1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_CTRL1_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_CTRL1_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_CTRL1_BIST_WORD_CNT_7_0_BMSK                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_CTRL1_BIST_WORD_CNT_7_0_SHFT                                        0

#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_CTRL2_ADDR                                                 (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0x24)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_CTRL2_OFFS                                                 (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0x24)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_CTRL2_RMSK                                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_CTRL2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_CTRL2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_CTRL2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_CTRL2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_CTRL2_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_CTRL2_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_CTRL2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_CTRL2_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_CTRL2_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_CTRL2_BIST_WORD_CNT_15_8_BMSK                                    0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_CTRL2_BIST_WORD_CNT_15_8_SHFT                                       0

#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_MISR_CTRL_ADDR                                                  (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0x28)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_MISR_CTRL_OFFS                                                  (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0x28)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_MISR_CTRL_RMSK                                                        0x1f
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_MISR_CTRL_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_MISR_CTRL_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_MISR_CTRL_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_MISR_CTRL_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_MISR_CTRL_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_MISR_CTRL_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_MISR_CTRL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_MISR_CTRL_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CKLNSL_MISR_CTRL_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_MISR_CTRL_DEBUG_CLK_DEBUG_SEL_BMSK                                    0x1c
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_MISR_CTRL_DEBUG_CLK_DEBUG_SEL_SHFT                                       2
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_MISR_CTRL_MISR_SIG_CLEAR_BMSK                                          0x2
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_MISR_CTRL_MISR_SIG_CLEAR_SHFT                                            1
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_MISR_CTRL_MISR_ENABLE_BMSK                                             0x1
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_MISR_CTRL_MISR_ENABLE_SHFT                                               0

#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_DBG_SEL_ADDR                                                    (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0x2c)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_DBG_SEL_OFFS                                                    (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0x2c)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_DBG_SEL_RMSK                                                          0x7f
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_DBG_SEL_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_DBG_SEL_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_DBG_SEL_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_DBG_SEL_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_DBG_SEL_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_DBG_SEL_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_DBG_SEL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_DBG_SEL_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CKLNSL_DBG_SEL_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_DBG_SEL_TEST_CLK_DEBUG_SEL_BMSK                                       0x70
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_DBG_SEL_TEST_CLK_DEBUG_SEL_SHFT                                          4
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_DBG_SEL_DEBUG_SEL_BMSK                                                 0xf
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_DBG_SEL_DEBUG_SEL_SHFT                                                   0

#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_SWI_DBG_BUS_CHECK_ADDR                                          (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0x30)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_SWI_DBG_BUS_CHECK_OFFS                                          (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0x30)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_SWI_DBG_BUS_CHECK_RMSK                                                0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_SWI_DBG_BUS_CHECK_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_SWI_DBG_BUS_CHECK_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_SWI_DBG_BUS_CHECK_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_SWI_DBG_BUS_CHECK_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_SWI_DBG_BUS_CHECK_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_SWI_DBG_BUS_CHECK_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_SWI_DBG_BUS_CHECK_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_SWI_DBG_BUS_CHECK_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CKLNSL_SWI_DBG_BUS_CHECK_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_SWI_DBG_BUS_CHECK_LANE_DEBUG_BUS_BMSK                                 0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_SWI_DBG_BUS_CHECK_LANE_DEBUG_BUS_SHFT                                    0

#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL0_ADDR                                         (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0x34)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL0_OFFS                                         (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0x34)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL0_RMSK                                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL0_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL0_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL0_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL0_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL0_CPHY_DC_TEST_PATTERN0_FLIP_BMSK                    0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL0_CPHY_DC_TEST_PATTERN0_FLIP_SHFT                       0

#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL1_ADDR                                         (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0x38)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL1_OFFS                                         (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0x38)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL1_RMSK                                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL1_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL1_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL1_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL1_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL1_CPHY_DC_TEST_PATTERN0_ROTATE_BMSK                  0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL1_CPHY_DC_TEST_PATTERN0_ROTATE_SHFT                     0

#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL2_ADDR                                         (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0x3c)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL2_OFFS                                         (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0x3c)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL2_RMSK                                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL2_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL2_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL2_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL2_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL2_CPHY_DC_TEST_PATTERN0_POLARITY_BMSK                0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL2_CPHY_DC_TEST_PATTERN0_POLARITY_SHFT                   0

#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL3_ADDR                                         (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0x40)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL3_OFFS                                         (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0x40)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL3_RMSK                                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL3_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL3_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL3_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL3_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL3_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL3_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL3_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL3_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL3_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL3_CPHY_DC_TEST_DUMMY_BMSK                            0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL3_CPHY_DC_TEST_DUMMY_SHFT                               0

#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_STATUS0_ADDR                                               (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0x44)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_STATUS0_OFFS                                               (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0x44)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_STATUS0_RMSK                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_STATUS0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_STATUS0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_STATUS0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_STATUS0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_STATUS0_BISTCHK_ONE_BIT_ERROR_BMSK                               0x80
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_STATUS0_BISTCHK_ONE_BIT_ERROR_SHFT                                  7
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_STATUS0_BISTCHK_SYNC_ERROR_BMSK                                  0x40
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_STATUS0_BISTCHK_SYNC_ERROR_SHFT                                     6
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_STATUS0_BISTCHK_SEED_ERROR_BMSK                                  0x20
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_STATUS0_BISTCHK_SEED_ERROR_SHFT                                     5
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_STATUS0_BISTCHK_PRBS_ERROR_BMSK                                  0x10
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_STATUS0_BISTCHK_PRBS_ERROR_SHFT                                     4
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_STATUS0_BISTCHK_STATUS_BMSK                                       0xe
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_STATUS0_BISTCHK_STATUS_SHFT                                         1
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_STATUS0_BISTCHK_DONE_BMSK                                         0x1
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_STATUS0_BISTCHK_DONE_SHFT                                           0

#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_STATUS1_ADDR                                               (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0x48)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_STATUS1_OFFS                                               (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0x48)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_STATUS1_RMSK                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_STATUS1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_STATUS1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_STATUS1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_STATUS1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_STATUS1_BISTCHK_ERROR_CNT_7_0_BMSK                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_STATUS1_BISTCHK_ERROR_CNT_7_0_SHFT                                  0

#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_STATUS2_ADDR                                               (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0x4c)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_STATUS2_OFFS                                               (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0x4c)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_STATUS2_RMSK                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_STATUS2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_STATUS2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_STATUS2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_STATUS2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_STATUS2_BISTCHK_ERROR_CNT_15_8_BMSK                              0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_STATUS2_BISTCHK_ERROR_CNT_15_8_SHFT                                 0

#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_STATUS3_ADDR                                               (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0x50)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_STATUS3_OFFS                                               (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0x50)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_STATUS3_RMSK                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_STATUS3_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_STATUS3_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_STATUS3_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_STATUS3_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_STATUS3_BISTCHK_WORD_CNT_7_0_BMSK                                0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_STATUS3_BISTCHK_WORD_CNT_7_0_SHFT                                   0

#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_STATUS4_ADDR                                               (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0x54)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_STATUS4_OFFS                                               (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0x54)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_STATUS4_RMSK                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_STATUS4_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_STATUS4_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_STATUS4_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_STATUS4_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_STATUS4_BISTCHK_WORD_CNT_15_8_BMSK                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_BIST_STATUS4_BISTCHK_WORD_CNT_15_8_SHFT                                  0

#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_LP_BIST_STATUS0_ADDR                                            (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0x58)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_LP_BIST_STATUS0_OFFS                                            (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0x58)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_LP_BIST_STATUS0_RMSK                                                   0x3
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_LP_BIST_STATUS0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_LP_BIST_STATUS0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_LP_BIST_STATUS0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_LP_BIST_STATUS0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_LP_BIST_STATUS0_LP_BISTCHK_PRBS_ERROR_BMSK                             0x2
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_LP_BIST_STATUS0_LP_BISTCHK_PRBS_ERROR_SHFT                               1
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_LP_BIST_STATUS0_LP_BISTCHK_DONE_BMSK                                   0x1
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_LP_BIST_STATUS0_LP_BISTCHK_DONE_SHFT                                     0

#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_LP_BIST_STATUS1_ADDR                                            (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0x5c)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_LP_BIST_STATUS1_OFFS                                            (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0x5c)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_LP_BIST_STATUS1_RMSK                                                  0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_LP_BIST_STATUS1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_LP_BIST_STATUS1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_LP_BIST_STATUS1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_LP_BIST_STATUS1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_LP_BIST_STATUS1_LP_BISTCHK_ERROR_CNT_BMSK                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_LP_BIST_STATUS1_LP_BISTCHK_ERROR_CNT_SHFT                                0

#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_LP_BIST_STATUS2_ADDR                                            (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0x60)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_LP_BIST_STATUS2_OFFS                                            (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0x60)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_LP_BIST_STATUS2_RMSK                                                  0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_LP_BIST_STATUS2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_LP_BIST_STATUS2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_LP_BIST_STATUS2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_LP_BIST_STATUS2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_LP_BIST_STATUS2_LP_BISTCHK_WORD_CNT_BMSK                              0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_LP_BIST_STATUS2_LP_BISTCHK_WORD_CNT_SHFT                                 0

#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_MISR_STATUS0_ADDR                                               (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0x64)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_MISR_STATUS0_OFFS                                               (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0x64)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_MISR_STATUS0_RMSK                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_MISR_STATUS0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_MISR_STATUS0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_MISR_STATUS0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_MISR_STATUS0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_MISR_STATUS0_BISTCHK_MISR_SIG_7_0_BMSK                                0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_MISR_STATUS0_BISTCHK_MISR_SIG_7_0_SHFT                                   0

#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_MISR_STATUS1_ADDR                                               (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0x68)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_MISR_STATUS1_OFFS                                               (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0x68)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_MISR_STATUS1_RMSK                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_MISR_STATUS1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_MISR_STATUS1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_MISR_STATUS1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_MISR_STATUS1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_MISR_STATUS1_BISTCHK_MISR_SIG_15_8_BMSK                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_MISR_STATUS1_BISTCHK_MISR_SIG_15_8_SHFT                                  0

#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_DEBUG_BUS0_ADDR                                                 (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0x6c)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_DEBUG_BUS0_OFFS                                                 (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0x6c)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_DEBUG_BUS0_RMSK                                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_DEBUG_BUS0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_DEBUG_BUS0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_DEBUG_BUS0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_DEBUG_BUS0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_DEBUG_BUS0_DEBUG_BUS_7_0_BMSK                                         0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_DEBUG_BUS0_DEBUG_BUS_7_0_SHFT                                            0

#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_DEBUG_BUS1_ADDR                                                 (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0x70)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_DEBUG_BUS1_OFFS                                                 (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0x70)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_DEBUG_BUS1_RMSK                                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_DEBUG_BUS1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_DEBUG_BUS1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_DEBUG_BUS1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_DEBUG_BUS1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_DEBUG_BUS1_DEBUG_BUS_15_8_BMSK                                        0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_DEBUG_BUS1_DEBUG_BUS_15_8_SHFT                                           0

#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_DEBUG_BUS2_ADDR                                                 (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0x74)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_DEBUG_BUS2_OFFS                                                 (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0x74)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_DEBUG_BUS2_RMSK                                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_DEBUG_BUS2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_DEBUG_BUS2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_DEBUG_BUS2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_DEBUG_BUS2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_DEBUG_BUS2_DEBUG_BUS_23_16_BMSK                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_DEBUG_BUS2_DEBUG_BUS_23_16_SHFT                                          0

#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_DEBUG_BUS3_ADDR                                                 (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0x78)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_DEBUG_BUS3_OFFS                                                 (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0x78)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_DEBUG_BUS3_RMSK                                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_DEBUG_BUS3_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_DEBUG_BUS3_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_DEBUG_BUS3_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_DEBUG_BUS3_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_DEBUG_BUS3_DEBUG_BUS_31_24_BMSK                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_DEBUG_BUS3_DEBUG_BUS_31_24_SHFT                                          0

#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL4_ADDR                                         (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0x7c)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL4_OFFS                                         (DSI_0_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0x7c)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL4_RMSK                                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL4_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL4_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL4_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL4_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL4_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL4_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL4_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL4_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL4_IN)
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL4_CPHY_DC_TEST_PATTERN1_ROTATE_BMSK                  0xff
#define HWIO_DSI_0_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL4_CPHY_DC_TEST_PATTERN1_ROTATE_SHFT                     0

/*----------------------------------------------------------------------------
 * MODULE: DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL
 *--------------------------------------------------------------------------*/

#define DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE                                                        (MDSS_BASE            + 0x00095500)
#define DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_SIZE                                                   0x400
#define DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_USED                                                   0x3fc
#define DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS                                                   0x00095500

#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_ONE_ADDR                                                           (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x0)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_ONE_OFFS                                                           (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x0)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_ONE_RMSK                                                                 0x7f
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_ONE_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_ONE_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_ONE_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_ONE_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_ONE_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_ONE_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_ONE_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_ONE_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_ONE_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_ONE_DISABLE_CLKGATE_BMSK                                                 0x40
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_ONE_DISABLE_CLKGATE_SHFT                                                    6
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_ONE_CM_PLL_LOCK_BYP_BMSK                                                 0x20
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_ONE_CM_PLL_LOCK_BYP_SHFT                                                    5
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_ONE_CM_PLL_BYPASS_BMSK                                                   0x10
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_ONE_CM_PLL_BYPASS_SHFT                                                      4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_ONE_CM_PLL_RST_MUX_BMSK                                                   0x8
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_ONE_CM_PLL_RST_MUX_SHFT                                                     3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_ONE_CM_PLL_RST_BMSK                                                       0x4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_ONE_CM_PLL_RST_SHFT                                                         2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_ONE_CM_PLL_PWRDN_MUX_BMSK                                                 0x2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_ONE_CM_PLL_PWRDN_MUX_SHFT                                                   1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_ONE_CM_PLL_PWRDN_BMSK                                                     0x1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_ONE_CM_PLL_PWRDN_SHFT                                                       0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_TWO_ADDR                                                           (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x4)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_TWO_OFFS                                                           (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x4)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_TWO_RMSK                                                                  0xf
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_TWO_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_TWO_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_TWO_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_TWO_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_TWO_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_TWO_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_TWO_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_TWO_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_TWO_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_TWO_PWRDN_RESET_MUX_BMSK                                                  0x8
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_TWO_PWRDN_RESET_MUX_SHFT                                                    3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_TWO_PWRDN_RESET_BMSK                                                      0x4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_TWO_PWRDN_RESET_SHFT                                                        2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_TWO_PWRDN_B_BIAS_BMSK                                                     0x2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_TWO_PWRDN_B_BIAS_SHFT                                                       1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_TWO_PWRDN_B_BMSK                                                          0x1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_TWO_PWRDN_B_SHFT                                                            0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_ADDR                                                             (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x8)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_OFFS                                                             (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x8)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_RMSK                                                                   0x7f
#define HWIO_DSI_0_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_QIL_POLARITY_BMSK                                                      0x40
#define HWIO_DSI_0_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_QIL_POLARITY_SHFT                                                         6
#define HWIO_DSI_0_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_LFSR_SEED_BMSK                                                         0x3f
#define HWIO_DSI_0_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_LFSR_SEED_SHFT                                                            0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_TWO_ADDR                                                         (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0xc)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_TWO_OFFS                                                         (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0xc)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_TWO_RMSK                                                               0x1f
#define HWIO_DSI_0_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_TWO_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_TWO_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_TWO_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_TWO_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_TWO_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_TWO_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_TWO_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_TWO_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_TWO_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_TWO_LFSR_EN_BMSK                                                       0x10
#define HWIO_DSI_0_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_TWO_LFSR_EN_SHFT                                                          4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_TWO_SECOND_ORDER_EN_BMSK                                                0x8
#define HWIO_DSI_0_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_TWO_SECOND_ORDER_EN_SHFT                                                  3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_TWO_QIL_DEC_MUX_BMSK                                                    0x4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_TWO_QIL_DEC_MUX_SHFT                                                      2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_TWO_QIL_DEC_BMSK                                                        0x3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_TWO_QIL_DEC_SHFT                                                          0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_THREE_ADDR                                                         (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x10)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_THREE_OFFS                                                         (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x10)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_THREE_RMSK                                                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_THREE_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_THREE_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_THREE_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_THREE_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_THREE_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_THREE_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_THREE_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_THREE_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_THREE_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_THREE_CM_PLL_BAND_SEL_BMSK                                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_THREE_CM_PLL_BAND_SEL_SHFT                                                  0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FOUR_ADDR                                                          (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x14)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FOUR_OFFS                                                          (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x14)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FOUR_RMSK                                                                0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FOUR_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FOUR_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FOUR_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FOUR_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FOUR_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FOUR_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FOUR_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FOUR_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FOUR_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FOUR_CM_PLL_ATB_SEL_BMSK                                                 0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FOUR_CM_PLL_ATB_SEL_SHFT                                                    0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_ADDR                                                          (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x18)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_OFFS                                                          (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x18)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_RMSK                                                                 0x3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_CM_VCOCLK_DIV2EN_MSB_BMSK                                            0x2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_CM_VCOCLK_DIV2EN_MSB_SHFT                                              1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_CM_VCOCLK_DIV2EN_BMSK                                                0x1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_CM_VCOCLK_DIV2EN_SHFT                                                  0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_INT_LOOP_CONTROLS_ADDR                                                             (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x1c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_INT_LOOP_CONTROLS_OFFS                                                             (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x1c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_INT_LOOP_CONTROLS_RMSK                                                                   0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_INT_LOOP_CONTROLS_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_INT_LOOP_CONTROLS_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_INT_LOOP_CONTROLS_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_INT_LOOP_CONTROLS_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_INT_LOOP_CONTROLS_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_INT_LOOP_CONTROLS_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_INT_LOOP_CONTROLS_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_INT_LOOP_CONTROLS_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_INT_LOOP_CONTROLS_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_INT_LOOP_CONTROLS_BYP_OUTPUT_REGS_BMSK                                                   0x80
#define HWIO_DSI_0_PHY_DSIPHY_PLL_INT_LOOP_CONTROLS_BYP_OUTPUT_REGS_SHFT                                                      7
#define HWIO_DSI_0_PHY_DSIPHY_PLL_INT_LOOP_CONTROLS_AVG_DEC_BMSK                                                           0x40
#define HWIO_DSI_0_PHY_DSIPHY_PLL_INT_LOOP_CONTROLS_AVG_DEC_SHFT                                                              6
#define HWIO_DSI_0_PHY_DSIPHY_PLL_INT_LOOP_CONTROLS_TDC_DECIMATE_BMSK                                                      0x38
#define HWIO_DSI_0_PHY_DSIPHY_PLL_INT_LOOP_CONTROLS_TDC_DECIMATE_SHFT                                                         3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_INT_LOOP_CONTROLS_TDC_CLEAR_MUX_BMSK                                                      0x4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_INT_LOOP_CONTROLS_TDC_CLEAR_MUX_SHFT                                                        2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_INT_LOOP_CONTROLS_TDC_CLEAR_BMSK                                                          0x2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_INT_LOOP_CONTROLS_TDC_CLEAR_SHFT                                                            1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_INT_LOOP_CONTROLS_TDC_POLARITY_BMSK                                                       0x1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_INT_LOOP_CONTROLS_TDC_POLARITY_SHFT                                                         0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_DSM_DIVIDER_ADDR                                                                   (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x20)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DSM_DIVIDER_OFFS                                                                   (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x20)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DSM_DIVIDER_RMSK                                                                         0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DSM_DIVIDER_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_DSM_DIVIDER_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DSM_DIVIDER_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_DSM_DIVIDER_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DSM_DIVIDER_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_DSM_DIVIDER_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DSM_DIVIDER_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_DSM_DIVIDER_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_DSM_DIVIDER_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DSM_DIVIDER_CM_PLL_DSMDIV_BMSK                                                           0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DSM_DIVIDER_CM_PLL_DSMDIV_SHFT                                                              0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_FEEDBACK_DIVIDER_ADDR                                                              (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x24)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FEEDBACK_DIVIDER_OFFS                                                              (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x24)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FEEDBACK_DIVIDER_RMSK                                                                    0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FEEDBACK_DIVIDER_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_FEEDBACK_DIVIDER_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FEEDBACK_DIVIDER_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_FEEDBACK_DIVIDER_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FEEDBACK_DIVIDER_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_FEEDBACK_DIVIDER_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FEEDBACK_DIVIDER_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_FEEDBACK_DIVIDER_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_FEEDBACK_DIVIDER_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FEEDBACK_DIVIDER_CM_PLL_FBDIV_BMSK                                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FEEDBACK_DIVIDER_CM_PLL_FBDIV_SHFT                                                          0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SYSTEM_MUXES_ADDR                                                                  (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x28)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SYSTEM_MUXES_OFFS                                                                  (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x28)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SYSTEM_MUXES_RMSK                                                                        0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SYSTEM_MUXES_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SYSTEM_MUXES_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SYSTEM_MUXES_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SYSTEM_MUXES_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SYSTEM_MUXES_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SYSTEM_MUXES_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SYSTEM_MUXES_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_SYSTEM_MUXES_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_SYSTEM_MUXES_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SYSTEM_MUXES_CM_BIAS_EN_MUX_BMSK                                                         0x80
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SYSTEM_MUXES_CM_BIAS_EN_MUX_SHFT                                                            7
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SYSTEM_MUXES_CM_BIAS_EN_BMSK                                                             0x40
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SYSTEM_MUXES_CM_BIAS_EN_SHFT                                                                6
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SYSTEM_MUXES_CM_PLL_BAND_SEL_MUX_BMSK                                                    0x20
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SYSTEM_MUXES_CM_PLL_BAND_SEL_MUX_SHFT                                                       5
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SYSTEM_MUXES_CM_PLL_LOCKDET_MUX_BMSK                                                     0x10
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SYSTEM_MUXES_CM_PLL_LOCKDET_MUX_SHFT                                                        4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SYSTEM_MUXES_CM_PLL_PROP_GAIN_MUX_BMSK                                                    0x8
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SYSTEM_MUXES_CM_PLL_PROP_GAIN_MUX_SHFT                                                      3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SYSTEM_MUXES_CM_PLL_INT_GAIN_MUX_BMSK                                                     0x4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SYSTEM_MUXES_CM_PLL_INT_GAIN_MUX_SHFT                                                       2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SYSTEM_MUXES_CM_PLL_FBDIV_MUX_BMSK                                                        0x2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SYSTEM_MUXES_CM_PLL_FBDIV_MUX_SHFT                                                          1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SYSTEM_MUXES_CM_PLL_DSMDIV_MUX_BMSK                                                       0x1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SYSTEM_MUXES_CM_PLL_DSMDIV_MUX_SHFT                                                         0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_UPDATE_CONTROL_OVERRIDES_ADDR                                                 (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x2c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_UPDATE_CONTROL_OVERRIDES_OFFS                                                 (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x2c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_UPDATE_CONTROL_OVERRIDES_RMSK                                                       0x3f
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_UPDATE_CONTROL_OVERRIDES_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_UPDATE_CONTROL_OVERRIDES_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_UPDATE_CONTROL_OVERRIDES_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_UPDATE_CONTROL_OVERRIDES_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_UPDATE_CONTROL_OVERRIDES_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_UPDATE_CONTROL_OVERRIDES_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_UPDATE_CONTROL_OVERRIDES_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_UPDATE_CONTROL_OVERRIDES_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_UPDATE_CONTROL_OVERRIDES_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_UPDATE_CONTROL_OVERRIDES_HOLD_SSC_OUTPUT_MUX_BMSK                                   0x20
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_UPDATE_CONTROL_OVERRIDES_HOLD_SSC_OUTPUT_MUX_SHFT                                      5
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_UPDATE_CONTROL_OVERRIDES_HOLD_SSC_OUTPUT_BMSK                                       0x10
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_UPDATE_CONTROL_OVERRIDES_HOLD_SSC_OUTPUT_SHFT                                          4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_UPDATE_CONTROL_OVERRIDES_UPDATE_LOOP_MUX_BMSK                                        0x8
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_UPDATE_CONTROL_OVERRIDES_UPDATE_LOOP_MUX_SHFT                                          3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_UPDATE_CONTROL_OVERRIDES_UPDATE_LOOP_BMSK                                            0x4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_UPDATE_CONTROL_OVERRIDES_UPDATE_LOOP_SHFT                                              2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_UPDATE_CONTROL_OVERRIDES_UPDATE_PARAMS_MUX_BMSK                                      0x2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_UPDATE_CONTROL_OVERRIDES_UPDATE_PARAMS_MUX_SHFT                                        1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_UPDATE_CONTROL_OVERRIDES_UPDATE_PARAMS_BMSK                                          0x1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_UPDATE_CONTROL_OVERRIDES_UPDATE_PARAMS_SHFT                                            0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_CMODE_ADDR                                                                         (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x30)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CMODE_OFFS                                                                         (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x30)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CMODE_RMSK                                                                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CMODE_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_CMODE_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CMODE_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_CMODE_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CMODE_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_CMODE_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CMODE_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_CMODE_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_CMODE_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CMODE_CM_CMODE_BMSK                                                                      0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CMODE_CM_CMODE_SHFT                                                                         0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_PSM_CTRL_ADDR                                                                      (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x34)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PSM_CTRL_OFFS                                                                      (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x34)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PSM_CTRL_RMSK                                                                            0x7f
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PSM_CTRL_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_PSM_CTRL_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PSM_CTRL_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_PSM_CTRL_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PSM_CTRL_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_PSM_CTRL_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PSM_CTRL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_PSM_CTRL_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_PSM_CTRL_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PSM_CTRL_EN_PLL_LOCK_MUX_BMSK                                                            0x40
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PSM_CTRL_EN_PLL_LOCK_MUX_SHFT                                                               6
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PSM_CTRL_EN_PLL_LOCK_BMSK                                                                0x20
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PSM_CTRL_EN_PLL_LOCK_SHFT                                                                   5
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PSM_CTRL_PWR_STATE_BMSK                                                                  0x1c
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PSM_CTRL_PWR_STATE_SHFT                                                                     2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PSM_CTRL_PWR_STATE_REQ_MUX_BMSK                                                           0x2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PSM_CTRL_PWR_STATE_REQ_MUX_SHFT                                                             1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PSM_CTRL_PWR_STATE_REQ_BMSK                                                               0x1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PSM_CTRL_PWR_STATE_REQ_SHFT                                                                 0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_RSM_CTRL_ADDR                                                                      (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x38)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_RSM_CTRL_OFFS                                                                      (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x38)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_RSM_CTRL_RMSK                                                                            0x1f
#define HWIO_DSI_0_PHY_DSIPHY_PLL_RSM_CTRL_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_RSM_CTRL_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_RSM_CTRL_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_RSM_CTRL_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_RSM_CTRL_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_RSM_CTRL_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_RSM_CTRL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_RSM_CTRL_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_RSM_CTRL_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_RSM_CTRL_RSM_LEGACY_MODE_BMSK                                                            0x10
#define HWIO_DSI_0_PHY_DSIPHY_PLL_RSM_CTRL_RSM_LEGACY_MODE_SHFT                                                               4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_RSM_CTRL_BYPASS_BS_MODE_BMSK                                                              0x8
#define HWIO_DSI_0_PHY_DSIPHY_PLL_RSM_CTRL_BYPASS_BS_MODE_SHFT                                                                3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_RSM_CTRL_BYPASS_RSM_PLLLOCK_BMSK                                                          0x4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_RSM_CTRL_BYPASS_RSM_PLLLOCK_SHFT                                                            2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_RSM_CTRL_BYPASS_RSM_BIN_FGCAL_BMSK                                                        0x2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_RSM_CTRL_BYPASS_RSM_BIN_FGCAL_SHFT                                                          1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_RSM_CTRL_BYPASS_RSM_BIAS_BMSK                                                             0x1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_RSM_CTRL_BYPASS_RSM_BIAS_SHFT                                                               0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_TUNE_MAP_ADDR                                                                  (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x3c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_TUNE_MAP_OFFS                                                                  (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x3c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_TUNE_MAP_RMSK                                                                         0x7
#define HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_TUNE_MAP_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_TUNE_MAP_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_TUNE_MAP_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_TUNE_MAP_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_TUNE_MAP_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_TUNE_MAP_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_TUNE_MAP_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_TUNE_MAP_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_TUNE_MAP_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_TUNE_MAP_DEFAULT_FREQ_MODE_BMSK                                                       0x4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_TUNE_MAP_DEFAULT_FREQ_MODE_SHFT                                                         2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_TUNE_MAP_PS1_FREQ_MODE_BMSK                                                           0x2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_TUNE_MAP_PS1_FREQ_MODE_SHFT                                                             1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_TUNE_MAP_PS0_FREQ_MODE_BMSK                                                           0x1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_TUNE_MAP_PS0_FREQ_MODE_SHFT                                                             0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_CNTRL_ADDR                                                                     (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x40)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_CNTRL_OFFS                                                                     (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x40)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_CNTRL_RMSK                                                                           0x7f
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_CNTRL_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_CNTRL_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_CNTRL_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_CNTRL_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_CNTRL_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_CNTRL_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_CNTRL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_CNTRL_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_CNTRL_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_CNTRL_DONT_SKIP_WAIT_STATE_BMSK                                                      0x40
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_CNTRL_DONT_SKIP_WAIT_STATE_SHFT                                                         6
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_CNTRL_ROUND_UP_ENABLE_BMSK                                                           0x20
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_CNTRL_ROUND_UP_ENABLE_SHFT                                                              5
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_CNTRL_LOCKDET_CDC_FIX2_ENABLE_BMSK                                                   0x10
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_CNTRL_LOCKDET_CDC_FIX2_ENABLE_SHFT                                                      4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_CNTRL_LOCKDET_CDC_FIX_ENABLE_BMSK                                                     0x8
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_CNTRL_LOCKDET_CDC_FIX_ENABLE_SHFT                                                       3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_CNTRL_FIX_ENABLE_BMSK                                                                 0x4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_CNTRL_FIX_ENABLE_SHFT                                                                   2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_CNTRL_PSM_EN_PLL_MUX_BMSK                                                             0x2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_CNTRL_PSM_EN_PLL_MUX_SHFT                                                               1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_CNTRL_PSM_EN_PLL_BMSK                                                                 0x1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_CNTRL_PSM_EN_PLL_SHFT                                                                   0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_CALIBRATION_SETTINGS_ADDR                                                          (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x44)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CALIBRATION_SETTINGS_OFFS                                                          (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x44)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CALIBRATION_SETTINGS_RMSK                                                                0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CALIBRATION_SETTINGS_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_CALIBRATION_SETTINGS_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CALIBRATION_SETTINGS_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_CALIBRATION_SETTINGS_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CALIBRATION_SETTINGS_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_CALIBRATION_SETTINGS_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CALIBRATION_SETTINGS_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_CALIBRATION_SETTINGS_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_CALIBRATION_SETTINGS_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CALIBRATION_SETTINGS_BS_UPPER_MUX_BMSK                                                   0x80
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CALIBRATION_SETTINGS_BS_UPPER_MUX_SHFT                                                      7
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CALIBRATION_SETTINGS_BS_UPPER_BMSK                                                       0x40
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CALIBRATION_SETTINGS_BS_UPPER_SHFT                                                          6
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CALIBRATION_SETTINGS_USE_BAND_SEL_TIMER_BMSK                                             0x20
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CALIBRATION_SETTINGS_USE_BAND_SEL_TIMER_SHFT                                                5
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CALIBRATION_SETTINGS_BAND_SEL_CAL_EN_MUX_BMSK                                            0x10
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CALIBRATION_SETTINGS_BAND_SEL_CAL_EN_MUX_SHFT                                               4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CALIBRATION_SETTINGS_BAND_SEL_CAL_EN_BMSK                                                 0x8
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CALIBRATION_SETTINGS_BAND_SEL_CAL_EN_SHFT                                                   3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CALIBRATION_SETTINGS_SKIP_BAND_SEL_CAL_BMSK                                               0x4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CALIBRATION_SETTINGS_SKIP_BAND_SEL_CAL_SHFT                                                 2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CALIBRATION_SETTINGS_CM_PLL_CAL_MUX_BMSK                                                  0x2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CALIBRATION_SETTINGS_CM_PLL_CAL_MUX_SHFT                                                    1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CALIBRATION_SETTINGS_CM_PLL_CAL_BMSK                                                      0x1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CALIBRATION_SETTINGS_CM_PLL_CAL_SHFT                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_TIMER_LOW_ADDR                                                        (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x48)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_TIMER_LOW_OFFS                                                        (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x48)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_TIMER_LOW_RMSK                                                              0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_TIMER_LOW_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_TIMER_LOW_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_TIMER_LOW_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_TIMER_LOW_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_TIMER_LOW_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_TIMER_LOW_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_TIMER_LOW_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_TIMER_LOW_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_TIMER_LOW_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_TIMER_LOW_BAND_SEL_CAL_TIMER_LOW_BMSK                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_TIMER_LOW_BAND_SEL_CAL_TIMER_LOW_SHFT                                          0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_TIMER_HIGH_ADDR                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x4c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_TIMER_HIGH_OFFS                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x4c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_TIMER_HIGH_RMSK                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_TIMER_HIGH_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_TIMER_HIGH_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_TIMER_HIGH_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_TIMER_HIGH_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_TIMER_HIGH_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_TIMER_HIGH_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_TIMER_HIGH_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_TIMER_HIGH_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_TIMER_HIGH_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_TIMER_HIGH_BAND_SEL_CAL_TIMER_HIGH_BMSK                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_TIMER_HIGH_BAND_SEL_CAL_TIMER_HIGH_SHFT                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_ADDR                                                         (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x50)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_OFFS                                                         (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x50)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_RMSK                                                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_BAND_SEL_CAL_INIT_BMSK                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_BAND_SEL_CAL_INIT_SHFT                                                0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_MIN_ADDR                                                                  (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x54)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_MIN_OFFS                                                                  (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x54)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_MIN_RMSK                                                                        0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_MIN_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_MIN_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_MIN_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_MIN_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_MIN_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_MIN_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_MIN_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_MIN_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_MIN_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_MIN_BAND_SEL_CAL_MIN_BMSK                                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_MIN_BAND_SEL_CAL_MIN_SHFT                                                          0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_MAX_ADDR                                                                  (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x58)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_MAX_OFFS                                                                  (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x58)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_MAX_RMSK                                                                        0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_MAX_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_MAX_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_MAX_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_MAX_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_MAX_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_MAX_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_MAX_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_MAX_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_MAX_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_MAX_BAND_SEL_CAL_MAX_BMSK                                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_MAX_BAND_SEL_CAL_MAX_SHFT                                                          0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_PFILT_ADDR                                                                (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x5c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_PFILT_OFFS                                                                (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x5c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_PFILT_RMSK                                                                      0x1f
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_PFILT_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_PFILT_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_PFILT_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_PFILT_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_PFILT_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_PFILT_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_PFILT_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_PFILT_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_PFILT_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_PFILT_BS_PFILT_BMSK                                                             0x1f
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_PFILT_BS_PFILT_SHFT                                                                0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_IFILT_ADDR                                                                (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x60)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_IFILT_OFFS                                                                (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x60)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_IFILT_RMSK                                                                      0x1f
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_IFILT_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_IFILT_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_IFILT_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_IFILT_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_IFILT_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_IFILT_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_IFILT_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_IFILT_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_IFILT_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_IFILT_BS_IFILT_BMSK                                                             0x1f
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_IFILT_BS_IFILT_SHFT                                                                0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_TWO_ADDR                                                     (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x64)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_TWO_OFFS                                                     (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x64)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_TWO_RMSK                                                           0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_TWO_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_TWO_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_TWO_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_TWO_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_TWO_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_TWO_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_TWO_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_TWO_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_TWO_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_TWO_BS_CAL_DONE_MUX_BMSK                                           0x80
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_TWO_BS_CAL_DONE_MUX_SHFT                                              7
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_TWO_BS_CAL_DONE_BMSK                                               0x40
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_TWO_BS_CAL_DONE_SHFT                                                  6
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_TWO_BS_STOP_ON_DONE_BMSK                                           0x20
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_TWO_BS_STOP_ON_DONE_SHFT                                              5
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_TWO_BS_LOCK_COUNT_BMSK                                             0x1c
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_TWO_BS_LOCK_COUNT_SHFT                                                2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_TWO_BS_LOCK_THRESH_BMSK                                             0x3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_TWO_BS_LOCK_THRESH_SHFT                                               0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_THREE_ADDR                                                   (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x68)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_THREE_OFFS                                                   (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x68)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_THREE_RMSK                                                         0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_THREE_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_THREE_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_THREE_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_THREE_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_THREE_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_THREE_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_THREE_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_THREE_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_THREE_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_THREE_USE_BS_CAL_CODE_BMSK                                         0x80
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_THREE_USE_BS_CAL_CODE_SHFT                                            7
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_THREE_BS_NO_SETTLE_BMSK                                            0x40
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_THREE_BS_NO_SETTLE_SHFT                                               6
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_THREE_BS_GAIN_BMSK                                                 0x3c
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_THREE_BS_GAIN_SHFT                                                    2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_THREE_BS_INIT_ON_REENABLE_BMSK                                      0x2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_THREE_BS_INIT_ON_REENABLE_SHFT                                        1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_THREE_BS_DEMET_ERROR_BMSK                                           0x1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_THREE_BS_DEMET_ERROR_SHFT                                             0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_FOUR_ADDR                                                    (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x6c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_FOUR_OFFS                                                    (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x6c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_FOUR_RMSK                                                          0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_FOUR_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_FOUR_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_FOUR_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_FOUR_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_FOUR_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_FOUR_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_FOUR_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_FOUR_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_FOUR_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_FOUR_BS_SETTLE_TIME_BMSK                                           0xf0
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_FOUR_BS_SETTLE_TIME_SHFT                                              4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_FOUR_BS_INITIAL_TIME_BMSK                                           0xf
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_FOUR_BS_INITIAL_TIME_SHFT                                             0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_ICODE_HIGH_ADDR                                                           (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x70)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_ICODE_HIGH_OFFS                                                           (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x70)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_ICODE_HIGH_RMSK                                                                 0x1f
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_ICODE_HIGH_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_ICODE_HIGH_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_ICODE_HIGH_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_ICODE_HIGH_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_ICODE_HIGH_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_ICODE_HIGH_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_ICODE_HIGH_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_ICODE_HIGH_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_ICODE_HIGH_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_ICODE_HIGH_BAND_SEL_2MSB_MUX_BMSK                                               0x10
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_ICODE_HIGH_BAND_SEL_2MSB_MUX_SHFT                                                  4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_ICODE_HIGH_BAND_SEL_2MSB_BMSK                                                    0xc
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_ICODE_HIGH_BAND_SEL_2MSB_SHFT                                                      2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_ICODE_HIGH_BAND_SEL_ICODE_HIGH_BMSK                                              0x3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_ICODE_HIGH_BAND_SEL_ICODE_HIGH_SHFT                                                0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_ICODE_LOW_ADDR                                                            (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x74)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_ICODE_LOW_OFFS                                                            (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x74)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_ICODE_LOW_RMSK                                                                  0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_ICODE_LOW_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_ICODE_LOW_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_ICODE_LOW_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_ICODE_LOW_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_ICODE_LOW_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_ICODE_LOW_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_ICODE_LOW_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_ICODE_LOW_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_ICODE_LOW_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_ICODE_LOW_BAND_SEL_ICODE_LOW_BMSK                                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_ICODE_LOW_BAND_SEL_ICODE_LOW_SHFT                                                  0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DETECT_SETTINGS_ONE_ADDR                                                      (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x78)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DETECT_SETTINGS_ONE_OFFS                                                      (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x78)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DETECT_SETTINGS_ONE_RMSK                                                            0x7f
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DETECT_SETTINGS_ONE_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DETECT_SETTINGS_ONE_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DETECT_SETTINGS_ONE_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DETECT_SETTINGS_ONE_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DETECT_SETTINGS_ONE_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DETECT_SETTINGS_ONE_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DETECT_SETTINGS_ONE_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DETECT_SETTINGS_ONE_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DETECT_SETTINGS_ONE_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DETECT_SETTINGS_ONE_STICKY_UNLOCK_BMSK                                              0x40
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DETECT_SETTINGS_ONE_STICKY_UNLOCK_SHFT                                                 6
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DETECT_SETTINGS_ONE_USE_FD_LOCK_BMSK                                                0x20
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DETECT_SETTINGS_ONE_USE_FD_LOCK_SHFT                                                   5
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DETECT_SETTINGS_ONE_INVERT_DETECT_POLARITY_BMSK                                     0x10
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DETECT_SETTINGS_ONE_INVERT_DETECT_POLARITY_SHFT                                        4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DETECT_SETTINGS_ONE_PFD_SOURCE_BMSK                                                  0x8
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DETECT_SETTINGS_ONE_PFD_SOURCE_SHFT                                                    3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DETECT_SETTINGS_ONE_FD_MODE_BMSK                                                     0x4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DETECT_SETTINGS_ONE_FD_MODE_SHFT                                                       2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DETECT_SETTINGS_ONE_FD_ENABLE_MUX_BMSK                                               0x2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DETECT_SETTINGS_ONE_FD_ENABLE_MUX_SHFT                                                 1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DETECT_SETTINGS_ONE_FD_ENABLE_BMSK                                                   0x1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DETECT_SETTINGS_ONE_FD_ENABLE_SHFT                                                     0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DETECT_THRESH_ADDR                                                            (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x7c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DETECT_THRESH_OFFS                                                            (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x7c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DETECT_THRESH_RMSK                                                                  0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DETECT_THRESH_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DETECT_THRESH_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DETECT_THRESH_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DETECT_THRESH_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DETECT_THRESH_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DETECT_THRESH_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DETECT_THRESH_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DETECT_THRESH_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DETECT_THRESH_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DETECT_THRESH_FD_THRESH_BMSK                                                        0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DETECT_THRESH_FD_THRESH_SHFT                                                           0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DET_REFCLK_HIGH_ADDR                                                          (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x80)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DET_REFCLK_HIGH_OFFS                                                          (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x80)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DET_REFCLK_HIGH_RMSK                                                                 0x3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DET_REFCLK_HIGH_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DET_REFCLK_HIGH_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DET_REFCLK_HIGH_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DET_REFCLK_HIGH_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DET_REFCLK_HIGH_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DET_REFCLK_HIGH_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DET_REFCLK_HIGH_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DET_REFCLK_HIGH_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DET_REFCLK_HIGH_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DET_REFCLK_HIGH_FD_REF_HIGH_BMSK                                                     0x3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DET_REFCLK_HIGH_FD_REF_HIGH_SHFT                                                       0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DET_REFCLK_LOW_ADDR                                                           (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x84)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DET_REFCLK_LOW_OFFS                                                           (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x84)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DET_REFCLK_LOW_RMSK                                                                 0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DET_REFCLK_LOW_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DET_REFCLK_LOW_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DET_REFCLK_LOW_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DET_REFCLK_LOW_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DET_REFCLK_LOW_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DET_REFCLK_LOW_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DET_REFCLK_LOW_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DET_REFCLK_LOW_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DET_REFCLK_LOW_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DET_REFCLK_LOW_FD_REF_LOW_BMSK                                                      0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DET_REFCLK_LOW_FD_REF_LOW_SHFT                                                         0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DET_PLLCLK_HIGH_ADDR                                                          (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x88)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DET_PLLCLK_HIGH_OFFS                                                          (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x88)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DET_PLLCLK_HIGH_RMSK                                                                0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DET_PLLCLK_HIGH_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DET_PLLCLK_HIGH_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DET_PLLCLK_HIGH_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DET_PLLCLK_HIGH_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DET_PLLCLK_HIGH_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DET_PLLCLK_HIGH_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DET_PLLCLK_HIGH_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DET_PLLCLK_HIGH_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DET_PLLCLK_HIGH_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DET_PLLCLK_HIGH_FD_PLL_HIGH_BMSK                                                    0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DET_PLLCLK_HIGH_FD_PLL_HIGH_SHFT                                                       0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DET_PLLCLK_LOW_ADDR                                                           (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x8c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DET_PLLCLK_LOW_OFFS                                                           (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x8c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DET_PLLCLK_LOW_RMSK                                                                 0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DET_PLLCLK_LOW_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DET_PLLCLK_LOW_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DET_PLLCLK_LOW_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DET_PLLCLK_LOW_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DET_PLLCLK_LOW_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DET_PLLCLK_LOW_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DET_PLLCLK_LOW_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DET_PLLCLK_LOW_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DET_PLLCLK_LOW_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DET_PLLCLK_LOW_FD_PLL_LOW_BMSK                                                      0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_DET_PLLCLK_LOW_FD_PLL_LOW_SHFT                                                         0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_PFILT_ADDR                                                                         (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x90)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PFILT_OFFS                                                                         (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x90)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PFILT_RMSK                                                                               0x3f
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PFILT_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_PFILT_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PFILT_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_PFILT_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PFILT_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_PFILT_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PFILT_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_PFILT_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_PFILT_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PFILT_CM_PLL_PFILT_MUX_BMSK                                                              0x20
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PFILT_CM_PLL_PFILT_MUX_SHFT                                                                 5
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PFILT_CM_PLL_PFILT_BMSK                                                                  0x1f
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PFILT_CM_PLL_PFILT_SHFT                                                                     0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_IFILT_ADDR                                                                         (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x94)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_IFILT_OFFS                                                                         (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x94)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_IFILT_RMSK                                                                               0x3f
#define HWIO_DSI_0_PHY_DSIPHY_PLL_IFILT_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_IFILT_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_IFILT_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_IFILT_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_IFILT_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_IFILT_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_IFILT_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_IFILT_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_IFILT_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_IFILT_CM_PLL_IFILT_MUX_BMSK                                                              0x20
#define HWIO_DSI_0_PHY_DSIPHY_PLL_IFILT_CM_PLL_IFILT_MUX_SHFT                                                                 5
#define HWIO_DSI_0_PHY_DSIPHY_PLL_IFILT_CM_PLL_IFILT_BMSK                                                                  0x1f
#define HWIO_DSI_0_PHY_DSIPHY_PLL_IFILT_CM_PLL_IFILT_SHFT                                                                     0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_GAIN_ADDR                                                                      (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x98)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_GAIN_OFFS                                                                      (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x98)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_GAIN_RMSK                                                                            0x7f
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_GAIN_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_GAIN_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_GAIN_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_GAIN_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_GAIN_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_GAIN_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_GAIN_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_GAIN_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_GAIN_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_GAIN_CM_PLL_PROP_GAIN_BMSK                                                           0x78
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_GAIN_CM_PLL_PROP_GAIN_SHFT                                                              3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_GAIN_CM_PLL_INT_GAIN_BMSK                                                             0x7
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_GAIN_CM_PLL_INT_GAIN_SHFT                                                               0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_ICODE_LOW_ADDR                                                                     (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x9c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ICODE_LOW_OFFS                                                                     (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x9c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ICODE_LOW_RMSK                                                                           0x3f
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ICODE_LOW_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_ICODE_LOW_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ICODE_LOW_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_ICODE_LOW_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ICODE_LOW_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_ICODE_LOW_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ICODE_LOW_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_ICODE_LOW_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_ICODE_LOW_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ICODE_LOW_CM_PLL_ICODE_LOW_MUX_BMSK                                                      0x20
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ICODE_LOW_CM_PLL_ICODE_LOW_MUX_SHFT                                                         5
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ICODE_LOW_CM_PLL_ICODE_LOW_BMSK                                                          0x1f
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ICODE_LOW_CM_PLL_ICODE_LOW_SHFT                                                             0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_ICODE_HIGH_ADDR                                                                    (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0xa0)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ICODE_HIGH_OFFS                                                                    (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0xa0)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ICODE_HIGH_RMSK                                                                          0x5f
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ICODE_HIGH_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_ICODE_HIGH_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ICODE_HIGH_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_ICODE_HIGH_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ICODE_HIGH_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_ICODE_HIGH_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ICODE_HIGH_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_ICODE_HIGH_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_ICODE_HIGH_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ICODE_HIGH_CM_PLL_ICODE_HIGH_MUX_BMSK                                                    0x40
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ICODE_HIGH_CM_PLL_ICODE_HIGH_MUX_SHFT                                                       6
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ICODE_HIGH_CM_PLL_ICODE_HIGH_BMSK                                                        0x1f
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ICODE_HIGH_CM_PLL_ICODE_HIGH_SHFT                                                           0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_LOCKDET_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0xa4)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_LOCKDET_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0xa4)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_LOCKDET_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_LOCKDET_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_LOCKDET_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_LOCKDET_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_LOCKDET_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_LOCKDET_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_LOCKDET_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_LOCKDET_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_LOCKDET_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_LOCKDET_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_LOCKDET_CM_PLL_LOCKDET_BMSK                                                              0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_LOCKDET_CM_PLL_LOCKDET_SHFT                                                                 0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_OUTDIV_ADDR                                                                        (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0xa8)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_OUTDIV_OFFS                                                                        (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0xa8)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_OUTDIV_RMSK                                                                               0x7
#define HWIO_DSI_0_PHY_DSIPHY_PLL_OUTDIV_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_OUTDIV_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_OUTDIV_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_OUTDIV_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_OUTDIV_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_OUTDIV_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_OUTDIV_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_OUTDIV_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_OUTDIV_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_OUTDIV_CM_PLL_OUTDIV_MUX_BMSK                                                             0x4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_OUTDIV_CM_PLL_OUTDIV_MUX_SHFT                                                               2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_OUTDIV_CM_PLL_OUTDIV_BMSK                                                                 0x3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_OUTDIV_CM_PLL_OUTDIV_SHFT                                                                   0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_FASTLOCK_CONTROL_ADDR                                                              (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0xac)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FASTLOCK_CONTROL_OFFS                                                              (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0xac)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FASTLOCK_CONTROL_RMSK                                                                    0x3f
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FASTLOCK_CONTROL_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_FASTLOCK_CONTROL_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FASTLOCK_CONTROL_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_FASTLOCK_CONTROL_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FASTLOCK_CONTROL_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_FASTLOCK_CONTROL_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FASTLOCK_CONTROL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_FASTLOCK_CONTROL_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_FASTLOCK_CONTROL_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FASTLOCK_CONTROL_CM_PLL_FASTLOCK_EN_MUX_BMSK                                             0x20
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FASTLOCK_CONTROL_CM_PLL_FASTLOCK_EN_MUX_SHFT                                                5
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FASTLOCK_CONTROL_CM_PLL_FASTLOCK_EN_BMSK                                                 0x10
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FASTLOCK_CONTROL_CM_PLL_FASTLOCK_EN_SHFT                                                    4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FASTLOCK_CONTROL_CM_PLL_INT_GAIN_FASTLOCK_MUX_BMSK                                        0x8
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FASTLOCK_CONTROL_CM_PLL_INT_GAIN_FASTLOCK_MUX_SHFT                                          3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FASTLOCK_CONTROL_CM_PLL_INT_GAIN_FASTLOCK_BMSK                                            0x7
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FASTLOCK_CONTROL_CM_PLL_INT_GAIN_FASTLOCK_SHFT                                              0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_ONE_ADDR                                                         (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0xb0)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_ONE_OFFS                                                         (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0xb0)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_ONE_RMSK                                                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_ONE_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_ONE_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_ONE_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_ONE_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_ONE_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_ONE_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_ONE_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_ONE_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_ONE_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_ONE_PASS_RES_CODE_OUT_MUX_BMSK                                         0x80
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_ONE_PASS_RES_CODE_OUT_MUX_SHFT                                            7
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_ONE_PASS_RES_CODE_OUT_BMSK                                             0x78
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_ONE_PASS_RES_CODE_OUT_SHFT                                                3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_ONE_PASS_BAND_OUT_MUX_BMSK                                              0x4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_ONE_PASS_BAND_OUT_MUX_SHFT                                                2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_ONE_PASS_BAND_OUT_BMSK                                                  0x3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_ONE_PASS_BAND_OUT_SHFT                                                    0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_TWO_ADDR                                                         (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0xb4)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_TWO_OFFS                                                         (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0xb4)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_TWO_RMSK                                                                0x3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_TWO_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_TWO_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_TWO_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_TWO_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_TWO_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_TWO_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_TWO_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_TWO_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_TWO_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_TWO_PASS_LS_EN_OUT_MUX_BMSK                                             0x2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_TWO_PASS_LS_EN_OUT_MUX_SHFT                                               1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_TWO_PASS_LS_EN_OUT_BMSK                                                 0x1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_TWO_PASS_LS_EN_OUT_SHFT                                                   0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_CORE_OVERRIDE_ADDR                                                                 (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0xb8)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CORE_OVERRIDE_OFFS                                                                 (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0xb8)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CORE_OVERRIDE_RMSK                                                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CORE_OVERRIDE_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_CORE_OVERRIDE_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CORE_OVERRIDE_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_CORE_OVERRIDE_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CORE_OVERRIDE_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_CORE_OVERRIDE_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CORE_OVERRIDE_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_CORE_OVERRIDE_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_CORE_OVERRIDE_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CORE_OVERRIDE_UNLOCK_READY_MUX_BMSK                                                      0x80
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CORE_OVERRIDE_UNLOCK_READY_MUX_SHFT                                                         7
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CORE_OVERRIDE_UNLOCK_READY_BMSK                                                          0x40
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CORE_OVERRIDE_UNLOCK_READY_SHFT                                                             6
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CORE_OVERRIDE_PASS_PLL_READY_MUX_BMSK                                                    0x20
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CORE_OVERRIDE_PASS_PLL_READY_MUX_SHFT                                                       5
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CORE_OVERRIDE_PASS_PLL_READY_BMSK                                                        0x10
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CORE_OVERRIDE_PASS_PLL_READY_SHFT                                                           4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CORE_OVERRIDE_CORE_PLL_UNLOCK_MUX_BMSK                                                    0x8
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CORE_OVERRIDE_CORE_PLL_UNLOCK_MUX_SHFT                                                      3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CORE_OVERRIDE_CORE_PLL_UNLOCK_BMSK                                                        0x4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CORE_OVERRIDE_CORE_PLL_UNLOCK_SHFT                                                          2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CORE_OVERRIDE_CORE_READY_MUX_BMSK                                                         0x2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CORE_OVERRIDE_CORE_READY_MUX_SHFT                                                           1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CORE_OVERRIDE_CORE_READY_BMSK                                                             0x1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CORE_OVERRIDE_CORE_READY_SHFT                                                               0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_CORE_INPUT_OVERRIDE_ADDR                                                           (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0xbc)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CORE_INPUT_OVERRIDE_OFFS                                                           (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0xbc)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CORE_INPUT_OVERRIDE_RMSK                                                                 0x7f
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CORE_INPUT_OVERRIDE_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_CORE_INPUT_OVERRIDE_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CORE_INPUT_OVERRIDE_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_CORE_INPUT_OVERRIDE_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CORE_INPUT_OVERRIDE_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_CORE_INPUT_OVERRIDE_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CORE_INPUT_OVERRIDE_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_CORE_INPUT_OVERRIDE_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_CORE_INPUT_OVERRIDE_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CORE_INPUT_OVERRIDE_CORE_RESET_MUX_BMSK                                                  0x40
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CORE_INPUT_OVERRIDE_CORE_RESET_MUX_SHFT                                                     6
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CORE_INPUT_OVERRIDE_CORE_RESET_BMSK                                                      0x20
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CORE_INPUT_OVERRIDE_CORE_RESET_SHFT                                                         5
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CORE_INPUT_OVERRIDE_CORE_PLL_EN_FROM_RESET_BMSK                                          0x10
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CORE_INPUT_OVERRIDE_CORE_PLL_EN_FROM_RESET_SHFT                                             4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CORE_INPUT_OVERRIDE_CORE_PLL_EN_MUX_BMSK                                                  0x8
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CORE_INPUT_OVERRIDE_CORE_PLL_EN_MUX_SHFT                                                    3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CORE_INPUT_OVERRIDE_CORE_PLL_EN_BMSK                                                      0x4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CORE_INPUT_OVERRIDE_CORE_PLL_EN_SHFT                                                        2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CORE_INPUT_OVERRIDE_CORE_PLL_RATE_MUX_BMSK                                                0x2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CORE_INPUT_OVERRIDE_CORE_PLL_RATE_MUX_SHFT                                                  1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CORE_INPUT_OVERRIDE_CORE_PLL_RATE_BMSK                                                    0x1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CORE_INPUT_OVERRIDE_CORE_PLL_RATE_SHFT                                                      0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_RATE_CHANGE_ADDR                                                                   (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0xc0)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_RATE_CHANGE_OFFS                                                                   (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0xc0)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_RATE_CHANGE_RMSK                                                                         0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_RATE_CHANGE_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_RATE_CHANGE_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_RATE_CHANGE_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_RATE_CHANGE_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_RATE_CHANGE_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_RATE_CHANGE_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_RATE_CHANGE_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_RATE_CHANGE_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_RATE_CHANGE_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_RATE_CHANGE_PPM_UNLOCK_TIMER_LSB_BMSK                                                    0xfe
#define HWIO_DSI_0_PHY_DSIPHY_PLL_RATE_CHANGE_PPM_UNLOCK_TIMER_LSB_SHFT                                                       1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_RATE_CHANGE_PLL_RATE_CHANGE_BMSK                                                          0x1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_RATE_CHANGE_PLL_RATE_CHANGE_SHFT                                                            0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_ADDR                                                            (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0xc4)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_OFFS                                                            (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0xc4)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_RMSK                                                                  0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_PPM_UNLOCK_TIMER_SEL_BMSK                                             0x80
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_PPM_UNLOCK_TIMER_SEL_SHFT                                                7
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_PPM_UNLOCK_TIMER_MSB_BMSK                                             0x70
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_PPM_UNLOCK_TIMER_MSB_SHFT                                                4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_RATE_CHANGE_SETTLE_BMSK                                                0xf
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_RATE_CHANGE_SETTLE_SHFT                                                  0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_TWO_ADDR                                                        (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0xc8)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_TWO_OFFS                                                        (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0xc8)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_TWO_RMSK                                                              0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_TWO_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_TWO_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_TWO_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_TWO_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_TWO_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_TWO_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_TWO_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_TWO_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_TWO_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_TWO_PLL_EN_TO_RESET_TIME_BMSK                                         0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_TWO_PLL_EN_TO_RESET_TIME_SHFT                                            0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_DECIMAL_DIV_START_ADDR                                                             (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0xcc)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DECIMAL_DIV_START_OFFS                                                             (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0xcc)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DECIMAL_DIV_START_RMSK                                                                   0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DECIMAL_DIV_START_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_DECIMAL_DIV_START_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DECIMAL_DIV_START_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_DECIMAL_DIV_START_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DECIMAL_DIV_START_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_DECIMAL_DIV_START_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DECIMAL_DIV_START_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_DECIMAL_DIV_START_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_DECIMAL_DIV_START_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DECIMAL_DIV_START_PLL_DIV_DEC_START_BMSK                                                 0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DECIMAL_DIV_START_PLL_DIV_DEC_START_SHFT                                                    0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_ADDR                                                            (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0xd0)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_OFFS                                                            (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0xd0)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_RMSK                                                                  0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_PLL_DIV_FRAC_START_LOW_BMSK                                           0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_PLL_DIV_FRAC_START_LOW_SHFT                                              0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_ADDR                                                            (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0xd4)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_OFFS                                                            (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0xd4)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_RMSK                                                                  0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_PLL_DIV_FRAC_START_MID_BMSK                                           0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_PLL_DIV_FRAC_START_MID_SHFT                                              0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_ADDR                                                           (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0xd8)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_OFFS                                                           (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0xd8)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_RMSK                                                                  0x3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_PLL_DIV_FRAC_START_HIGH_BMSK                                          0x3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_PLL_DIV_FRAC_START_HIGH_SHFT                                            0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_DEC_FRAC_MUXES_ADDR                                                                (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0xdc)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DEC_FRAC_MUXES_OFFS                                                                (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0xdc)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DEC_FRAC_MUXES_RMSK                                                                       0xf
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DEC_FRAC_MUXES_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_DEC_FRAC_MUXES_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DEC_FRAC_MUXES_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_DEC_FRAC_MUXES_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DEC_FRAC_MUXES_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_DEC_FRAC_MUXES_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DEC_FRAC_MUXES_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_DEC_FRAC_MUXES_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_DEC_FRAC_MUXES_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DEC_FRAC_MUXES_PLL_DIV_FRAC_START_HIGH_MUX_BMSK                                           0x8
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DEC_FRAC_MUXES_PLL_DIV_FRAC_START_HIGH_MUX_SHFT                                             3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DEC_FRAC_MUXES_PLL_DIV_FRAC_START_MID_MUX_BMSK                                            0x4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DEC_FRAC_MUXES_PLL_DIV_FRAC_START_MID_MUX_SHFT                                              2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DEC_FRAC_MUXES_PLL_DIV_FRAC_START_LOW_MUX_BMSK                                            0x2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DEC_FRAC_MUXES_PLL_DIV_FRAC_START_LOW_MUX_SHFT                                              1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DEC_FRAC_MUXES_PLL_DIV_DEC_START_MUX_BMSK                                                 0x1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DEC_FRAC_MUXES_PLL_DIV_DEC_START_MUX_SHFT                                                   0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_DECIMAL_DIV_START_1_ADDR                                                           (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0xe0)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DECIMAL_DIV_START_1_OFFS                                                           (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0xe0)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DECIMAL_DIV_START_1_RMSK                                                                 0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DECIMAL_DIV_START_1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_DECIMAL_DIV_START_1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DECIMAL_DIV_START_1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_DECIMAL_DIV_START_1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DECIMAL_DIV_START_1_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_DECIMAL_DIV_START_1_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DECIMAL_DIV_START_1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_DECIMAL_DIV_START_1_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_DECIMAL_DIV_START_1_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DECIMAL_DIV_START_1_PLL_DIV_DEC_START_1_BMSK                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DECIMAL_DIV_START_1_PLL_DIV_DEC_START_1_SHFT                                                0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_1_ADDR                                                          (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0xe4)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_1_OFFS                                                          (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0xe4)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_1_RMSK                                                                0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_1_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_1_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_1_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_1_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_1_PLL_DIV_FRAC_START_LOW_1_BMSK                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_1_PLL_DIV_FRAC_START_LOW_1_SHFT                                          0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_1_ADDR                                                          (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0xe8)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_1_OFFS                                                          (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0xe8)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_1_RMSK                                                                0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_1_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_1_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_1_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_1_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_1_PLL_DIV_FRAC_START_MID_1_BMSK                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_1_PLL_DIV_FRAC_START_MID_1_SHFT                                          0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_1_ADDR                                                         (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0xec)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_1_OFFS                                                         (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0xec)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_1_RMSK                                                                0x3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_1_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_1_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_1_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_1_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_1_PLL_DIV_FRAC_START_HIGH_1_BMSK                                      0x3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_1_PLL_DIV_FRAC_START_HIGH_1_SHFT                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_DECIMAL_DIV_START_2_ADDR                                                           (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0xf0)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DECIMAL_DIV_START_2_OFFS                                                           (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0xf0)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DECIMAL_DIV_START_2_RMSK                                                                 0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DECIMAL_DIV_START_2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_DECIMAL_DIV_START_2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DECIMAL_DIV_START_2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_DECIMAL_DIV_START_2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DECIMAL_DIV_START_2_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_DECIMAL_DIV_START_2_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DECIMAL_DIV_START_2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_DECIMAL_DIV_START_2_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_DECIMAL_DIV_START_2_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DECIMAL_DIV_START_2_PLL_DIV_DEC_START_2_BMSK                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DECIMAL_DIV_START_2_PLL_DIV_DEC_START_2_SHFT                                                0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_2_ADDR                                                          (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0xf4)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_2_OFFS                                                          (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0xf4)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_2_RMSK                                                                0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_2_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_2_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_2_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_2_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_2_PLL_DIV_FRAC_START_LOW_2_BMSK                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_2_PLL_DIV_FRAC_START_LOW_2_SHFT                                          0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_2_ADDR                                                          (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0xf8)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_2_OFFS                                                          (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0xf8)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_2_RMSK                                                                0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_2_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_2_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_2_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_2_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_2_PLL_DIV_FRAC_START_MID_2_BMSK                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_2_PLL_DIV_FRAC_START_MID_2_SHFT                                          0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_2_ADDR                                                         (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0xfc)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_2_OFFS                                                         (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0xfc)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_2_RMSK                                                                0x3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_2_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_2_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_2_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_2_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_2_PLL_DIV_FRAC_START_HIGH_2_BMSK                                      0x3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_2_PLL_DIV_FRAC_START_HIGH_2_SHFT                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_MASH_CONTROL_ADDR                                                                  (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x100)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_MASH_CONTROL_OFFS                                                                  (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x100)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_MASH_CONTROL_RMSK                                                                         0x3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_MASH_CONTROL_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_MASH_CONTROL_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_MASH_CONTROL_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_MASH_CONTROL_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_MASH_CONTROL_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_MASH_CONTROL_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_MASH_CONTROL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_MASH_CONTROL_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_MASH_CONTROL_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_MASH_CONTROL_PLL_DIV_ORD_BMSK                                                             0x2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_MASH_CONTROL_PLL_DIV_ORD_SHFT                                                               1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_MASH_CONTROL_PLL_DIV_FFEN_BMSK                                                            0x1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_MASH_CONTROL_PLL_DIV_FFEN_SHFT                                                              0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_ADDR                                                              (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x104)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_OFFS                                                              (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x104)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_RMSK                                                                    0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_PLL_DIV_STEPSIZE_LOW_BMSK                                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_PLL_DIV_STEPSIZE_LOW_SHFT                                                  0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_ADDR                                                             (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x108)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_OFFS                                                             (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x108)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_RMSK                                                                   0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_PLL_DIV_STEPSIZE_HIGH_BMSK                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_PLL_DIV_STEPSIZE_HIGH_SHFT                                                0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_ADDR                                                               (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x10c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_OFFS                                                               (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x10c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_RMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_PLL_DIV_PER_LOW_BMSK                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_PLL_DIV_PER_LOW_SHFT                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_ADDR                                                              (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x110)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_OFFS                                                              (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x110)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_RMSK                                                                    0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_PLL_DIV_PER_HIGH_BMSK                                                   0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_PLL_DIV_PER_HIGH_SHFT                                                      0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_ADDR                                                                (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x114)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_OFFS                                                                (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x114)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_RMSK                                                                      0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_PLL_DIV_ADJPER_LOW_BMSK                                                   0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_PLL_DIV_ADJPER_LOW_SHFT                                                      0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_ADDR                                                               (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x118)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_OFFS                                                               (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x118)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_RMSK                                                                      0x3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_PLL_DIV_ADJPER_HIGH_BMSK                                                  0x3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_PLL_DIV_ADJPER_HIGH_SHFT                                                    0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_MUX_CONTROL_ADDR                                                               (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x11c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_MUX_CONTROL_OFFS                                                               (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x11c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_MUX_CONTROL_RMSK                                                                     0x3f
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_MUX_CONTROL_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_MUX_CONTROL_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_MUX_CONTROL_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_MUX_CONTROL_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_MUX_CONTROL_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_MUX_CONTROL_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_MUX_CONTROL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_MUX_CONTROL_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_MUX_CONTROL_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_MUX_CONTROL_PLL_DIV_ADJPER_HIGH_MUX_BMSK                                             0x20
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_MUX_CONTROL_PLL_DIV_ADJPER_HIGH_MUX_SHFT                                                5
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_MUX_CONTROL_PLL_DIV_ADJPER_LOW_MUX_BMSK                                              0x10
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_MUX_CONTROL_PLL_DIV_ADJPER_LOW_MUX_SHFT                                                 4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_MUX_CONTROL_PLL_DIV_PER_HIGH_MUX_BMSK                                                 0x8
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_MUX_CONTROL_PLL_DIV_PER_HIGH_MUX_SHFT                                                   3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_MUX_CONTROL_PLL_DIV_PER_LOW_MUX_BMSK                                                  0x4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_MUX_CONTROL_PLL_DIV_PER_LOW_MUX_SHFT                                                    2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_MUX_CONTROL_PLL_DIV_STEPSIZE_HIGH_MUX_BMSK                                            0x2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_MUX_CONTROL_PLL_DIV_STEPSIZE_HIGH_MUX_SHFT                                              1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_MUX_CONTROL_PLL_DIV_STEPSIZE_LOW_MUX_BMSK                                             0x1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_MUX_CONTROL_PLL_DIV_STEPSIZE_LOW_MUX_SHFT                                               0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_1_ADDR                                                            (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x120)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_1_OFFS                                                            (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x120)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_1_RMSK                                                                  0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_1_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_1_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_1_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_1_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_1_PLL_DIV_STEPSIZE_LOW_1_BMSK                                           0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_1_PLL_DIV_STEPSIZE_LOW_1_SHFT                                              0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_1_ADDR                                                           (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x124)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_1_OFFS                                                           (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x124)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_1_RMSK                                                                 0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_1_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_1_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_1_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_1_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_1_PLL_DIV_STEPSIZE_HIGH_1_BMSK                                         0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_1_PLL_DIV_STEPSIZE_HIGH_1_SHFT                                            0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_1_ADDR                                                             (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x128)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_1_OFFS                                                             (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x128)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_1_RMSK                                                                   0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_1_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_1_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_1_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_1_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_1_PLL_DIV_PER_LOW_1_BMSK                                                 0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_1_PLL_DIV_PER_LOW_1_SHFT                                                    0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_1_ADDR                                                            (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x12c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_1_OFFS                                                            (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x12c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_1_RMSK                                                                  0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_1_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_1_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_1_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_1_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_1_PLL_DIV_PER_HIGH_1_BMSK                                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_1_PLL_DIV_PER_HIGH_1_SHFT                                                  0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_1_ADDR                                                              (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x130)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_1_OFFS                                                              (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x130)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_1_RMSK                                                                    0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_1_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_1_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_1_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_1_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_1_PLL_DIV_ADJPER_LOW_1_BMSK                                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_1_PLL_DIV_ADJPER_LOW_1_SHFT                                                  0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_1_ADDR                                                             (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x134)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_1_OFFS                                                             (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x134)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_1_RMSK                                                                    0x3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_1_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_1_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_1_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_1_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_1_PLL_DIV_ADJPER_HIGH_1_BMSK                                              0x3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_1_PLL_DIV_ADJPER_HIGH_1_SHFT                                                0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_2_ADDR                                                            (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x138)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_2_OFFS                                                            (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x138)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_2_RMSK                                                                  0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_2_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_2_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_2_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_2_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_2_PLL_DIV_STEPSIZE_LOW_2_BMSK                                           0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_2_PLL_DIV_STEPSIZE_LOW_2_SHFT                                              0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_2_ADDR                                                           (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x13c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_2_OFFS                                                           (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x13c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_2_RMSK                                                                 0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_2_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_2_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_2_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_2_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_2_PLL_DIV_STEPSIZE_HIGH_2_BMSK                                         0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_2_PLL_DIV_STEPSIZE_HIGH_2_SHFT                                            0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_2_ADDR                                                             (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x140)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_2_OFFS                                                             (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x140)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_2_RMSK                                                                   0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_2_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_2_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_2_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_2_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_2_PLL_DIV_PER_LOW_2_BMSK                                                 0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_2_PLL_DIV_PER_LOW_2_SHFT                                                    0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_2_ADDR                                                            (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x144)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_2_OFFS                                                            (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x144)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_2_RMSK                                                                  0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_2_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_2_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_2_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_2_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_2_PLL_DIV_PER_HIGH_2_BMSK                                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_2_PLL_DIV_PER_HIGH_2_SHFT                                                  0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_2_ADDR                                                              (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x148)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_2_OFFS                                                              (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x148)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_2_RMSK                                                                    0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_2_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_2_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_2_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_2_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_2_PLL_DIV_ADJPER_LOW_2_BMSK                                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_2_PLL_DIV_ADJPER_LOW_2_SHFT                                                  0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_2_ADDR                                                             (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x14c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_2_OFFS                                                             (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x14c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_2_RMSK                                                                    0x3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_2_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_2_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_2_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_2_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_2_PLL_DIV_ADJPER_HIGH_2_BMSK                                              0x3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_2_PLL_DIV_ADJPER_HIGH_2_SHFT                                                0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_CONTROL_ADDR                                                                   (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x150)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_CONTROL_OFFS                                                                   (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x150)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_CONTROL_RMSK                                                                         0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_CONTROL_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_CONTROL_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_CONTROL_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_CONTROL_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_CONTROL_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_CONTROL_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_CONTROL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_CONTROL_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_CONTROL_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_CONTROL_SSCSTART_MUX_BMSK                                                            0x80
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_CONTROL_SSCSTART_MUX_SHFT                                                               7
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_CONTROL_SSCSTART_BMSK                                                                0x40
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_CONTROL_SSCSTART_SHFT                                                                   6
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_CONTROL_UPDATE_SSC_MUX_BMSK                                                          0x20
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_CONTROL_UPDATE_SSC_MUX_SHFT                                                             5
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_CONTROL_UPDATE_SSC_BMSK                                                              0x10
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_CONTROL_UPDATE_SSC_SHFT                                                                 4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_CONTROL_FREQ_UPDATE_MUX_BMSK                                                          0x8
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_CONTROL_FREQ_UPDATE_MUX_SHFT                                                            3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_CONTROL_FREQ_UPDATE_BMSK                                                              0x4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_CONTROL_FREQ_UPDATE_SHFT                                                                2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_CONTROL_SSCEN_BMSK                                                                    0x2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_CONTROL_SSCEN_SHFT                                                                      1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_CONTROL_SSCCENTER_BMSK                                                                0x1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SSC_CONTROL_SSCCENTER_SHFT                                                                  0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_OUTDIV_RATE_ADDR                                                               (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x154)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_OUTDIV_RATE_OFFS                                                               (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x154)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_OUTDIV_RATE_RMSK                                                                      0xf
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_OUTDIV_RATE_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_OUTDIV_RATE_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_OUTDIV_RATE_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_OUTDIV_RATE_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_OUTDIV_RATE_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_OUTDIV_RATE_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_OUTDIV_RATE_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_OUTDIV_RATE_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_OUTDIV_RATE_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_OUTDIV_RATE_PLL_OUTDIV_2_BMSK                                                         0xc
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_OUTDIV_RATE_PLL_OUTDIV_2_SHFT                                                           2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_OUTDIV_RATE_PLL_OUTDIV_1_BMSK                                                         0x3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_OUTDIV_RATE_PLL_OUTDIV_1_SHFT                                                           0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCKDET_RATE_1_ADDR                                                            (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x158)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCKDET_RATE_1_OFFS                                                            (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x158)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCKDET_RATE_1_RMSK                                                                  0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCKDET_RATE_1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCKDET_RATE_1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCKDET_RATE_1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCKDET_RATE_1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCKDET_RATE_1_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCKDET_RATE_1_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCKDET_RATE_1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCKDET_RATE_1_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCKDET_RATE_1_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCKDET_RATE_1_PLL_LOCKDET_1_BMSK                                                    0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCKDET_RATE_1_PLL_LOCKDET_1_SHFT                                                       0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCKDET_RATE_2_ADDR                                                            (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x15c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCKDET_RATE_2_OFFS                                                            (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x15c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCKDET_RATE_2_RMSK                                                                  0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCKDET_RATE_2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCKDET_RATE_2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCKDET_RATE_2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCKDET_RATE_2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCKDET_RATE_2_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCKDET_RATE_2_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCKDET_RATE_2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCKDET_RATE_2_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCKDET_RATE_2_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCKDET_RATE_2_PLL_LOCKDET_2_BMSK                                                    0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCKDET_RATE_2_PLL_LOCKDET_2_SHFT                                                       0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_PROP_GAIN_RATE_1_ADDR                                                          (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x160)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_PROP_GAIN_RATE_1_OFFS                                                          (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x160)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_PROP_GAIN_RATE_1_RMSK                                                                 0xf
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_PROP_GAIN_RATE_1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_PROP_GAIN_RATE_1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_PROP_GAIN_RATE_1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_PROP_GAIN_RATE_1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_PROP_GAIN_RATE_1_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_PROP_GAIN_RATE_1_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_PROP_GAIN_RATE_1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_PROP_GAIN_RATE_1_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_PROP_GAIN_RATE_1_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_PROP_GAIN_RATE_1_PLL_PROP_GAIN_1_BMSK                                                 0xf
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_PROP_GAIN_RATE_1_PLL_PROP_GAIN_1_SHFT                                                   0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_PROP_GAIN_RATE_2_ADDR                                                          (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x164)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_PROP_GAIN_RATE_2_OFFS                                                          (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x164)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_PROP_GAIN_RATE_2_RMSK                                                                 0xf
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_PROP_GAIN_RATE_2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_PROP_GAIN_RATE_2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_PROP_GAIN_RATE_2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_PROP_GAIN_RATE_2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_PROP_GAIN_RATE_2_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_PROP_GAIN_RATE_2_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_PROP_GAIN_RATE_2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_PROP_GAIN_RATE_2_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_PROP_GAIN_RATE_2_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_PROP_GAIN_RATE_2_PLL_PROP_GAIN_2_BMSK                                                 0xf
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_PROP_GAIN_RATE_2_PLL_PROP_GAIN_2_SHFT                                                   0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_BAND_SEL_RATE_1_ADDR                                                           (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x168)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_BAND_SEL_RATE_1_OFFS                                                           (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x168)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_BAND_SEL_RATE_1_RMSK                                                                 0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_BAND_SEL_RATE_1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_BAND_SEL_RATE_1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_BAND_SEL_RATE_1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_BAND_SEL_RATE_1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_BAND_SEL_RATE_1_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_BAND_SEL_RATE_1_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_BAND_SEL_RATE_1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_BAND_SEL_RATE_1_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_BAND_SEL_RATE_1_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_BAND_SEL_RATE_1_PLL_BAND_SEL_1_BMSK                                                  0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_BAND_SEL_RATE_1_PLL_BAND_SEL_1_SHFT                                                     0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_BAND_SEL_RATE_2_ADDR                                                           (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x16c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_BAND_SEL_RATE_2_OFFS                                                           (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x16c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_BAND_SEL_RATE_2_RMSK                                                                 0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_BAND_SEL_RATE_2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_BAND_SEL_RATE_2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_BAND_SEL_RATE_2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_BAND_SEL_RATE_2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_BAND_SEL_RATE_2_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_BAND_SEL_RATE_2_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_BAND_SEL_RATE_2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_BAND_SEL_RATE_2_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_BAND_SEL_RATE_2_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_BAND_SEL_RATE_2_PLL_BAND_SEL_2_BMSK                                                  0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_BAND_SEL_RATE_2_PLL_BAND_SEL_2_SHFT                                                     0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_1_ADDR                                                     (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x170)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_1_OFFS                                                     (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x170)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_1_RMSK                                                           0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_1_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_1_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_1_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_1_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_1_PLL_IFILT_1_BMSK                                               0xf8
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_1_PLL_IFILT_1_SHFT                                                  3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_1_PLL_INT_GAIN_1_BMSK                                             0x7
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_1_PLL_INT_GAIN_1_SHFT                                               0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_2_ADDR                                                     (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x174)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_2_OFFS                                                     (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x174)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_2_RMSK                                                           0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_2_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_2_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_2_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_2_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_2_PLL_IFILT_2_BMSK                                               0xf8
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_2_PLL_IFILT_2_SHFT                                                  3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_2_PLL_INT_GAIN_2_BMSK                                             0x7
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_2_PLL_INT_GAIN_2_SHFT                                               0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_1_ADDR                                                  (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x178)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_1_OFFS                                                  (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x178)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_1_RMSK                                                        0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_1_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_1_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_1_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_1_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_1_PLL_PFILT_1_BMSK                                            0xf8
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_1_PLL_PFILT_1_SHFT                                               3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_1_PLL_INT_GAIN_FASTLOCK_1_BMSK                                 0x7
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_1_PLL_INT_GAIN_FASTLOCK_1_SHFT                                   0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_2_ADDR                                                  (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x17c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_2_OFFS                                                  (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x17c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_2_RMSK                                                        0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_2_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_2_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_2_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_2_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_2_PLL_PFILT_2_BMSK                                            0xf8
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_2_PLL_PFILT_2_SHFT                                               3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_2_PLL_INT_GAIN_FASTLOCK_2_BMSK                                 0x7
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_2_PLL_INT_GAIN_FASTLOCK_2_SHFT                                   0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_FASTLOCK_EN_BAND_ADDR                                                          (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x180)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_FASTLOCK_EN_BAND_OFFS                                                          (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x180)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_FASTLOCK_EN_BAND_RMSK                                                                 0x3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_FASTLOCK_EN_BAND_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_FASTLOCK_EN_BAND_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_FASTLOCK_EN_BAND_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_FASTLOCK_EN_BAND_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_FASTLOCK_EN_BAND_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_FASTLOCK_EN_BAND_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_FASTLOCK_EN_BAND_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_FASTLOCK_EN_BAND_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_FASTLOCK_EN_BAND_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_FASTLOCK_EN_BAND_PLL_FASTLOCK_EN_2_BMSK                                               0x2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_FASTLOCK_EN_BAND_PLL_FASTLOCK_EN_2_SHFT                                                 1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_FASTLOCK_EN_BAND_PLL_FASTLOCK_EN_1_BMSK                                               0x1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_FASTLOCK_EN_BAND_PLL_FASTLOCK_EN_1_SHFT                                                 0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_MID_ADDR                                                      (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x184)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_MID_OFFS                                                      (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x184)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_MID_RMSK                                                            0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_MID_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_MID_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_MID_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_MID_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_MID_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_MID_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_MID_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_MID_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_MID_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_MID_FTUNE_CODE_MID_BMSK                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_MID_FTUNE_CODE_MID_SHFT                                                0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_HIGH_ADDR                                                     (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x188)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_HIGH_OFFS                                                     (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x188)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_HIGH_RMSK                                                           0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_HIGH_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_HIGH_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_HIGH_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_HIGH_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_HIGH_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_HIGH_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_HIGH_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_HIGH_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_HIGH_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_HIGH_FTUNE_CODE_HIGH_BMSK                                           0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_HIGH_FTUNE_CODE_HIGH_SHFT                                              0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_MUX_ADDR                                                      (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x18c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_MUX_OFFS                                                      (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x18c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_MUX_RMSK                                                             0x6
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_MUX_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_MUX_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_MUX_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_MUX_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_MUX_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_MUX_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_MUX_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_MUX_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_MUX_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_MUX_FTUNE_CODE_HIGH_MUX_BMSK                                         0x4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_MUX_FTUNE_CODE_HIGH_MUX_SHFT                                           2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_MUX_FTUNE_CODE_MID_MUX_BMSK                                          0x2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_MUX_FTUNE_CODE_MID_MUX_SHFT                                            1

#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCK_OVERRIDE_ADDR                                                             (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x190)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCK_OVERRIDE_OFFS                                                             (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x190)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCK_OVERRIDE_RMSK                                                                   0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCK_OVERRIDE_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCK_OVERRIDE_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCK_OVERRIDE_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCK_OVERRIDE_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCK_OVERRIDE_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCK_OVERRIDE_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCK_OVERRIDE_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCK_OVERRIDE_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCK_OVERRIDE_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCK_OVERRIDE_STICKY_LOCK_BMSK                                                       0x80
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCK_OVERRIDE_STICKY_LOCK_SHFT                                                          7
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCK_OVERRIDE_CM_PLL_LOCK_MUX_BMSK                                                   0x40
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCK_OVERRIDE_CM_PLL_LOCK_MUX_SHFT                                                      6
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCK_OVERRIDE_CM_PLL_LOCK_BMSK                                                       0x20
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCK_OVERRIDE_CM_PLL_LOCK_SHFT                                                          5
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCK_OVERRIDE_PLL_LOCK_SELECT_BMSK                                                   0x10
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCK_OVERRIDE_PLL_LOCK_SELECT_SHFT                                                      4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCK_OVERRIDE_PLL_RELOCK_MUX_BMSK                                                     0x8
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCK_OVERRIDE_PLL_RELOCK_MUX_SHFT                                                       3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCK_OVERRIDE_PLL_RELOCK_BMSK                                                         0x4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCK_OVERRIDE_PLL_RELOCK_SHFT                                                           2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCK_OVERRIDE_CM_PLL_LOCKOUT_OUT_MUX_BMSK                                             0x2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCK_OVERRIDE_CM_PLL_LOCKOUT_OUT_MUX_SHFT                                               1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCK_OVERRIDE_CM_PLL_LOCKOUT_OUT_BMSK                                                 0x1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCK_OVERRIDE_CM_PLL_LOCKOUT_OUT_SHFT                                                   0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCK_DELAY_ADDR                                                                (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x194)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCK_DELAY_OFFS                                                                (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x194)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCK_DELAY_RMSK                                                                      0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCK_DELAY_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCK_DELAY_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCK_DELAY_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCK_DELAY_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCK_DELAY_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCK_DELAY_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCK_DELAY_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCK_DELAY_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCK_DELAY_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCK_DELAY_LOCK_DELAY_BMSK                                                           0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCK_DELAY_LOCK_DELAY_SHFT                                                              0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCK_MIN_DELAY_ADDR                                                            (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x198)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCK_MIN_DELAY_OFFS                                                            (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x198)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCK_MIN_DELAY_RMSK                                                                  0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCK_MIN_DELAY_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCK_MIN_DELAY_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCK_MIN_DELAY_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCK_MIN_DELAY_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCK_MIN_DELAY_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCK_MIN_DELAY_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCK_MIN_DELAY_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCK_MIN_DELAY_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCK_MIN_DELAY_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCK_MIN_DELAY_LOCK_MIN_DLY_BMSK                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_LOCK_MIN_DELAY_LOCK_MIN_DLY_SHFT                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_ADDR                                                               (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x19c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_OFFS                                                               (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x19c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_RMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_CM_OSCBIAS_ADJ_BMSK                                                      0xe0
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_CM_OSCBIAS_ADJ_SHFT                                                         5
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_CM_OSCCAP_EN_BMSK                                                        0x18
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_CM_OSCCAP_EN_SHFT                                                           3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_CM_OSCBIAS_ADJ_ADDITIONAL_BMSK                                            0x4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_CM_OSCBIAS_ADJ_ADDITIONAL_SHFT                                              2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_INVERT_DSMCLK_BMSK                                                        0x2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_INVERT_DSMCLK_SHFT                                                          1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_INVERT_FRACNCLK_BMSK                                                      0x1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_INVERT_FRACNCLK_SHFT                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_AND_JPC_OVERRIDES_ADDR                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x1a0)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_AND_JPC_OVERRIDES_OFFS                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x1a0)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_AND_JPC_OVERRIDES_RMSK                                                              0xf
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_AND_JPC_OVERRIDES_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_AND_JPC_OVERRIDES_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_AND_JPC_OVERRIDES_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_AND_JPC_OVERRIDES_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_AND_JPC_OVERRIDES_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_AND_JPC_OVERRIDES_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_AND_JPC_OVERRIDES_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_AND_JPC_OVERRIDES_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_AND_JPC_OVERRIDES_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_3_BMSK                                             0x8
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_3_SHFT                                               3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_2_BMSK                                             0x4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_2_SHFT                                               2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_1_BMSK                                             0x2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_1_SHFT                                               1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_0_BMSK                                             0x1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_0_SHFT                                               0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_BIAS_CONTROL_1_ADDR                                                                (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x1a4)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BIAS_CONTROL_1_OFFS                                                                (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x1a4)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BIAS_CONTROL_1_RMSK                                                                      0x7f
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BIAS_CONTROL_1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_BIAS_CONTROL_1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BIAS_CONTROL_1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_BIAS_CONTROL_1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BIAS_CONTROL_1_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_BIAS_CONTROL_1_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BIAS_CONTROL_1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_BIAS_CONTROL_1_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_BIAS_CONTROL_1_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BIAS_CONTROL_1_CM_BIAS_IE_CTRL_BMSK                                                      0x7e
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BIAS_CONTROL_1_CM_BIAS_IE_CTRL_SHFT                                                         1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BIAS_CONTROL_1_CM_BIAS_SEL_BMSK                                                           0x1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BIAS_CONTROL_1_CM_BIAS_SEL_SHFT                                                             0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_BIAS_CONTROL_2_ADDR                                                                (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x1a8)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BIAS_CONTROL_2_OFFS                                                                (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x1a8)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BIAS_CONTROL_2_RMSK                                                                      0x3f
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BIAS_CONTROL_2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_BIAS_CONTROL_2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BIAS_CONTROL_2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_BIAS_CONTROL_2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BIAS_CONTROL_2_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_BIAS_CONTROL_2_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BIAS_CONTROL_2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_BIAS_CONTROL_2_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_BIAS_CONTROL_2_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BIAS_CONTROL_2_CM_BIAS_IP_CTRL_BMSK                                                      0x3f
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BIAS_CONTROL_2_CM_BIAS_IP_CTRL_SHFT                                                         0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_ALOG_OBSV_BUS_CTRL_1_ADDR                                                          (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x1ac)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ALOG_OBSV_BUS_CTRL_1_OFFS                                                          (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x1ac)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ALOG_OBSV_BUS_CTRL_1_RMSK                                                                0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ALOG_OBSV_BUS_CTRL_1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_ALOG_OBSV_BUS_CTRL_1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ALOG_OBSV_BUS_CTRL_1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_ALOG_OBSV_BUS_CTRL_1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ALOG_OBSV_BUS_CTRL_1_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_ALOG_OBSV_BUS_CTRL_1_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ALOG_OBSV_BUS_CTRL_1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_ALOG_OBSV_BUS_CTRL_1_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_ALOG_OBSV_BUS_CTRL_1_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ALOG_OBSV_BUS_CTRL_1_ALOG_OBSV_BUS_CTRL_1_SEL_BMSK                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ALOG_OBSV_BUS_CTRL_1_ALOG_OBSV_BUS_CTRL_1_SEL_SHFT                                          0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_COMMON_STATUS_ONE_ADDR                                                             (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x1b0)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_COMMON_STATUS_ONE_OFFS                                                             (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x1b0)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_COMMON_STATUS_ONE_RMSK                                                                   0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_COMMON_STATUS_ONE_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_COMMON_STATUS_ONE_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_COMMON_STATUS_ONE_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_COMMON_STATUS_ONE_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_COMMON_STATUS_ONE_UNLOCKED_STATUS_BMSK                                                   0x80
#define HWIO_DSI_0_PHY_DSIPHY_PLL_COMMON_STATUS_ONE_UNLOCKED_STATUS_SHFT                                                      7
#define HWIO_DSI_0_PHY_DSIPHY_PLL_COMMON_STATUS_ONE_PLL_PWRDN_STATUS_BMSK                                                  0x40
#define HWIO_DSI_0_PHY_DSIPHY_PLL_COMMON_STATUS_ONE_PLL_PWRDN_STATUS_SHFT                                                     6
#define HWIO_DSI_0_PHY_DSIPHY_PLL_COMMON_STATUS_ONE_PLL_RST_STATUS_BMSK                                                    0x20
#define HWIO_DSI_0_PHY_DSIPHY_PLL_COMMON_STATUS_ONE_PLL_RST_STATUS_SHFT                                                       5
#define HWIO_DSI_0_PHY_DSIPHY_PLL_COMMON_STATUS_ONE_PLL_LOCKOUT_STATUS_BMSK                                                0x10
#define HWIO_DSI_0_PHY_DSIPHY_PLL_COMMON_STATUS_ONE_PLL_LOCKOUT_STATUS_SHFT                                                   4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_COMMON_STATUS_ONE_CORE_PLL_RATE_STATUS_BMSK                                               0xc
#define HWIO_DSI_0_PHY_DSIPHY_PLL_COMMON_STATUS_ONE_CORE_PLL_RATE_STATUS_SHFT                                                 2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_COMMON_STATUS_ONE_CORE_PLL_EN_STATUS_BMSK                                                 0x2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_COMMON_STATUS_ONE_CORE_PLL_EN_STATUS_SHFT                                                   1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_COMMON_STATUS_ONE_CORE_READY_STATUS_BMSK                                                  0x1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_COMMON_STATUS_ONE_CORE_READY_STATUS_SHFT                                                    0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_COMMON_STATUS_TWO_ADDR                                                             (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x1b4)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_COMMON_STATUS_TWO_OFFS                                                             (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x1b4)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_COMMON_STATUS_TWO_RMSK                                                                   0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_COMMON_STATUS_TWO_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_COMMON_STATUS_TWO_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_COMMON_STATUS_TWO_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_COMMON_STATUS_TWO_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_COMMON_STATUS_TWO_PSM_PWR_STATE_INT_BMSK                                                 0xe0
#define HWIO_DSI_0_PHY_DSIPHY_PLL_COMMON_STATUS_TWO_PSM_PWR_STATE_INT_SHFT                                                    5
#define HWIO_DSI_0_PHY_DSIPHY_PLL_COMMON_STATUS_TWO_CALIBRATION_CNT_BMSK                                                   0x18
#define HWIO_DSI_0_PHY_DSIPHY_PLL_COMMON_STATUS_TWO_CALIBRATION_CNT_SHFT                                                      3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_COMMON_STATUS_TWO_PLL_PWRDN_EXT_BMSK                                                      0x4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_COMMON_STATUS_TWO_PLL_PWRDN_EXT_SHFT                                                        2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_COMMON_STATUS_TWO_FD_LOCK_STATUS_BMSK                                                     0x2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_COMMON_STATUS_TWO_FD_LOCK_STATUS_SHFT                                                       1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_COMMON_STATUS_TWO_BAND_SEL_CAL_LOCKED_STATUS_BMSK                                         0x1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_COMMON_STATUS_TWO_BAND_SEL_CAL_LOCKED_STATUS_SHFT                                           0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_ADDR                                                                  (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x1b8)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_OFFS                                                                  (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x1b8)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_RMSK                                                                        0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_CALIBRATED_BAND_SEL_BMSK                                                    0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_BAND_SEL_CAL_CALIBRATED_BAND_SEL_SHFT                                                       0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_ICODE_ACCUM_STATUS_LOW_ADDR                                                        (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x1bc)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ICODE_ACCUM_STATUS_LOW_OFFS                                                        (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x1bc)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ICODE_ACCUM_STATUS_LOW_RMSK                                                              0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ICODE_ACCUM_STATUS_LOW_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_ICODE_ACCUM_STATUS_LOW_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ICODE_ACCUM_STATUS_LOW_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_ICODE_ACCUM_STATUS_LOW_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ICODE_ACCUM_STATUS_LOW_FTUNE_CODE_STATUS_7_0_BMSK                                        0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ICODE_ACCUM_STATUS_LOW_FTUNE_CODE_STATUS_7_0_SHFT                                           0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_ICODE_ACCUM_STATUS_HIGH_ADDR                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x1c0)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ICODE_ACCUM_STATUS_HIGH_OFFS                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x1c0)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ICODE_ACCUM_STATUS_HIGH_RMSK                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ICODE_ACCUM_STATUS_HIGH_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_ICODE_ACCUM_STATUS_HIGH_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ICODE_ACCUM_STATUS_HIGH_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_ICODE_ACCUM_STATUS_HIGH_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ICODE_ACCUM_STATUS_HIGH_FTUNE_CODE_STATUS_15_8_BMSK                                      0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ICODE_ACCUM_STATUS_HIGH_FTUNE_CODE_STATUS_15_8_SHFT                                         0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_FD_OUT_LOW_ADDR                                                                    (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x1c4)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FD_OUT_LOW_OFFS                                                                    (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x1c4)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FD_OUT_LOW_RMSK                                                                          0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FD_OUT_LOW_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_FD_OUT_LOW_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FD_OUT_LOW_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_FD_OUT_LOW_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FD_OUT_LOW_FD_OUT_7_0_BMSK                                                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FD_OUT_LOW_FD_OUT_7_0_SHFT                                                                  0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_FD_OUT_HIGH_ADDR                                                                   (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x1c8)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FD_OUT_HIGH_OFFS                                                                   (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x1c8)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FD_OUT_HIGH_RMSK                                                                         0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FD_OUT_HIGH_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_FD_OUT_HIGH_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FD_OUT_HIGH_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_FD_OUT_HIGH_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FD_OUT_HIGH_FD_OUT_15_8_BMSK                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_FD_OUT_HIGH_FD_OUT_15_8_SHFT                                                                0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_ALOG_OBSV_BUS_STATUS_1_ADDR                                                        (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x1cc)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ALOG_OBSV_BUS_STATUS_1_OFFS                                                        (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x1cc)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ALOG_OBSV_BUS_STATUS_1_RMSK                                                              0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ALOG_OBSV_BUS_STATUS_1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_ALOG_OBSV_BUS_STATUS_1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ALOG_OBSV_BUS_STATUS_1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_ALOG_OBSV_BUS_STATUS_1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ALOG_OBSV_BUS_STATUS_1_ALOG_OBSV_BUS_STATUS_1_BMSK                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ALOG_OBSV_BUS_STATUS_1_ALOG_OBSV_BUS_STATUS_1_SHFT                                          0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_MISC_CONFIG_ADDR                                                               (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x1d0)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_MISC_CONFIG_OFFS                                                               (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x1d0)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_MISC_CONFIG_RMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_MISC_CONFIG_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_MISC_CONFIG_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_MISC_CONFIG_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_MISC_CONFIG_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_MISC_CONFIG_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_MISC_CONFIG_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_MISC_CONFIG_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_MISC_CONFIG_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_MISC_CONFIG_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_MISC_CONFIG_DBCLK_BUS_SELECT_BMSK                                                    0xc0
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_MISC_CONFIG_DBCLK_BUS_SELECT_SHFT                                                       6
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_MISC_CONFIG_TDC_CAL_EN_OVRD_MUX_BMSK                                                 0x20
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_MISC_CONFIG_TDC_CAL_EN_OVRD_MUX_SHFT                                                    5
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_MISC_CONFIG_TDC_CAL_EN_OVRD_BMSK                                                     0x10
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_MISC_CONFIG_TDC_CAL_EN_OVRD_SHFT                                                        4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_MISC_CONFIG_TDC_NUM_ACC_BMSK                                                          0xc
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_MISC_CONFIG_TDC_NUM_ACC_SHFT                                                            2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_MISC_CONFIG_REF_TDC_CAL_EN_BMSK                                                       0x2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_MISC_CONFIG_REF_TDC_CAL_EN_SHFT                                                         1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_MISC_CONFIG_TDC_ICODE_PRECAL_EN_BMSK                                                  0x1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_MISC_CONFIG_TDC_ICODE_PRECAL_EN_SHFT                                                    0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG1_ADDR                                                          (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x1d4)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG1_OFFS                                                          (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x1d4)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG1_RMSK                                                                0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG1_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG1_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG1_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG1_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG1_INITIAL_WAIT_COUNT_BMSK                                             0xe0
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG1_INITIAL_WAIT_COUNT_SHFT                                                5
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG1_REF_TDC_UP_DN_SEL_BMSK                                              0x10
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG1_REF_TDC_UP_DN_SEL_SHFT                                                 4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG1_RSM_REF_FB_SEL_BMSK                                                  0x8
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG1_RSM_REF_FB_SEL_SHFT                                                    3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG1_INITIAL_CAL_GAIN_BMSK                                                0x6
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG1_INITIAL_CAL_GAIN_SHFT                                                  1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG1_FRAC_TDC_CAL_ENABLE_BMSK                                             0x1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG1_FRAC_TDC_CAL_ENABLE_SHFT                                               0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG2_ADDR                                                          (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x1d8)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG2_OFFS                                                          (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x1d8)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG2_RMSK                                                                0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG2_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG2_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG2_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG2_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG2_TDC_1STEP_BMSK                                                      0x80
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG2_TDC_1STEP_SHFT                                                         7
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG2_TDC_CAL_REF_FB_SEL_BMSK                                             0x40
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG2_TDC_CAL_REF_FB_SEL_SHFT                                                6
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG2_MEASURE_ACQ_TIME_BMSK                                               0x30
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG2_MEASURE_ACQ_TIME_SHFT                                                  4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG2_WAIT_IN_UPDATE_TIME_BMSK                                             0xf
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG2_WAIT_IN_UPDATE_TIME_SHFT                                               0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_TOL_CODE0_ADDR                                                                 (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x1dc)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_TOL_CODE0_OFFS                                                                 (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x1dc)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_TOL_CODE0_RMSK                                                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_TOL_CODE0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_TOL_CODE0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_TOL_CODE0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_TOL_CODE0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_TOL_CODE0_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_TOL_CODE0_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_TOL_CODE0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_TOL_CODE0_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_TOL_CODE0_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_TOL_CODE0_TDC_TOL_7_0_BMSK                                                           0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_TOL_CODE0_TDC_TOL_7_0_SHFT                                                              0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_TOL_CODE1_ADDR                                                                 (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x1e0)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_TOL_CODE1_OFFS                                                                 (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x1e0)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_TOL_CODE1_RMSK                                                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_TOL_CODE1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_TOL_CODE1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_TOL_CODE1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_TOL_CODE1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_TOL_CODE1_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_TOL_CODE1_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_TOL_CODE1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_TOL_CODE1_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_TOL_CODE1_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_TOL_CODE1_TDC_CAL_LIMIT_MODE_BMSK                                                    0x80
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_TOL_CODE1_TDC_CAL_LIMIT_MODE_SHFT                                                       7
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_TOL_CODE1_TDC_CAL_LIMIT_BMSK                                                         0x7c
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_TOL_CODE1_TDC_CAL_LIMIT_SHFT                                                            2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_TOL_CODE1_TDC_TOL_9_8_BMSK                                                            0x3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_TOL_CODE1_TDC_TOL_9_8_SHFT                                                              0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_INIT_CODE0_ADDR                                                                (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x1e4)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_INIT_CODE0_OFFS                                                                (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x1e4)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_INIT_CODE0_RMSK                                                                      0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_INIT_CODE0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_INIT_CODE0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_INIT_CODE0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_INIT_CODE0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_INIT_CODE0_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_INIT_CODE0_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_INIT_CODE0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_INIT_CODE0_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_INIT_CODE0_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_INIT_CODE0_TDC_INIT_CODE_7_0_BMSK                                                    0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_INIT_CODE0_TDC_INIT_CODE_7_0_SHFT                                                       0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_INIT_CODE1_ADDR                                                                (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x1e8)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_INIT_CODE1_OFFS                                                                (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x1e8)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_INIT_CODE1_RMSK                                                                       0x3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_INIT_CODE1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_INIT_CODE1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_INIT_CODE1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_INIT_CODE1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_INIT_CODE1_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_INIT_CODE1_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_INIT_CODE1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_INIT_CODE1_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_INIT_CODE1_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_INIT_CODE1_TDC_INIT_CODE_9_8_BMSK                                                     0x3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_INIT_CODE1_TDC_INIT_CODE_9_8_SHFT                                                       0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SW_RESET_ADDR                                                                      (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x1ec)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SW_RESET_OFFS                                                                      (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x1ec)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SW_RESET_RMSK                                                                             0x7
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SW_RESET_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SW_RESET_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SW_RESET_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SW_RESET_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SW_RESET_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SW_RESET_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SW_RESET_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_SW_RESET_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_SW_RESET_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SW_RESET_ENABLE_HISTORY_LOG_OVF_BMSK                                                      0x4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SW_RESET_ENABLE_HISTORY_LOG_OVF_SHFT                                                        2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SW_RESET_BYPASS_REF_TDC_CAL_BMSK                                                          0x2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SW_RESET_BYPASS_REF_TDC_CAL_SHFT                                                            1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SW_RESET_SW_RESET_BMSK                                                                    0x1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SW_RESET_SW_RESET_SHFT                                                                      0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG3_ADDR                                                          (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x1f0)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG3_OFFS                                                          (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x1f0)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG3_RMSK                                                                0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG3_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG3_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG3_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG3_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG3_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG3_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG3_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG3_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG3_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG3_TDC_STALL_UPDATE_BMSK                                               0xe0
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG3_TDC_STALL_UPDATE_SHFT                                                  5
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG3_DLF_RST_BMSK                                                        0x10
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG3_DLF_RST_SHFT                                                           4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG3_REF_TDC_CAL_WAIT_COUNT_BMSK                                          0xf
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG3_REF_TDC_CAL_WAIT_COUNT_SHFT                                            0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_LOCKTIME0_ADDR                                                                     (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x1f4)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_LOCKTIME0_OFFS                                                                     (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x1f4)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_LOCKTIME0_RMSK                                                                           0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_LOCKTIME0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_LOCKTIME0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_LOCKTIME0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_LOCKTIME0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_LOCKTIME0_LOCKTIME_7_0_BMSK                                                              0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_LOCKTIME0_LOCKTIME_7_0_SHFT                                                                 0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_LOCKTIME1_ADDR                                                                     (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x1f8)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_LOCKTIME1_OFFS                                                                     (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x1f8)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_LOCKTIME1_RMSK                                                                           0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_LOCKTIME1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_LOCKTIME1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_LOCKTIME1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_LOCKTIME1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_LOCKTIME1_LOCKTIME_15_8_BMSK                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_LOCKTIME1_LOCKTIME_15_8_SHFT                                                                0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_DEBUG_BUS_SEL_ADDR                                                                 (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x1fc)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DEBUG_BUS_SEL_OFFS                                                                 (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x1fc)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DEBUG_BUS_SEL_RMSK                                                                        0xf
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DEBUG_BUS_SEL_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_DEBUG_BUS_SEL_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DEBUG_BUS_SEL_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_DEBUG_BUS_SEL_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DEBUG_BUS_SEL_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_DEBUG_BUS_SEL_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DEBUG_BUS_SEL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_DEBUG_BUS_SEL_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_DEBUG_BUS_SEL_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DEBUG_BUS_SEL_DEBUG_BUS_SEL_BMSK                                                          0xf
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DEBUG_BUS_SEL_DEBUG_BUS_SEL_SHFT                                                            0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_DEBUG_BUS0_ADDR                                                                    (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x200)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DEBUG_BUS0_OFFS                                                                    (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x200)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DEBUG_BUS0_RMSK                                                                          0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DEBUG_BUS0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_DEBUG_BUS0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DEBUG_BUS0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_DEBUG_BUS0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DEBUG_BUS0_DEBUG_BUS_7_0_BMSK                                                            0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DEBUG_BUS0_DEBUG_BUS_7_0_SHFT                                                               0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_DEBUG_BUS1_ADDR                                                                    (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x204)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DEBUG_BUS1_OFFS                                                                    (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x204)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DEBUG_BUS1_RMSK                                                                          0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DEBUG_BUS1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_DEBUG_BUS1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DEBUG_BUS1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_DEBUG_BUS1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DEBUG_BUS1_DEBUG_BUS_15_8_BMSK                                                           0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DEBUG_BUS1_DEBUG_BUS_15_8_SHFT                                                              0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_DEBUG_BUS2_ADDR                                                                    (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x208)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DEBUG_BUS2_OFFS                                                                    (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x208)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DEBUG_BUS2_RMSK                                                                          0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DEBUG_BUS2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_DEBUG_BUS2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DEBUG_BUS2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_DEBUG_BUS2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DEBUG_BUS2_DEBUG_BUS_23_16_BMSK                                                          0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DEBUG_BUS2_DEBUG_BUS_23_16_SHFT                                                             0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_DEBUG_BUS3_ADDR                                                                    (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x20c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DEBUG_BUS3_OFFS                                                                    (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x20c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DEBUG_BUS3_RMSK                                                                          0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DEBUG_BUS3_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_DEBUG_BUS3_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DEBUG_BUS3_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_DEBUG_BUS3_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DEBUG_BUS3_DEBUG_BUS_31_24_BMSK                                                          0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_DEBUG_BUS3_DEBUG_BUS_31_24_SHFT                                                             0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_FLL_CONTROL_OVERRIDES_ADDR                                                  (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x210)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_FLL_CONTROL_OVERRIDES_OFFS                                                  (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x210)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_FLL_CONTROL_OVERRIDES_RMSK                                                        0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_FLL_CONTROL_OVERRIDES_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_FLL_CONTROL_OVERRIDES_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_FLL_CONTROL_OVERRIDES_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_FLL_CONTROL_OVERRIDES_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_FLL_CONTROL_OVERRIDES_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_FLL_CONTROL_OVERRIDES_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_FLL_CONTROL_OVERRIDES_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_FLL_CONTROL_OVERRIDES_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_FLL_CONTROL_OVERRIDES_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_FLL_CONTROL_OVERRIDES_ENABLE_ANALOG_FILTER_PRE_LOCK_DETECTION_BMSK                0x80
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_FLL_CONTROL_OVERRIDES_ENABLE_ANALOG_FILTER_PRE_LOCK_DETECTION_SHFT                   7
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_FLL_CONTROL_OVERRIDES_FLL_MODE_JPC_MUX_BMSK                                       0x40
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_FLL_CONTROL_OVERRIDES_FLL_MODE_JPC_MUX_SHFT                                          6
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_FLL_CONTROL_OVERRIDES_FLL_DIV_RST_MUX_BMSK                                        0x20
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_FLL_CONTROL_OVERRIDES_FLL_DIV_RST_MUX_SHFT                                           5
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_FLL_CONTROL_OVERRIDES_FLL_PFD_TDC_RST_MUX_BMSK                                    0x10
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_FLL_CONTROL_OVERRIDES_FLL_PFD_TDC_RST_MUX_SHFT                                       4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_FLL_CONTROL_OVERRIDES_HYBRID_MODE_MUX_BMSK                                         0x8
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_FLL_CONTROL_OVERRIDES_HYBRID_MODE_MUX_SHFT                                           3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_FLL_CONTROL_OVERRIDES_FLL_MODE_JPC_BMSK                                            0x4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_FLL_CONTROL_OVERRIDES_FLL_MODE_JPC_SHFT                                              2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_FLL_CONTROL_OVERRIDES_FLL_DIV_RST_BMSK                                             0x2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_FLL_CONTROL_OVERRIDES_FLL_DIV_RST_SHFT                                               1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_FLL_CONTROL_OVERRIDES_FLL_PFD_TDC_RST_BMSK                                         0x1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_FLL_CONTROL_OVERRIDES_FLL_PFD_TDC_RST_SHFT                                           0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_CONFIG_ADDR                                                                    (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x214)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_CONFIG_OFFS                                                                    (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x214)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_CONFIG_RMSK                                                                          0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_CONFIG_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_CONFIG_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_CONFIG_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_CONFIG_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_CONFIG_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_CONFIG_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_CONFIG_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_CONFIG_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_CONFIG_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_CONFIG_VCO_CONFIG_BMSK                                                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_CONFIG_VCO_CONFIG_SHFT                                                                  0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_CAL_CODE1_MODE0_STATUS_ADDR                                                    (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x218)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_CAL_CODE1_MODE0_STATUS_OFFS                                                    (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x218)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_CAL_CODE1_MODE0_STATUS_RMSK                                                          0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_CAL_CODE1_MODE0_STATUS_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_CAL_CODE1_MODE0_STATUS_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_CAL_CODE1_MODE0_STATUS_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_CAL_CODE1_MODE0_STATUS_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_CAL_CODE1_MODE0_STATUS_PSM_VCOCAL_CODE_MODE0_7_0_BMSK                                0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_CAL_CODE1_MODE0_STATUS_PSM_VCOCAL_CODE_MODE0_7_0_SHFT                                   0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_CAL_CODE1_MODE1_STATUS_ADDR                                                    (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x21c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_CAL_CODE1_MODE1_STATUS_OFFS                                                    (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x21c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_CAL_CODE1_MODE1_STATUS_RMSK                                                          0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_CAL_CODE1_MODE1_STATUS_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_CAL_CODE1_MODE1_STATUS_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_CAL_CODE1_MODE1_STATUS_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_CAL_CODE1_MODE1_STATUS_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_CAL_CODE1_MODE1_STATUS_PSM_VCOCAL_CODE_MODE1_7_0_BMSK                                0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_CAL_CODE1_MODE1_STATUS_PSM_VCOCAL_CODE_MODE1_7_0_SHFT                                   0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_RESET_SM_STATUS_ADDR                                                               (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x220)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_RESET_SM_STATUS_OFFS                                                               (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x220)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_RESET_SM_STATUS_RMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_RESET_SM_STATUS_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_RESET_SM_STATUS_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_RESET_SM_STATUS_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_RESET_SM_STATUS_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_RESET_SM_STATUS_FIRST_DIR_BMSK                                                           0x80
#define HWIO_DSI_0_PHY_DSIPHY_PLL_RESET_SM_STATUS_FIRST_DIR_SHFT                                                              7
#define HWIO_DSI_0_PHY_DSIPHY_PLL_RESET_SM_STATUS_BAS_STATE_BMSK                                                           0x70
#define HWIO_DSI_0_PHY_DSIPHY_PLL_RESET_SM_STATUS_BAS_STATE_SHFT                                                              4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_RESET_SM_STATUS_RESETSM_BMSK                                                              0xf
#define HWIO_DSI_0_PHY_DSIPHY_PLL_RESET_SM_STATUS_RESETSM_SHFT                                                                0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_OFFSET_ADDR                                                                    (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x224)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_OFFSET_OFFS                                                                    (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x224)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_OFFSET_RMSK                                                                          0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_OFFSET_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_OFFSET_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_OFFSET_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_OFFSET_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_OFFSET_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_OFFSET_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_OFFSET_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_OFFSET_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_OFFSET_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_OFFSET_TDC_OFFSET_BMSK                                                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_OFFSET_TDC_OFFSET_SHFT                                                                  0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_PS3_PWRDOWN_CONTROLS_ADDR                                                          (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x228)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PS3_PWRDOWN_CONTROLS_OFFS                                                          (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x228)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PS3_PWRDOWN_CONTROLS_RMSK                                                                0x1f
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PS3_PWRDOWN_CONTROLS_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_PS3_PWRDOWN_CONTROLS_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PS3_PWRDOWN_CONTROLS_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_PS3_PWRDOWN_CONTROLS_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PS3_PWRDOWN_CONTROLS_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_PS3_PWRDOWN_CONTROLS_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PS3_PWRDOWN_CONTROLS_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_PS3_PWRDOWN_CONTROLS_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_PS3_PWRDOWN_CONTROLS_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PS3_PWRDOWN_CONTROLS_PS3_CLK_DRV_GATEOFF_BMSK                                            0x10
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PS3_PWRDOWN_CONTROLS_PS3_CLK_DRV_GATEOFF_SHFT                                               4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PS3_PWRDOWN_CONTROLS_PS3_PLL_RST_BMSK                                                     0x8
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PS3_PWRDOWN_CONTROLS_PS3_PLL_RST_SHFT                                                       3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PS3_PWRDOWN_CONTROLS_PS3_DLF_RST_BMSK                                                     0x4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PS3_PWRDOWN_CONTROLS_PS3_DLF_RST_SHFT                                                       2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PS3_PWRDOWN_CONTROLS_PS3_EN_PLL_BMSK                                                      0x2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PS3_PWRDOWN_CONTROLS_PS3_EN_PLL_SHFT                                                        1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PS3_PWRDOWN_CONTROLS_PS3_BIAS_EN_BMSK                                                     0x1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PS3_PWRDOWN_CONTROLS_PS3_BIAS_EN_SHFT                                                       0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_PS4_PWRDOWN_CONTROLS_ADDR                                                          (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x22c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PS4_PWRDOWN_CONTROLS_OFFS                                                          (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x22c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PS4_PWRDOWN_CONTROLS_RMSK                                                                0x1f
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PS4_PWRDOWN_CONTROLS_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_PS4_PWRDOWN_CONTROLS_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PS4_PWRDOWN_CONTROLS_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_PS4_PWRDOWN_CONTROLS_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PS4_PWRDOWN_CONTROLS_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_PS4_PWRDOWN_CONTROLS_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PS4_PWRDOWN_CONTROLS_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_PS4_PWRDOWN_CONTROLS_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_PS4_PWRDOWN_CONTROLS_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PS4_PWRDOWN_CONTROLS_PS4_CLK_DRV_GATEOFF_BMSK                                            0x10
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PS4_PWRDOWN_CONTROLS_PS4_CLK_DRV_GATEOFF_SHFT                                               4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PS4_PWRDOWN_CONTROLS_PS4_PLL_RST_BMSK                                                     0x8
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PS4_PWRDOWN_CONTROLS_PS4_PLL_RST_SHFT                                                       3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PS4_PWRDOWN_CONTROLS_PS4_DLF_RST_BMSK                                                     0x4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PS4_PWRDOWN_CONTROLS_PS4_DLF_RST_SHFT                                                       2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PS4_PWRDOWN_CONTROLS_PS4_EN_PLL_BMSK                                                      0x2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PS4_PWRDOWN_CONTROLS_PS4_EN_PLL_SHFT                                                        1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PS4_PWRDOWN_CONTROLS_PS4_BIAS_EN_BMSK                                                     0x1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PS4_PWRDOWN_CONTROLS_PS4_BIAS_EN_SHFT                                                       0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_RST_CONTROLS_ADDR                                                              (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x230)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_RST_CONTROLS_OFFS                                                              (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x230)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_RST_CONTROLS_RMSK                                                                    0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_RST_CONTROLS_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_RST_CONTROLS_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_RST_CONTROLS_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_RST_CONTROLS_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_RST_CONTROLS_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_RST_CONTROLS_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_RST_CONTROLS_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_RST_CONTROLS_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_RST_CONTROLS_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_RST_CONTROLS_PLL_RST_RLS_DLY_BMSK                                                    0xf0
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_RST_CONTROLS_PLL_RST_RLS_DLY_SHFT                                                       4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_RST_CONTROLS_PLL_PWRDN_RLS_DLY_BMSK                                                   0xf
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PLL_RST_CONTROLS_PLL_PWRDN_RLS_DLY_SHFT                                                     0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_GEAR_BAND_SELECT_CONTROLS_ADDR                                                     (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x234)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_GEAR_BAND_SELECT_CONTROLS_OFFS                                                     (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x234)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_GEAR_BAND_SELECT_CONTROLS_RMSK                                                           0x3f
#define HWIO_DSI_0_PHY_DSIPHY_PLL_GEAR_BAND_SELECT_CONTROLS_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_GEAR_BAND_SELECT_CONTROLS_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_GEAR_BAND_SELECT_CONTROLS_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_GEAR_BAND_SELECT_CONTROLS_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_GEAR_BAND_SELECT_CONTROLS_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_GEAR_BAND_SELECT_CONTROLS_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_GEAR_BAND_SELECT_CONTROLS_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_GEAR_BAND_SELECT_CONTROLS_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_GEAR_BAND_SELECT_CONTROLS_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_GEAR_BAND_SELECT_CONTROLS_BAS_STOP_FIRST_LOCK_2STEPS_ADJ_BMSK                            0x20
#define HWIO_DSI_0_PHY_DSIPHY_PLL_GEAR_BAND_SELECT_CONTROLS_BAS_STOP_FIRST_LOCK_2STEPS_ADJ_SHFT                               5
#define HWIO_DSI_0_PHY_DSIPHY_PLL_GEAR_BAND_SELECT_CONTROLS_BAS_STOP_FIRST_LOCK_1STEP_ADJ_BMSK                             0x10
#define HWIO_DSI_0_PHY_DSIPHY_PLL_GEAR_BAND_SELECT_CONTROLS_BAS_STOP_FIRST_LOCK_1STEP_ADJ_SHFT                                4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_GEAR_BAND_SELECT_CONTROLS_BAS_2ND_LOOP_X2_BMSK                                            0x8
#define HWIO_DSI_0_PHY_DSIPHY_PLL_GEAR_BAND_SELECT_CONTROLS_BAS_2ND_LOOP_X2_SHFT                                              3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_GEAR_BAND_SELECT_CONTROLS_BAS_OFFSET_DIV2_BMSK                                            0x4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_GEAR_BAND_SELECT_CONTROLS_BAS_OFFSET_DIV2_SHFT                                              2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_GEAR_BAND_SELECT_CONTROLS_BAS_GEAR_BS_ENABLE_BMSK                                         0x2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_GEAR_BAND_SELECT_CONTROLS_BAS_GEAR_BS_ENABLE_SHFT                                           1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_GEAR_BAND_SELECT_CONTROLS_LNS_GEAR_BS_ENABLE_BMSK                                         0x1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_GEAR_BAND_SELECT_CONTROLS_LNS_GEAR_BS_ENABLE_SHFT                                           0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_PSM_CLK_CONTROLS_ADDR                                                              (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x238)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PSM_CLK_CONTROLS_OFFS                                                              (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x238)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PSM_CLK_CONTROLS_RMSK                                                                    0x3f
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PSM_CLK_CONTROLS_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_PSM_CLK_CONTROLS_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PSM_CLK_CONTROLS_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_PSM_CLK_CONTROLS_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PSM_CLK_CONTROLS_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_PSM_CLK_CONTROLS_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PSM_CLK_CONTROLS_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_PSM_CLK_CONTROLS_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_PSM_CLK_CONTROLS_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PSM_CLK_CONTROLS_OUTPUT_CLK_GATE_BMSK                                                    0x20
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PSM_CLK_CONTROLS_OUTPUT_CLK_GATE_SHFT                                                       5
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PSM_CLK_CONTROLS_OUTPUT_CLK_GATE_MUX_BMSK                                                0x10
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PSM_CLK_CONTROLS_OUTPUT_CLK_GATE_MUX_SHFT                                                   4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PSM_CLK_CONTROLS_USE_CMODE_CAL_CLK_CONTROL_BMSK                                           0x8
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PSM_CLK_CONTROLS_USE_CMODE_CAL_CLK_CONTROL_SHFT                                             3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PSM_CLK_CONTROLS_PSM_CONTROL_CAL_CLK_MUX_BMSK                                             0x4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PSM_CLK_CONTROLS_PSM_CONTROL_CAL_CLK_MUX_SHFT                                               2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PSM_CLK_CONTROLS_PSM_CONTROL_CAL_CLK_BMSK                                                 0x2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PSM_CLK_CONTROLS_PSM_CONTROL_CAL_CLK_SHFT                                                   1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PSM_CLK_CONTROLS_PS2_CLK_DRV_GATEOFF_BMSK                                                 0x1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PSM_CLK_CONTROLS_PS2_CLK_DRV_GATEOFF_SHFT                                                   0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SYSTEM_MUXES_2_ADDR                                                                (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x23c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SYSTEM_MUXES_2_OFFS                                                                (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x23c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SYSTEM_MUXES_2_RMSK                                                                      0x7f
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SYSTEM_MUXES_2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SYSTEM_MUXES_2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SYSTEM_MUXES_2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SYSTEM_MUXES_2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SYSTEM_MUXES_2_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SYSTEM_MUXES_2_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SYSTEM_MUXES_2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_SYSTEM_MUXES_2_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_SYSTEM_MUXES_2_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SYSTEM_MUXES_2_DIG_SPARE2_BMSK                                                           0x40
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SYSTEM_MUXES_2_DIG_SPARE2_SHFT                                                              6
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SYSTEM_MUXES_2_DIG_SPARE1_BMSK                                                           0x20
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SYSTEM_MUXES_2_DIG_SPARE1_SHFT                                                              5
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SYSTEM_MUXES_2_CM_VCOCLK_DIV2EN_MSB_MUX_BMSK                                             0x10
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SYSTEM_MUXES_2_CM_VCOCLK_DIV2EN_MSB_MUX_SHFT                                                4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SYSTEM_MUXES_2_CM_VCOCLK_DIV2EN_MUX_BMSK                                                  0x8
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SYSTEM_MUXES_2_CM_VCOCLK_DIV2EN_MUX_SHFT                                                    3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SYSTEM_MUXES_2_CM_PLL_CLOCK_INVERTERS_MUX_BMSK                                            0x4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SYSTEM_MUXES_2_CM_PLL_CLOCK_INVERTERS_MUX_SHFT                                              2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SYSTEM_MUXES_2_VCO_CONFIG_MUX_BMSK                                                        0x2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SYSTEM_MUXES_2_VCO_CONFIG_MUX_SHFT                                                          1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SYSTEM_MUXES_2_CM_CMODE_MUX_BMSK                                                          0x1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SYSTEM_MUXES_2_CM_CMODE_MUX_SHFT                                                            0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_CONFIG_1_ADDR                                                                  (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x240)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_CONFIG_1_OFFS                                                                  (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x240)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_CONFIG_1_RMSK                                                                        0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_CONFIG_1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_CONFIG_1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_CONFIG_1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_CONFIG_1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_CONFIG_1_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_CONFIG_1_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_CONFIG_1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_CONFIG_1_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_CONFIG_1_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_CONFIG_1_VCO_CONFIG_1_BMSK                                                           0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_CONFIG_1_VCO_CONFIG_1_SHFT                                                              0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_CONFIG_2_ADDR                                                                  (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x244)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_CONFIG_2_OFFS                                                                  (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x244)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_CONFIG_2_RMSK                                                                        0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_CONFIG_2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_CONFIG_2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_CONFIG_2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_CONFIG_2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_CONFIG_2_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_CONFIG_2_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_CONFIG_2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_CONFIG_2_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_CONFIG_2_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_CONFIG_2_VCO_CONFIG_2_BMSK                                                           0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_VCO_CONFIG_2_VCO_CONFIG_2_SHFT                                                              0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_1_ADDR                                                             (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x248)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_1_OFFS                                                             (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x248)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_1_RMSK                                                                   0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_1_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_1_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_1_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_1_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_1_CM_OSCBIAS_ADJ_1_BMSK                                                  0xe0
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_1_CM_OSCBIAS_ADJ_1_SHFT                                                     5
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_1_CM_OSCCAP_EN_1_BMSK                                                    0x18
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_1_CM_OSCCAP_EN_1_SHFT                                                       3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_1_CM_OSCBIAS_ADJ_1_ADDITIONAL_BMSK                                        0x4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_1_CM_OSCBIAS_ADJ_1_ADDITIONAL_SHFT                                          2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_1_INVERT_DSMCLK_1_BMSK                                                    0x2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_1_INVERT_DSMCLK_1_SHFT                                                      1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_1_INVERT_FRACNCLK_1_BMSK                                                  0x1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_1_INVERT_FRACNCLK_1_SHFT                                                    0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_2_ADDR                                                             (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x24c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_2_OFFS                                                             (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x24c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_2_RMSK                                                                   0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_2_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_2_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_2_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_2_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_2_CM_OSCBIAS_ADJ_2_BMSK                                                  0xe0
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_2_CM_OSCBIAS_ADJ_2_SHFT                                                     5
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_2_CM_OSCCAP_EN_2_BMSK                                                    0x18
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_2_CM_OSCCAP_EN_2_SHFT                                                       3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_2_CM_OSCBIAS_ADJ_2_ADDITIONAL_BMSK                                        0x4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_2_CM_OSCBIAS_ADJ_2_ADDITIONAL_SHFT                                          2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_2_INVERT_DSMCLK_2_BMSK                                                    0x2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_2_INVERT_DSMCLK_2_SHFT                                                      1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_2_INVERT_FRACNCLK_2_BMSK                                                  0x1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CLOCK_INVERTERS_2_INVERT_FRACNCLK_2_SHFT                                                    0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_CMODE_1_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x250)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CMODE_1_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x250)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CMODE_1_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CMODE_1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_CMODE_1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CMODE_1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_CMODE_1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CMODE_1_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_CMODE_1_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CMODE_1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_CMODE_1_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_CMODE_1_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CMODE_1_CM_CMODE_1_BMSK                                                                  0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CMODE_1_CM_CMODE_1_SHFT                                                                     0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_CMODE_2_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x254)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CMODE_2_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x254)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CMODE_2_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CMODE_2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_CMODE_2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CMODE_2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_CMODE_2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CMODE_2_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_CMODE_2_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CMODE_2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_CMODE_2_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_CMODE_2_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CMODE_2_CM_CMODE_2_BMSK                                                                  0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CMODE_2_CM_CMODE_2_SHFT                                                                     0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_1_ADDR                                                        (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x258)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_1_OFFS                                                        (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x258)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_1_RMSK                                                               0x3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_1_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_1_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_1_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_1_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_1_CM_VCOCLK_DIV2EN_MSB_1_BMSK                                        0x2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_1_CM_VCOCLK_DIV2EN_MSB_1_SHFT                                          1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_1_CM_VCOCLK_DIV2EN_1_BMSK                                            0x1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_1_CM_VCOCLK_DIV2EN_1_SHFT                                              0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_2_ADDR                                                        (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x25c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_2_OFFS                                                        (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x25c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_2_RMSK                                                               0x3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_2_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_2_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_2_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_2_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_2_CM_VCOCLK_DIV2EN_MSB_2_BMSK                                        0x2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_2_CM_VCOCLK_DIV2EN_MSB_2_SHFT                                          1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_2_CM_VCOCLK_DIV2EN_2_BMSK                                            0x1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_2_CM_VCOCLK_DIV2EN_2_SHFT                                              0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_PERF_OPTIMIZE_ADDR                                                                 (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x260)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PERF_OPTIMIZE_OFFS                                                                 (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x260)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PERF_OPTIMIZE_RMSK                                                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PERF_OPTIMIZE_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_PERF_OPTIMIZE_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PERF_OPTIMIZE_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_PERF_OPTIMIZE_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PERF_OPTIMIZE_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_PERF_OPTIMIZE_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PERF_OPTIMIZE_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_PERF_OPTIMIZE_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_PERF_OPTIMIZE_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PERF_OPTIMIZE_NEW_RATE_SETTLE_BMSK                                                       0xf0
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PERF_OPTIMIZE_NEW_RATE_SETTLE_SHFT                                                          4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PERF_OPTIMIZE_ENABLE_DEBUG_CNTR_BMSK                                                      0x8
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PERF_OPTIMIZE_ENABLE_DEBUG_CNTR_SHFT                                                        3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PERF_OPTIMIZE_NEW_RATE_SETTLE_SEL_BMSK                                                    0x4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PERF_OPTIMIZE_NEW_RATE_SETTLE_SEL_SHFT                                                      2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PERF_OPTIMIZE_LEGACY_DELAY_BMSK                                                           0x2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PERF_OPTIMIZE_LEGACY_DELAY_SHFT                                                             1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PERF_OPTIMIZE_LEGACY_MODE_PSM_ENABLE_BMSK                                                 0x1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_PERF_OPTIMIZE_LEGACY_MODE_PSM_ENABLE_SHFT                                                   0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_CL1_STATUS_ADDR                                                                    (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x264)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CL1_STATUS_OFFS                                                                    (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x264)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CL1_STATUS_RMSK                                                                          0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CL1_STATUS_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_CL1_STATUS_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CL1_STATUS_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_CL1_STATUS_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CL1_STATUS_CL1_STATUS_BMSK                                                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CL1_STATUS_CL1_STATUS_SHFT                                                                  0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_CL2_STATUS_ADDR                                                                    (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x268)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CL2_STATUS_OFFS                                                                    (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x268)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CL2_STATUS_RMSK                                                                          0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CL2_STATUS_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_CL2_STATUS_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CL2_STATUS_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_CL2_STATUS_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CL2_STATUS_CL2_STATUS_BMSK                                                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CL2_STATUS_CL2_STATUS_SHFT                                                                  0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_CL3_STATUS_ADDR                                                                    (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x26c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CL3_STATUS_OFFS                                                                    (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x26c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CL3_STATUS_RMSK                                                                          0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CL3_STATUS_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_CL3_STATUS_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CL3_STATUS_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_CL3_STATUS_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CL3_STATUS_CL3_STATUS_BMSK                                                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CL3_STATUS_CL3_STATUS_SHFT                                                                  0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_UP_MSB_STATUS_ADDR                                                             (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x270)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_UP_MSB_STATUS_OFFS                                                             (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x270)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_UP_MSB_STATUS_RMSK                                                                   0x3f
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_UP_MSB_STATUS_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_UP_MSB_STATUS_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_UP_MSB_STATUS_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_UP_MSB_STATUS_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_UP_MSB_STATUS_TDC_UP_MSB_STATUS_BMSK                                                 0x3f
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_UP_MSB_STATUS_TDC_UP_MSB_STATUS_SHFT                                                    0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_UP_LSB_STATUS_ADDR                                                             (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x274)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_UP_LSB_STATUS_OFFS                                                             (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x274)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_UP_LSB_STATUS_RMSK                                                                   0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_UP_LSB_STATUS_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_UP_LSB_STATUS_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_UP_LSB_STATUS_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_UP_LSB_STATUS_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_UP_LSB_STATUS_TDC_UP_LSB_STATUS_BMSK                                                 0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_UP_LSB_STATUS_TDC_UP_LSB_STATUS_SHFT                                                    0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_DN_MSB_STATUS_ADDR                                                             (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x278)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_DN_MSB_STATUS_OFFS                                                             (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x278)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_DN_MSB_STATUS_RMSK                                                                   0x3f
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_DN_MSB_STATUS_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_DN_MSB_STATUS_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_DN_MSB_STATUS_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_DN_MSB_STATUS_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_DN_MSB_STATUS_TDC_DN_MSB_STATUS_BMSK                                                 0x3f
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_DN_MSB_STATUS_TDC_DN_MSB_STATUS_SHFT                                                    0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_DN_LSB_STATUS_ADDR                                                             (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x27c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_DN_LSB_STATUS_OFFS                                                             (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x27c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_DN_LSB_STATUS_RMSK                                                                   0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_DN_LSB_STATUS_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_DN_LSB_STATUS_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_DN_LSB_STATUS_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_DN_LSB_STATUS_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_DN_LSB_STATUS_TDC_DN_LSB_STATUS_BMSK                                                 0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_DN_LSB_STATUS_TDC_DN_LSB_STATUS_SHFT                                                    0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM3_ADDR                                                            (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x280)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM3_OFFS                                                            (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x280)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM3_RMSK                                                                  0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM3_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM3_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM3_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM3_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM3_TDC_CAL_HIST1_7_0_BMSK                                                0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM3_TDC_CAL_HIST1_7_0_SHFT                                                   0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM2_ADDR                                                            (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x284)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM2_OFFS                                                            (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x284)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM2_RMSK                                                                  0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM2_TDC_CAL_HIST2_5_0_BMSK                                                0xfc
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM2_TDC_CAL_HIST2_5_0_SHFT                                                   2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM2_TDC_CAL_HIST1_9_8_BMSK                                                 0x3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM2_TDC_CAL_HIST1_9_8_SHFT                                                   0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM1_ADDR                                                            (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x288)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM1_OFFS                                                            (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x288)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM1_RMSK                                                                  0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM1_TDC_CAL_HIST3_3_0_BMSK                                                0xf0
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM1_TDC_CAL_HIST3_3_0_SHFT                                                   4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM1_TDC_CAL_HIST2_9_6_BMSK                                                 0xf
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM1_TDC_CAL_HIST2_9_6_SHFT                                                   0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM0_ADDR                                                            (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x28c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM0_OFFS                                                            (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x28c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM0_RMSK                                                                  0x3f
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM0_TDC_CAL_HIST3_9_4_BMSK                                                0x3f
#define HWIO_DSI_0_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM0_TDC_CAL_HIST3_9_4_SHFT                                                   0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM3_ADDR                                                              (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x290)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM3_OFFS                                                              (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x290)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM3_RMSK                                                                    0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM3_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM3_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM3_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM3_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM3_SLOPE_HIST1_7_0_BMSK                                                    0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM3_SLOPE_HIST1_7_0_SHFT                                                       0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM2_ADDR                                                              (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x294)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM2_OFFS                                                              (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x294)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM2_RMSK                                                                    0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM2_SLOPE_HIST2_5_0_BMSK                                                    0xfc
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM2_SLOPE_HIST2_5_0_SHFT                                                       2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM2_SLOPE_HIST1_9_8_BMSK                                                     0x3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM2_SLOPE_HIST1_9_8_SHFT                                                       0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM1_ADDR                                                              (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x298)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM1_OFFS                                                              (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x298)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM1_RMSK                                                                    0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM1_SLOPE_HIST3_3_0_BMSK                                                    0xf0
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM1_SLOPE_HIST3_3_0_SHFT                                                       4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM1_SLOPE_HIST2_9_6_BMSK                                                     0xf
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM1_SLOPE_HIST2_9_6_SHFT                                                       0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM0_ADDR                                                              (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x29c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM0_OFFS                                                              (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x29c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM0_RMSK                                                                    0x3f
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM0_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM0_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM0_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM0_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM0_SLOPE_HIST3_9_4_BMSK                                                    0x3f
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM0_SLOPE_HIST3_9_4_SHFT                                                       0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_CL4_STATUS_ADDR                                                                    (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x2a0)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CL4_STATUS_OFFS                                                                    (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x2a0)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CL4_STATUS_RMSK                                                                          0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CL4_STATUS_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_CL4_STATUS_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CL4_STATUS_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_CL4_STATUS_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CL4_STATUS_CL4_STATUS_BMSK                                                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CL4_STATUS_CL4_STATUS_SHFT                                                                  0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_CL5_STATUS_ADDR                                                                    (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x2a4)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CL5_STATUS_OFFS                                                                    (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x2a4)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CL5_STATUS_RMSK                                                                          0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CL5_STATUS_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_CL5_STATUS_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CL5_STATUS_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_CL5_STATUS_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CL5_STATUS_CL5_STATUS_BMSK                                                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CL5_STATUS_CL5_STATUS_SHFT                                                                  0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_CL6_STATUS_ADDR                                                                    (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x2a8)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CL6_STATUS_OFFS                                                                    (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x2a8)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CL6_STATUS_RMSK                                                                          0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CL6_STATUS_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_CL6_STATUS_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CL6_STATUS_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_CL6_STATUS_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CL6_STATUS_CL6_STATUS_BMSK                                                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CL6_STATUS_CL6_STATUS_SHFT                                                                  0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_CL7_STATUS_ADDR                                                                    (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x2ac)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CL7_STATUS_OFFS                                                                    (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x2ac)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CL7_STATUS_RMSK                                                                          0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CL7_STATUS_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_CL7_STATUS_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CL7_STATUS_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_CL7_STATUS_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CL7_STATUS_CL7_STATUS_BMSK                                                               0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_CL7_STATUS_CL7_STATUS_SHFT                                                                  0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_ADDR                                                              (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x2b0)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_OFFS                                                              (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x2b0)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_RMSK                                                                    0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_SPARE_FOR_ECO_2_SPARE_ADDITIONAL_BMSK                                   0x80
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_SPARE_FOR_ECO_2_SPARE_ADDITIONAL_SHFT                                      7
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_SPARE_FOR_ECO_1_SPARE_ADDITIONAL_BMSK                                   0x40
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_SPARE_FOR_ECO_1_SPARE_ADDITIONAL_SHFT                                      6
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_SPARE_FOR_ECO_0_SPARE_ADDITIONAL_BMSK                                   0x20
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_SPARE_FOR_ECO_0_SPARE_ADDITIONAL_SHFT                                      5
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_HYBRID_MODE_BMSK                                                        0x10
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_HYBRID_MODE_SHFT                                                           4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_CM_PLL_SPARE_A_7_BMSK                                                    0x8
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_CM_PLL_SPARE_A_7_SHFT                                                      3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_CM_PLL_SPARE_A_6_BMSK                                                    0x4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_CM_PLL_SPARE_A_6_SHFT                                                      2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_CM_PLL_SPARE_A_5_BMSK                                                    0x2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_CM_PLL_SPARE_A_5_SHFT                                                      1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_CM_PLL_SPARE_A_4_BMSK                                                    0x1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_CM_PLL_SPARE_A_4_SHFT                                                      0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_2_ADDR                                                            (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x2b4)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_2_OFFS                                                            (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x2b4)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_2_RMSK                                                                  0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_2_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_2_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_2_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_2_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_2_SPARE_FOR_ECO_7_SPARE_ADDITIONAL_2_BMSK                               0x80
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_2_SPARE_FOR_ECO_7_SPARE_ADDITIONAL_2_SHFT                                  7
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_2_SPARE_FOR_ECO_6_SPARE_ADDITIONAL_2_BMSK                               0x40
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_2_SPARE_FOR_ECO_6_SPARE_ADDITIONAL_2_SHFT                                  6
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_2_SPARE_FOR_ECO_5_SPARE_ADDITIONAL_2_BMSK                               0x20
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_2_SPARE_FOR_ECO_5_SPARE_ADDITIONAL_2_SHFT                                  5
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_2_SPARE_FOR_ECO_4_SPARE_ADDITIONAL_2_BMSK                               0x10
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_2_SPARE_FOR_ECO_4_SPARE_ADDITIONAL_2_SHFT                                  4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_2_SPARE_FOR_ECO_3_SPARE_ADDITIONAL_2_BMSK                                0x8
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_2_SPARE_FOR_ECO_3_SPARE_ADDITIONAL_2_SHFT                                  3
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_2_SPARE_FOR_ECO_2_SPARE_ADDITIONAL_2_BMSK                                0x4
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_2_SPARE_FOR_ECO_2_SPARE_ADDITIONAL_2_SHFT                                  2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_2_SPARE_FOR_ECO_1_SPARE_ADDITIONAL_2_BMSK                                0x2
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_2_SPARE_FOR_ECO_1_SPARE_ADDITIONAL_2_SHFT                                  1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_2_SPARE_FOR_ECO_0_SPARE_ADDITIONAL_2_BMSK                                0x1
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_2_SPARE_FOR_ECO_0_SPARE_ADDITIONAL_2_SHFT                                  0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE1_ADDR                                                                        (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x2b8)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE1_OFFS                                                                        (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x2b8)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE1_RMSK                                                                              0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE1_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE1_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE1_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE1_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE1_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE1_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE1_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE1_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE1_SP1STS_BMSK                                                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE1_SP1STS_SHFT                                                                          0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE2_ADDR                                                                        (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x2bc)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE2_OFFS                                                                        (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x2bc)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE2_RMSK                                                                              0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE2_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE2_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE2_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE2_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE2_OUT(v)            \
                out_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE2_ADDR,v)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE2_ADDR,m,v,HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE2_IN)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE2_SP2STS_BMSK                                                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE2_SP2STS_SHFT                                                                          0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE3_ADDR                                                                        (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x2c0)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE3_OFFS                                                                        (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x2c0)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE3_RMSK                                                                              0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE3_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE3_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE3_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE3_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE3_SP3STS_BMSK                                                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE3_SP3STS_SHFT                                                                          0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE4_ADDR                                                                        (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x2c4)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE4_OFFS                                                                        (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x2c4)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE4_RMSK                                                                              0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE4_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE4_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE4_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE4_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE4_SP4STS_BMSK                                                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE4_SP4STS_SHFT                                                                          0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE5_ADDR                                                                        (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x2c8)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE5_OFFS                                                                        (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x2c8)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE5_RMSK                                                                              0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE5_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE5_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE5_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE5_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE5_SP5STS_BMSK                                                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE5_SP5STS_SHFT                                                                          0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE6_ADDR                                                                        (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x2cc)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE6_OFFS                                                                        (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x2cc)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE6_RMSK                                                                              0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE6_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE6_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE6_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE6_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE6_SP6STS_BMSK                                                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE6_SP6STS_SHFT                                                                          0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE7_ADDR                                                                        (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x2d0)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE7_OFFS                                                                        (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x2d0)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE7_RMSK                                                                              0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE7_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE7_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE7_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE7_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE7_SP7STS_BMSK                                                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE7_SP7STS_SHFT                                                                          0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE8_ADDR                                                                        (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x2d4)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE8_OFFS                                                                        (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x2d4)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE8_RMSK                                                                              0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE8_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE8_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE8_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE8_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE8_SP8STS_BMSK                                                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE8_SP8STS_SHFT                                                                          0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE9_ADDR                                                                        (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x2d8)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE9_OFFS                                                                        (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x2d8)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE9_RMSK                                                                              0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE9_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE9_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE9_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE9_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE9_SP9STS_BMSK                                                                       0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE9_SP9STS_SHFT                                                                          0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE10_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x2dc)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE10_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x2dc)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE10_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE10_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE10_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE10_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE10_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE10_SP10STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE10_SP10STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE11_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x2e0)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE11_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x2e0)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE11_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE11_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE11_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE11_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE11_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE11_SP11STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE11_SP11STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE12_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x2e4)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE12_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x2e4)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE12_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE12_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE12_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE12_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE12_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE12_SP12STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE12_SP12STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE13_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x2e8)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE13_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x2e8)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE13_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE13_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE13_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE13_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE13_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE13_SP13STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE13_SP13STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE14_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x2ec)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE14_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x2ec)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE14_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE14_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE14_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE14_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE14_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE14_SP14STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE14_SP14STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE15_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x2f0)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE15_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x2f0)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE15_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE15_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE15_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE15_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE15_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE15_SP15STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE15_SP15STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE16_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x2f4)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE16_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x2f4)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE16_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE16_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE16_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE16_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE16_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE16_SP16STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE16_SP16STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE17_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x2f8)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE17_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x2f8)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE17_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE17_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE17_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE17_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE17_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE17_SP17STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE17_SP17STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE18_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x2fc)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE18_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x2fc)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE18_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE18_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE18_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE18_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE18_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE18_SP18STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE18_SP18STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE19_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x300)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE19_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x300)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE19_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE19_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE19_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE19_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE19_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE19_SP19STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE19_SP19STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE20_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x304)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE20_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x304)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE20_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE20_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE20_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE20_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE20_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE20_SP20STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE20_SP20STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE21_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x308)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE21_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x308)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE21_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE21_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE21_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE21_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE21_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE21_SP21STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE21_SP21STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE22_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x30c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE22_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x30c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE22_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE22_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE22_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE22_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE22_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE22_SP22STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE22_SP22STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE23_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x310)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE23_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x310)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE23_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE23_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE23_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE23_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE23_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE23_SP23STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE23_SP23STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE24_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x314)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE24_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x314)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE24_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE24_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE24_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE24_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE24_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE24_SP24STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE24_SP24STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE25_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x318)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE25_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x318)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE25_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE25_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE25_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE25_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE25_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE25_SP25STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE25_SP25STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE26_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x31c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE26_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x31c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE26_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE26_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE26_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE26_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE26_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE26_SP26STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE26_SP26STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE27_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x320)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE27_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x320)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE27_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE27_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE27_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE27_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE27_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE27_SP27STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE27_SP27STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE28_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x324)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE28_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x324)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE28_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE28_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE28_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE28_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE28_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE28_SP28STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE28_SP28STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE29_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x328)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE29_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x328)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE29_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE29_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE29_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE29_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE29_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE29_SP29STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE29_SP29STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE30_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x32c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE30_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x32c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE30_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE30_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE30_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE30_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE30_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE30_SP30STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE30_SP30STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE31_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x330)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE31_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x330)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE31_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE31_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE31_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE31_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE31_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE31_SP31STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE31_SP31STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE32_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x334)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE32_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x334)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE32_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE32_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE32_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE32_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE32_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE32_SP32STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE32_SP32STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE33_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x338)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE33_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x338)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE33_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE33_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE33_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE33_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE33_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE33_SP33STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE33_SP33STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE34_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x33c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE34_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x33c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE34_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE34_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE34_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE34_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE34_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE34_SP34STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE34_SP34STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE35_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x340)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE35_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x340)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE35_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE35_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE35_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE35_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE35_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE35_SP35STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE35_SP35STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE36_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x344)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE36_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x344)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE36_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE36_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE36_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE36_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE36_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE36_SP36STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE36_SP36STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE37_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x348)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE37_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x348)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE37_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE37_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE37_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE37_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE37_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE37_SP37STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE37_SP37STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE38_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x34c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE38_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x34c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE38_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE38_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE38_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE38_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE38_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE38_SP38STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE38_SP38STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE39_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x350)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE39_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x350)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE39_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE39_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE39_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE39_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE39_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE39_SP39STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE39_SP39STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE40_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x354)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE40_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x354)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE40_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE40_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE40_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE40_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE40_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE40_SP40STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE40_SP40STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE41_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x358)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE41_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x358)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE41_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE41_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE41_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE41_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE41_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE41_SP41STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE41_SP41STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE42_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x35c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE42_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x35c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE42_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE42_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE42_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE42_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE42_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE42_SP42STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE42_SP42STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE43_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x360)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE43_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x360)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE43_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE43_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE43_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE43_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE43_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE43_SP43STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE43_SP43STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE44_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x364)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE44_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x364)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE44_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE44_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE44_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE44_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE44_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE44_SP44STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE44_SP44STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE45_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x368)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE45_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x368)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE45_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE45_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE45_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE45_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE45_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE45_SP45STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE45_SP45STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE46_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x36c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE46_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x36c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE46_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE46_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE46_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE46_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE46_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE46_SP46STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE46_SP46STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE47_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x370)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE47_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x370)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE47_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE47_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE47_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE47_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE47_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE47_SP47STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE47_SP47STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE48_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x374)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE48_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x374)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE48_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE48_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE48_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE48_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE48_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE48_SP48STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE48_SP48STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE49_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x378)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE49_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x378)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE49_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE49_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE49_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE49_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE49_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE49_SP49STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE49_SP49STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE50_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x37c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE50_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x37c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE50_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE50_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE50_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE50_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE50_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE50_SP50STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE50_SP50STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE51_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x380)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE51_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x380)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE51_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE51_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE51_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE51_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE51_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE51_SP51STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE51_SP51STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE52_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x384)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE52_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x384)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE52_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE52_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE52_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE52_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE52_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE52_SP52STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE52_SP52STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE53_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x388)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE53_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x388)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE53_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE53_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE53_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE53_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE53_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE53_SP53STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE53_SP53STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE54_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x38c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE54_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x38c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE54_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE54_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE54_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE54_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE54_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE54_SP54STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE54_SP54STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE55_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x390)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE55_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x390)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE55_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE55_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE55_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE55_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE55_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE55_SP55STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE55_SP55STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE56_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x394)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE56_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x394)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE56_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE56_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE56_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE56_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE56_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE56_SP56STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE56_SP56STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE57_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x398)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE57_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x398)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE57_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE57_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE57_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE57_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE57_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE57_SP57STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE57_SP57STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE58_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x39c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE58_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x39c)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE58_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE58_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE58_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE58_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE58_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE58_SP58STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE58_SP58STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE59_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x3a0)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE59_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x3a0)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE59_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE59_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE59_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE59_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE59_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE59_SP59STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE59_SP59STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE60_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x3a4)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE60_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x3a4)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE60_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE60_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE60_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE60_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE60_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE60_SP60STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE60_SP60STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE61_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x3a8)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE61_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x3a8)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE61_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE61_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE61_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE61_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE61_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE61_SP61STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE61_SP61STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE62_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x3ac)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE62_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x3ac)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE62_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE62_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE62_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE62_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE62_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE62_SP62STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE62_SP62STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE63_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x3b0)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE63_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x3b0)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE63_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE63_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE63_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE63_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE63_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE63_SP63STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE63_SP63STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE64_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x3b4)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE64_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x3b4)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE64_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE64_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE64_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE64_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE64_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE64_SP64STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE64_SP64STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE65_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x3b8)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE65_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x3b8)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE65_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE65_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE65_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE65_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE65_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE65_SP65STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE65_SP65STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE66_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x3bc)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE66_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x3bc)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE66_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE66_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE66_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE66_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE66_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE66_SP66STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE66_SP66STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE67_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x3c0)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE67_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x3c0)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE67_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE67_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE67_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE67_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE67_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE67_SP67STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE67_SP67STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE68_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x3c4)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE68_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x3c4)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE68_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE68_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE68_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE68_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE68_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE68_SP68STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE68_SP68STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE69_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x3c8)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE69_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x3c8)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE69_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE69_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE69_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE69_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE69_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE69_SP69STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE69_SP69STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE70_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x3cc)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE70_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x3cc)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE70_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE70_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE70_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE70_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE70_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE70_SP70STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE70_SP70STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE71_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x3d0)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE71_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x3d0)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE71_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE71_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE71_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE71_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE71_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE71_SP71STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE71_SP71STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE72_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x3d4)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE72_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x3d4)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE72_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE72_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE72_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE72_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE72_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE72_SP72STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE72_SP72STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE73_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x3d8)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE73_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x3d8)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE73_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE73_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE73_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE73_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE73_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE73_SP73STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE73_SP73STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE74_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x3dc)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE74_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x3dc)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE74_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE74_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE74_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE74_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE74_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE74_SP74STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE74_SP74STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE75_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x3e0)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE75_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x3e0)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE75_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE75_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE75_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE75_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE75_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE75_SP75STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE75_SP75STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE76_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x3e4)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE76_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x3e4)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE76_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE76_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE76_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE76_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE76_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE76_SP76STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE76_SP76STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE77_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x3e8)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE77_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x3e8)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE77_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE77_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE77_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE77_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE77_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE77_SP77STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE77_SP77STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE78_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x3ec)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE78_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x3ec)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE78_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE78_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE78_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE78_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE78_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE78_SP78STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE78_SP78STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE79_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x3f0)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE79_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x3f0)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE79_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE79_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE79_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE79_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE79_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE79_SP79STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE79_SP79STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE80_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x3f4)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE80_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x3f4)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE80_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE80_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE80_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE80_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE80_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE80_SP80STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE80_SP80STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE81_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x3f8)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE81_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x3f8)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE81_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE81_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE81_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE81_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE81_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE81_SP81STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE81_SP81STS_SHFT                                                                        0

#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE82_ADDR                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x3fc)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE82_OFFS                                                                       (DSI_0_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x3fc)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE82_RMSK                                                                             0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE82_IN                    \
                in_dword(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE82_ADDR)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE82_INM(m)            \
                in_dword_masked(HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE82_ADDR, m)
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE82_SP82STS_BMSK                                                                     0xff
#define HWIO_DSI_0_PHY_DSIPHY_PLL_SPARE82_SP82STS_SHFT                                                                        0

/*----------------------------------------------------------------------------
 * MODULE: DSI_1_PHY
 *--------------------------------------------------------------------------*/

#define DSI_1_PHY_REG_BASE   (MDSS_BASE            + 0x00097000)
#define DSI_1_PHY_REG_BASE_SIZE 0xa00
#define DSI_1_PHY_REG_BASE_USED 0x0
#define DSI_1_PHY_REG_BASE_OFFS 0x00097000

/*----------------------------------------------------------------------------
 * MODULE: DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON
 *--------------------------------------------------------------------------*/

#define DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE                                            (MDSS_BASE            + 0x00097000)
#define DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_SIZE                                       0x1c0
#define DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_USED                                       0x1bc
#define DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS                                       0x00097000

#define HWIO_DSI_1_PHY_DSIPHY_CMN_REVISION_ID0_ADDR                                                    (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x0)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_REVISION_ID0_OFFS                                                    (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x0)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_REVISION_ID0_RMSK                                                          0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_REVISION_ID0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_REVISION_ID0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_REVISION_ID0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_REVISION_ID0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_REVISION_ID0_MINOR_3_0_BMSK                                                0xf0
#define HWIO_DSI_1_PHY_DSIPHY_CMN_REVISION_ID0_MINOR_3_0_SHFT                                                   4
#define HWIO_DSI_1_PHY_DSIPHY_CMN_REVISION_ID0_MAJOR_BMSK                                                     0xf
#define HWIO_DSI_1_PHY_DSIPHY_CMN_REVISION_ID0_MAJOR_SHFT                                                       0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_REVISION_ID1_ADDR                                                    (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x4)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_REVISION_ID1_OFFS                                                    (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x4)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_REVISION_ID1_RMSK                                                          0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_REVISION_ID1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_REVISION_ID1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_REVISION_ID1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_REVISION_ID1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_REVISION_ID1_MINOR_11_4_BMSK                                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_REVISION_ID1_MINOR_11_4_SHFT                                                  0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_REVISION_ID2_ADDR                                                    (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x8)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_REVISION_ID2_OFFS                                                    (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x8)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_REVISION_ID2_RMSK                                                          0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_REVISION_ID2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_REVISION_ID2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_REVISION_ID2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_REVISION_ID2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_REVISION_ID2_STEP_7_0_BMSK                                                 0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_REVISION_ID2_STEP_7_0_SHFT                                                    0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_REVISION_ID3_ADDR                                                    (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0xc)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_REVISION_ID3_OFFS                                                    (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0xc)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_REVISION_ID3_RMSK                                                          0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_REVISION_ID3_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_REVISION_ID3_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_REVISION_ID3_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_REVISION_ID3_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_REVISION_ID3_STEP_15_8_BMSK                                                0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_REVISION_ID3_STEP_15_8_SHFT                                                   0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_CLK_CFG0_ADDR                                                        (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x10)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CLK_CFG0_OFFS                                                        (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x10)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CLK_CFG0_RMSK                                                              0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CLK_CFG0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_CLK_CFG0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CLK_CFG0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_CLK_CFG0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CLK_CFG0_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_CLK_CFG0_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CLK_CFG0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_CLK_CFG0_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_CLK_CFG0_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CLK_CFG0_DIV_CTRL_7_4_BMSK                                                 0xf0
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CLK_CFG0_DIV_CTRL_7_4_SHFT                                                    4
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CLK_CFG0_DIV_CTRL_3_0_BMSK                                                  0xf
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CLK_CFG0_DIV_CTRL_3_0_SHFT                                                    0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_CLK_CFG1_ADDR                                                        (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x14)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CLK_CFG1_OFFS                                                        (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x14)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CLK_CFG1_RMSK                                                              0x7f
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CLK_CFG1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_CLK_CFG1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CLK_CFG1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_CLK_CFG1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CLK_CFG1_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_CLK_CFG1_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CLK_CFG1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_CLK_CFG1_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_CLK_CFG1_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CLK_CFG1_BITCLK_R_OUT_EN_BMSK                                              0x40
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CLK_CFG1_BITCLK_R_OUT_EN_SHFT                                                 6
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CLK_CFG1_CLK_EN_BMSK                                                       0x20
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CLK_CFG1_CLK_EN_SHFT                                                          5
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CLK_CFG1_CLK_EN_SEL_BMSK                                                   0x10
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CLK_CFG1_CLK_EN_SEL_SHFT                                                      4
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CLK_CFG1_BITCLK_SEL_BMSK                                                    0xc
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CLK_CFG1_BITCLK_SEL_SHFT                                                      2
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CLK_CFG1_DSICLK_SEL_BMSK                                                    0x3
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CLK_CFG1_DSICLK_SEL_SHFT                                                      0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_CTRL_ADDR                                                       (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x18)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_CTRL_OFFS                                                       (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x18)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_CTRL_RMSK                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_CTRL_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_CTRL_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_CTRL_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_CTRL_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_CTRL_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_CTRL_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_CTRL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_CTRL_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_CTRL_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_CTRL_CPHY_LANE3_ENABLE_BMSK                                           0x80
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_CTRL_CPHY_LANE3_ENABLE_SHFT                                              7
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_CTRL_PHY_MODE_BMSK                                                    0x40
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_CTRL_PHY_MODE_SHFT                                                       6
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_CTRL_SPLIT_LINK_ENABLE_BMSK                                           0x20
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_CTRL_SPLIT_LINK_ENABLE_SHFT                                              5
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_CTRL_BYTECLK_SEL_BMSK                                                 0x18
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_CTRL_BYTECLK_SEL_SHFT                                                    3
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_CTRL_POSTMAPPER_ENABLE_BMSK                                            0x4
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_CTRL_POSTMAPPER_ENABLE_SHFT                                              2
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_CTRL_TEST_ESCCLK_SEL_BMSK                                              0x2
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_CTRL_TEST_ESCCLK_SEL_SHFT                                                1
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_CTRL_TEST_BYTECLK_SEL_BMSK                                             0x1
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_CTRL_TEST_BYTECLK_SEL_SHFT                                               0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_RBUF_CTRL_ADDR                                                       (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x1c)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_RBUF_CTRL_OFFS                                                       (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x1c)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_RBUF_CTRL_RMSK                                                              0x3
#define HWIO_DSI_1_PHY_DSIPHY_CMN_RBUF_CTRL_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_RBUF_CTRL_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_RBUF_CTRL_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_RBUF_CTRL_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_RBUF_CTRL_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_RBUF_CTRL_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_RBUF_CTRL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_RBUF_CTRL_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_RBUF_CTRL_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_RBUF_CTRL_FORCE_RETIME_BUFFER_RESYNC_BMSK                                   0x2
#define HWIO_DSI_1_PHY_DSIPHY_CMN_RBUF_CTRL_FORCE_RETIME_BUFFER_RESYNC_SHFT                                     1
#define HWIO_DSI_1_PHY_DSIPHY_CMN_RBUF_CTRL_PULSE_RETIME_BUFFER_RESYNC_BMSK                                   0x1
#define HWIO_DSI_1_PHY_DSIPHY_CMN_RBUF_CTRL_PULSE_RETIME_BUFFER_RESYNC_SHFT                                     0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_VREG_CTRL_0_ADDR                                                     (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x20)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_VREG_CTRL_0_OFFS                                                     (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x20)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_VREG_CTRL_0_RMSK                                                           0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_VREG_CTRL_0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_VREG_CTRL_0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_VREG_CTRL_0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_VREG_CTRL_0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_VREG_CTRL_0_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_VREG_CTRL_0_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_VREG_CTRL_0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_VREG_CTRL_0_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_VREG_CTRL_0_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_VREG_CTRL_0_VREG_CTRL_0P4_BMSK                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_VREG_CTRL_0_VREG_CTRL_0P4_SHFT                                                0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_0_ADDR                                                          (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x24)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_0_OFFS                                                          (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x24)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_0_RMSK                                                                0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_0_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_0_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_0_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_0_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_0_DSIPHY_CLKSL_SHUTDOWNB_BMSK                                         0x80
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_0_DSIPHY_CLKSL_SHUTDOWNB_SHFT                                            7
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_0_DSIPHY_DIGTOP_PWRDN_B_BMSK                                          0x40
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_0_DSIPHY_DIGTOP_PWRDN_B_SHFT                                             6
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_0_CMN_PLL_SHUTDOWNB_BMSK                                              0x20
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_0_CMN_PLL_SHUTDOWNB_SHFT                                                 5
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_0_DSIPHY_DLN3_SHUTDOWNB_BMSK                                          0x10
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_0_DSIPHY_DLN3_SHUTDOWNB_SHFT                                             4
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_0_DSIPHY_DLN2_SHUTDOWNB_BMSK                                           0x8
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_0_DSIPHY_DLN2_SHUTDOWNB_SHFT                                             3
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_0_DSIPHY_CLK_SHUTDOWNB_BMSK                                            0x4
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_0_DSIPHY_CLK_SHUTDOWNB_SHFT                                              2
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_0_DSIPHY_DLN1_SHUTDOWNB_BMSK                                           0x2
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_0_DSIPHY_DLN1_SHUTDOWNB_SHFT                                             1
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_0_DSIPHY_DLN0_SHUTDOWNB_BMSK                                           0x1
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_0_DSIPHY_DLN0_SHUTDOWNB_SHFT                                             0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_1_ADDR                                                          (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x28)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_1_OFFS                                                          (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x28)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_1_RMSK                                                                0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_1_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_1_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_1_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_1_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_1_DSIPHY_PLL_CORE_CONTROLREG_RESET_BMSK                               0x80
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_1_DSIPHY_PLL_CORE_CONTROLREG_RESET_SHFT                                  7
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_1_DSIPHY_SW_RESET_BMSK                                                0x40
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_1_DSIPHY_SW_RESET_SHFT                                                   6
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_1_DSIPHY_PLL_SW_RESET_BMSK                                            0x20
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_1_DSIPHY_PLL_SW_RESET_SHFT                                               5
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_1_DSIPHY_DLN3_SW_RESET_BMSK                                           0x10
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_1_DSIPHY_DLN3_SW_RESET_SHFT                                              4
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_1_DSIPHY_DLN2_SW_RESET_BMSK                                            0x8
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_1_DSIPHY_DLN2_SW_RESET_SHFT                                              3
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_1_DSIPHY_CLK_SW_RESET_BMSK                                             0x4
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_1_DSIPHY_CLK_SW_RESET_SHFT                                               2
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_1_DSIPHY_DLN1_SW_RESET_BMSK                                            0x2
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_1_DSIPHY_DLN1_SW_RESET_SHFT                                              1
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_1_DSIPHY_DLN0_SW_RESET_BMSK                                            0x1
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_1_DSIPHY_DLN0_SW_RESET_SHFT                                              0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_2_ADDR                                                          (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x2c)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_2_OFFS                                                          (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x2c)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_2_RMSK                                                                0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_2_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_2_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_2_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_2_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_2_DCTRL_BMSK                                                          0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_2_DCTRL_SHFT                                                             0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_3_ADDR                                                          (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x30)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_3_OFFS                                                          (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x30)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_3_RMSK                                                                0x7f
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_3_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_3_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_3_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_3_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_3_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_3_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_3_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_3_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_3_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_3_DIGTOP_DEBUG_CLK_DEBUG_SEL_BMSK                                     0x78
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_3_DIGTOP_DEBUG_CLK_DEBUG_SEL_SHFT                                        3
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_3_SLEEP_B_BMSK                                                         0x4
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_3_SLEEP_B_SHFT                                                           2
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_3_NC_INTF_CLK_OUT_CLK_EN_BMSK                                          0x2
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_3_NC_INTF_CLK_OUT_CLK_EN_SHFT                                            1
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_3_DSIPHY_RQST_SEL_BMSK                                                 0x1
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_3_DSIPHY_RQST_SEL_SHFT                                                   0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_CFG0_ADDR                                                       (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x34)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_CFG0_OFFS                                                       (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x34)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_CFG0_RMSK                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_CFG0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_CFG0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_CFG0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_CFG0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_CFG0_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_CFG0_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_CFG0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_CFG0_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_CFG0_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_CFG0_LOGICAL_LANE1_SEL_BMSK                                           0xf0
#define HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_CFG0_LOGICAL_LANE1_SEL_SHFT                                              4
#define HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_CFG0_LOGICAL_LANE0_SEL_BMSK                                            0xf
#define HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_CFG0_LOGICAL_LANE0_SEL_SHFT                                              0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_CFG1_ADDR                                                       (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x38)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_CFG1_OFFS                                                       (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x38)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_CFG1_RMSK                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_CFG1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_CFG1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_CFG1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_CFG1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_CFG1_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_CFG1_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_CFG1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_CFG1_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_CFG1_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_CFG1_LOGICAL_LANE3_SEL_BMSK                                           0xf0
#define HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_CFG1_LOGICAL_LANE3_SEL_SHFT                                              4
#define HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_CFG1_LOGICAL_LANE2_SEL_BMSK                                            0xf
#define HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_CFG1_LOGICAL_LANE2_SEL_SHFT                                              0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_PLL_CNTRL_ADDR                                                       (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x3c)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_PLL_CNTRL_OFFS                                                       (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x3c)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_PLL_CNTRL_RMSK                                                              0x7
#define HWIO_DSI_1_PHY_DSIPHY_CMN_PLL_CNTRL_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_PLL_CNTRL_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_PLL_CNTRL_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_PLL_CNTRL_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_PLL_CNTRL_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_PLL_CNTRL_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_PLL_CNTRL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_PLL_CNTRL_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_PLL_CNTRL_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_PLL_CNTRL_TSYNC_EN_BMSK                                                     0x4
#define HWIO_DSI_1_PHY_DSIPHY_CMN_PLL_CNTRL_TSYNC_EN_SHFT                                                       2
#define HWIO_DSI_1_PHY_DSIPHY_CMN_PLL_CNTRL_PLL_BIAS_EN_BMSK                                                  0x2
#define HWIO_DSI_1_PHY_DSIPHY_CMN_PLL_CNTRL_PLL_BIAS_EN_SHFT                                                    1
#define HWIO_DSI_1_PHY_DSIPHY_CMN_PLL_CNTRL_PLL_START_BMSK                                                    0x1
#define HWIO_DSI_1_PHY_DSIPHY_CMN_PLL_CNTRL_PLL_START_SHFT                                                      0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_SOT_ADDR                                                        (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x40)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_SOT_OFFS                                                        (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x40)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_SOT_RMSK                                                              0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_SOT_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_SOT_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_SOT_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_SOT_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_SOT_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_SOT_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_SOT_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_SOT_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_SOT_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_SOT_DPHY_SOT_BMSK                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_SOT_DPHY_SOT_SHFT                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PREAMBLE_FLIP_ADDR                                              (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x44)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PREAMBLE_FLIP_OFFS                                              (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x44)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PREAMBLE_FLIP_RMSK                                                    0x7f
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PREAMBLE_FLIP_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PREAMBLE_FLIP_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PREAMBLE_FLIP_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PREAMBLE_FLIP_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PREAMBLE_FLIP_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PREAMBLE_FLIP_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PREAMBLE_FLIP_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PREAMBLE_FLIP_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PREAMBLE_FLIP_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PREAMBLE_FLIP_CPHY_PREAMBLE_FLIP_BMSK                                 0x7f
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PREAMBLE_FLIP_CPHY_PREAMBLE_FLIP_SHFT                                    0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PREAMBLE_ROTATE_ADDR                                            (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x48)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PREAMBLE_ROTATE_OFFS                                            (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x48)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PREAMBLE_ROTATE_RMSK                                                  0x7f
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PREAMBLE_ROTATE_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PREAMBLE_ROTATE_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PREAMBLE_ROTATE_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PREAMBLE_ROTATE_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PREAMBLE_ROTATE_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PREAMBLE_ROTATE_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PREAMBLE_ROTATE_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PREAMBLE_ROTATE_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PREAMBLE_ROTATE_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PREAMBLE_ROTATE_CPHY_PREAMBLE_ROTATE_BMSK                             0x7f
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PREAMBLE_ROTATE_CPHY_PREAMBLE_ROTATE_SHFT                                0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PREAMBLE_POLARITY_ADDR                                          (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x4c)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PREAMBLE_POLARITY_OFFS                                          (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x4c)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PREAMBLE_POLARITY_RMSK                                                0x7f
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PREAMBLE_POLARITY_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PREAMBLE_POLARITY_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PREAMBLE_POLARITY_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PREAMBLE_POLARITY_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PREAMBLE_POLARITY_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PREAMBLE_POLARITY_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PREAMBLE_POLARITY_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PREAMBLE_POLARITY_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PREAMBLE_POLARITY_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PREAMBLE_POLARITY_CPHY_PREAMBLE_POLARITY_BMSK                         0x7f
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PREAMBLE_POLARITY_CPHY_PREAMBLE_POLARITY_SHFT                            0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_FLIP0_ADDR                                              (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x50)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_FLIP0_OFFS                                              (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x50)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_FLIP0_RMSK                                                    0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_FLIP0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_FLIP0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_FLIP0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_FLIP0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_FLIP0_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_FLIP0_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_FLIP0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_FLIP0_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_FLIP0_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_FLIP0_CPHY_PROGSEQ_FLIP_7_0_BMSK                              0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_FLIP0_CPHY_PROGSEQ_FLIP_7_0_SHFT                                 0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_ROTATE0_ADDR                                            (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x54)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_ROTATE0_OFFS                                            (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x54)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_ROTATE0_RMSK                                                  0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_ROTATE0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_ROTATE0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_ROTATE0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_ROTATE0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_ROTATE0_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_ROTATE0_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_ROTATE0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_ROTATE0_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_ROTATE0_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_ROTATE0_CPHY_PROGSEQ_ROTATE_7_0_BMSK                          0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_ROTATE0_CPHY_PROGSEQ_ROTATE_7_0_SHFT                             0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_POLARITY0_ADDR                                          (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x58)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_POLARITY0_OFFS                                          (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x58)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_POLARITY0_RMSK                                                0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_POLARITY0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_POLARITY0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_POLARITY0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_POLARITY0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_POLARITY0_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_POLARITY0_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_POLARITY0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_POLARITY0_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_POLARITY0_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_POLARITY0_CPHY_PROGSEQ_POLARITY_7_0_BMSK                      0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_POLARITY0_CPHY_PROGSEQ_POLARITY_7_0_SHFT                         0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_FLIP1_ADDR                                              (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x5c)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_FLIP1_OFFS                                              (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x5c)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_FLIP1_RMSK                                                    0x3f
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_FLIP1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_FLIP1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_FLIP1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_FLIP1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_FLIP1_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_FLIP1_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_FLIP1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_FLIP1_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_FLIP1_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_FLIP1_CPHY_PROGSEQ_FLIP_13_8_BMSK                             0x3f
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_FLIP1_CPHY_PROGSEQ_FLIP_13_8_SHFT                                0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_ROTATE1_ADDR                                            (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x60)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_ROTATE1_OFFS                                            (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x60)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_ROTATE1_RMSK                                                  0x3f
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_ROTATE1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_ROTATE1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_ROTATE1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_ROTATE1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_ROTATE1_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_ROTATE1_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_ROTATE1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_ROTATE1_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_ROTATE1_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_ROTATE1_CPHY_PROGSEQ_ROTATE_13_8_BMSK                         0x3f
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_ROTATE1_CPHY_PROGSEQ_ROTATE_13_8_SHFT                            0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_POLARITY1_ADDR                                          (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x64)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_POLARITY1_OFFS                                          (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x64)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_POLARITY1_RMSK                                                0x3f
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_POLARITY1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_POLARITY1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_POLARITY1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_POLARITY1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_POLARITY1_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_POLARITY1_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_POLARITY1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_POLARITY1_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_POLARITY1_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_POLARITY1_CPHY_PROGSEQ_POLARITY_13_8_BMSK                     0x3f
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_PROGSEQ_POLARITY1_CPHY_PROGSEQ_POLARITY_13_8_SHFT                        0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_SYNC_FLIP_ADDR                                                  (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x68)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_SYNC_FLIP_OFFS                                                  (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x68)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_SYNC_FLIP_RMSK                                                        0x7f
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_SYNC_FLIP_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_SYNC_FLIP_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_SYNC_FLIP_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_SYNC_FLIP_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_SYNC_FLIP_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_SYNC_FLIP_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_SYNC_FLIP_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_SYNC_FLIP_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_SYNC_FLIP_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_SYNC_FLIP_CPHY_SYNC_FLIP_BMSK                                         0x7f
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_SYNC_FLIP_CPHY_SYNC_FLIP_SHFT                                            0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_SYNC_ROTATE_ADDR                                                (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x6c)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_SYNC_ROTATE_OFFS                                                (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x6c)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_SYNC_ROTATE_RMSK                                                      0x7f
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_SYNC_ROTATE_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_SYNC_ROTATE_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_SYNC_ROTATE_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_SYNC_ROTATE_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_SYNC_ROTATE_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_SYNC_ROTATE_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_SYNC_ROTATE_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_SYNC_ROTATE_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_SYNC_ROTATE_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_SYNC_ROTATE_CPHY_SYNC_ROTATE_BMSK                                     0x7f
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_SYNC_ROTATE_CPHY_SYNC_ROTATE_SHFT                                        0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_SYNC_POLARITY_ADDR                                              (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x70)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_SYNC_POLARITY_OFFS                                              (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x70)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_SYNC_POLARITY_RMSK                                                    0x7f
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_SYNC_POLARITY_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_SYNC_POLARITY_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_SYNC_POLARITY_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_SYNC_POLARITY_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_SYNC_POLARITY_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_SYNC_POLARITY_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_SYNC_POLARITY_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_SYNC_POLARITY_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_SYNC_POLARITY_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_SYNC_POLARITY_CPHY_SYNC_POLARITY_BMSK                                 0x7f
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_SYNC_POLARITY_CPHY_SYNC_POLARITY_SHFT                                    0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_POST_FLIP_ADDR                                                  (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x74)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_POST_FLIP_OFFS                                                  (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x74)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_POST_FLIP_RMSK                                                        0x7f
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_POST_FLIP_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_POST_FLIP_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_POST_FLIP_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_POST_FLIP_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_POST_FLIP_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_POST_FLIP_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_POST_FLIP_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_POST_FLIP_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_POST_FLIP_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_POST_FLIP_CPHY_POST_FLIP_BMSK                                         0x7f
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_POST_FLIP_CPHY_POST_FLIP_SHFT                                            0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_POST_ROTATE_ADDR                                                (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x78)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_POST_ROTATE_OFFS                                                (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x78)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_POST_ROTATE_RMSK                                                      0x7f
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_POST_ROTATE_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_POST_ROTATE_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_POST_ROTATE_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_POST_ROTATE_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_POST_ROTATE_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_POST_ROTATE_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_POST_ROTATE_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_POST_ROTATE_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_POST_ROTATE_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_POST_ROTATE_CPHY_POST_ROTATE_BMSK                                     0x7f
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_POST_ROTATE_CPHY_POST_ROTATE_SHFT                                        0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_POST_POLARITY_ADDR                                              (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x7c)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_POST_POLARITY_OFFS                                              (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x7c)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_POST_POLARITY_RMSK                                                    0x7f
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_POST_POLARITY_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_POST_POLARITY_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_POST_POLARITY_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_POST_POLARITY_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_POST_POLARITY_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_POST_POLARITY_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_POST_POLARITY_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_POST_POLARITY_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_POST_POLARITY_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_POST_POLARITY_CPHY_POST_POLARITY_BMSK                                 0x7f
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_POST_POLARITY_CPHY_POST_POLARITY_SHFT                                    0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_LANE_CTRL0_ADDR                                                 (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x80)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_LANE_CTRL0_OFFS                                                 (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x80)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_LANE_CTRL0_RMSK                                                        0xf
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_LANE_CTRL0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_LANE_CTRL0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_LANE_CTRL0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_LANE_CTRL0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_LANE_CTRL0_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_LANE_CTRL0_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_LANE_CTRL0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_LANE_CTRL0_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_LANE_CTRL0_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_LANE_CTRL0_CPHY_DLN3_CONTINUOUS_CLK_MODE_BMSK                          0x8
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_LANE_CTRL0_CPHY_DLN3_CONTINUOUS_CLK_MODE_SHFT                            3
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_LANE_CTRL0_CPHY_DLN2_CONTINUOUS_CLK_MODE_BMSK                          0x4
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_LANE_CTRL0_CPHY_DLN2_CONTINUOUS_CLK_MODE_SHFT                            2
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_LANE_CTRL0_CPHY_DLN1_CONTINUOUS_CLK_MODE_BMSK                          0x2
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_LANE_CTRL0_CPHY_DLN1_CONTINUOUS_CLK_MODE_SHFT                            1
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_LANE_CTRL0_CPHY_DLN0_CONTINUOUS_CLK_MODE_BMSK                          0x1
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CPHY_LANE_CTRL0_CPHY_DLN0_CONTINUOUS_CLK_MODE_SHFT                            0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_CTRL0_ADDR                                                      (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x84)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_CTRL0_OFFS                                                      (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x84)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_CTRL0_RMSK                                                            0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_CTRL0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_CTRL0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_CTRL0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_CTRL0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_CTRL0_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_CTRL0_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_CTRL0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_CTRL0_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_CTRL0_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_CTRL0_FORCE_CNCK_TX_REQUEST_HS_BMSK                                   0x80
#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_CTRL0_FORCE_CNCK_TX_REQUEST_HS_SHFT                                      7
#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_CTRL0_LP_BIST_PRBS_POLY_BMSK                                          0x60
#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_CTRL0_LP_BIST_PRBS_POLY_SHFT                                             5
#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_CTRL0_LP_BISTGEN_ENABLE_BMSK                                          0x10
#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_CTRL0_LP_BISTGEN_ENABLE_SHFT                                             4
#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_CTRL0_BIST_MODE_BMSK                                                   0x8
#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_CTRL0_BIST_MODE_SHFT                                                     3
#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_CTRL0_BISTGEN_ERROR_INJECT_BMSK                                        0x4
#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_CTRL0_BISTGEN_ERROR_INJECT_SHFT                                          2
#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_CTRL0_HS_BISTGEN_ENABLE_BMSK                                           0x2
#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_CTRL0_HS_BISTGEN_ENABLE_SHFT                                             1
#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_CTRL0_HS_BISTGEN_CROSS_BMSK                                            0x1
#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_CTRL0_HS_BISTGEN_CROSS_SHFT                                              0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_SEED0_ADDR                                                      (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x88)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_SEED0_OFFS                                                      (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x88)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_SEED0_RMSK                                                            0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_SEED0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_SEED0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_SEED0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_SEED0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_SEED0_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_SEED0_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_SEED0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_SEED0_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_SEED0_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_SEED0_BIST_PRBS_SEED_7_0_BMSK                                         0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_SEED0_BIST_PRBS_SEED_7_0_SHFT                                            0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_SEED1_ADDR                                                      (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x8c)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_SEED1_OFFS                                                      (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x8c)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_SEED1_RMSK                                                            0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_SEED1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_SEED1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_SEED1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_SEED1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_SEED1_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_SEED1_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_SEED1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_SEED1_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_SEED1_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_SEED1_BIST_PRBS_SEED_15_8_BMSK                                        0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_SEED1_BIST_PRBS_SEED_15_8_SHFT                                           0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_SEED2_ADDR                                                      (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x90)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_SEED2_OFFS                                                      (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x90)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_SEED2_RMSK                                                            0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_SEED2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_SEED2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_SEED2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_SEED2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_SEED2_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_SEED2_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_SEED2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_SEED2_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_SEED2_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_SEED2_BIST_PRBS_SEED_23_16_BMSK                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_SEED2_BIST_PRBS_SEED_23_16_SHFT                                          0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_POLY_ADDR                                                       (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x94)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_POLY_OFFS                                                       (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x94)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_POLY_RMSK                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_POLY_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_POLY_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_POLY_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_POLY_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_POLY_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_POLY_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_POLY_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_POLY_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_POLY_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_POLY_BIST_PRBS_POLY_BMSK                                              0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_POLY_BIST_PRBS_POLY_SHFT                                                 0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_CTRL_ADDR                                                       (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x98)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_CTRL_OFFS                                                       (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x98)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_CTRL_RMSK                                                             0x3f
#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_CTRL_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_CTRL_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_CTRL_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_CTRL_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_CTRL_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_CTRL_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_CTRL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_CTRL_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_CTRL_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_CTRL_DIGTOP_TEST_CLK_DEBUG_SEL_BMSK                                   0x3c
#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_CTRL_DIGTOP_TEST_CLK_DEBUG_SEL_SHFT                                      2
#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_CTRL_MISR_CLEAR_BMSK                                                   0x2
#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_CTRL_MISR_CLEAR_SHFT                                                     1
#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_CTRL_MISR_EN_BMSK                                                      0x1
#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_CTRL_MISR_EN_SHFT                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_DEBUG_SEL_ADDR                                           (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x9c)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_DEBUG_SEL_OFFS                                           (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x9c)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_DEBUG_SEL_RMSK                                                 0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_DEBUG_SEL_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_DEBUG_SEL_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_DEBUG_SEL_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_DEBUG_SEL_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_DEBUG_SEL_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_DEBUG_SEL_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_DEBUG_SEL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_DEBUG_SEL_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_DEBUG_SEL_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_DEBUG_SEL_DIGTOP_AMUX_SEL_BMSK                                 0xc0
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_DEBUG_SEL_DIGTOP_AMUX_SEL_SHFT                                    6
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_DEBUG_SEL_DIGTOP_DEBUG_SEL_BMSK                                0x3f
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_DEBUG_SEL_DIGTOP_DEBUG_SEL_SHFT                                   0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL0_ADDR                                                  (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0xa0)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL0_OFFS                                                  (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0xa0)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL0_RMSK                                                        0x3f
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL0_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL0_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL0_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL0_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL0_CLKLNSL_EN_BMSK                                             0x20
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL0_CLKLNSL_EN_SHFT                                                5
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL0_CLKLN_EN_BMSK                                               0x10
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL0_CLKLN_EN_SHFT                                                  4
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL0_DLN3_EN_BMSK                                                 0x8
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL0_DLN3_EN_SHFT                                                   3
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL0_DLN2_EN_BMSK                                                 0x4
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL0_DLN2_EN_SHFT                                                   2
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL0_DLN1_EN_BMSK                                                 0x2
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL0_DLN1_EN_SHFT                                                   1
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL0_DLN0_EN_BMSK                                                 0x1
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL0_DLN0_EN_SHFT                                                   0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL1_ADDR                                                  (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0xa4)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL1_OFFS                                                  (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0xa4)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL1_RMSK                                                        0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL1_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL1_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL1_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL1_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL1_CLKLNSL_ULPS_REQUEST_BMSK                                   0x80
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL1_CLKLNSL_ULPS_REQUEST_SHFT                                      7
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL1_DPHY_CONTNSCLKMODE_CNCK_TX_RQST_HS_BMSK                     0x40
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL1_DPHY_CONTNSCLKMODE_CNCK_TX_RQST_HS_SHFT                        6
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL1_DPHY_CONTINUOUS_CLK_MODE_BMSK                               0x20
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL1_DPHY_CONTINUOUS_CLK_MODE_SHFT                                  5
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL1_CLKLN_ULPS_REQUEST_BMSK                                     0x10
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL1_CLKLN_ULPS_REQUEST_SHFT                                        4
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL1_DLN3_ULPS_REQUEST_BMSK                                       0x8
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL1_DLN3_ULPS_REQUEST_SHFT                                         3
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL1_DLN2_ULPS_REQUEST_BMSK                                       0x4
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL1_DLN2_ULPS_REQUEST_SHFT                                         2
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL1_DLN1_ULPS_REQUEST_BMSK                                       0x2
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL1_DLN1_ULPS_REQUEST_SHFT                                         1
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL1_DLN0_ULPS_REQUEST_BMSK                                       0x1
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL1_DLN0_ULPS_REQUEST_SHFT                                         0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL2_ADDR                                                  (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0xa8)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL2_OFFS                                                  (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0xa8)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL2_RMSK                                                        0x3f
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL2_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL2_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL2_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL2_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL2_CLKLNSL_ULPS_EXIT_BMSK                                      0x20
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL2_CLKLNSL_ULPS_EXIT_SHFT                                         5
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL2_CLKLN_ULPS_EXIT_BMSK                                        0x10
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL2_CLKLN_ULPS_EXIT_SHFT                                           4
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL2_DLN3_ULPS_EXIT_BMSK                                          0x8
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL2_DLN3_ULPS_EXIT_SHFT                                            3
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL2_DLN2_ULPS_EXIT_BMSK                                          0x4
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL2_DLN2_ULPS_EXIT_SHFT                                            2
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL2_DLN1_ULPS_EXIT_BMSK                                          0x2
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL2_DLN1_ULPS_EXIT_SHFT                                            1
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL2_DLN0_ULPS_EXIT_BMSK                                          0x1
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL2_DLN0_ULPS_EXIT_SHFT                                            0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL3_ADDR                                                  (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0xac)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL3_OFFS                                                  (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0xac)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL3_RMSK                                                        0x3f
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL3_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL3_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL3_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL3_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL3_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL3_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL3_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL3_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL3_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL3_CLKLNSL_FORCE_TX_STOP_BMSK                                  0x20
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL3_CLKLNSL_FORCE_TX_STOP_SHFT                                     5
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL3_CLKLN_FORCE_TX_STOP_BMSK                                    0x10
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL3_CLKLN_FORCE_TX_STOP_SHFT                                       4
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL3_DLN3_FORCE_TX_STOP_BMSK                                      0x8
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL3_DLN3_FORCE_TX_STOP_SHFT                                        3
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL3_DLN2_FORCE_TX_STOP_BMSK                                      0x4
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL3_DLN2_FORCE_TX_STOP_SHFT                                        2
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL3_DLN1_FORCE_TX_STOP_BMSK                                      0x2
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL3_DLN1_FORCE_TX_STOP_SHFT                                        1
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL3_DLN0_FORCE_TX_STOP_BMSK                                      0x1
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL3_DLN0_FORCE_TX_STOP_SHFT                                        0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL4_ADDR                                                  (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0xb0)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL4_OFFS                                                  (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0xb0)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL4_RMSK                                                        0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL4_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL4_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL4_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL4_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL4_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL4_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL4_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL4_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL4_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL4_TRIGGER_2ND_SL_BMSK                                         0xf0
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL4_TRIGGER_2ND_SL_SHFT                                            4
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL4_TRIGGER_BMSK                                                 0xf
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DSI_LANE_CTRL4_TRIGGER_SHFT                                                   0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_0_ADDR                                                   (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0xb4)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_0_OFFS                                                   (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0xb4)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_0_RMSK                                                          0x3
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_0_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_0_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_0_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_0_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_0_HALFBYTECLK_CLKLN_EN_BMSK                                     0x2
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_0_HALFBYTECLK_CLKLN_EN_SHFT                                       1
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_0_HALFBYTECLK_DATALN_EN_BMSK                                    0x1
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_0_HALFBYTECLK_DATALN_EN_SHFT                                      0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_1_ADDR                                                   (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0xb8)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_1_OFFS                                                   (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0xb8)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_1_RMSK                                                         0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_1_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_1_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_1_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_1_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_1_DSIPHY_T_CLK_ZERO_BMSK                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_1_DSIPHY_T_CLK_ZERO_SHFT                                          0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_2_ADDR                                                   (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0xbc)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_2_OFFS                                                   (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0xbc)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_2_RMSK                                                         0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_2_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_2_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_2_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_2_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_2_DSIPHY_T_CLK_PREPARE_BMSK                                    0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_2_DSIPHY_T_CLK_PREPARE_SHFT                                       0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_3_ADDR                                                   (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0xc0)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_3_OFFS                                                   (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0xc0)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_3_RMSK                                                         0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_3_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_3_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_3_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_3_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_3_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_3_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_3_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_3_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_3_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_3_DSIPHY_T_CLK_TRAIL_BMSK                                      0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_3_DSIPHY_T_CLK_TRAIL_SHFT                                         0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_4_ADDR                                                   (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0xc4)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_4_OFFS                                                   (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0xc4)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_4_RMSK                                                         0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_4_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_4_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_4_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_4_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_4_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_4_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_4_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_4_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_4_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_4_DSIPHY_T_HS_EXIT_BMSK                                        0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_4_DSIPHY_T_HS_EXIT_SHFT                                           0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_5_ADDR                                                   (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0xc8)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_5_OFFS                                                   (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0xc8)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_5_RMSK                                                         0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_5_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_5_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_5_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_5_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_5_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_5_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_5_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_5_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_5_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_5_DSIPHY_T_HS_ZERO_BMSK                                        0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_5_DSIPHY_T_HS_ZERO_SHFT                                           0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_6_ADDR                                                   (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0xcc)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_6_OFFS                                                   (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0xcc)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_6_RMSK                                                         0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_6_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_6_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_6_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_6_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_6_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_6_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_6_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_6_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_6_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_6_DSIPHY_T_HS_PREPARE_BMSK                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_6_DSIPHY_T_HS_PREPARE_SHFT                                        0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_7_ADDR                                                   (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0xd0)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_7_OFFS                                                   (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0xd0)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_7_RMSK                                                         0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_7_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_7_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_7_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_7_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_7_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_7_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_7_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_7_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_7_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_7_DSIPHY_T_HS_TRAIL_BMSK                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_7_DSIPHY_T_HS_TRAIL_SHFT                                          0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_8_ADDR                                                   (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0xd4)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_8_OFFS                                                   (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0xd4)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_8_RMSK                                                         0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_8_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_8_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_8_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_8_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_8_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_8_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_8_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_8_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_8_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_8_DSIPHY_T_HS_RQST_BMSK                                        0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_8_DSIPHY_T_HS_RQST_SHFT                                           0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_9_ADDR                                                   (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0xd8)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_9_OFFS                                                   (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0xd8)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_9_RMSK                                                         0x3f
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_9_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_9_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_9_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_9_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_9_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_9_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_9_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_9_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_9_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_9_DSIPHY_T_TA_SURE_BMSK                                        0x38
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_9_DSIPHY_T_TA_SURE_SHFT                                           3
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_9_DSIPHY_T_TA_GO_BMSK                                           0x7
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_9_DSIPHY_T_TA_GO_SHFT                                             0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_10_ADDR                                                  (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0xdc)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_10_OFFS                                                  (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0xdc)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_10_RMSK                                                         0x7
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_10_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_10_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_10_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_10_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_10_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_10_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_10_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_10_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_10_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_10_DSIPHY_T_TA_GET_BMSK                                         0x7
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_10_DSIPHY_T_TA_GET_SHFT                                           0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_11_ADDR                                                  (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0xe0)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_11_OFFS                                                  (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0xe0)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_11_RMSK                                                        0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_11_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_11_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_11_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_11_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_11_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_11_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_11_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_11_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_11_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_11_DSIPHY_TRIG3_CMD_BMSK                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_11_DSIPHY_TRIG3_CMD_SHFT                                          0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_12_ADDR                                                  (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0xe4)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_12_OFFS                                                  (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0xe4)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_12_RMSK                                                        0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_12_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_12_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_12_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_12_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_12_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_12_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_12_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_12_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_12_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_12_DSIPHY_T_CLK_PRE_BMSK                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_12_DSIPHY_T_CLK_PRE_SHFT                                          0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_13_ADDR                                                  (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0xe8)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_13_OFFS                                                  (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0xe8)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_13_RMSK                                                        0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_13_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_13_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_13_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_13_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_13_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_13_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_13_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_13_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_13_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_13_DSIPHY_T_CLK_POST_BMSK                                      0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_TIMING_CTRL_13_DSIPHY_T_CLK_POST_SHFT                                         0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_HSTX_STR_CTRL_0_ADDR                                            (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0xec)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_HSTX_STR_CTRL_0_OFFS                                            (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0xec)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_HSTX_STR_CTRL_0_RMSK                                                  0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_HSTX_STR_CTRL_0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_HSTX_STR_CTRL_0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_HSTX_STR_CTRL_0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_HSTX_STR_CTRL_0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_HSTX_STR_CTRL_0_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_HSTX_STR_CTRL_0_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_HSTX_STR_CTRL_0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_HSTX_STR_CTRL_0_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_HSTX_STR_CTRL_0_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_HSTX_STR_CTRL_0_DSIPHY_HSTX_STR_HSTOP_BMSK                            0xf0
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_HSTX_STR_CTRL_0_DSIPHY_HSTX_STR_HSTOP_SHFT                               4
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_HSTX_STR_CTRL_0_DSIPHY_HSTX_STR_HSBOT_BMSK                             0xf
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_HSTX_STR_CTRL_0_DSIPHY_HSTX_STR_HSBOT_SHFT                               0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_HSTX_STR_CTRL_1_ADDR                                            (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0xf0)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_HSTX_STR_CTRL_1_OFFS                                            (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0xf0)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_HSTX_STR_CTRL_1_RMSK                                                   0xf
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_HSTX_STR_CTRL_1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_HSTX_STR_CTRL_1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_HSTX_STR_CTRL_1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_HSTX_STR_CTRL_1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_HSTX_STR_CTRL_1_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_HSTX_STR_CTRL_1_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_HSTX_STR_CTRL_1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_HSTX_STR_CTRL_1_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_HSTX_STR_CTRL_1_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_HSTX_STR_CTRL_1_DSIPHY_HSTX_STR_HSMID_BMSK                             0xf
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_HSTX_STR_CTRL_1_DSIPHY_HSTX_STR_HSMID_SHFT                               0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_TOP_CTRL_ADDR                                    (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0xf4)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_TOP_CTRL_OFFS                                    (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0xf4)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_TOP_CTRL_RMSK                                          0x3f
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_TOP_CTRL_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_TOP_CTRL_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_TOP_CTRL_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_TOP_CTRL_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_TOP_CTRL_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_TOP_CTRL_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_TOP_CTRL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_TOP_CTRL_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_TOP_CTRL_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_TOP_CTRL_DSIPHY_RESCODE_OFFSET_TOP_BMSK                0x3f
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_TOP_CTRL_DSIPHY_RESCODE_OFFSET_TOP_SHFT                   0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_BOT_CTRL_ADDR                                    (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0xf8)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_BOT_CTRL_OFFS                                    (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0xf8)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_BOT_CTRL_RMSK                                          0x3f
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_BOT_CTRL_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_BOT_CTRL_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_BOT_CTRL_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_BOT_CTRL_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_BOT_CTRL_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_BOT_CTRL_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_BOT_CTRL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_BOT_CTRL_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_BOT_CTRL_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_BOT_CTRL_DSIPHY_RESCODE_OFFSET_BOT_BMSK                0x3f
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_BOT_CTRL_DSIPHY_RESCODE_OFFSET_BOT_SHFT                   0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_MID_CTRL_ADDR                                    (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0xfc)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_MID_CTRL_OFFS                                    (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0xfc)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_MID_CTRL_RMSK                                          0x3f
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_MID_CTRL_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_MID_CTRL_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_MID_CTRL_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_MID_CTRL_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_MID_CTRL_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_MID_CTRL_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_MID_CTRL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_MID_CTRL_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_MID_CTRL_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_MID_CTRL_DSIPHY_RESCODE_OFFSET_MID_BMSK                0x3f
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_RESCODE_OFFSET_MID_CTRL_DSIPHY_RESCODE_OFFSET_MID_SHFT                   0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_LPTX_STR_CTRL_ADDR                                              (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x100)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_LPTX_STR_CTRL_OFFS                                              (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x100)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_LPTX_STR_CTRL_RMSK                                                    0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_LPTX_STR_CTRL_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_LPTX_STR_CTRL_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_LPTX_STR_CTRL_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_LPTX_STR_CTRL_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_LPTX_STR_CTRL_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_LPTX_STR_CTRL_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_LPTX_STR_CTRL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_LPTX_STR_CTRL_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_LPTX_STR_CTRL_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_LPTX_STR_CTRL_DSIPHY_STR_LP_N_BMSK                                    0xf0
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_LPTX_STR_CTRL_DSIPHY_STR_LP_N_SHFT                                       4
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_LPTX_STR_CTRL_DSIPHY_STR_LP_P_BMSK                                     0xf
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_LPTX_STR_CTRL_DSIPHY_STR_LP_P_SHFT                                       0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_PEMPH_CTRL_0_ADDR                                               (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x104)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_PEMPH_CTRL_0_OFFS                                               (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x104)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_PEMPH_CTRL_0_RMSK                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_PEMPH_CTRL_0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_PEMPH_CTRL_0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_PEMPH_CTRL_0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_PEMPH_CTRL_0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_PEMPH_CTRL_0_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_PEMPH_CTRL_0_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_PEMPH_CTRL_0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_PEMPH_CTRL_0_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_PEMPH_CTRL_0_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_PEMPH_CTRL_0_DSIPHY_PEMPH_STRBOT_BMSK                                 0xf0
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_PEMPH_CTRL_0_DSIPHY_PEMPH_STRBOT_SHFT                                    4
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_PEMPH_CTRL_0_DSIPHY_PEMPH_STRTOP_BMSK                                  0xf
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_PEMPH_CTRL_0_DSIPHY_PEMPH_STRTOP_SHFT                                    0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_PEMPH_CTRL_1_ADDR                                               (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x108)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_PEMPH_CTRL_1_OFFS                                               (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x108)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_PEMPH_CTRL_1_RMSK                                                      0xf
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_PEMPH_CTRL_1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_PEMPH_CTRL_1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_PEMPH_CTRL_1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_PEMPH_CTRL_1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_PEMPH_CTRL_1_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_PEMPH_CTRL_1_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_PEMPH_CTRL_1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_PEMPH_CTRL_1_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_PEMPH_CTRL_1_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_PEMPH_CTRL_1_DSIPHY_PEMPH_STRMID_BMSK                                  0xf
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_PEMPH_CTRL_1_DSIPHY_PEMPH_STRMID_SHFT                                    0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_STR_SWI_CAL_SEL_CTRL_ADDR                                       (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x10c)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_STR_SWI_CAL_SEL_CTRL_OFFS                                       (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x10c)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_STR_SWI_CAL_SEL_CTRL_RMSK                                              0x7
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_STR_SWI_CAL_SEL_CTRL_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_STR_SWI_CAL_SEL_CTRL_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_STR_SWI_CAL_SEL_CTRL_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_STR_SWI_CAL_SEL_CTRL_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_STR_SWI_CAL_SEL_CTRL_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_STR_SWI_CAL_SEL_CTRL_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_STR_SWI_CAL_SEL_CTRL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_STR_SWI_CAL_SEL_CTRL_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_STR_SWI_CAL_SEL_CTRL_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_STR_SWI_CAL_SEL_CTRL_DSIPHY_DEEMPH_SEL_BMSK                            0x4
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_STR_SWI_CAL_SEL_CTRL_DSIPHY_DEEMPH_SEL_SHFT                              2
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_STR_SWI_CAL_SEL_CTRL_DSIPHY_EQ_VALUE_OVERRIDE_BMSK                     0x2
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_STR_SWI_CAL_SEL_CTRL_DSIPHY_EQ_VALUE_OVERRIDE_SHFT                       1
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_STR_SWI_CAL_SEL_CTRL_DSIPHY_STR_VALUE_OVERRIDE_BMSK                    0x1
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_STR_SWI_CAL_SEL_CTRL_DSIPHY_STR_VALUE_OVERRIDE_SHFT                      0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_VREG_CTRL_1_ADDR                                                     (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x110)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_VREG_CTRL_1_OFFS                                                     (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x110)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_VREG_CTRL_1_RMSK                                                           0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_VREG_CTRL_1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_VREG_CTRL_1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_VREG_CTRL_1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_VREG_CTRL_1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_VREG_CTRL_1_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_VREG_CTRL_1_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_VREG_CTRL_1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_VREG_CTRL_1_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_VREG_CTRL_1_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_VREG_CTRL_1_VREG_CTRL_0P2_BMSK                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_VREG_CTRL_1_VREG_CTRL_0P2_SHFT                                                0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_4_ADDR                                                          (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x114)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_4_OFFS                                                          (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x114)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_4_RMSK                                                                0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_4_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_4_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_4_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_4_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_4_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_4_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_4_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_4_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_4_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_4_DCTRL_GLBL_2_BMSK                                                   0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_4_DCTRL_GLBL_2_SHFT                                                      0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE0_ADDR                                              (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x118)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE0_OFFS                                              (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x118)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE0_RMSK                                                    0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE0_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE0_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE0_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE0_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE0_DIGTOP_SPARE_7_0_BMSK                                   0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE0_DIGTOP_SPARE_7_0_SHFT                                      0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE1_ADDR                                              (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x11c)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE1_OFFS                                              (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x11c)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE1_RMSK                                                    0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE1_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE1_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE1_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE1_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE1_DIGTOP_SPARE_15_8_BMSK                                  0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE1_DIGTOP_SPARE_15_8_SHFT                                     0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE2_ADDR                                              (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x120)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE2_OFFS                                              (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x120)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE2_RMSK                                                    0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE2_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE2_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE2_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE2_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE2_DIGTOP_SPARE_23_16_BMSK                                 0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE2_DIGTOP_SPARE_23_16_SHFT                                    0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE3_ADDR                                              (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x124)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE3_OFFS                                              (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x124)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE3_RMSK                                                    0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE3_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE3_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE3_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE3_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE3_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE3_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE3_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE3_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE3_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE3_DIGTOP_SPARE_31_24_BMSK                                 0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE3_DIGTOP_SPARE_31_24_SHFT                                    0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE4_ADDR                                              (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x128)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE4_OFFS                                              (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x128)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE4_RMSK                                                    0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE4_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE4_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE4_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE4_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE4_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE4_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE4_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE4_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE4_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE4_DIGTOP_SPARE_39_32_BMSK                                 0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE4_DIGTOP_SPARE_39_32_SHFT                                    0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE5_ADDR                                              (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x12c)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE5_OFFS                                              (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x12c)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE5_RMSK                                                    0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE5_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE5_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE5_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE5_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE5_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE5_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE5_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE5_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE5_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE5_DIGTOP_SPARE_47_40_BMSK                                 0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE5_DIGTOP_SPARE_47_40_SHFT                                    0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE6_ADDR                                              (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x130)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE6_OFFS                                              (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x130)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE6_RMSK                                                     0xf
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE6_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE6_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE6_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE6_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE6_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE6_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE6_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE6_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE6_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE6_CPHY_DC_TEST_EN_LN3_BMSK                                 0x8
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE6_CPHY_DC_TEST_EN_LN3_SHFT                                   3
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE6_CPHY_DC_TEST_EN_LN2_BMSK                                 0x4
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE6_CPHY_DC_TEST_EN_LN2_SHFT                                   2
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE6_CPHY_DC_TEST_EN_LN1_BMSK                                 0x2
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE6_CPHY_DC_TEST_EN_LN1_SHFT                                   1
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE6_CPHY_DC_TEST_EN_LN0_BMSK                                 0x1
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE6_CPHY_DC_TEST_EN_LN0_SHFT                                   0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE7_ADDR                                              (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x134)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE7_OFFS                                              (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x134)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE7_RMSK                                                     0x3
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE7_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE7_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE7_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE7_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE7_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE7_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE7_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE7_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE7_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE7_DIGTOP_SPARE_57_BMSK                                     0x2
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE7_DIGTOP_SPARE_57_SHFT                                       1
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE7_DIGTOP_SPARE_56_BMSK                                     0x1
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE7_DIGTOP_SPARE_56_SHFT                                       0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_HSTX_STR_STATUS0_ADDR                                                (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x138)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_HSTX_STR_STATUS0_OFFS                                                (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x138)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_HSTX_STR_STATUS0_RMSK                                                      0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_HSTX_STR_STATUS0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_HSTX_STR_STATUS0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_HSTX_STR_STATUS0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_HSTX_STR_STATUS0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_HSTX_STR_STATUS0_DSIPHY_HSTX_STR_HSTOP_STATUS_BMSK                         0xf0
#define HWIO_DSI_1_PHY_DSIPHY_CMN_HSTX_STR_STATUS0_DSIPHY_HSTX_STR_HSTOP_STATUS_SHFT                            4
#define HWIO_DSI_1_PHY_DSIPHY_CMN_HSTX_STR_STATUS0_DSIPHY_HSTX_STR_HSBOT_STATUS_BMSK                          0xf
#define HWIO_DSI_1_PHY_DSIPHY_CMN_HSTX_STR_STATUS0_DSIPHY_HSTX_STR_HSBOT_STATUS_SHFT                            0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_HSTX_STR_STATUS1_ADDR                                                (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x13c)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_HSTX_STR_STATUS1_OFFS                                                (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x13c)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_HSTX_STR_STATUS1_RMSK                                                       0xf
#define HWIO_DSI_1_PHY_DSIPHY_CMN_HSTX_STR_STATUS1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_HSTX_STR_STATUS1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_HSTX_STR_STATUS1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_HSTX_STR_STATUS1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_HSTX_STR_STATUS1_DSIPHY_HSTX_STR_HSMID_STATUS_BMSK                          0xf
#define HWIO_DSI_1_PHY_DSIPHY_CMN_HSTX_STR_STATUS1_DSIPHY_HSTX_STR_HSMID_STATUS_SHFT                            0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_PHY_STATUS_ADDR                                                      (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x140)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_PHY_STATUS_OFFS                                                      (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x140)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_PHY_STATUS_RMSK                                                            0x1f
#define HWIO_DSI_1_PHY_DSIPHY_CMN_PHY_STATUS_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_PHY_STATUS_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_PHY_STATUS_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_PHY_STATUS_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_PHY_STATUS_REFGEN_STATUS_BMSK                                              0x10
#define HWIO_DSI_1_PHY_DSIPHY_CMN_PHY_STATUS_REFGEN_STATUS_SHFT                                                 4
#define HWIO_DSI_1_PHY_DSIPHY_CMN_PHY_STATUS_REFGEN_REQUEST_BMSK                                              0x8
#define HWIO_DSI_1_PHY_DSIPHY_CMN_PHY_STATUS_REFGEN_REQUEST_SHFT                                                3
#define HWIO_DSI_1_PHY_DSIPHY_CMN_PHY_STATUS_PHY_READY_BMSK                                                   0x4
#define HWIO_DSI_1_PHY_DSIPHY_CMN_PHY_STATUS_PHY_READY_SHFT                                                     2
#define HWIO_DSI_1_PHY_DSIPHY_CMN_PHY_STATUS_PLL_READY_BMSK                                                   0x2
#define HWIO_DSI_1_PHY_DSIPHY_CMN_PHY_STATUS_PLL_READY_SHFT                                                     1
#define HWIO_DSI_1_PHY_DSIPHY_CMN_PHY_STATUS_REFGEN_READY_BMSK                                                0x1
#define HWIO_DSI_1_PHY_DSIPHY_CMN_PHY_STATUS_REFGEN_READY_SHFT                                                  0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_RESCODE_STATUS_ADDR                                                  (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x144)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_RESCODE_STATUS_OFFS                                                  (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x144)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_RESCODE_STATUS_RMSK                                                        0x7f
#define HWIO_DSI_1_PHY_DSIPHY_CMN_RESCODE_STATUS_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_RESCODE_STATUS_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_RESCODE_STATUS_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_RESCODE_STATUS_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_RESCODE_STATUS_RESCODE_BMSK                                                0x7f
#define HWIO_DSI_1_PHY_DSIPHY_CMN_RESCODE_STATUS_RESCODE_SHFT                                                   0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_STATUS0_ADDR                                                    (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x148)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_STATUS0_OFFS                                                    (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x148)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_STATUS0_RMSK                                                          0x3f
#define HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_STATUS0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_STATUS0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_STATUS0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_STATUS0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_STATUS0_CLKLNSL_ULPS_ACTIVE_NOT_BMSK                                  0x20
#define HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_STATUS0_CLKLNSL_ULPS_ACTIVE_NOT_SHFT                                     5
#define HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_STATUS0_CLKLN_ULPS_ACTIVE_NOT_BMSK                                    0x10
#define HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_STATUS0_CLKLN_ULPS_ACTIVE_NOT_SHFT                                       4
#define HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_STATUS0_DLN3_ULPS_ACTIVE_NOT_BMSK                                      0x8
#define HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_STATUS0_DLN3_ULPS_ACTIVE_NOT_SHFT                                        3
#define HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_STATUS0_DLN2_ULPS_ACTIVE_NOT_BMSK                                      0x4
#define HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_STATUS0_DLN2_ULPS_ACTIVE_NOT_SHFT                                        2
#define HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_STATUS0_DLN1_ULPS_ACTIVE_NOT_BMSK                                      0x2
#define HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_STATUS0_DLN1_ULPS_ACTIVE_NOT_SHFT                                        1
#define HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_STATUS0_DLN0_ULPS_ACTIVE_NOT_BMSK                                      0x1
#define HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_STATUS0_DLN0_ULPS_ACTIVE_NOT_SHFT                                        0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_STATUS1_ADDR                                                    (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x14c)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_STATUS1_OFFS                                                    (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x14c)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_STATUS1_RMSK                                                          0x3f
#define HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_STATUS1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_STATUS1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_STATUS1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_STATUS1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_STATUS1_CLKLNSL_STOPSTATE_BMSK                                        0x20
#define HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_STATUS1_CLKLNSL_STOPSTATE_SHFT                                           5
#define HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_STATUS1_CLKLN_STOPSTATE_BMSK                                          0x10
#define HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_STATUS1_CLKLN_STOPSTATE_SHFT                                             4
#define HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_STATUS1_DLN3_STOPSTATE_BMSK                                            0x8
#define HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_STATUS1_DLN3_STOPSTATE_SHFT                                              3
#define HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_STATUS1_DLN2_STOPSTATE_BMSK                                            0x4
#define HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_STATUS1_DLN2_STOPSTATE_SHFT                                              2
#define HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_STATUS1_DLN1_STOPSTATE_BMSK                                            0x2
#define HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_STATUS1_DLN1_STOPSTATE_SHFT                                              1
#define HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_STATUS1_DLN0_STOPSTATE_BMSK                                            0x1
#define HWIO_DSI_1_PHY_DSIPHY_CMN_LANE_STATUS1_DLN0_STOPSTATE_SHFT                                              0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS00_ADDR                                                   (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x150)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS00_OFFS                                                   (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x150)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS00_RMSK                                                         0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS00_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS00_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS00_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS00_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS00_MISR_SIGNATURE0_7_0_BMSK                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS00_MISR_SIGNATURE0_7_0_SHFT                                        0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS01_ADDR                                                   (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x154)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS01_OFFS                                                   (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x154)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS01_RMSK                                                         0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS01_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS01_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS01_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS01_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS01_MISR_SIGNATURE0_15_8_BMSK                                    0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS01_MISR_SIGNATURE0_15_8_SHFT                                       0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS10_ADDR                                                   (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x158)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS10_OFFS                                                   (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x158)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS10_RMSK                                                         0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS10_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS10_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS10_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS10_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS10_MISR_SIGNATURE1_7_0_BMSK                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS10_MISR_SIGNATURE1_7_0_SHFT                                        0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS11_ADDR                                                   (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x15c)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS11_OFFS                                                   (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x15c)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS11_RMSK                                                         0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS11_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS11_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS11_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS11_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS11_MISR_SIGNATURE1_15_8_BMSK                                    0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS11_MISR_SIGNATURE1_15_8_SHFT                                       0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS20_ADDR                                                   (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x160)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS20_OFFS                                                   (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x160)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS20_RMSK                                                         0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS20_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS20_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS20_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS20_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS20_MISR_SIGNATURE2_7_0_BMSK                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS20_MISR_SIGNATURE2_7_0_SHFT                                        0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS21_ADDR                                                   (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x164)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS21_OFFS                                                   (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x164)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS21_RMSK                                                         0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS21_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS21_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS21_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS21_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS21_MISR_SIGNATURE2_15_8_BMSK                                    0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS21_MISR_SIGNATURE2_15_8_SHFT                                       0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS30_ADDR                                                   (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x168)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS30_OFFS                                                   (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x168)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS30_RMSK                                                         0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS30_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS30_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS30_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS30_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS30_MISR_SIGNATURE3_7_0_BMSK                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS30_MISR_SIGNATURE3_7_0_SHFT                                        0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS31_ADDR                                                   (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x16c)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS31_OFFS                                                   (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x16c)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS31_RMSK                                                         0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS31_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS31_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS31_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS31_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS31_MISR_SIGNATURE3_15_8_BMSK                                    0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_MISR_STATUS31_MISR_SIGNATURE3_15_8_SHFT                                       0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS0_ADDR                                                 (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x170)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS0_OFFS                                                 (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x170)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS0_RMSK                                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS0_DEBUG_BUS_7_0_BMSK                                         0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS0_DEBUG_BUS_7_0_SHFT                                            0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS1_ADDR                                                 (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x174)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS1_OFFS                                                 (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x174)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS1_RMSK                                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS1_DEBUG_BUS_15_8_BMSK                                        0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS1_DEBUG_BUS_15_8_SHFT                                           0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS2_ADDR                                                 (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x178)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS2_OFFS                                                 (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x178)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS2_RMSK                                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS2_DEBUG_BUS_23_16_BMSK                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS2_DEBUG_BUS_23_16_SHFT                                          0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS3_ADDR                                                 (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x17c)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS3_OFFS                                                 (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x17c)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS3_RMSK                                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS3_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS3_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS3_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS3_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS3_DEBUG_BUS_31_24_BMSK                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DEBUG_BUS3_DEBUG_BUS_31_24_SHFT                                          0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_CTRL_1_ADDR                                                     (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x180)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_CTRL_1_OFFS                                                     (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x180)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_CTRL_1_RMSK                                                            0x1
#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_CTRL_1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_CTRL_1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_CTRL_1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_CTRL_1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_CTRL_1_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_CTRL_1_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_CTRL_1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_CTRL_1_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_CTRL_1_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_CTRL_1_EXT_LP_BIST_BMSK                                                0x1
#define HWIO_DSI_1_PHY_DSIPHY_CMN_BIST_CTRL_1_EXT_LP_BIST_SHFT                                                  0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL0_ADDR                                             (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x184)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL0_OFFS                                             (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x184)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL0_RMSK                                                   0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL0_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL0_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL0_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL0_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL0_DLN3_DPHY_PREAMBLE_EN_BMSK                             0x80
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL0_DLN3_DPHY_PREAMBLE_EN_SHFT                                7
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL0_DLN2_DPHY_PREAMBLE_EN_BMSK                             0x40
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL0_DLN2_DPHY_PREAMBLE_EN_SHFT                                6
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL0_DLN1_DPHY_PREAMBLE_EN_BMSK                             0x20
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL0_DLN1_DPHY_PREAMBLE_EN_SHFT                                5
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL0_DLN0_DPHY_PREAMBLE_EN_BMSK                             0x10
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL0_DLN0_DPHY_PREAMBLE_EN_SHFT                                4
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL0_DSIPHY_T_DPHY_PREAMBLE_BMSK                             0xf
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL0_DSIPHY_T_DPHY_PREAMBLE_SHFT                               0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL0_ADDR                                        (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x188)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL0_OFFS                                        (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x188)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL0_RMSK                                              0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL0_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL0_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL0_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL0_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL0_DSIPHY_T_DPHY_ALT_CAL_0_BMSK                      0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL0_DSIPHY_T_DPHY_ALT_CAL_0_SHFT                         0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL1_ADDR                                        (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x18c)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL1_OFFS                                        (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x18c)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL1_RMSK                                              0x3f
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL1_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL1_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL1_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL1_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL1_DSIPHY_T_DPHY_ALT_CAL_1_BMSK                      0x3f
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL1_DSIPHY_T_DPHY_ALT_CAL_1_SHFT                         0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL2_ADDR                                        (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x190)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL2_OFFS                                        (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x190)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL2_RMSK                                              0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL2_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL2_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL2_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL2_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL2_DSIPHY_T_DPHY_ALT_CAL_SYNC_BMSK                   0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL2_DSIPHY_T_DPHY_ALT_CAL_SYNC_SHFT                      0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL3_ADDR                                        (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x194)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL3_OFFS                                        (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x194)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL3_RMSK                                               0x7
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL3_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL3_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL3_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL3_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL3_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL3_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL3_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL3_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL3_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL3_DPHY_ALT_CAL_TRANSFER_RQST_BMSK                    0x4
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL3_DPHY_ALT_CAL_TRANSFER_RQST_SHFT                      2
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL3_DPHY_ALT_CAL_INIT_EN_BMSK                          0x2
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL3_DPHY_ALT_CAL_INIT_EN_SHFT                            1
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL3_DPHY_ALT_CAL_TRANSFER_EN_BMSK                      0x1
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL3_DPHY_ALT_CAL_TRANSFER_EN_SHFT                        0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL4_ADDR                                        (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x198)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL4_OFFS                                        (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x198)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL4_RMSK                                              0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL4_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL4_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL4_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL4_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL4_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL4_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL4_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL4_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL4_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL4_DSIPHY_T_DPHY_DESKEW_ALT_GAP_BMSK                 0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_ALTERNATE_CAL_CTRL4_DSIPHY_T_DPHY_DESKEW_ALT_GAP_SHFT                    0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL1_ADDR                                             (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x19c)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL1_OFFS                                             (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x19c)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL1_RMSK                                                    0xf
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL1_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL1_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL1_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL1_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL1_DPHY_PREAMBLE_PATTERN_BMSK                              0xf
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL1_DPHY_PREAMBLE_PATTERN_SHFT                                0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL2_ADDR                                             (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x1a0)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL2_OFFS                                             (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x1a0)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL2_RMSK                                                   0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL2_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL2_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL2_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL2_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL2_DPHY_EXTSYNC_PATTERN_BMSK                              0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_DPHY_PREAMBLE_CTRL2_DPHY_EXTSYNC_PATTERN_SHFT                                 0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE8_ADDR                                              (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x1a4)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE8_OFFS                                              (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x1a4)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE8_RMSK                                                    0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE8_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE8_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE8_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE8_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE8_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE8_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE8_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE8_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE8_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE8_RT_BUFFER_DEBUG_ENABLE_BMSK                             0x80
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE8_RT_BUFFER_DEBUG_ENABLE_SHFT                                7
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE8_RT_BUFFER_HIGH_LIMIT_BMSK                               0x70
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE8_RT_BUFFER_HIGH_LIMIT_SHFT                                  4
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE8_RT_BUFFER_LOW_LIMIT_BMSK                                 0xe
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE8_RT_BUFFER_LOW_LIMIT_SHFT                                   1
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE8_UPDATE_MODE_BMSK                                         0x1
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE8_UPDATE_MODE_SHFT                                           0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE9_ADDR                                              (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x1a8)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE9_OFFS                                              (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x1a8)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE9_RMSK                                                    0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE9_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE9_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE9_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE9_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE9_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE9_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE9_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE9_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE9_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE9_DIGTOP_SPARE_55_48_BMSK                                 0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE9_DIGTOP_SPARE_55_48_SHFT                                    0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE10_ADDR                                             (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x1ac)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE10_OFFS                                             (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x1ac)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE10_RMSK                                                   0xff
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE10_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE10_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE10_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE10_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE10_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE10_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE10_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE10_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE10_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE10_DIGTOP_SPARE_62_56_BMSK                                0xfe
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE10_DIGTOP_SPARE_62_56_SHFT                                   1
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE10_REFGEN_REQUEST_BMSK                                     0x1
#define HWIO_DSI_1_PHY_DSIPHY_CMN_GLBL_DIGTOP_SPARE10_REFGEN_REQUEST_SHFT                                       0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_5_ADDR                                                          (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x1b0)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_5_OFFS                                                          (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x1b0)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_5_RMSK                                                                 0x1
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_5_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_5_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_5_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_5_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_5_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_5_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_5_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_5_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_5_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_5_MX_PU_EN_BMSK                                                        0x1
#define HWIO_DSI_1_PHY_DSIPHY_CMN_CTRL_5_MX_PU_EN_SHFT                                                          0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_SL_DSI_LANE_CTRL1_ADDR                                               (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x1b4)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_SL_DSI_LANE_CTRL1_OFFS                                               (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x1b4)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_SL_DSI_LANE_CTRL1_RMSK                                                      0x7
#define HWIO_DSI_1_PHY_DSIPHY_CMN_SL_DSI_LANE_CTRL1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_SL_DSI_LANE_CTRL1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_SL_DSI_LANE_CTRL1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_SL_DSI_LANE_CTRL1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_SL_DSI_LANE_CTRL1_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_SL_DSI_LANE_CTRL1_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_SL_DSI_LANE_CTRL1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_SL_DSI_LANE_CTRL1_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_SL_DSI_LANE_CTRL1_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_SL_DSI_LANE_CTRL1_DPHY_CONTNSCLKMODE_CNCKSL_TX_RQST_HS_BMSK                 0x4
#define HWIO_DSI_1_PHY_DSIPHY_CMN_SL_DSI_LANE_CTRL1_DPHY_CONTNSCLKMODE_CNCKSL_TX_RQST_HS_SHFT                   2
#define HWIO_DSI_1_PHY_DSIPHY_CMN_SL_DSI_LANE_CTRL1_CLKSL_EN_BMSK                                             0x2
#define HWIO_DSI_1_PHY_DSIPHY_CMN_SL_DSI_LANE_CTRL1_CLKSL_EN_SHFT                                               1
#define HWIO_DSI_1_PHY_DSIPHY_CMN_SL_DSI_LANE_CTRL1_CLKSL_EN_SEL_BMSK                                         0x1
#define HWIO_DSI_1_PHY_DSIPHY_CMN_SL_DSI_LANE_CTRL1_CLKSL_EN_SEL_SHFT                                           0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_SL_CLK_CTRL_1_ADDR                                                   (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x1b8)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_SL_CLK_CTRL_1_OFFS                                                   (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x1b8)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_SL_CLK_CTRL_1_RMSK                                                          0x1
#define HWIO_DSI_1_PHY_DSIPHY_CMN_SL_CLK_CTRL_1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_SL_CLK_CTRL_1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_SL_CLK_CTRL_1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_SL_CLK_CTRL_1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_SL_CLK_CTRL_1_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_SL_CLK_CTRL_1_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_SL_CLK_CTRL_1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_SL_CLK_CTRL_1_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_SL_CLK_CTRL_1_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_SL_CLK_CTRL_1_DSIPHY_CLKSL_SW_RESET_BMSK                                    0x1
#define HWIO_DSI_1_PHY_DSIPHY_CMN_SL_CLK_CTRL_1_DSIPHY_CLKSL_SW_RESET_SHFT                                      0

#define HWIO_DSI_1_PHY_DSIPHY_CMN_SL_BIST_CTRL0_ADDR                                                   (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE            + 0x1bc)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_SL_BIST_CTRL0_OFFS                                                   (DSI_1_PHY_DSIPHY_CMN_DSIPHY_CMN_DSI_COMMON_REG_BASE_OFFS + 0x1bc)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_SL_BIST_CTRL0_RMSK                                                          0x1
#define HWIO_DSI_1_PHY_DSIPHY_CMN_SL_BIST_CTRL0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_SL_BIST_CTRL0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_SL_BIST_CTRL0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CMN_SL_BIST_CTRL0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_SL_BIST_CTRL0_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CMN_SL_BIST_CTRL0_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_SL_BIST_CTRL0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CMN_SL_BIST_CTRL0_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CMN_SL_BIST_CTRL0_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CMN_SL_BIST_CTRL0_FORCE_CNCKSL_TX_REQUEST_HS_BMSK                               0x1
#define HWIO_DSI_1_PHY_DSIPHY_CMN_SL_BIST_CTRL0_FORCE_CNCKSL_TX_REQUEST_HS_SHFT                                 0

/*----------------------------------------------------------------------------
 * MODULE: DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN
 *--------------------------------------------------------------------------*/

#define DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE                                      (MDSS_BASE            + 0x00097200)
#define DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_SIZE                                 0x80
#define DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_USED                                 0x7c
#define DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS                                 0x00097200

#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CFG0_ADDR                                                       (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0x0)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CFG0_OFFS                                                       (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x0)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CFG0_RMSK                                                             0x3f
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CFG0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN0_CFG0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CFG0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN0_CFG0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CFG0_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN0_CFG0_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CFG0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN0_CFG0_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN0_CFG0_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CFG0_DSIPHY_HSTX_PGM_DLY_5_4_BMSK                                     0x30
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CFG0_DSIPHY_HSTX_PGM_DLY_5_4_SHFT                                        4
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CFG0_DSIPHY_HSTX_PGM_DLY_3_0_BMSK                                      0xf
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CFG0_DSIPHY_HSTX_PGM_DLY_3_0_SHFT                                        0

#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CFG1_ADDR                                                       (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0x4)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CFG1_OFFS                                                       (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x4)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CFG1_RMSK                                                             0x1f
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CFG1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN0_CFG1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CFG1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN0_CFG1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CFG1_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN0_CFG1_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CFG1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN0_CFG1_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN0_CFG1_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CFG1_PROGSEQ_EN_BMSK                                                  0x10
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CFG1_PROGSEQ_EN_SHFT                                                     4
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CFG1_DSIPHY_HSTX_SLEW_RATE_BMSK                                        0xf
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CFG1_DSIPHY_HSTX_SLEW_RATE_SHFT                                          0

#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CFG2_ADDR                                                       (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0x8)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CFG2_OFFS                                                       (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x8)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CFG2_RMSK                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CFG2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN0_CFG2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CFG2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN0_CFG2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CFG2_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN0_CFG2_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CFG2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN0_CFG2_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN0_CFG2_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CFG2_IS_CKLANE_BMSK                                                   0x80
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CFG2_IS_CKLANE_SHFT                                                      7
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CFG2_CLK_PATTERN_HSTX_INV_BMSK                                        0x40
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CFG2_CLK_PATTERN_HSTX_INV_SHFT                                           6
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CFG2_TEST_MODE_LPTX_DATAN_BMSK                                        0x20
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CFG2_TEST_MODE_LPTX_DATAN_SHFT                                           5
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CFG2_TEST_MODE_LPTX_DATAP_BMSK                                        0x10
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CFG2_TEST_MODE_LPTX_DATAP_SHFT                                           4
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CFG2_DSIPHY_LPRX_DLY_BMSK                                              0xf
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CFG2_DSIPHY_LPRX_DLY_SHFT                                                0

#define HWIO_DSI_1_PHY_DSIPHY_DLN0_TEST_DATAPATH_ADDR                                              (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0xc)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_TEST_DATAPATH_OFFS                                              (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0xc)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_TEST_DATAPATH_RMSK                                                    0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_TEST_DATAPATH_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN0_TEST_DATAPATH_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_TEST_DATAPATH_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN0_TEST_DATAPATH_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_TEST_DATAPATH_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN0_TEST_DATAPATH_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_TEST_DATAPATH_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN0_TEST_DATAPATH_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN0_TEST_DATAPATH_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_TEST_DATAPATH_TEST_MODE_LPTX_EN_BMSK                                  0x80
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_TEST_DATAPATH_TEST_MODE_LPTX_EN_SHFT                                     7
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_TEST_DATAPATH_ANE_BYPASS_EN_BMSK                                      0x40
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_TEST_DATAPATH_ANE_BYPASS_EN_SHFT                                         6
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_TEST_DATAPATH_TEST_MODE_HSTX_DATA_BMSK                                0x20
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_TEST_DATAPATH_TEST_MODE_HSTX_DATA_SHFT                                   5
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_TEST_DATAPATH_DMUX_LP_SEL_BMSK                                        0x18
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_TEST_DATAPATH_DMUX_LP_SEL_SHFT                                           3
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_TEST_DATAPATH_DMUX_HS_SEL_BMSK                                         0x4
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_TEST_DATAPATH_DMUX_HS_SEL_SHFT                                           2
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_TEST_DATAPATH_TEST_MODE_HSTX_EN_BMSK                                   0x2
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_TEST_DATAPATH_TEST_MODE_HSTX_EN_SHFT                                     1
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_TEST_DATAPATH_FORCE_TEST_MODE_BMSK                                     0x1
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_TEST_DATAPATH_FORCE_TEST_MODE_SHFT                                       0

#define HWIO_DSI_1_PHY_DSIPHY_DLN0_PIN_SWAP_ADDR                                                   (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0x10)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_PIN_SWAP_OFFS                                                   (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x10)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_PIN_SWAP_RMSK                                                          0xf
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_PIN_SWAP_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN0_PIN_SWAP_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_PIN_SWAP_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN0_PIN_SWAP_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_PIN_SWAP_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN0_PIN_SWAP_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_PIN_SWAP_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN0_PIN_SWAP_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN0_PIN_SWAP_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_PIN_SWAP_ABC_SWAP_BMSK                                                 0xe
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_PIN_SWAP_ABC_SWAP_SHFT                                                   1
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_PIN_SWAP_PN_SWAP_BMSK                                                  0x1
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_PIN_SWAP_PN_SWAP_SHFT                                                    0

#define HWIO_DSI_1_PHY_DSIPHY_DLN0_LPRX_CTRL_ADDR                                                  (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0x14)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_LPRX_CTRL_OFFS                                                  (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x14)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_LPRX_CTRL_RMSK                                                         0x7
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_LPRX_CTRL_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN0_LPRX_CTRL_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_LPRX_CTRL_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN0_LPRX_CTRL_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_LPRX_CTRL_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN0_LPRX_CTRL_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_LPRX_CTRL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN0_LPRX_CTRL_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN0_LPRX_CTRL_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_LPRX_CTRL_HS_CONTENTION_DIS_BMSK                                       0x4
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_LPRX_CTRL_HS_CONTENTION_DIS_SHFT                                         2
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_LPRX_CTRL_DSIPHY_LPRX_EN_BMSK                                          0x2
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_LPRX_CTRL_DSIPHY_LPRX_EN_SHFT                                            1
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_LPRX_CTRL_DSIPHY_CDRX_EN_BMSK                                          0x1
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_LPRX_CTRL_DSIPHY_CDRX_EN_SHFT                                            0

#define HWIO_DSI_1_PHY_DSIPHY_DLN0_TX_DCTRL_ADDR                                                   (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0x18)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_TX_DCTRL_OFFS                                                   (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x18)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_TX_DCTRL_RMSK                                                         0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_TX_DCTRL_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN0_TX_DCTRL_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_TX_DCTRL_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN0_TX_DCTRL_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_TX_DCTRL_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN0_TX_DCTRL_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_TX_DCTRL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN0_TX_DCTRL_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN0_TX_DCTRL_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_TX_DCTRL_DCTRL_BMSK                                                   0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_TX_DCTRL_DCTRL_SHFT                                                      0

#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_CTRL0_ADDR                                                 (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0x1c)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_CTRL0_OFFS                                                 (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x1c)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_CTRL0_RMSK                                                       0x3f
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_CTRL0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_CTRL0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_CTRL0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_CTRL0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_CTRL0_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_CTRL0_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_CTRL0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_CTRL0_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_CTRL0_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_CTRL0_LP_BISTCHK_ENABLE_BMSK                                     0x20
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_CTRL0_LP_BISTCHK_ENABLE_SHFT                                        5
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_CTRL0_BISTCHK_CAPTURE_BMSK                                       0x10
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_CTRL0_BISTCHK_CAPTURE_SHFT                                          4
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_CTRL0_BISTCHK_CLR_ERROR_CNT_BMSK                                  0x8
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_CTRL0_BISTCHK_CLR_ERROR_CNT_SHFT                                    3
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_CTRL0_BISTCHK_MODE_BMSK                                           0x4
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_CTRL0_BISTCHK_MODE_SHFT                                             2
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_CTRL0_BISTCHK_CROSS_BMSK                                          0x2
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_CTRL0_BISTCHK_CROSS_SHFT                                            1
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_CTRL0_BISTCHK_ENABLE_BMSK                                         0x1
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_CTRL0_BISTCHK_ENABLE_SHFT                                           0

#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_CTRL1_ADDR                                                 (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0x20)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_CTRL1_OFFS                                                 (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x20)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_CTRL1_RMSK                                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_CTRL1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_CTRL1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_CTRL1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_CTRL1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_CTRL1_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_CTRL1_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_CTRL1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_CTRL1_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_CTRL1_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_CTRL1_BIST_WORD_CNT_7_0_BMSK                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_CTRL1_BIST_WORD_CNT_7_0_SHFT                                        0

#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_CTRL2_ADDR                                                 (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0x24)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_CTRL2_OFFS                                                 (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x24)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_CTRL2_RMSK                                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_CTRL2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_CTRL2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_CTRL2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_CTRL2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_CTRL2_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_CTRL2_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_CTRL2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_CTRL2_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_CTRL2_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_CTRL2_BIST_WORD_CNT_15_8_BMSK                                    0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_CTRL2_BIST_WORD_CNT_15_8_SHFT                                       0

#define HWIO_DSI_1_PHY_DSIPHY_DLN0_MISR_CTRL_ADDR                                                  (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0x28)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_MISR_CTRL_OFFS                                                  (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x28)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_MISR_CTRL_RMSK                                                        0x1f
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_MISR_CTRL_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN0_MISR_CTRL_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_MISR_CTRL_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN0_MISR_CTRL_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_MISR_CTRL_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN0_MISR_CTRL_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_MISR_CTRL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN0_MISR_CTRL_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN0_MISR_CTRL_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_MISR_CTRL_DEBUG_CLK_DEBUG_SEL_BMSK                                    0x1c
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_MISR_CTRL_DEBUG_CLK_DEBUG_SEL_SHFT                                       2
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_MISR_CTRL_MISR_SIG_CLEAR_BMSK                                          0x2
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_MISR_CTRL_MISR_SIG_CLEAR_SHFT                                            1
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_MISR_CTRL_MISR_ENABLE_BMSK                                             0x1
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_MISR_CTRL_MISR_ENABLE_SHFT                                               0

#define HWIO_DSI_1_PHY_DSIPHY_DLN0_DBG_SEL_ADDR                                                    (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0x2c)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_DBG_SEL_OFFS                                                    (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x2c)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_DBG_SEL_RMSK                                                          0x7f
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_DBG_SEL_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN0_DBG_SEL_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_DBG_SEL_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN0_DBG_SEL_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_DBG_SEL_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN0_DBG_SEL_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_DBG_SEL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN0_DBG_SEL_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN0_DBG_SEL_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_DBG_SEL_TEST_CLK_DEBUG_SEL_BMSK                                       0x70
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_DBG_SEL_TEST_CLK_DEBUG_SEL_SHFT                                          4
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_DBG_SEL_DEBUG_SEL_BMSK                                                 0xf
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_DBG_SEL_DEBUG_SEL_SHFT                                                   0

#define HWIO_DSI_1_PHY_DSIPHY_DLN0_SWI_DBG_BUS_CHECK_ADDR                                          (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0x30)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_SWI_DBG_BUS_CHECK_OFFS                                          (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x30)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_SWI_DBG_BUS_CHECK_RMSK                                                0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_SWI_DBG_BUS_CHECK_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN0_SWI_DBG_BUS_CHECK_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_SWI_DBG_BUS_CHECK_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN0_SWI_DBG_BUS_CHECK_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_SWI_DBG_BUS_CHECK_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN0_SWI_DBG_BUS_CHECK_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_SWI_DBG_BUS_CHECK_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN0_SWI_DBG_BUS_CHECK_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN0_SWI_DBG_BUS_CHECK_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_SWI_DBG_BUS_CHECK_LANE_DEBUG_BUS_BMSK                                 0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_SWI_DBG_BUS_CHECK_LANE_DEBUG_BUS_SHFT                                    0

#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL0_ADDR                                         (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0x34)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL0_OFFS                                         (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x34)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL0_RMSK                                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL0_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL0_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL0_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL0_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL0_CPHY_DC_TEST_PATTERN0_FLIP_BMSK                    0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL0_CPHY_DC_TEST_PATTERN0_FLIP_SHFT                       0

#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL1_ADDR                                         (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0x38)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL1_OFFS                                         (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x38)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL1_RMSK                                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL1_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL1_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL1_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL1_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL1_CPHY_DC_TEST_PATTERN0_ROTATE_BMSK                  0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL1_CPHY_DC_TEST_PATTERN0_ROTATE_SHFT                     0

#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL2_ADDR                                         (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0x3c)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL2_OFFS                                         (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x3c)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL2_RMSK                                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL2_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL2_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL2_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL2_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL2_CPHY_DC_TEST_PATTERN0_POLARITY_BMSK                0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL2_CPHY_DC_TEST_PATTERN0_POLARITY_SHFT                   0

#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL3_ADDR                                         (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0x40)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL3_OFFS                                         (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x40)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL3_RMSK                                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL3_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL3_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL3_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL3_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL3_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL3_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL3_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL3_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL3_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL3_CPHY_DC_TEST_DUMMY_BMSK                            0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL3_CPHY_DC_TEST_DUMMY_SHFT                               0

#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_STATUS0_ADDR                                               (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0x44)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_STATUS0_OFFS                                               (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x44)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_STATUS0_RMSK                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_STATUS0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_STATUS0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_STATUS0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_STATUS0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_STATUS0_BISTCHK_ONE_BIT_ERROR_BMSK                               0x80
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_STATUS0_BISTCHK_ONE_BIT_ERROR_SHFT                                  7
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_STATUS0_BISTCHK_SYNC_ERROR_BMSK                                  0x40
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_STATUS0_BISTCHK_SYNC_ERROR_SHFT                                     6
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_STATUS0_BISTCHK_SEED_ERROR_BMSK                                  0x20
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_STATUS0_BISTCHK_SEED_ERROR_SHFT                                     5
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_STATUS0_BISTCHK_PRBS_ERROR_BMSK                                  0x10
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_STATUS0_BISTCHK_PRBS_ERROR_SHFT                                     4
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_STATUS0_BISTCHK_STATUS_BMSK                                       0xe
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_STATUS0_BISTCHK_STATUS_SHFT                                         1
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_STATUS0_BISTCHK_DONE_BMSK                                         0x1
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_STATUS0_BISTCHK_DONE_SHFT                                           0

#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_STATUS1_ADDR                                               (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0x48)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_STATUS1_OFFS                                               (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x48)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_STATUS1_RMSK                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_STATUS1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_STATUS1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_STATUS1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_STATUS1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_STATUS1_BISTCHK_ERROR_CNT_7_0_BMSK                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_STATUS1_BISTCHK_ERROR_CNT_7_0_SHFT                                  0

#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_STATUS2_ADDR                                               (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0x4c)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_STATUS2_OFFS                                               (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x4c)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_STATUS2_RMSK                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_STATUS2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_STATUS2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_STATUS2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_STATUS2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_STATUS2_BISTCHK_ERROR_CNT_15_8_BMSK                              0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_STATUS2_BISTCHK_ERROR_CNT_15_8_SHFT                                 0

#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_STATUS3_ADDR                                               (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0x50)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_STATUS3_OFFS                                               (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x50)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_STATUS3_RMSK                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_STATUS3_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_STATUS3_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_STATUS3_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_STATUS3_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_STATUS3_BISTCHK_WORD_CNT_7_0_BMSK                                0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_STATUS3_BISTCHK_WORD_CNT_7_0_SHFT                                   0

#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_STATUS4_ADDR                                               (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0x54)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_STATUS4_OFFS                                               (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x54)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_STATUS4_RMSK                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_STATUS4_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_STATUS4_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_STATUS4_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_STATUS4_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_STATUS4_BISTCHK_WORD_CNT_15_8_BMSK                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_BIST_STATUS4_BISTCHK_WORD_CNT_15_8_SHFT                                  0

#define HWIO_DSI_1_PHY_DSIPHY_DLN0_LP_BIST_STATUS0_ADDR                                            (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0x58)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_LP_BIST_STATUS0_OFFS                                            (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x58)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_LP_BIST_STATUS0_RMSK                                                   0x3
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_LP_BIST_STATUS0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN0_LP_BIST_STATUS0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_LP_BIST_STATUS0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN0_LP_BIST_STATUS0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_LP_BIST_STATUS0_LP_BISTCHK_PRBS_ERROR_BMSK                             0x2
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_LP_BIST_STATUS0_LP_BISTCHK_PRBS_ERROR_SHFT                               1
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_LP_BIST_STATUS0_LP_BISTCHK_DONE_BMSK                                   0x1
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_LP_BIST_STATUS0_LP_BISTCHK_DONE_SHFT                                     0

#define HWIO_DSI_1_PHY_DSIPHY_DLN0_LP_BIST_STATUS1_ADDR                                            (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0x5c)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_LP_BIST_STATUS1_OFFS                                            (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x5c)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_LP_BIST_STATUS1_RMSK                                                  0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_LP_BIST_STATUS1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN0_LP_BIST_STATUS1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_LP_BIST_STATUS1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN0_LP_BIST_STATUS1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_LP_BIST_STATUS1_LP_BISTCHK_ERROR_CNT_BMSK                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_LP_BIST_STATUS1_LP_BISTCHK_ERROR_CNT_SHFT                                0

#define HWIO_DSI_1_PHY_DSIPHY_DLN0_LP_BIST_STATUS2_ADDR                                            (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0x60)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_LP_BIST_STATUS2_OFFS                                            (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x60)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_LP_BIST_STATUS2_RMSK                                                  0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_LP_BIST_STATUS2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN0_LP_BIST_STATUS2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_LP_BIST_STATUS2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN0_LP_BIST_STATUS2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_LP_BIST_STATUS2_LP_BISTCHK_WORD_CNT_BMSK                              0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_LP_BIST_STATUS2_LP_BISTCHK_WORD_CNT_SHFT                                 0

#define HWIO_DSI_1_PHY_DSIPHY_DLN0_MISR_STATUS0_ADDR                                               (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0x64)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_MISR_STATUS0_OFFS                                               (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x64)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_MISR_STATUS0_RMSK                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_MISR_STATUS0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN0_MISR_STATUS0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_MISR_STATUS0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN0_MISR_STATUS0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_MISR_STATUS0_BISTCHK_MISR_SIG_7_0_BMSK                                0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_MISR_STATUS0_BISTCHK_MISR_SIG_7_0_SHFT                                   0

#define HWIO_DSI_1_PHY_DSIPHY_DLN0_MISR_STATUS1_ADDR                                               (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0x68)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_MISR_STATUS1_OFFS                                               (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x68)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_MISR_STATUS1_RMSK                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_MISR_STATUS1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN0_MISR_STATUS1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_MISR_STATUS1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN0_MISR_STATUS1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_MISR_STATUS1_BISTCHK_MISR_SIG_15_8_BMSK                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_MISR_STATUS1_BISTCHK_MISR_SIG_15_8_SHFT                                  0

#define HWIO_DSI_1_PHY_DSIPHY_DLN0_DEBUG_BUS0_ADDR                                                 (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0x6c)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_DEBUG_BUS0_OFFS                                                 (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x6c)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_DEBUG_BUS0_RMSK                                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_DEBUG_BUS0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN0_DEBUG_BUS0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_DEBUG_BUS0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN0_DEBUG_BUS0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_DEBUG_BUS0_DEBUG_BUS_7_0_BMSK                                         0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_DEBUG_BUS0_DEBUG_BUS_7_0_SHFT                                            0

#define HWIO_DSI_1_PHY_DSIPHY_DLN0_DEBUG_BUS1_ADDR                                                 (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0x70)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_DEBUG_BUS1_OFFS                                                 (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x70)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_DEBUG_BUS1_RMSK                                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_DEBUG_BUS1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN0_DEBUG_BUS1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_DEBUG_BUS1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN0_DEBUG_BUS1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_DEBUG_BUS1_DEBUG_BUS_15_8_BMSK                                        0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_DEBUG_BUS1_DEBUG_BUS_15_8_SHFT                                           0

#define HWIO_DSI_1_PHY_DSIPHY_DLN0_DEBUG_BUS2_ADDR                                                 (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0x74)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_DEBUG_BUS2_OFFS                                                 (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x74)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_DEBUG_BUS2_RMSK                                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_DEBUG_BUS2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN0_DEBUG_BUS2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_DEBUG_BUS2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN0_DEBUG_BUS2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_DEBUG_BUS2_DEBUG_BUS_23_16_BMSK                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_DEBUG_BUS2_DEBUG_BUS_23_16_SHFT                                          0

#define HWIO_DSI_1_PHY_DSIPHY_DLN0_DEBUG_BUS3_ADDR                                                 (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0x78)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_DEBUG_BUS3_OFFS                                                 (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x78)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_DEBUG_BUS3_RMSK                                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_DEBUG_BUS3_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN0_DEBUG_BUS3_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_DEBUG_BUS3_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN0_DEBUG_BUS3_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_DEBUG_BUS3_DEBUG_BUS_31_24_BMSK                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_DEBUG_BUS3_DEBUG_BUS_31_24_SHFT                                          0

#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL4_ADDR                                         (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE            + 0x7c)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL4_OFFS                                         (DSI_1_PHY_DSIPHY_DLN0_DSIPHY_DLN0_DSI_DATALN_REG_BASE_OFFS + 0x7c)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL4_RMSK                                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL4_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL4_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL4_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL4_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL4_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL4_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL4_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL4_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL4_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL4_CPHY_DC_TEST_PATTERN1_ROTATE_BMSK                  0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN0_CPHY_DC_TEST_CTRL4_CPHY_DC_TEST_PATTERN1_ROTATE_SHFT                     0

/*----------------------------------------------------------------------------
 * MODULE: DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN
 *--------------------------------------------------------------------------*/

#define DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE                                      (MDSS_BASE            + 0x00097280)
#define DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_SIZE                                 0x80
#define DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_USED                                 0x7c
#define DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS                                 0x00097280

#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CFG0_ADDR                                                       (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0x0)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CFG0_OFFS                                                       (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x0)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CFG0_RMSK                                                             0x3f
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CFG0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN1_CFG0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CFG0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN1_CFG0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CFG0_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN1_CFG0_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CFG0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN1_CFG0_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN1_CFG0_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CFG0_DSIPHY_HSTX_PGM_DLY_5_4_BMSK                                     0x30
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CFG0_DSIPHY_HSTX_PGM_DLY_5_4_SHFT                                        4
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CFG0_DSIPHY_HSTX_PGM_DLY_3_0_BMSK                                      0xf
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CFG0_DSIPHY_HSTX_PGM_DLY_3_0_SHFT                                        0

#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CFG1_ADDR                                                       (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0x4)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CFG1_OFFS                                                       (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x4)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CFG1_RMSK                                                             0x1f
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CFG1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN1_CFG1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CFG1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN1_CFG1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CFG1_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN1_CFG1_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CFG1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN1_CFG1_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN1_CFG1_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CFG1_PROGSEQ_EN_BMSK                                                  0x10
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CFG1_PROGSEQ_EN_SHFT                                                     4
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CFG1_DSIPHY_HSTX_SLEW_RATE_BMSK                                        0xf
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CFG1_DSIPHY_HSTX_SLEW_RATE_SHFT                                          0

#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CFG2_ADDR                                                       (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0x8)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CFG2_OFFS                                                       (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x8)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CFG2_RMSK                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CFG2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN1_CFG2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CFG2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN1_CFG2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CFG2_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN1_CFG2_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CFG2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN1_CFG2_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN1_CFG2_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CFG2_IS_CKLANE_BMSK                                                   0x80
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CFG2_IS_CKLANE_SHFT                                                      7
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CFG2_CLK_PATTERN_HSTX_INV_BMSK                                        0x40
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CFG2_CLK_PATTERN_HSTX_INV_SHFT                                           6
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CFG2_TEST_MODE_LPTX_DATAN_BMSK                                        0x20
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CFG2_TEST_MODE_LPTX_DATAN_SHFT                                           5
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CFG2_TEST_MODE_LPTX_DATAP_BMSK                                        0x10
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CFG2_TEST_MODE_LPTX_DATAP_SHFT                                           4
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CFG2_DSIPHY_LPRX_DLY_BMSK                                              0xf
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CFG2_DSIPHY_LPRX_DLY_SHFT                                                0

#define HWIO_DSI_1_PHY_DSIPHY_DLN1_TEST_DATAPATH_ADDR                                              (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0xc)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_TEST_DATAPATH_OFFS                                              (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0xc)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_TEST_DATAPATH_RMSK                                                    0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_TEST_DATAPATH_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN1_TEST_DATAPATH_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_TEST_DATAPATH_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN1_TEST_DATAPATH_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_TEST_DATAPATH_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN1_TEST_DATAPATH_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_TEST_DATAPATH_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN1_TEST_DATAPATH_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN1_TEST_DATAPATH_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_TEST_DATAPATH_TEST_MODE_LPTX_EN_BMSK                                  0x80
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_TEST_DATAPATH_TEST_MODE_LPTX_EN_SHFT                                     7
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_TEST_DATAPATH_ANE_BYPASS_EN_BMSK                                      0x40
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_TEST_DATAPATH_ANE_BYPASS_EN_SHFT                                         6
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_TEST_DATAPATH_TEST_MODE_HSTX_DATA_BMSK                                0x20
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_TEST_DATAPATH_TEST_MODE_HSTX_DATA_SHFT                                   5
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_TEST_DATAPATH_DMUX_LP_SEL_BMSK                                        0x18
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_TEST_DATAPATH_DMUX_LP_SEL_SHFT                                           3
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_TEST_DATAPATH_DMUX_HS_SEL_BMSK                                         0x4
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_TEST_DATAPATH_DMUX_HS_SEL_SHFT                                           2
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_TEST_DATAPATH_TEST_MODE_HSTX_EN_BMSK                                   0x2
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_TEST_DATAPATH_TEST_MODE_HSTX_EN_SHFT                                     1
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_TEST_DATAPATH_FORCE_TEST_MODE_BMSK                                     0x1
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_TEST_DATAPATH_FORCE_TEST_MODE_SHFT                                       0

#define HWIO_DSI_1_PHY_DSIPHY_DLN1_PIN_SWAP_ADDR                                                   (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0x10)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_PIN_SWAP_OFFS                                                   (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x10)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_PIN_SWAP_RMSK                                                          0xf
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_PIN_SWAP_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN1_PIN_SWAP_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_PIN_SWAP_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN1_PIN_SWAP_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_PIN_SWAP_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN1_PIN_SWAP_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_PIN_SWAP_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN1_PIN_SWAP_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN1_PIN_SWAP_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_PIN_SWAP_ABC_SWAP_BMSK                                                 0xe
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_PIN_SWAP_ABC_SWAP_SHFT                                                   1
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_PIN_SWAP_PN_SWAP_BMSK                                                  0x1
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_PIN_SWAP_PN_SWAP_SHFT                                                    0

#define HWIO_DSI_1_PHY_DSIPHY_DLN1_LPRX_CTRL_ADDR                                                  (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0x14)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_LPRX_CTRL_OFFS                                                  (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x14)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_LPRX_CTRL_RMSK                                                         0x7
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_LPRX_CTRL_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN1_LPRX_CTRL_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_LPRX_CTRL_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN1_LPRX_CTRL_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_LPRX_CTRL_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN1_LPRX_CTRL_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_LPRX_CTRL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN1_LPRX_CTRL_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN1_LPRX_CTRL_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_LPRX_CTRL_HS_CONTENTION_DIS_BMSK                                       0x4
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_LPRX_CTRL_HS_CONTENTION_DIS_SHFT                                         2
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_LPRX_CTRL_DSIPHY_LPRX_EN_BMSK                                          0x2
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_LPRX_CTRL_DSIPHY_LPRX_EN_SHFT                                            1
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_LPRX_CTRL_DSIPHY_CDRX_EN_BMSK                                          0x1
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_LPRX_CTRL_DSIPHY_CDRX_EN_SHFT                                            0

#define HWIO_DSI_1_PHY_DSIPHY_DLN1_TX_DCTRL_ADDR                                                   (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0x18)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_TX_DCTRL_OFFS                                                   (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x18)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_TX_DCTRL_RMSK                                                         0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_TX_DCTRL_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN1_TX_DCTRL_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_TX_DCTRL_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN1_TX_DCTRL_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_TX_DCTRL_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN1_TX_DCTRL_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_TX_DCTRL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN1_TX_DCTRL_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN1_TX_DCTRL_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_TX_DCTRL_DCTRL_BMSK                                                   0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_TX_DCTRL_DCTRL_SHFT                                                      0

#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_CTRL0_ADDR                                                 (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0x1c)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_CTRL0_OFFS                                                 (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x1c)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_CTRL0_RMSK                                                       0x3f
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_CTRL0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_CTRL0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_CTRL0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_CTRL0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_CTRL0_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_CTRL0_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_CTRL0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_CTRL0_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_CTRL0_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_CTRL0_LP_BISTCHK_ENABLE_BMSK                                     0x20
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_CTRL0_LP_BISTCHK_ENABLE_SHFT                                        5
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_CTRL0_BISTCHK_CAPTURE_BMSK                                       0x10
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_CTRL0_BISTCHK_CAPTURE_SHFT                                          4
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_CTRL0_BISTCHK_CLR_ERROR_CNT_BMSK                                  0x8
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_CTRL0_BISTCHK_CLR_ERROR_CNT_SHFT                                    3
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_CTRL0_BISTCHK_MODE_BMSK                                           0x4
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_CTRL0_BISTCHK_MODE_SHFT                                             2
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_CTRL0_BISTCHK_CROSS_BMSK                                          0x2
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_CTRL0_BISTCHK_CROSS_SHFT                                            1
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_CTRL0_BISTCHK_ENABLE_BMSK                                         0x1
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_CTRL0_BISTCHK_ENABLE_SHFT                                           0

#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_CTRL1_ADDR                                                 (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0x20)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_CTRL1_OFFS                                                 (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x20)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_CTRL1_RMSK                                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_CTRL1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_CTRL1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_CTRL1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_CTRL1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_CTRL1_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_CTRL1_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_CTRL1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_CTRL1_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_CTRL1_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_CTRL1_BIST_WORD_CNT_7_0_BMSK                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_CTRL1_BIST_WORD_CNT_7_0_SHFT                                        0

#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_CTRL2_ADDR                                                 (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0x24)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_CTRL2_OFFS                                                 (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x24)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_CTRL2_RMSK                                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_CTRL2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_CTRL2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_CTRL2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_CTRL2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_CTRL2_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_CTRL2_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_CTRL2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_CTRL2_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_CTRL2_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_CTRL2_BIST_WORD_CNT_15_8_BMSK                                    0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_CTRL2_BIST_WORD_CNT_15_8_SHFT                                       0

#define HWIO_DSI_1_PHY_DSIPHY_DLN1_MISR_CTRL_ADDR                                                  (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0x28)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_MISR_CTRL_OFFS                                                  (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x28)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_MISR_CTRL_RMSK                                                        0x1f
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_MISR_CTRL_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN1_MISR_CTRL_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_MISR_CTRL_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN1_MISR_CTRL_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_MISR_CTRL_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN1_MISR_CTRL_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_MISR_CTRL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN1_MISR_CTRL_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN1_MISR_CTRL_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_MISR_CTRL_DEBUG_CLK_DEBUG_SEL_BMSK                                    0x1c
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_MISR_CTRL_DEBUG_CLK_DEBUG_SEL_SHFT                                       2
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_MISR_CTRL_MISR_SIG_CLEAR_BMSK                                          0x2
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_MISR_CTRL_MISR_SIG_CLEAR_SHFT                                            1
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_MISR_CTRL_MISR_ENABLE_BMSK                                             0x1
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_MISR_CTRL_MISR_ENABLE_SHFT                                               0

#define HWIO_DSI_1_PHY_DSIPHY_DLN1_DBG_SEL_ADDR                                                    (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0x2c)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_DBG_SEL_OFFS                                                    (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x2c)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_DBG_SEL_RMSK                                                          0x7f
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_DBG_SEL_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN1_DBG_SEL_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_DBG_SEL_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN1_DBG_SEL_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_DBG_SEL_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN1_DBG_SEL_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_DBG_SEL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN1_DBG_SEL_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN1_DBG_SEL_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_DBG_SEL_TEST_CLK_DEBUG_SEL_BMSK                                       0x70
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_DBG_SEL_TEST_CLK_DEBUG_SEL_SHFT                                          4
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_DBG_SEL_DEBUG_SEL_BMSK                                                 0xf
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_DBG_SEL_DEBUG_SEL_SHFT                                                   0

#define HWIO_DSI_1_PHY_DSIPHY_DLN1_SWI_DBG_BUS_CHECK_ADDR                                          (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0x30)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_SWI_DBG_BUS_CHECK_OFFS                                          (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x30)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_SWI_DBG_BUS_CHECK_RMSK                                                0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_SWI_DBG_BUS_CHECK_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN1_SWI_DBG_BUS_CHECK_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_SWI_DBG_BUS_CHECK_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN1_SWI_DBG_BUS_CHECK_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_SWI_DBG_BUS_CHECK_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN1_SWI_DBG_BUS_CHECK_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_SWI_DBG_BUS_CHECK_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN1_SWI_DBG_BUS_CHECK_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN1_SWI_DBG_BUS_CHECK_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_SWI_DBG_BUS_CHECK_LANE_DEBUG_BUS_BMSK                                 0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_SWI_DBG_BUS_CHECK_LANE_DEBUG_BUS_SHFT                                    0

#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL0_ADDR                                         (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0x34)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL0_OFFS                                         (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x34)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL0_RMSK                                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL0_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL0_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL0_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL0_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL0_CPHY_DC_TEST_PATTERN0_FLIP_BMSK                    0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL0_CPHY_DC_TEST_PATTERN0_FLIP_SHFT                       0

#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL1_ADDR                                         (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0x38)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL1_OFFS                                         (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x38)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL1_RMSK                                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL1_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL1_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL1_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL1_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL1_CPHY_DC_TEST_PATTERN0_ROTATE_BMSK                  0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL1_CPHY_DC_TEST_PATTERN0_ROTATE_SHFT                     0

#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL2_ADDR                                         (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0x3c)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL2_OFFS                                         (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x3c)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL2_RMSK                                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL2_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL2_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL2_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL2_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL2_CPHY_DC_TEST_PATTERN0_POLARITY_BMSK                0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL2_CPHY_DC_TEST_PATTERN0_POLARITY_SHFT                   0

#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL3_ADDR                                         (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0x40)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL3_OFFS                                         (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x40)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL3_RMSK                                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL3_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL3_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL3_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL3_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL3_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL3_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL3_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL3_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL3_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL3_CPHY_DC_TEST_DUMMY_BMSK                            0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL3_CPHY_DC_TEST_DUMMY_SHFT                               0

#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_STATUS0_ADDR                                               (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0x44)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_STATUS0_OFFS                                               (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x44)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_STATUS0_RMSK                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_STATUS0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_STATUS0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_STATUS0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_STATUS0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_STATUS0_BISTCHK_ONE_BIT_ERROR_BMSK                               0x80
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_STATUS0_BISTCHK_ONE_BIT_ERROR_SHFT                                  7
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_STATUS0_BISTCHK_SYNC_ERROR_BMSK                                  0x40
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_STATUS0_BISTCHK_SYNC_ERROR_SHFT                                     6
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_STATUS0_BISTCHK_SEED_ERROR_BMSK                                  0x20
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_STATUS0_BISTCHK_SEED_ERROR_SHFT                                     5
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_STATUS0_BISTCHK_PRBS_ERROR_BMSK                                  0x10
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_STATUS0_BISTCHK_PRBS_ERROR_SHFT                                     4
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_STATUS0_BISTCHK_STATUS_BMSK                                       0xe
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_STATUS0_BISTCHK_STATUS_SHFT                                         1
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_STATUS0_BISTCHK_DONE_BMSK                                         0x1
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_STATUS0_BISTCHK_DONE_SHFT                                           0

#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_STATUS1_ADDR                                               (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0x48)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_STATUS1_OFFS                                               (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x48)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_STATUS1_RMSK                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_STATUS1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_STATUS1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_STATUS1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_STATUS1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_STATUS1_BISTCHK_ERROR_CNT_7_0_BMSK                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_STATUS1_BISTCHK_ERROR_CNT_7_0_SHFT                                  0

#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_STATUS2_ADDR                                               (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0x4c)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_STATUS2_OFFS                                               (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x4c)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_STATUS2_RMSK                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_STATUS2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_STATUS2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_STATUS2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_STATUS2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_STATUS2_BISTCHK_ERROR_CNT_15_8_BMSK                              0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_STATUS2_BISTCHK_ERROR_CNT_15_8_SHFT                                 0

#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_STATUS3_ADDR                                               (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0x50)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_STATUS3_OFFS                                               (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x50)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_STATUS3_RMSK                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_STATUS3_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_STATUS3_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_STATUS3_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_STATUS3_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_STATUS3_BISTCHK_WORD_CNT_7_0_BMSK                                0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_STATUS3_BISTCHK_WORD_CNT_7_0_SHFT                                   0

#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_STATUS4_ADDR                                               (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0x54)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_STATUS4_OFFS                                               (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x54)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_STATUS4_RMSK                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_STATUS4_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_STATUS4_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_STATUS4_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_STATUS4_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_STATUS4_BISTCHK_WORD_CNT_15_8_BMSK                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_BIST_STATUS4_BISTCHK_WORD_CNT_15_8_SHFT                                  0

#define HWIO_DSI_1_PHY_DSIPHY_DLN1_LP_BIST_STATUS0_ADDR                                            (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0x58)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_LP_BIST_STATUS0_OFFS                                            (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x58)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_LP_BIST_STATUS0_RMSK                                                   0x3
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_LP_BIST_STATUS0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN1_LP_BIST_STATUS0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_LP_BIST_STATUS0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN1_LP_BIST_STATUS0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_LP_BIST_STATUS0_LP_BISTCHK_PRBS_ERROR_BMSK                             0x2
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_LP_BIST_STATUS0_LP_BISTCHK_PRBS_ERROR_SHFT                               1
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_LP_BIST_STATUS0_LP_BISTCHK_DONE_BMSK                                   0x1
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_LP_BIST_STATUS0_LP_BISTCHK_DONE_SHFT                                     0

#define HWIO_DSI_1_PHY_DSIPHY_DLN1_LP_BIST_STATUS1_ADDR                                            (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0x5c)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_LP_BIST_STATUS1_OFFS                                            (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x5c)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_LP_BIST_STATUS1_RMSK                                                  0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_LP_BIST_STATUS1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN1_LP_BIST_STATUS1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_LP_BIST_STATUS1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN1_LP_BIST_STATUS1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_LP_BIST_STATUS1_LP_BISTCHK_ERROR_CNT_BMSK                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_LP_BIST_STATUS1_LP_BISTCHK_ERROR_CNT_SHFT                                0

#define HWIO_DSI_1_PHY_DSIPHY_DLN1_LP_BIST_STATUS2_ADDR                                            (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0x60)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_LP_BIST_STATUS2_OFFS                                            (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x60)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_LP_BIST_STATUS2_RMSK                                                  0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_LP_BIST_STATUS2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN1_LP_BIST_STATUS2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_LP_BIST_STATUS2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN1_LP_BIST_STATUS2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_LP_BIST_STATUS2_LP_BISTCHK_WORD_CNT_BMSK                              0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_LP_BIST_STATUS2_LP_BISTCHK_WORD_CNT_SHFT                                 0

#define HWIO_DSI_1_PHY_DSIPHY_DLN1_MISR_STATUS0_ADDR                                               (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0x64)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_MISR_STATUS0_OFFS                                               (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x64)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_MISR_STATUS0_RMSK                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_MISR_STATUS0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN1_MISR_STATUS0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_MISR_STATUS0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN1_MISR_STATUS0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_MISR_STATUS0_BISTCHK_MISR_SIG_7_0_BMSK                                0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_MISR_STATUS0_BISTCHK_MISR_SIG_7_0_SHFT                                   0

#define HWIO_DSI_1_PHY_DSIPHY_DLN1_MISR_STATUS1_ADDR                                               (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0x68)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_MISR_STATUS1_OFFS                                               (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x68)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_MISR_STATUS1_RMSK                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_MISR_STATUS1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN1_MISR_STATUS1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_MISR_STATUS1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN1_MISR_STATUS1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_MISR_STATUS1_BISTCHK_MISR_SIG_15_8_BMSK                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_MISR_STATUS1_BISTCHK_MISR_SIG_15_8_SHFT                                  0

#define HWIO_DSI_1_PHY_DSIPHY_DLN1_DEBUG_BUS0_ADDR                                                 (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0x6c)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_DEBUG_BUS0_OFFS                                                 (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x6c)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_DEBUG_BUS0_RMSK                                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_DEBUG_BUS0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN1_DEBUG_BUS0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_DEBUG_BUS0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN1_DEBUG_BUS0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_DEBUG_BUS0_DEBUG_BUS_7_0_BMSK                                         0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_DEBUG_BUS0_DEBUG_BUS_7_0_SHFT                                            0

#define HWIO_DSI_1_PHY_DSIPHY_DLN1_DEBUG_BUS1_ADDR                                                 (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0x70)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_DEBUG_BUS1_OFFS                                                 (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x70)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_DEBUG_BUS1_RMSK                                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_DEBUG_BUS1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN1_DEBUG_BUS1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_DEBUG_BUS1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN1_DEBUG_BUS1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_DEBUG_BUS1_DEBUG_BUS_15_8_BMSK                                        0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_DEBUG_BUS1_DEBUG_BUS_15_8_SHFT                                           0

#define HWIO_DSI_1_PHY_DSIPHY_DLN1_DEBUG_BUS2_ADDR                                                 (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0x74)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_DEBUG_BUS2_OFFS                                                 (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x74)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_DEBUG_BUS2_RMSK                                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_DEBUG_BUS2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN1_DEBUG_BUS2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_DEBUG_BUS2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN1_DEBUG_BUS2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_DEBUG_BUS2_DEBUG_BUS_23_16_BMSK                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_DEBUG_BUS2_DEBUG_BUS_23_16_SHFT                                          0

#define HWIO_DSI_1_PHY_DSIPHY_DLN1_DEBUG_BUS3_ADDR                                                 (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0x78)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_DEBUG_BUS3_OFFS                                                 (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x78)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_DEBUG_BUS3_RMSK                                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_DEBUG_BUS3_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN1_DEBUG_BUS3_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_DEBUG_BUS3_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN1_DEBUG_BUS3_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_DEBUG_BUS3_DEBUG_BUS_31_24_BMSK                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_DEBUG_BUS3_DEBUG_BUS_31_24_SHFT                                          0

#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL4_ADDR                                         (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE            + 0x7c)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL4_OFFS                                         (DSI_1_PHY_DSIPHY_DLN1_DSIPHY_DLN1_DSI_DATALN_REG_BASE_OFFS + 0x7c)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL4_RMSK                                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL4_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL4_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL4_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL4_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL4_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL4_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL4_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL4_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL4_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL4_CPHY_DC_TEST_PATTERN1_ROTATE_BMSK                  0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN1_CPHY_DC_TEST_CTRL4_CPHY_DC_TEST_PATTERN1_ROTATE_SHFT                     0

/*----------------------------------------------------------------------------
 * MODULE: DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN
 *--------------------------------------------------------------------------*/

#define DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE                                      (MDSS_BASE            + 0x00097300)
#define DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_SIZE                                 0x80
#define DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_USED                                 0x7c
#define DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS                                 0x00097300

#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CFG0_ADDR                                                       (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0x0)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CFG0_OFFS                                                       (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x0)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CFG0_RMSK                                                             0x3f
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CFG0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN2_CFG0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CFG0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN2_CFG0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CFG0_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN2_CFG0_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CFG0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN2_CFG0_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN2_CFG0_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CFG0_DSIPHY_HSTX_PGM_DLY_5_4_BMSK                                     0x30
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CFG0_DSIPHY_HSTX_PGM_DLY_5_4_SHFT                                        4
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CFG0_DSIPHY_HSTX_PGM_DLY_3_0_BMSK                                      0xf
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CFG0_DSIPHY_HSTX_PGM_DLY_3_0_SHFT                                        0

#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CFG1_ADDR                                                       (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0x4)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CFG1_OFFS                                                       (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x4)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CFG1_RMSK                                                             0x1f
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CFG1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN2_CFG1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CFG1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN2_CFG1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CFG1_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN2_CFG1_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CFG1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN2_CFG1_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN2_CFG1_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CFG1_PROGSEQ_EN_BMSK                                                  0x10
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CFG1_PROGSEQ_EN_SHFT                                                     4
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CFG1_DSIPHY_HSTX_SLEW_RATE_BMSK                                        0xf
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CFG1_DSIPHY_HSTX_SLEW_RATE_SHFT                                          0

#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CFG2_ADDR                                                       (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0x8)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CFG2_OFFS                                                       (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x8)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CFG2_RMSK                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CFG2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN2_CFG2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CFG2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN2_CFG2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CFG2_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN2_CFG2_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CFG2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN2_CFG2_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN2_CFG2_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CFG2_IS_CKLANE_BMSK                                                   0x80
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CFG2_IS_CKLANE_SHFT                                                      7
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CFG2_CLK_PATTERN_HSTX_INV_BMSK                                        0x40
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CFG2_CLK_PATTERN_HSTX_INV_SHFT                                           6
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CFG2_TEST_MODE_LPTX_DATAN_BMSK                                        0x20
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CFG2_TEST_MODE_LPTX_DATAN_SHFT                                           5
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CFG2_TEST_MODE_LPTX_DATAP_BMSK                                        0x10
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CFG2_TEST_MODE_LPTX_DATAP_SHFT                                           4
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CFG2_DSIPHY_LPRX_DLY_BMSK                                              0xf
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CFG2_DSIPHY_LPRX_DLY_SHFT                                                0

#define HWIO_DSI_1_PHY_DSIPHY_DLN2_TEST_DATAPATH_ADDR                                              (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0xc)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_TEST_DATAPATH_OFFS                                              (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0xc)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_TEST_DATAPATH_RMSK                                                    0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_TEST_DATAPATH_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN2_TEST_DATAPATH_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_TEST_DATAPATH_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN2_TEST_DATAPATH_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_TEST_DATAPATH_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN2_TEST_DATAPATH_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_TEST_DATAPATH_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN2_TEST_DATAPATH_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN2_TEST_DATAPATH_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_TEST_DATAPATH_TEST_MODE_LPTX_EN_BMSK                                  0x80
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_TEST_DATAPATH_TEST_MODE_LPTX_EN_SHFT                                     7
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_TEST_DATAPATH_ANE_BYPASS_EN_BMSK                                      0x40
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_TEST_DATAPATH_ANE_BYPASS_EN_SHFT                                         6
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_TEST_DATAPATH_TEST_MODE_HSTX_DATA_BMSK                                0x20
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_TEST_DATAPATH_TEST_MODE_HSTX_DATA_SHFT                                   5
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_TEST_DATAPATH_DMUX_LP_SEL_BMSK                                        0x18
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_TEST_DATAPATH_DMUX_LP_SEL_SHFT                                           3
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_TEST_DATAPATH_DMUX_HS_SEL_BMSK                                         0x4
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_TEST_DATAPATH_DMUX_HS_SEL_SHFT                                           2
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_TEST_DATAPATH_TEST_MODE_HSTX_EN_BMSK                                   0x2
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_TEST_DATAPATH_TEST_MODE_HSTX_EN_SHFT                                     1
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_TEST_DATAPATH_FORCE_TEST_MODE_BMSK                                     0x1
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_TEST_DATAPATH_FORCE_TEST_MODE_SHFT                                       0

#define HWIO_DSI_1_PHY_DSIPHY_DLN2_PIN_SWAP_ADDR                                                   (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0x10)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_PIN_SWAP_OFFS                                                   (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x10)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_PIN_SWAP_RMSK                                                          0xf
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_PIN_SWAP_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN2_PIN_SWAP_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_PIN_SWAP_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN2_PIN_SWAP_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_PIN_SWAP_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN2_PIN_SWAP_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_PIN_SWAP_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN2_PIN_SWAP_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN2_PIN_SWAP_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_PIN_SWAP_ABC_SWAP_BMSK                                                 0xe
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_PIN_SWAP_ABC_SWAP_SHFT                                                   1
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_PIN_SWAP_PN_SWAP_BMSK                                                  0x1
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_PIN_SWAP_PN_SWAP_SHFT                                                    0

#define HWIO_DSI_1_PHY_DSIPHY_DLN2_LPRX_CTRL_ADDR                                                  (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0x14)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_LPRX_CTRL_OFFS                                                  (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x14)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_LPRX_CTRL_RMSK                                                         0x7
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_LPRX_CTRL_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN2_LPRX_CTRL_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_LPRX_CTRL_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN2_LPRX_CTRL_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_LPRX_CTRL_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN2_LPRX_CTRL_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_LPRX_CTRL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN2_LPRX_CTRL_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN2_LPRX_CTRL_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_LPRX_CTRL_HS_CONTENTION_DIS_BMSK                                       0x4
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_LPRX_CTRL_HS_CONTENTION_DIS_SHFT                                         2
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_LPRX_CTRL_DSIPHY_LPRX_EN_BMSK                                          0x2
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_LPRX_CTRL_DSIPHY_LPRX_EN_SHFT                                            1
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_LPRX_CTRL_DSIPHY_CDRX_EN_BMSK                                          0x1
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_LPRX_CTRL_DSIPHY_CDRX_EN_SHFT                                            0

#define HWIO_DSI_1_PHY_DSIPHY_DLN2_TX_DCTRL_ADDR                                                   (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0x18)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_TX_DCTRL_OFFS                                                   (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x18)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_TX_DCTRL_RMSK                                                         0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_TX_DCTRL_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN2_TX_DCTRL_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_TX_DCTRL_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN2_TX_DCTRL_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_TX_DCTRL_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN2_TX_DCTRL_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_TX_DCTRL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN2_TX_DCTRL_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN2_TX_DCTRL_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_TX_DCTRL_DCTRL_BMSK                                                   0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_TX_DCTRL_DCTRL_SHFT                                                      0

#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_CTRL0_ADDR                                                 (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0x1c)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_CTRL0_OFFS                                                 (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x1c)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_CTRL0_RMSK                                                       0x3f
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_CTRL0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_CTRL0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_CTRL0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_CTRL0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_CTRL0_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_CTRL0_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_CTRL0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_CTRL0_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_CTRL0_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_CTRL0_LP_BISTCHK_ENABLE_BMSK                                     0x20
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_CTRL0_LP_BISTCHK_ENABLE_SHFT                                        5
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_CTRL0_BISTCHK_CAPTURE_BMSK                                       0x10
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_CTRL0_BISTCHK_CAPTURE_SHFT                                          4
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_CTRL0_BISTCHK_CLR_ERROR_CNT_BMSK                                  0x8
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_CTRL0_BISTCHK_CLR_ERROR_CNT_SHFT                                    3
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_CTRL0_BISTCHK_MODE_BMSK                                           0x4
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_CTRL0_BISTCHK_MODE_SHFT                                             2
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_CTRL0_BISTCHK_CROSS_BMSK                                          0x2
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_CTRL0_BISTCHK_CROSS_SHFT                                            1
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_CTRL0_BISTCHK_ENABLE_BMSK                                         0x1
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_CTRL0_BISTCHK_ENABLE_SHFT                                           0

#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_CTRL1_ADDR                                                 (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0x20)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_CTRL1_OFFS                                                 (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x20)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_CTRL1_RMSK                                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_CTRL1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_CTRL1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_CTRL1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_CTRL1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_CTRL1_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_CTRL1_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_CTRL1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_CTRL1_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_CTRL1_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_CTRL1_BIST_WORD_CNT_7_0_BMSK                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_CTRL1_BIST_WORD_CNT_7_0_SHFT                                        0

#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_CTRL2_ADDR                                                 (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0x24)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_CTRL2_OFFS                                                 (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x24)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_CTRL2_RMSK                                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_CTRL2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_CTRL2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_CTRL2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_CTRL2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_CTRL2_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_CTRL2_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_CTRL2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_CTRL2_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_CTRL2_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_CTRL2_BIST_WORD_CNT_15_8_BMSK                                    0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_CTRL2_BIST_WORD_CNT_15_8_SHFT                                       0

#define HWIO_DSI_1_PHY_DSIPHY_DLN2_MISR_CTRL_ADDR                                                  (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0x28)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_MISR_CTRL_OFFS                                                  (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x28)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_MISR_CTRL_RMSK                                                        0x1f
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_MISR_CTRL_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN2_MISR_CTRL_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_MISR_CTRL_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN2_MISR_CTRL_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_MISR_CTRL_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN2_MISR_CTRL_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_MISR_CTRL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN2_MISR_CTRL_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN2_MISR_CTRL_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_MISR_CTRL_DEBUG_CLK_DEBUG_SEL_BMSK                                    0x1c
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_MISR_CTRL_DEBUG_CLK_DEBUG_SEL_SHFT                                       2
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_MISR_CTRL_MISR_SIG_CLEAR_BMSK                                          0x2
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_MISR_CTRL_MISR_SIG_CLEAR_SHFT                                            1
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_MISR_CTRL_MISR_ENABLE_BMSK                                             0x1
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_MISR_CTRL_MISR_ENABLE_SHFT                                               0

#define HWIO_DSI_1_PHY_DSIPHY_DLN2_DBG_SEL_ADDR                                                    (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0x2c)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_DBG_SEL_OFFS                                                    (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x2c)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_DBG_SEL_RMSK                                                          0x7f
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_DBG_SEL_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN2_DBG_SEL_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_DBG_SEL_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN2_DBG_SEL_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_DBG_SEL_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN2_DBG_SEL_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_DBG_SEL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN2_DBG_SEL_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN2_DBG_SEL_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_DBG_SEL_TEST_CLK_DEBUG_SEL_BMSK                                       0x70
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_DBG_SEL_TEST_CLK_DEBUG_SEL_SHFT                                          4
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_DBG_SEL_DEBUG_SEL_BMSK                                                 0xf
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_DBG_SEL_DEBUG_SEL_SHFT                                                   0

#define HWIO_DSI_1_PHY_DSIPHY_DLN2_SWI_DBG_BUS_CHECK_ADDR                                          (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0x30)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_SWI_DBG_BUS_CHECK_OFFS                                          (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x30)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_SWI_DBG_BUS_CHECK_RMSK                                                0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_SWI_DBG_BUS_CHECK_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN2_SWI_DBG_BUS_CHECK_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_SWI_DBG_BUS_CHECK_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN2_SWI_DBG_BUS_CHECK_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_SWI_DBG_BUS_CHECK_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN2_SWI_DBG_BUS_CHECK_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_SWI_DBG_BUS_CHECK_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN2_SWI_DBG_BUS_CHECK_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN2_SWI_DBG_BUS_CHECK_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_SWI_DBG_BUS_CHECK_LANE_DEBUG_BUS_BMSK                                 0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_SWI_DBG_BUS_CHECK_LANE_DEBUG_BUS_SHFT                                    0

#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL0_ADDR                                         (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0x34)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL0_OFFS                                         (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x34)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL0_RMSK                                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL0_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL0_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL0_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL0_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL0_CPHY_DC_TEST_PATTERN0_FLIP_BMSK                    0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL0_CPHY_DC_TEST_PATTERN0_FLIP_SHFT                       0

#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL1_ADDR                                         (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0x38)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL1_OFFS                                         (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x38)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL1_RMSK                                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL1_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL1_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL1_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL1_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL1_CPHY_DC_TEST_PATTERN0_ROTATE_BMSK                  0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL1_CPHY_DC_TEST_PATTERN0_ROTATE_SHFT                     0

#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL2_ADDR                                         (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0x3c)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL2_OFFS                                         (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x3c)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL2_RMSK                                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL2_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL2_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL2_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL2_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL2_CPHY_DC_TEST_PATTERN0_POLARITY_BMSK                0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL2_CPHY_DC_TEST_PATTERN0_POLARITY_SHFT                   0

#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL3_ADDR                                         (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0x40)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL3_OFFS                                         (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x40)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL3_RMSK                                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL3_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL3_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL3_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL3_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL3_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL3_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL3_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL3_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL3_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL3_CPHY_DC_TEST_DUMMY_BMSK                            0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL3_CPHY_DC_TEST_DUMMY_SHFT                               0

#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_STATUS0_ADDR                                               (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0x44)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_STATUS0_OFFS                                               (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x44)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_STATUS0_RMSK                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_STATUS0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_STATUS0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_STATUS0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_STATUS0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_STATUS0_BISTCHK_ONE_BIT_ERROR_BMSK                               0x80
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_STATUS0_BISTCHK_ONE_BIT_ERROR_SHFT                                  7
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_STATUS0_BISTCHK_SYNC_ERROR_BMSK                                  0x40
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_STATUS0_BISTCHK_SYNC_ERROR_SHFT                                     6
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_STATUS0_BISTCHK_SEED_ERROR_BMSK                                  0x20
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_STATUS0_BISTCHK_SEED_ERROR_SHFT                                     5
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_STATUS0_BISTCHK_PRBS_ERROR_BMSK                                  0x10
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_STATUS0_BISTCHK_PRBS_ERROR_SHFT                                     4
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_STATUS0_BISTCHK_STATUS_BMSK                                       0xe
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_STATUS0_BISTCHK_STATUS_SHFT                                         1
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_STATUS0_BISTCHK_DONE_BMSK                                         0x1
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_STATUS0_BISTCHK_DONE_SHFT                                           0

#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_STATUS1_ADDR                                               (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0x48)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_STATUS1_OFFS                                               (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x48)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_STATUS1_RMSK                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_STATUS1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_STATUS1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_STATUS1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_STATUS1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_STATUS1_BISTCHK_ERROR_CNT_7_0_BMSK                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_STATUS1_BISTCHK_ERROR_CNT_7_0_SHFT                                  0

#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_STATUS2_ADDR                                               (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0x4c)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_STATUS2_OFFS                                               (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x4c)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_STATUS2_RMSK                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_STATUS2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_STATUS2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_STATUS2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_STATUS2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_STATUS2_BISTCHK_ERROR_CNT_15_8_BMSK                              0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_STATUS2_BISTCHK_ERROR_CNT_15_8_SHFT                                 0

#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_STATUS3_ADDR                                               (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0x50)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_STATUS3_OFFS                                               (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x50)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_STATUS3_RMSK                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_STATUS3_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_STATUS3_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_STATUS3_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_STATUS3_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_STATUS3_BISTCHK_WORD_CNT_7_0_BMSK                                0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_STATUS3_BISTCHK_WORD_CNT_7_0_SHFT                                   0

#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_STATUS4_ADDR                                               (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0x54)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_STATUS4_OFFS                                               (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x54)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_STATUS4_RMSK                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_STATUS4_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_STATUS4_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_STATUS4_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_STATUS4_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_STATUS4_BISTCHK_WORD_CNT_15_8_BMSK                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_BIST_STATUS4_BISTCHK_WORD_CNT_15_8_SHFT                                  0

#define HWIO_DSI_1_PHY_DSIPHY_DLN2_LP_BIST_STATUS0_ADDR                                            (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0x58)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_LP_BIST_STATUS0_OFFS                                            (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x58)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_LP_BIST_STATUS0_RMSK                                                   0x3
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_LP_BIST_STATUS0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN2_LP_BIST_STATUS0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_LP_BIST_STATUS0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN2_LP_BIST_STATUS0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_LP_BIST_STATUS0_LP_BISTCHK_PRBS_ERROR_BMSK                             0x2
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_LP_BIST_STATUS0_LP_BISTCHK_PRBS_ERROR_SHFT                               1
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_LP_BIST_STATUS0_LP_BISTCHK_DONE_BMSK                                   0x1
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_LP_BIST_STATUS0_LP_BISTCHK_DONE_SHFT                                     0

#define HWIO_DSI_1_PHY_DSIPHY_DLN2_LP_BIST_STATUS1_ADDR                                            (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0x5c)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_LP_BIST_STATUS1_OFFS                                            (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x5c)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_LP_BIST_STATUS1_RMSK                                                  0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_LP_BIST_STATUS1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN2_LP_BIST_STATUS1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_LP_BIST_STATUS1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN2_LP_BIST_STATUS1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_LP_BIST_STATUS1_LP_BISTCHK_ERROR_CNT_BMSK                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_LP_BIST_STATUS1_LP_BISTCHK_ERROR_CNT_SHFT                                0

#define HWIO_DSI_1_PHY_DSIPHY_DLN2_LP_BIST_STATUS2_ADDR                                            (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0x60)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_LP_BIST_STATUS2_OFFS                                            (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x60)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_LP_BIST_STATUS2_RMSK                                                  0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_LP_BIST_STATUS2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN2_LP_BIST_STATUS2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_LP_BIST_STATUS2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN2_LP_BIST_STATUS2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_LP_BIST_STATUS2_LP_BISTCHK_WORD_CNT_BMSK                              0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_LP_BIST_STATUS2_LP_BISTCHK_WORD_CNT_SHFT                                 0

#define HWIO_DSI_1_PHY_DSIPHY_DLN2_MISR_STATUS0_ADDR                                               (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0x64)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_MISR_STATUS0_OFFS                                               (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x64)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_MISR_STATUS0_RMSK                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_MISR_STATUS0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN2_MISR_STATUS0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_MISR_STATUS0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN2_MISR_STATUS0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_MISR_STATUS0_BISTCHK_MISR_SIG_7_0_BMSK                                0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_MISR_STATUS0_BISTCHK_MISR_SIG_7_0_SHFT                                   0

#define HWIO_DSI_1_PHY_DSIPHY_DLN2_MISR_STATUS1_ADDR                                               (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0x68)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_MISR_STATUS1_OFFS                                               (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x68)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_MISR_STATUS1_RMSK                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_MISR_STATUS1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN2_MISR_STATUS1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_MISR_STATUS1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN2_MISR_STATUS1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_MISR_STATUS1_BISTCHK_MISR_SIG_15_8_BMSK                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_MISR_STATUS1_BISTCHK_MISR_SIG_15_8_SHFT                                  0

#define HWIO_DSI_1_PHY_DSIPHY_DLN2_DEBUG_BUS0_ADDR                                                 (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0x6c)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_DEBUG_BUS0_OFFS                                                 (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x6c)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_DEBUG_BUS0_RMSK                                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_DEBUG_BUS0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN2_DEBUG_BUS0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_DEBUG_BUS0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN2_DEBUG_BUS0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_DEBUG_BUS0_DEBUG_BUS_7_0_BMSK                                         0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_DEBUG_BUS0_DEBUG_BUS_7_0_SHFT                                            0

#define HWIO_DSI_1_PHY_DSIPHY_DLN2_DEBUG_BUS1_ADDR                                                 (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0x70)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_DEBUG_BUS1_OFFS                                                 (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x70)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_DEBUG_BUS1_RMSK                                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_DEBUG_BUS1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN2_DEBUG_BUS1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_DEBUG_BUS1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN2_DEBUG_BUS1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_DEBUG_BUS1_DEBUG_BUS_15_8_BMSK                                        0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_DEBUG_BUS1_DEBUG_BUS_15_8_SHFT                                           0

#define HWIO_DSI_1_PHY_DSIPHY_DLN2_DEBUG_BUS2_ADDR                                                 (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0x74)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_DEBUG_BUS2_OFFS                                                 (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x74)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_DEBUG_BUS2_RMSK                                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_DEBUG_BUS2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN2_DEBUG_BUS2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_DEBUG_BUS2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN2_DEBUG_BUS2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_DEBUG_BUS2_DEBUG_BUS_23_16_BMSK                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_DEBUG_BUS2_DEBUG_BUS_23_16_SHFT                                          0

#define HWIO_DSI_1_PHY_DSIPHY_DLN2_DEBUG_BUS3_ADDR                                                 (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0x78)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_DEBUG_BUS3_OFFS                                                 (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x78)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_DEBUG_BUS3_RMSK                                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_DEBUG_BUS3_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN2_DEBUG_BUS3_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_DEBUG_BUS3_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN2_DEBUG_BUS3_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_DEBUG_BUS3_DEBUG_BUS_31_24_BMSK                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_DEBUG_BUS3_DEBUG_BUS_31_24_SHFT                                          0

#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL4_ADDR                                         (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE            + 0x7c)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL4_OFFS                                         (DSI_1_PHY_DSIPHY_DLN2_DSIPHY_DLN2_DSI_DATALN_REG_BASE_OFFS + 0x7c)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL4_RMSK                                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL4_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL4_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL4_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL4_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL4_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL4_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL4_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL4_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL4_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL4_CPHY_DC_TEST_PATTERN1_ROTATE_BMSK                  0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN2_CPHY_DC_TEST_CTRL4_CPHY_DC_TEST_PATTERN1_ROTATE_SHFT                     0

/*----------------------------------------------------------------------------
 * MODULE: DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN
 *--------------------------------------------------------------------------*/

#define DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE                                      (MDSS_BASE            + 0x00097380)
#define DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_SIZE                                 0x80
#define DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_USED                                 0x7c
#define DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS                                 0x00097380

#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CFG0_ADDR                                                       (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0x0)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CFG0_OFFS                                                       (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x0)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CFG0_RMSK                                                             0x3f
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CFG0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN3_CFG0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CFG0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN3_CFG0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CFG0_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN3_CFG0_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CFG0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN3_CFG0_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN3_CFG0_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CFG0_DSIPHY_HSTX_PGM_DLY_5_4_BMSK                                     0x30
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CFG0_DSIPHY_HSTX_PGM_DLY_5_4_SHFT                                        4
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CFG0_DSIPHY_HSTX_PGM_DLY_3_0_BMSK                                      0xf
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CFG0_DSIPHY_HSTX_PGM_DLY_3_0_SHFT                                        0

#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CFG1_ADDR                                                       (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0x4)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CFG1_OFFS                                                       (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x4)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CFG1_RMSK                                                             0x1f
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CFG1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN3_CFG1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CFG1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN3_CFG1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CFG1_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN3_CFG1_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CFG1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN3_CFG1_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN3_CFG1_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CFG1_PROGSEQ_EN_BMSK                                                  0x10
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CFG1_PROGSEQ_EN_SHFT                                                     4
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CFG1_DSIPHY_HSTX_SLEW_RATE_BMSK                                        0xf
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CFG1_DSIPHY_HSTX_SLEW_RATE_SHFT                                          0

#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CFG2_ADDR                                                       (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0x8)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CFG2_OFFS                                                       (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x8)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CFG2_RMSK                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CFG2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN3_CFG2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CFG2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN3_CFG2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CFG2_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN3_CFG2_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CFG2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN3_CFG2_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN3_CFG2_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CFG2_IS_CKLANE_BMSK                                                   0x80
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CFG2_IS_CKLANE_SHFT                                                      7
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CFG2_CLK_PATTERN_HSTX_INV_BMSK                                        0x40
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CFG2_CLK_PATTERN_HSTX_INV_SHFT                                           6
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CFG2_TEST_MODE_LPTX_DATAN_BMSK                                        0x20
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CFG2_TEST_MODE_LPTX_DATAN_SHFT                                           5
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CFG2_TEST_MODE_LPTX_DATAP_BMSK                                        0x10
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CFG2_TEST_MODE_LPTX_DATAP_SHFT                                           4
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CFG2_DSIPHY_LPRX_DLY_BMSK                                              0xf
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CFG2_DSIPHY_LPRX_DLY_SHFT                                                0

#define HWIO_DSI_1_PHY_DSIPHY_DLN3_TEST_DATAPATH_ADDR                                              (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0xc)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_TEST_DATAPATH_OFFS                                              (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0xc)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_TEST_DATAPATH_RMSK                                                    0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_TEST_DATAPATH_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN3_TEST_DATAPATH_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_TEST_DATAPATH_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN3_TEST_DATAPATH_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_TEST_DATAPATH_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN3_TEST_DATAPATH_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_TEST_DATAPATH_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN3_TEST_DATAPATH_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN3_TEST_DATAPATH_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_TEST_DATAPATH_TEST_MODE_LPTX_EN_BMSK                                  0x80
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_TEST_DATAPATH_TEST_MODE_LPTX_EN_SHFT                                     7
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_TEST_DATAPATH_ANE_BYPASS_EN_BMSK                                      0x40
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_TEST_DATAPATH_ANE_BYPASS_EN_SHFT                                         6
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_TEST_DATAPATH_TEST_MODE_HSTX_DATA_BMSK                                0x20
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_TEST_DATAPATH_TEST_MODE_HSTX_DATA_SHFT                                   5
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_TEST_DATAPATH_DMUX_LP_SEL_BMSK                                        0x18
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_TEST_DATAPATH_DMUX_LP_SEL_SHFT                                           3
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_TEST_DATAPATH_DMUX_HS_SEL_BMSK                                         0x4
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_TEST_DATAPATH_DMUX_HS_SEL_SHFT                                           2
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_TEST_DATAPATH_TEST_MODE_HSTX_EN_BMSK                                   0x2
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_TEST_DATAPATH_TEST_MODE_HSTX_EN_SHFT                                     1
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_TEST_DATAPATH_FORCE_TEST_MODE_BMSK                                     0x1
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_TEST_DATAPATH_FORCE_TEST_MODE_SHFT                                       0

#define HWIO_DSI_1_PHY_DSIPHY_DLN3_PIN_SWAP_ADDR                                                   (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0x10)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_PIN_SWAP_OFFS                                                   (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x10)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_PIN_SWAP_RMSK                                                          0xf
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_PIN_SWAP_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN3_PIN_SWAP_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_PIN_SWAP_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN3_PIN_SWAP_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_PIN_SWAP_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN3_PIN_SWAP_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_PIN_SWAP_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN3_PIN_SWAP_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN3_PIN_SWAP_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_PIN_SWAP_ABC_SWAP_BMSK                                                 0xe
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_PIN_SWAP_ABC_SWAP_SHFT                                                   1
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_PIN_SWAP_PN_SWAP_BMSK                                                  0x1
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_PIN_SWAP_PN_SWAP_SHFT                                                    0

#define HWIO_DSI_1_PHY_DSIPHY_DLN3_LPRX_CTRL_ADDR                                                  (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0x14)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_LPRX_CTRL_OFFS                                                  (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x14)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_LPRX_CTRL_RMSK                                                         0x7
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_LPRX_CTRL_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN3_LPRX_CTRL_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_LPRX_CTRL_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN3_LPRX_CTRL_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_LPRX_CTRL_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN3_LPRX_CTRL_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_LPRX_CTRL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN3_LPRX_CTRL_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN3_LPRX_CTRL_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_LPRX_CTRL_HS_CONTENTION_DIS_BMSK                                       0x4
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_LPRX_CTRL_HS_CONTENTION_DIS_SHFT                                         2
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_LPRX_CTRL_DSIPHY_LPRX_EN_BMSK                                          0x2
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_LPRX_CTRL_DSIPHY_LPRX_EN_SHFT                                            1
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_LPRX_CTRL_DSIPHY_CDRX_EN_BMSK                                          0x1
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_LPRX_CTRL_DSIPHY_CDRX_EN_SHFT                                            0

#define HWIO_DSI_1_PHY_DSIPHY_DLN3_TX_DCTRL_ADDR                                                   (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0x18)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_TX_DCTRL_OFFS                                                   (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x18)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_TX_DCTRL_RMSK                                                         0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_TX_DCTRL_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN3_TX_DCTRL_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_TX_DCTRL_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN3_TX_DCTRL_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_TX_DCTRL_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN3_TX_DCTRL_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_TX_DCTRL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN3_TX_DCTRL_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN3_TX_DCTRL_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_TX_DCTRL_DCTRL_BMSK                                                   0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_TX_DCTRL_DCTRL_SHFT                                                      0

#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_CTRL0_ADDR                                                 (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0x1c)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_CTRL0_OFFS                                                 (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x1c)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_CTRL0_RMSK                                                       0x3f
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_CTRL0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_CTRL0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_CTRL0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_CTRL0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_CTRL0_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_CTRL0_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_CTRL0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_CTRL0_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_CTRL0_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_CTRL0_LP_BISTCHK_ENABLE_BMSK                                     0x20
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_CTRL0_LP_BISTCHK_ENABLE_SHFT                                        5
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_CTRL0_BISTCHK_CAPTURE_BMSK                                       0x10
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_CTRL0_BISTCHK_CAPTURE_SHFT                                          4
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_CTRL0_BISTCHK_CLR_ERROR_CNT_BMSK                                  0x8
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_CTRL0_BISTCHK_CLR_ERROR_CNT_SHFT                                    3
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_CTRL0_BISTCHK_MODE_BMSK                                           0x4
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_CTRL0_BISTCHK_MODE_SHFT                                             2
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_CTRL0_BISTCHK_CROSS_BMSK                                          0x2
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_CTRL0_BISTCHK_CROSS_SHFT                                            1
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_CTRL0_BISTCHK_ENABLE_BMSK                                         0x1
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_CTRL0_BISTCHK_ENABLE_SHFT                                           0

#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_CTRL1_ADDR                                                 (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0x20)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_CTRL1_OFFS                                                 (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x20)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_CTRL1_RMSK                                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_CTRL1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_CTRL1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_CTRL1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_CTRL1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_CTRL1_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_CTRL1_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_CTRL1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_CTRL1_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_CTRL1_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_CTRL1_BIST_WORD_CNT_7_0_BMSK                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_CTRL1_BIST_WORD_CNT_7_0_SHFT                                        0

#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_CTRL2_ADDR                                                 (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0x24)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_CTRL2_OFFS                                                 (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x24)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_CTRL2_RMSK                                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_CTRL2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_CTRL2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_CTRL2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_CTRL2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_CTRL2_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_CTRL2_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_CTRL2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_CTRL2_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_CTRL2_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_CTRL2_BIST_WORD_CNT_15_8_BMSK                                    0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_CTRL2_BIST_WORD_CNT_15_8_SHFT                                       0

#define HWIO_DSI_1_PHY_DSIPHY_DLN3_MISR_CTRL_ADDR                                                  (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0x28)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_MISR_CTRL_OFFS                                                  (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x28)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_MISR_CTRL_RMSK                                                        0x1f
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_MISR_CTRL_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN3_MISR_CTRL_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_MISR_CTRL_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN3_MISR_CTRL_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_MISR_CTRL_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN3_MISR_CTRL_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_MISR_CTRL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN3_MISR_CTRL_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN3_MISR_CTRL_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_MISR_CTRL_DEBUG_CLK_DEBUG_SEL_BMSK                                    0x1c
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_MISR_CTRL_DEBUG_CLK_DEBUG_SEL_SHFT                                       2
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_MISR_CTRL_MISR_SIG_CLEAR_BMSK                                          0x2
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_MISR_CTRL_MISR_SIG_CLEAR_SHFT                                            1
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_MISR_CTRL_MISR_ENABLE_BMSK                                             0x1
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_MISR_CTRL_MISR_ENABLE_SHFT                                               0

#define HWIO_DSI_1_PHY_DSIPHY_DLN3_DBG_SEL_ADDR                                                    (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0x2c)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_DBG_SEL_OFFS                                                    (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x2c)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_DBG_SEL_RMSK                                                          0x7f
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_DBG_SEL_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN3_DBG_SEL_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_DBG_SEL_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN3_DBG_SEL_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_DBG_SEL_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN3_DBG_SEL_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_DBG_SEL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN3_DBG_SEL_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN3_DBG_SEL_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_DBG_SEL_TEST_CLK_DEBUG_SEL_BMSK                                       0x70
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_DBG_SEL_TEST_CLK_DEBUG_SEL_SHFT                                          4
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_DBG_SEL_DEBUG_SEL_BMSK                                                 0xf
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_DBG_SEL_DEBUG_SEL_SHFT                                                   0

#define HWIO_DSI_1_PHY_DSIPHY_DLN3_SWI_DBG_BUS_CHECK_ADDR                                          (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0x30)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_SWI_DBG_BUS_CHECK_OFFS                                          (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x30)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_SWI_DBG_BUS_CHECK_RMSK                                                0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_SWI_DBG_BUS_CHECK_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN3_SWI_DBG_BUS_CHECK_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_SWI_DBG_BUS_CHECK_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN3_SWI_DBG_BUS_CHECK_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_SWI_DBG_BUS_CHECK_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN3_SWI_DBG_BUS_CHECK_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_SWI_DBG_BUS_CHECK_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN3_SWI_DBG_BUS_CHECK_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN3_SWI_DBG_BUS_CHECK_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_SWI_DBG_BUS_CHECK_LANE_DEBUG_BUS_BMSK                                 0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_SWI_DBG_BUS_CHECK_LANE_DEBUG_BUS_SHFT                                    0

#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL0_ADDR                                         (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0x34)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL0_OFFS                                         (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x34)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL0_RMSK                                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL0_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL0_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL0_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL0_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL0_CPHY_DC_TEST_PATTERN0_FLIP_BMSK                    0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL0_CPHY_DC_TEST_PATTERN0_FLIP_SHFT                       0

#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL1_ADDR                                         (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0x38)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL1_OFFS                                         (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x38)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL1_RMSK                                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL1_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL1_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL1_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL1_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL1_CPHY_DC_TEST_PATTERN0_ROTATE_BMSK                  0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL1_CPHY_DC_TEST_PATTERN0_ROTATE_SHFT                     0

#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL2_ADDR                                         (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0x3c)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL2_OFFS                                         (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x3c)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL2_RMSK                                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL2_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL2_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL2_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL2_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL2_CPHY_DC_TEST_PATTERN0_POLARITY_BMSK                0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL2_CPHY_DC_TEST_PATTERN0_POLARITY_SHFT                   0

#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL3_ADDR                                         (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0x40)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL3_OFFS                                         (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x40)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL3_RMSK                                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL3_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL3_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL3_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL3_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL3_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL3_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL3_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL3_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL3_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL3_CPHY_DC_TEST_DUMMY_BMSK                            0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL3_CPHY_DC_TEST_DUMMY_SHFT                               0

#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_STATUS0_ADDR                                               (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0x44)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_STATUS0_OFFS                                               (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x44)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_STATUS0_RMSK                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_STATUS0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_STATUS0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_STATUS0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_STATUS0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_STATUS0_BISTCHK_ONE_BIT_ERROR_BMSK                               0x80
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_STATUS0_BISTCHK_ONE_BIT_ERROR_SHFT                                  7
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_STATUS0_BISTCHK_SYNC_ERROR_BMSK                                  0x40
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_STATUS0_BISTCHK_SYNC_ERROR_SHFT                                     6
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_STATUS0_BISTCHK_SEED_ERROR_BMSK                                  0x20
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_STATUS0_BISTCHK_SEED_ERROR_SHFT                                     5
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_STATUS0_BISTCHK_PRBS_ERROR_BMSK                                  0x10
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_STATUS0_BISTCHK_PRBS_ERROR_SHFT                                     4
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_STATUS0_BISTCHK_STATUS_BMSK                                       0xe
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_STATUS0_BISTCHK_STATUS_SHFT                                         1
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_STATUS0_BISTCHK_DONE_BMSK                                         0x1
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_STATUS0_BISTCHK_DONE_SHFT                                           0

#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_STATUS1_ADDR                                               (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0x48)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_STATUS1_OFFS                                               (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x48)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_STATUS1_RMSK                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_STATUS1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_STATUS1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_STATUS1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_STATUS1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_STATUS1_BISTCHK_ERROR_CNT_7_0_BMSK                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_STATUS1_BISTCHK_ERROR_CNT_7_0_SHFT                                  0

#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_STATUS2_ADDR                                               (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0x4c)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_STATUS2_OFFS                                               (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x4c)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_STATUS2_RMSK                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_STATUS2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_STATUS2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_STATUS2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_STATUS2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_STATUS2_BISTCHK_ERROR_CNT_15_8_BMSK                              0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_STATUS2_BISTCHK_ERROR_CNT_15_8_SHFT                                 0

#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_STATUS3_ADDR                                               (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0x50)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_STATUS3_OFFS                                               (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x50)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_STATUS3_RMSK                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_STATUS3_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_STATUS3_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_STATUS3_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_STATUS3_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_STATUS3_BISTCHK_WORD_CNT_7_0_BMSK                                0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_STATUS3_BISTCHK_WORD_CNT_7_0_SHFT                                   0

#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_STATUS4_ADDR                                               (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0x54)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_STATUS4_OFFS                                               (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x54)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_STATUS4_RMSK                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_STATUS4_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_STATUS4_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_STATUS4_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_STATUS4_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_STATUS4_BISTCHK_WORD_CNT_15_8_BMSK                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_BIST_STATUS4_BISTCHK_WORD_CNT_15_8_SHFT                                  0

#define HWIO_DSI_1_PHY_DSIPHY_DLN3_LP_BIST_STATUS0_ADDR                                            (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0x58)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_LP_BIST_STATUS0_OFFS                                            (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x58)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_LP_BIST_STATUS0_RMSK                                                   0x3
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_LP_BIST_STATUS0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN3_LP_BIST_STATUS0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_LP_BIST_STATUS0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN3_LP_BIST_STATUS0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_LP_BIST_STATUS0_LP_BISTCHK_PRBS_ERROR_BMSK                             0x2
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_LP_BIST_STATUS0_LP_BISTCHK_PRBS_ERROR_SHFT                               1
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_LP_BIST_STATUS0_LP_BISTCHK_DONE_BMSK                                   0x1
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_LP_BIST_STATUS0_LP_BISTCHK_DONE_SHFT                                     0

#define HWIO_DSI_1_PHY_DSIPHY_DLN3_LP_BIST_STATUS1_ADDR                                            (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0x5c)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_LP_BIST_STATUS1_OFFS                                            (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x5c)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_LP_BIST_STATUS1_RMSK                                                  0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_LP_BIST_STATUS1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN3_LP_BIST_STATUS1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_LP_BIST_STATUS1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN3_LP_BIST_STATUS1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_LP_BIST_STATUS1_LP_BISTCHK_ERROR_CNT_BMSK                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_LP_BIST_STATUS1_LP_BISTCHK_ERROR_CNT_SHFT                                0

#define HWIO_DSI_1_PHY_DSIPHY_DLN3_LP_BIST_STATUS2_ADDR                                            (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0x60)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_LP_BIST_STATUS2_OFFS                                            (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x60)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_LP_BIST_STATUS2_RMSK                                                  0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_LP_BIST_STATUS2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN3_LP_BIST_STATUS2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_LP_BIST_STATUS2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN3_LP_BIST_STATUS2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_LP_BIST_STATUS2_LP_BISTCHK_WORD_CNT_BMSK                              0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_LP_BIST_STATUS2_LP_BISTCHK_WORD_CNT_SHFT                                 0

#define HWIO_DSI_1_PHY_DSIPHY_DLN3_MISR_STATUS0_ADDR                                               (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0x64)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_MISR_STATUS0_OFFS                                               (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x64)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_MISR_STATUS0_RMSK                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_MISR_STATUS0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN3_MISR_STATUS0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_MISR_STATUS0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN3_MISR_STATUS0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_MISR_STATUS0_BISTCHK_MISR_SIG_7_0_BMSK                                0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_MISR_STATUS0_BISTCHK_MISR_SIG_7_0_SHFT                                   0

#define HWIO_DSI_1_PHY_DSIPHY_DLN3_MISR_STATUS1_ADDR                                               (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0x68)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_MISR_STATUS1_OFFS                                               (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x68)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_MISR_STATUS1_RMSK                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_MISR_STATUS1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN3_MISR_STATUS1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_MISR_STATUS1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN3_MISR_STATUS1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_MISR_STATUS1_BISTCHK_MISR_SIG_15_8_BMSK                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_MISR_STATUS1_BISTCHK_MISR_SIG_15_8_SHFT                                  0

#define HWIO_DSI_1_PHY_DSIPHY_DLN3_DEBUG_BUS0_ADDR                                                 (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0x6c)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_DEBUG_BUS0_OFFS                                                 (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x6c)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_DEBUG_BUS0_RMSK                                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_DEBUG_BUS0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN3_DEBUG_BUS0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_DEBUG_BUS0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN3_DEBUG_BUS0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_DEBUG_BUS0_DEBUG_BUS_7_0_BMSK                                         0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_DEBUG_BUS0_DEBUG_BUS_7_0_SHFT                                            0

#define HWIO_DSI_1_PHY_DSIPHY_DLN3_DEBUG_BUS1_ADDR                                                 (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0x70)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_DEBUG_BUS1_OFFS                                                 (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x70)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_DEBUG_BUS1_RMSK                                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_DEBUG_BUS1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN3_DEBUG_BUS1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_DEBUG_BUS1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN3_DEBUG_BUS1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_DEBUG_BUS1_DEBUG_BUS_15_8_BMSK                                        0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_DEBUG_BUS1_DEBUG_BUS_15_8_SHFT                                           0

#define HWIO_DSI_1_PHY_DSIPHY_DLN3_DEBUG_BUS2_ADDR                                                 (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0x74)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_DEBUG_BUS2_OFFS                                                 (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x74)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_DEBUG_BUS2_RMSK                                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_DEBUG_BUS2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN3_DEBUG_BUS2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_DEBUG_BUS2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN3_DEBUG_BUS2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_DEBUG_BUS2_DEBUG_BUS_23_16_BMSK                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_DEBUG_BUS2_DEBUG_BUS_23_16_SHFT                                          0

#define HWIO_DSI_1_PHY_DSIPHY_DLN3_DEBUG_BUS3_ADDR                                                 (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0x78)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_DEBUG_BUS3_OFFS                                                 (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x78)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_DEBUG_BUS3_RMSK                                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_DEBUG_BUS3_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN3_DEBUG_BUS3_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_DEBUG_BUS3_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN3_DEBUG_BUS3_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_DEBUG_BUS3_DEBUG_BUS_31_24_BMSK                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_DEBUG_BUS3_DEBUG_BUS_31_24_SHFT                                          0

#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL4_ADDR                                         (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE            + 0x7c)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL4_OFFS                                         (DSI_1_PHY_DSIPHY_DLN3_DSIPHY_DLN3_DSI_DATALN_REG_BASE_OFFS + 0x7c)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL4_RMSK                                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL4_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL4_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL4_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL4_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL4_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL4_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL4_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL4_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL4_IN)
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL4_CPHY_DC_TEST_PATTERN1_ROTATE_BMSK                  0xff
#define HWIO_DSI_1_PHY_DSIPHY_DLN3_CPHY_DC_TEST_CTRL4_CPHY_DC_TEST_PATTERN1_ROTATE_SHFT                     0

/*----------------------------------------------------------------------------
 * MODULE: DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN
 *--------------------------------------------------------------------------*/

#define DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE                                      (MDSS_BASE            + 0x00097400)
#define DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_SIZE                                 0x80
#define DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_USED                                 0x7c
#define DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS                                 0x00097400

#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CFG0_ADDR                                                       (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0x0)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CFG0_OFFS                                                       (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x0)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CFG0_RMSK                                                             0x3f
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CFG0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLN_CFG0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CFG0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLN_CFG0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CFG0_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CKLN_CFG0_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CFG0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CKLN_CFG0_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CKLN_CFG0_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CFG0_DSIPHY_HSTX_PGM_DLY_5_4_BMSK                                     0x30
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CFG0_DSIPHY_HSTX_PGM_DLY_5_4_SHFT                                        4
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CFG0_DSIPHY_HSTX_PGM_DLY_3_0_BMSK                                      0xf
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CFG0_DSIPHY_HSTX_PGM_DLY_3_0_SHFT                                        0

#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CFG1_ADDR                                                       (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0x4)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CFG1_OFFS                                                       (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x4)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CFG1_RMSK                                                             0x1f
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CFG1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLN_CFG1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CFG1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLN_CFG1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CFG1_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CKLN_CFG1_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CFG1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CKLN_CFG1_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CKLN_CFG1_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CFG1_PROGSEQ_EN_BMSK                                                  0x10
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CFG1_PROGSEQ_EN_SHFT                                                     4
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CFG1_DSIPHY_HSTX_SLEW_RATE_BMSK                                        0xf
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CFG1_DSIPHY_HSTX_SLEW_RATE_SHFT                                          0

#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CFG2_ADDR                                                       (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0x8)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CFG2_OFFS                                                       (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x8)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CFG2_RMSK                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CFG2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLN_CFG2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CFG2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLN_CFG2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CFG2_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CKLN_CFG2_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CFG2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CKLN_CFG2_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CKLN_CFG2_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CFG2_IS_CKLANE_BMSK                                                   0x80
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CFG2_IS_CKLANE_SHFT                                                      7
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CFG2_CLK_PATTERN_HSTX_INV_BMSK                                        0x40
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CFG2_CLK_PATTERN_HSTX_INV_SHFT                                           6
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CFG2_TEST_MODE_LPTX_DATAN_BMSK                                        0x20
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CFG2_TEST_MODE_LPTX_DATAN_SHFT                                           5
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CFG2_TEST_MODE_LPTX_DATAP_BMSK                                        0x10
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CFG2_TEST_MODE_LPTX_DATAP_SHFT                                           4
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CFG2_DSIPHY_LPRX_DLY_BMSK                                              0xf
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CFG2_DSIPHY_LPRX_DLY_SHFT                                                0

#define HWIO_DSI_1_PHY_DSIPHY_CKLN_TEST_DATAPATH_ADDR                                              (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0xc)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_TEST_DATAPATH_OFFS                                              (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0xc)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_TEST_DATAPATH_RMSK                                                    0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_TEST_DATAPATH_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLN_TEST_DATAPATH_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_TEST_DATAPATH_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLN_TEST_DATAPATH_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_TEST_DATAPATH_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CKLN_TEST_DATAPATH_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_TEST_DATAPATH_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CKLN_TEST_DATAPATH_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CKLN_TEST_DATAPATH_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_TEST_DATAPATH_TEST_MODE_LPTX_EN_BMSK                                  0x80
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_TEST_DATAPATH_TEST_MODE_LPTX_EN_SHFT                                     7
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_TEST_DATAPATH_ANE_BYPASS_EN_BMSK                                      0x40
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_TEST_DATAPATH_ANE_BYPASS_EN_SHFT                                         6
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_TEST_DATAPATH_TEST_MODE_HSTX_DATA_BMSK                                0x20
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_TEST_DATAPATH_TEST_MODE_HSTX_DATA_SHFT                                   5
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_TEST_DATAPATH_DMUX_LP_SEL_BMSK                                        0x18
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_TEST_DATAPATH_DMUX_LP_SEL_SHFT                                           3
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_TEST_DATAPATH_DMUX_HS_SEL_BMSK                                         0x4
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_TEST_DATAPATH_DMUX_HS_SEL_SHFT                                           2
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_TEST_DATAPATH_TEST_MODE_HSTX_EN_BMSK                                   0x2
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_TEST_DATAPATH_TEST_MODE_HSTX_EN_SHFT                                     1
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_TEST_DATAPATH_FORCE_TEST_MODE_BMSK                                     0x1
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_TEST_DATAPATH_FORCE_TEST_MODE_SHFT                                       0

#define HWIO_DSI_1_PHY_DSIPHY_CKLN_PIN_SWAP_ADDR                                                   (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0x10)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_PIN_SWAP_OFFS                                                   (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x10)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_PIN_SWAP_RMSK                                                          0xf
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_PIN_SWAP_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLN_PIN_SWAP_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_PIN_SWAP_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLN_PIN_SWAP_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_PIN_SWAP_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CKLN_PIN_SWAP_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_PIN_SWAP_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CKLN_PIN_SWAP_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CKLN_PIN_SWAP_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_PIN_SWAP_ABC_SWAP_BMSK                                                 0xe
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_PIN_SWAP_ABC_SWAP_SHFT                                                   1
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_PIN_SWAP_PN_SWAP_BMSK                                                  0x1
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_PIN_SWAP_PN_SWAP_SHFT                                                    0

#define HWIO_DSI_1_PHY_DSIPHY_CKLN_LPRX_CTRL_ADDR                                                  (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0x14)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_LPRX_CTRL_OFFS                                                  (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x14)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_LPRX_CTRL_RMSK                                                         0x7
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_LPRX_CTRL_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLN_LPRX_CTRL_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_LPRX_CTRL_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLN_LPRX_CTRL_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_LPRX_CTRL_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CKLN_LPRX_CTRL_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_LPRX_CTRL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CKLN_LPRX_CTRL_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CKLN_LPRX_CTRL_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_LPRX_CTRL_HS_CONTENTION_DIS_BMSK                                       0x4
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_LPRX_CTRL_HS_CONTENTION_DIS_SHFT                                         2
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_LPRX_CTRL_DSIPHY_LPRX_EN_BMSK                                          0x2
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_LPRX_CTRL_DSIPHY_LPRX_EN_SHFT                                            1
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_LPRX_CTRL_DSIPHY_CDRX_EN_BMSK                                          0x1
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_LPRX_CTRL_DSIPHY_CDRX_EN_SHFT                                            0

#define HWIO_DSI_1_PHY_DSIPHY_CKLN_TX_DCTRL_ADDR                                                   (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0x18)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_TX_DCTRL_OFFS                                                   (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x18)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_TX_DCTRL_RMSK                                                         0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_TX_DCTRL_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLN_TX_DCTRL_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_TX_DCTRL_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLN_TX_DCTRL_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_TX_DCTRL_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CKLN_TX_DCTRL_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_TX_DCTRL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CKLN_TX_DCTRL_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CKLN_TX_DCTRL_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_TX_DCTRL_DCTRL_BMSK                                                   0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_TX_DCTRL_DCTRL_SHFT                                                      0

#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_CTRL0_ADDR                                                 (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0x1c)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_CTRL0_OFFS                                                 (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x1c)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_CTRL0_RMSK                                                       0x3f
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_CTRL0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_CTRL0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_CTRL0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_CTRL0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_CTRL0_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_CTRL0_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_CTRL0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_CTRL0_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_CTRL0_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_CTRL0_LP_BISTCHK_ENABLE_BMSK                                     0x20
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_CTRL0_LP_BISTCHK_ENABLE_SHFT                                        5
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_CTRL0_BISTCHK_CAPTURE_BMSK                                       0x10
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_CTRL0_BISTCHK_CAPTURE_SHFT                                          4
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_CTRL0_BISTCHK_CLR_ERROR_CNT_BMSK                                  0x8
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_CTRL0_BISTCHK_CLR_ERROR_CNT_SHFT                                    3
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_CTRL0_BISTCHK_MODE_BMSK                                           0x4
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_CTRL0_BISTCHK_MODE_SHFT                                             2
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_CTRL0_BISTCHK_CROSS_BMSK                                          0x2
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_CTRL0_BISTCHK_CROSS_SHFT                                            1
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_CTRL0_BISTCHK_ENABLE_BMSK                                         0x1
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_CTRL0_BISTCHK_ENABLE_SHFT                                           0

#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_CTRL1_ADDR                                                 (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0x20)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_CTRL1_OFFS                                                 (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x20)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_CTRL1_RMSK                                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_CTRL1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_CTRL1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_CTRL1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_CTRL1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_CTRL1_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_CTRL1_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_CTRL1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_CTRL1_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_CTRL1_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_CTRL1_BIST_WORD_CNT_7_0_BMSK                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_CTRL1_BIST_WORD_CNT_7_0_SHFT                                        0

#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_CTRL2_ADDR                                                 (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0x24)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_CTRL2_OFFS                                                 (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x24)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_CTRL2_RMSK                                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_CTRL2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_CTRL2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_CTRL2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_CTRL2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_CTRL2_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_CTRL2_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_CTRL2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_CTRL2_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_CTRL2_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_CTRL2_BIST_WORD_CNT_15_8_BMSK                                    0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_CTRL2_BIST_WORD_CNT_15_8_SHFT                                       0

#define HWIO_DSI_1_PHY_DSIPHY_CKLN_MISR_CTRL_ADDR                                                  (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0x28)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_MISR_CTRL_OFFS                                                  (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x28)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_MISR_CTRL_RMSK                                                        0x1f
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_MISR_CTRL_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLN_MISR_CTRL_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_MISR_CTRL_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLN_MISR_CTRL_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_MISR_CTRL_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CKLN_MISR_CTRL_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_MISR_CTRL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CKLN_MISR_CTRL_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CKLN_MISR_CTRL_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_MISR_CTRL_DEBUG_CLK_DEBUG_SEL_BMSK                                    0x1c
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_MISR_CTRL_DEBUG_CLK_DEBUG_SEL_SHFT                                       2
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_MISR_CTRL_MISR_SIG_CLEAR_BMSK                                          0x2
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_MISR_CTRL_MISR_SIG_CLEAR_SHFT                                            1
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_MISR_CTRL_MISR_ENABLE_BMSK                                             0x1
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_MISR_CTRL_MISR_ENABLE_SHFT                                               0

#define HWIO_DSI_1_PHY_DSIPHY_CKLN_DBG_SEL_ADDR                                                    (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0x2c)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_DBG_SEL_OFFS                                                    (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x2c)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_DBG_SEL_RMSK                                                          0x7f
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_DBG_SEL_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLN_DBG_SEL_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_DBG_SEL_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLN_DBG_SEL_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_DBG_SEL_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CKLN_DBG_SEL_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_DBG_SEL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CKLN_DBG_SEL_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CKLN_DBG_SEL_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_DBG_SEL_TEST_CLK_DEBUG_SEL_BMSK                                       0x70
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_DBG_SEL_TEST_CLK_DEBUG_SEL_SHFT                                          4
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_DBG_SEL_DEBUG_SEL_BMSK                                                 0xf
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_DBG_SEL_DEBUG_SEL_SHFT                                                   0

#define HWIO_DSI_1_PHY_DSIPHY_CKLN_SWI_DBG_BUS_CHECK_ADDR                                          (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0x30)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_SWI_DBG_BUS_CHECK_OFFS                                          (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x30)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_SWI_DBG_BUS_CHECK_RMSK                                                0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_SWI_DBG_BUS_CHECK_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLN_SWI_DBG_BUS_CHECK_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_SWI_DBG_BUS_CHECK_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLN_SWI_DBG_BUS_CHECK_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_SWI_DBG_BUS_CHECK_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CKLN_SWI_DBG_BUS_CHECK_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_SWI_DBG_BUS_CHECK_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CKLN_SWI_DBG_BUS_CHECK_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CKLN_SWI_DBG_BUS_CHECK_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_SWI_DBG_BUS_CHECK_LANE_DEBUG_BUS_BMSK                                 0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_SWI_DBG_BUS_CHECK_LANE_DEBUG_BUS_SHFT                                    0

#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL0_ADDR                                         (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0x34)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL0_OFFS                                         (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x34)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL0_RMSK                                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL0_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL0_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL0_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL0_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL0_CPHY_DC_TEST_PATTERN0_FLIP_BMSK                    0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL0_CPHY_DC_TEST_PATTERN0_FLIP_SHFT                       0

#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL1_ADDR                                         (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0x38)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL1_OFFS                                         (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x38)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL1_RMSK                                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL1_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL1_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL1_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL1_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL1_CPHY_DC_TEST_PATTERN0_ROTATE_BMSK                  0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL1_CPHY_DC_TEST_PATTERN0_ROTATE_SHFT                     0

#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL2_ADDR                                         (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0x3c)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL2_OFFS                                         (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x3c)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL2_RMSK                                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL2_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL2_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL2_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL2_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL2_CPHY_DC_TEST_PATTERN0_POLARITY_BMSK                0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL2_CPHY_DC_TEST_PATTERN0_POLARITY_SHFT                   0

#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL3_ADDR                                         (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0x40)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL3_OFFS                                         (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x40)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL3_RMSK                                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL3_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL3_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL3_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL3_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL3_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL3_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL3_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL3_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL3_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL3_CPHY_DC_TEST_DUMMY_BMSK                            0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL3_CPHY_DC_TEST_DUMMY_SHFT                               0

#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_STATUS0_ADDR                                               (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0x44)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_STATUS0_OFFS                                               (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x44)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_STATUS0_RMSK                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_STATUS0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_STATUS0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_STATUS0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_STATUS0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_STATUS0_BISTCHK_ONE_BIT_ERROR_BMSK                               0x80
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_STATUS0_BISTCHK_ONE_BIT_ERROR_SHFT                                  7
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_STATUS0_BISTCHK_SYNC_ERROR_BMSK                                  0x40
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_STATUS0_BISTCHK_SYNC_ERROR_SHFT                                     6
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_STATUS0_BISTCHK_SEED_ERROR_BMSK                                  0x20
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_STATUS0_BISTCHK_SEED_ERROR_SHFT                                     5
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_STATUS0_BISTCHK_PRBS_ERROR_BMSK                                  0x10
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_STATUS0_BISTCHK_PRBS_ERROR_SHFT                                     4
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_STATUS0_BISTCHK_STATUS_BMSK                                       0xe
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_STATUS0_BISTCHK_STATUS_SHFT                                         1
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_STATUS0_BISTCHK_DONE_BMSK                                         0x1
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_STATUS0_BISTCHK_DONE_SHFT                                           0

#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_STATUS1_ADDR                                               (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0x48)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_STATUS1_OFFS                                               (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x48)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_STATUS1_RMSK                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_STATUS1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_STATUS1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_STATUS1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_STATUS1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_STATUS1_BISTCHK_ERROR_CNT_7_0_BMSK                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_STATUS1_BISTCHK_ERROR_CNT_7_0_SHFT                                  0

#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_STATUS2_ADDR                                               (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0x4c)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_STATUS2_OFFS                                               (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x4c)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_STATUS2_RMSK                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_STATUS2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_STATUS2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_STATUS2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_STATUS2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_STATUS2_BISTCHK_ERROR_CNT_15_8_BMSK                              0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_STATUS2_BISTCHK_ERROR_CNT_15_8_SHFT                                 0

#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_STATUS3_ADDR                                               (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0x50)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_STATUS3_OFFS                                               (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x50)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_STATUS3_RMSK                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_STATUS3_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_STATUS3_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_STATUS3_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_STATUS3_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_STATUS3_BISTCHK_WORD_CNT_7_0_BMSK                                0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_STATUS3_BISTCHK_WORD_CNT_7_0_SHFT                                   0

#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_STATUS4_ADDR                                               (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0x54)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_STATUS4_OFFS                                               (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x54)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_STATUS4_RMSK                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_STATUS4_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_STATUS4_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_STATUS4_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_STATUS4_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_STATUS4_BISTCHK_WORD_CNT_15_8_BMSK                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_BIST_STATUS4_BISTCHK_WORD_CNT_15_8_SHFT                                  0

#define HWIO_DSI_1_PHY_DSIPHY_CKLN_LP_BIST_STATUS0_ADDR                                            (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0x58)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_LP_BIST_STATUS0_OFFS                                            (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x58)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_LP_BIST_STATUS0_RMSK                                                   0x3
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_LP_BIST_STATUS0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLN_LP_BIST_STATUS0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_LP_BIST_STATUS0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLN_LP_BIST_STATUS0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_LP_BIST_STATUS0_LP_BISTCHK_PRBS_ERROR_BMSK                             0x2
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_LP_BIST_STATUS0_LP_BISTCHK_PRBS_ERROR_SHFT                               1
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_LP_BIST_STATUS0_LP_BISTCHK_DONE_BMSK                                   0x1
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_LP_BIST_STATUS0_LP_BISTCHK_DONE_SHFT                                     0

#define HWIO_DSI_1_PHY_DSIPHY_CKLN_LP_BIST_STATUS1_ADDR                                            (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0x5c)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_LP_BIST_STATUS1_OFFS                                            (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x5c)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_LP_BIST_STATUS1_RMSK                                                  0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_LP_BIST_STATUS1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLN_LP_BIST_STATUS1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_LP_BIST_STATUS1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLN_LP_BIST_STATUS1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_LP_BIST_STATUS1_LP_BISTCHK_ERROR_CNT_BMSK                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_LP_BIST_STATUS1_LP_BISTCHK_ERROR_CNT_SHFT                                0

#define HWIO_DSI_1_PHY_DSIPHY_CKLN_LP_BIST_STATUS2_ADDR                                            (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0x60)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_LP_BIST_STATUS2_OFFS                                            (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x60)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_LP_BIST_STATUS2_RMSK                                                  0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_LP_BIST_STATUS2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLN_LP_BIST_STATUS2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_LP_BIST_STATUS2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLN_LP_BIST_STATUS2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_LP_BIST_STATUS2_LP_BISTCHK_WORD_CNT_BMSK                              0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_LP_BIST_STATUS2_LP_BISTCHK_WORD_CNT_SHFT                                 0

#define HWIO_DSI_1_PHY_DSIPHY_CKLN_MISR_STATUS0_ADDR                                               (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0x64)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_MISR_STATUS0_OFFS                                               (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x64)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_MISR_STATUS0_RMSK                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_MISR_STATUS0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLN_MISR_STATUS0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_MISR_STATUS0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLN_MISR_STATUS0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_MISR_STATUS0_BISTCHK_MISR_SIG_7_0_BMSK                                0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_MISR_STATUS0_BISTCHK_MISR_SIG_7_0_SHFT                                   0

#define HWIO_DSI_1_PHY_DSIPHY_CKLN_MISR_STATUS1_ADDR                                               (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0x68)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_MISR_STATUS1_OFFS                                               (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x68)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_MISR_STATUS1_RMSK                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_MISR_STATUS1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLN_MISR_STATUS1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_MISR_STATUS1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLN_MISR_STATUS1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_MISR_STATUS1_BISTCHK_MISR_SIG_15_8_BMSK                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_MISR_STATUS1_BISTCHK_MISR_SIG_15_8_SHFT                                  0

#define HWIO_DSI_1_PHY_DSIPHY_CKLN_DEBUG_BUS0_ADDR                                                 (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0x6c)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_DEBUG_BUS0_OFFS                                                 (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x6c)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_DEBUG_BUS0_RMSK                                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_DEBUG_BUS0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLN_DEBUG_BUS0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_DEBUG_BUS0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLN_DEBUG_BUS0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_DEBUG_BUS0_DEBUG_BUS_7_0_BMSK                                         0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_DEBUG_BUS0_DEBUG_BUS_7_0_SHFT                                            0

#define HWIO_DSI_1_PHY_DSIPHY_CKLN_DEBUG_BUS1_ADDR                                                 (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0x70)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_DEBUG_BUS1_OFFS                                                 (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x70)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_DEBUG_BUS1_RMSK                                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_DEBUG_BUS1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLN_DEBUG_BUS1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_DEBUG_BUS1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLN_DEBUG_BUS1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_DEBUG_BUS1_DEBUG_BUS_15_8_BMSK                                        0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_DEBUG_BUS1_DEBUG_BUS_15_8_SHFT                                           0

#define HWIO_DSI_1_PHY_DSIPHY_CKLN_DEBUG_BUS2_ADDR                                                 (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0x74)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_DEBUG_BUS2_OFFS                                                 (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x74)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_DEBUG_BUS2_RMSK                                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_DEBUG_BUS2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLN_DEBUG_BUS2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_DEBUG_BUS2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLN_DEBUG_BUS2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_DEBUG_BUS2_DEBUG_BUS_23_16_BMSK                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_DEBUG_BUS2_DEBUG_BUS_23_16_SHFT                                          0

#define HWIO_DSI_1_PHY_DSIPHY_CKLN_DEBUG_BUS3_ADDR                                                 (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0x78)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_DEBUG_BUS3_OFFS                                                 (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x78)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_DEBUG_BUS3_RMSK                                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_DEBUG_BUS3_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLN_DEBUG_BUS3_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_DEBUG_BUS3_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLN_DEBUG_BUS3_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_DEBUG_BUS3_DEBUG_BUS_31_24_BMSK                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_DEBUG_BUS3_DEBUG_BUS_31_24_SHFT                                          0

#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL4_ADDR                                         (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE            + 0x7c)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL4_OFFS                                         (DSI_1_PHY_DSIPHY_CKLN_DSIPHY_CKLN_DSI_DATALN_REG_BASE_OFFS + 0x7c)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL4_RMSK                                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL4_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL4_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL4_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL4_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL4_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL4_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL4_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL4_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL4_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL4_CPHY_DC_TEST_PATTERN1_ROTATE_BMSK                  0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLN_CPHY_DC_TEST_CTRL4_CPHY_DC_TEST_PATTERN1_ROTATE_SHFT                     0

/*----------------------------------------------------------------------------
 * MODULE: DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN
 *--------------------------------------------------------------------------*/

#define DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE                                    (MDSS_BASE            + 0x00097480)
#define DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_SIZE                               0x80
#define DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_USED                               0x7c
#define DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS                               0x00097480

#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CFG0_ADDR                                                       (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0x0)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CFG0_OFFS                                                       (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0x0)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CFG0_RMSK                                                             0x3f
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CFG0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CFG0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CFG0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CFG0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CFG0_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CFG0_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CFG0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CFG0_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CFG0_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CFG0_DSIPHY_HSTX_PGM_DLY_5_4_BMSK                                     0x30
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CFG0_DSIPHY_HSTX_PGM_DLY_5_4_SHFT                                        4
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CFG0_DSIPHY_HSTX_PGM_DLY_3_0_BMSK                                      0xf
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CFG0_DSIPHY_HSTX_PGM_DLY_3_0_SHFT                                        0

#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CFG1_ADDR                                                       (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0x4)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CFG1_OFFS                                                       (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0x4)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CFG1_RMSK                                                             0x1f
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CFG1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CFG1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CFG1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CFG1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CFG1_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CFG1_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CFG1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CFG1_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CFG1_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CFG1_PROGSEQ_EN_BMSK                                                  0x10
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CFG1_PROGSEQ_EN_SHFT                                                     4
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CFG1_DSIPHY_HSTX_SLEW_RATE_BMSK                                        0xf
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CFG1_DSIPHY_HSTX_SLEW_RATE_SHFT                                          0

#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CFG2_ADDR                                                       (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0x8)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CFG2_OFFS                                                       (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0x8)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CFG2_RMSK                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CFG2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CFG2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CFG2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CFG2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CFG2_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CFG2_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CFG2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CFG2_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CFG2_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CFG2_IS_CKLANE_BMSK                                                   0x80
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CFG2_IS_CKLANE_SHFT                                                      7
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CFG2_CLK_PATTERN_HSTX_INV_BMSK                                        0x40
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CFG2_CLK_PATTERN_HSTX_INV_SHFT                                           6
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CFG2_TEST_MODE_LPTX_DATAN_BMSK                                        0x20
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CFG2_TEST_MODE_LPTX_DATAN_SHFT                                           5
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CFG2_TEST_MODE_LPTX_DATAP_BMSK                                        0x10
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CFG2_TEST_MODE_LPTX_DATAP_SHFT                                           4
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CFG2_DSIPHY_LPRX_DLY_BMSK                                              0xf
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CFG2_DSIPHY_LPRX_DLY_SHFT                                                0

#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_TEST_DATAPATH_ADDR                                              (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0xc)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_TEST_DATAPATH_OFFS                                              (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0xc)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_TEST_DATAPATH_RMSK                                                    0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_TEST_DATAPATH_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_TEST_DATAPATH_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_TEST_DATAPATH_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_TEST_DATAPATH_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_TEST_DATAPATH_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_TEST_DATAPATH_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_TEST_DATAPATH_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_TEST_DATAPATH_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CKLNSL_TEST_DATAPATH_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_TEST_DATAPATH_TEST_MODE_LPTX_EN_BMSK                                  0x80
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_TEST_DATAPATH_TEST_MODE_LPTX_EN_SHFT                                     7
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_TEST_DATAPATH_ANE_BYPASS_EN_BMSK                                      0x40
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_TEST_DATAPATH_ANE_BYPASS_EN_SHFT                                         6
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_TEST_DATAPATH_TEST_MODE_HSTX_DATA_BMSK                                0x20
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_TEST_DATAPATH_TEST_MODE_HSTX_DATA_SHFT                                   5
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_TEST_DATAPATH_DMUX_LP_SEL_BMSK                                        0x18
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_TEST_DATAPATH_DMUX_LP_SEL_SHFT                                           3
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_TEST_DATAPATH_DMUX_HS_SEL_BMSK                                         0x4
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_TEST_DATAPATH_DMUX_HS_SEL_SHFT                                           2
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_TEST_DATAPATH_TEST_MODE_HSTX_EN_BMSK                                   0x2
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_TEST_DATAPATH_TEST_MODE_HSTX_EN_SHFT                                     1
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_TEST_DATAPATH_FORCE_TEST_MODE_BMSK                                     0x1
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_TEST_DATAPATH_FORCE_TEST_MODE_SHFT                                       0

#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_PIN_SWAP_ADDR                                                   (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0x10)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_PIN_SWAP_OFFS                                                   (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0x10)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_PIN_SWAP_RMSK                                                          0xf
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_PIN_SWAP_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_PIN_SWAP_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_PIN_SWAP_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_PIN_SWAP_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_PIN_SWAP_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_PIN_SWAP_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_PIN_SWAP_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_PIN_SWAP_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CKLNSL_PIN_SWAP_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_PIN_SWAP_ABC_SWAP_BMSK                                                 0xe
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_PIN_SWAP_ABC_SWAP_SHFT                                                   1
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_PIN_SWAP_PN_SWAP_BMSK                                                  0x1
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_PIN_SWAP_PN_SWAP_SHFT                                                    0

#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_LPRX_CTRL_ADDR                                                  (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0x14)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_LPRX_CTRL_OFFS                                                  (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0x14)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_LPRX_CTRL_RMSK                                                         0x7
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_LPRX_CTRL_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_LPRX_CTRL_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_LPRX_CTRL_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_LPRX_CTRL_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_LPRX_CTRL_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_LPRX_CTRL_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_LPRX_CTRL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_LPRX_CTRL_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CKLNSL_LPRX_CTRL_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_LPRX_CTRL_HS_CONTENTION_DIS_BMSK                                       0x4
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_LPRX_CTRL_HS_CONTENTION_DIS_SHFT                                         2
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_LPRX_CTRL_DSIPHY_LPRX_EN_BMSK                                          0x2
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_LPRX_CTRL_DSIPHY_LPRX_EN_SHFT                                            1
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_LPRX_CTRL_DSIPHY_CDRX_EN_BMSK                                          0x1
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_LPRX_CTRL_DSIPHY_CDRX_EN_SHFT                                            0

#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_TX_DCTRL_ADDR                                                   (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0x18)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_TX_DCTRL_OFFS                                                   (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0x18)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_TX_DCTRL_RMSK                                                         0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_TX_DCTRL_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_TX_DCTRL_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_TX_DCTRL_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_TX_DCTRL_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_TX_DCTRL_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_TX_DCTRL_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_TX_DCTRL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_TX_DCTRL_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CKLNSL_TX_DCTRL_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_TX_DCTRL_DCTRL_BMSK                                                   0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_TX_DCTRL_DCTRL_SHFT                                                      0

#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_CTRL0_ADDR                                                 (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0x1c)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_CTRL0_OFFS                                                 (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0x1c)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_CTRL0_RMSK                                                       0x3f
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_CTRL0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_CTRL0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_CTRL0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_CTRL0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_CTRL0_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_CTRL0_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_CTRL0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_CTRL0_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_CTRL0_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_CTRL0_LP_BISTCHK_ENABLE_BMSK                                     0x20
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_CTRL0_LP_BISTCHK_ENABLE_SHFT                                        5
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_CTRL0_BISTCHK_CAPTURE_BMSK                                       0x10
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_CTRL0_BISTCHK_CAPTURE_SHFT                                          4
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_CTRL0_BISTCHK_CLR_ERROR_CNT_BMSK                                  0x8
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_CTRL0_BISTCHK_CLR_ERROR_CNT_SHFT                                    3
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_CTRL0_BISTCHK_MODE_BMSK                                           0x4
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_CTRL0_BISTCHK_MODE_SHFT                                             2
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_CTRL0_BISTCHK_CROSS_BMSK                                          0x2
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_CTRL0_BISTCHK_CROSS_SHFT                                            1
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_CTRL0_BISTCHK_ENABLE_BMSK                                         0x1
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_CTRL0_BISTCHK_ENABLE_SHFT                                           0

#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_CTRL1_ADDR                                                 (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0x20)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_CTRL1_OFFS                                                 (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0x20)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_CTRL1_RMSK                                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_CTRL1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_CTRL1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_CTRL1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_CTRL1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_CTRL1_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_CTRL1_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_CTRL1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_CTRL1_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_CTRL1_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_CTRL1_BIST_WORD_CNT_7_0_BMSK                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_CTRL1_BIST_WORD_CNT_7_0_SHFT                                        0

#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_CTRL2_ADDR                                                 (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0x24)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_CTRL2_OFFS                                                 (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0x24)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_CTRL2_RMSK                                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_CTRL2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_CTRL2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_CTRL2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_CTRL2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_CTRL2_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_CTRL2_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_CTRL2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_CTRL2_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_CTRL2_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_CTRL2_BIST_WORD_CNT_15_8_BMSK                                    0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_CTRL2_BIST_WORD_CNT_15_8_SHFT                                       0

#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_MISR_CTRL_ADDR                                                  (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0x28)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_MISR_CTRL_OFFS                                                  (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0x28)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_MISR_CTRL_RMSK                                                        0x1f
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_MISR_CTRL_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_MISR_CTRL_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_MISR_CTRL_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_MISR_CTRL_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_MISR_CTRL_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_MISR_CTRL_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_MISR_CTRL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_MISR_CTRL_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CKLNSL_MISR_CTRL_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_MISR_CTRL_DEBUG_CLK_DEBUG_SEL_BMSK                                    0x1c
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_MISR_CTRL_DEBUG_CLK_DEBUG_SEL_SHFT                                       2
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_MISR_CTRL_MISR_SIG_CLEAR_BMSK                                          0x2
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_MISR_CTRL_MISR_SIG_CLEAR_SHFT                                            1
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_MISR_CTRL_MISR_ENABLE_BMSK                                             0x1
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_MISR_CTRL_MISR_ENABLE_SHFT                                               0

#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_DBG_SEL_ADDR                                                    (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0x2c)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_DBG_SEL_OFFS                                                    (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0x2c)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_DBG_SEL_RMSK                                                          0x7f
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_DBG_SEL_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_DBG_SEL_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_DBG_SEL_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_DBG_SEL_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_DBG_SEL_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_DBG_SEL_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_DBG_SEL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_DBG_SEL_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CKLNSL_DBG_SEL_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_DBG_SEL_TEST_CLK_DEBUG_SEL_BMSK                                       0x70
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_DBG_SEL_TEST_CLK_DEBUG_SEL_SHFT                                          4
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_DBG_SEL_DEBUG_SEL_BMSK                                                 0xf
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_DBG_SEL_DEBUG_SEL_SHFT                                                   0

#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_SWI_DBG_BUS_CHECK_ADDR                                          (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0x30)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_SWI_DBG_BUS_CHECK_OFFS                                          (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0x30)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_SWI_DBG_BUS_CHECK_RMSK                                                0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_SWI_DBG_BUS_CHECK_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_SWI_DBG_BUS_CHECK_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_SWI_DBG_BUS_CHECK_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_SWI_DBG_BUS_CHECK_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_SWI_DBG_BUS_CHECK_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_SWI_DBG_BUS_CHECK_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_SWI_DBG_BUS_CHECK_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_SWI_DBG_BUS_CHECK_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CKLNSL_SWI_DBG_BUS_CHECK_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_SWI_DBG_BUS_CHECK_LANE_DEBUG_BUS_BMSK                                 0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_SWI_DBG_BUS_CHECK_LANE_DEBUG_BUS_SHFT                                    0

#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL0_ADDR                                         (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0x34)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL0_OFFS                                         (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0x34)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL0_RMSK                                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL0_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL0_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL0_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL0_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL0_CPHY_DC_TEST_PATTERN0_FLIP_BMSK                    0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL0_CPHY_DC_TEST_PATTERN0_FLIP_SHFT                       0

#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL1_ADDR                                         (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0x38)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL1_OFFS                                         (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0x38)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL1_RMSK                                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL1_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL1_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL1_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL1_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL1_CPHY_DC_TEST_PATTERN0_ROTATE_BMSK                  0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL1_CPHY_DC_TEST_PATTERN0_ROTATE_SHFT                     0

#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL2_ADDR                                         (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0x3c)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL2_OFFS                                         (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0x3c)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL2_RMSK                                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL2_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL2_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL2_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL2_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL2_CPHY_DC_TEST_PATTERN0_POLARITY_BMSK                0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL2_CPHY_DC_TEST_PATTERN0_POLARITY_SHFT                   0

#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL3_ADDR                                         (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0x40)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL3_OFFS                                         (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0x40)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL3_RMSK                                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL3_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL3_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL3_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL3_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL3_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL3_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL3_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL3_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL3_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL3_CPHY_DC_TEST_DUMMY_BMSK                            0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL3_CPHY_DC_TEST_DUMMY_SHFT                               0

#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_STATUS0_ADDR                                               (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0x44)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_STATUS0_OFFS                                               (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0x44)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_STATUS0_RMSK                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_STATUS0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_STATUS0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_STATUS0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_STATUS0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_STATUS0_BISTCHK_ONE_BIT_ERROR_BMSK                               0x80
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_STATUS0_BISTCHK_ONE_BIT_ERROR_SHFT                                  7
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_STATUS0_BISTCHK_SYNC_ERROR_BMSK                                  0x40
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_STATUS0_BISTCHK_SYNC_ERROR_SHFT                                     6
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_STATUS0_BISTCHK_SEED_ERROR_BMSK                                  0x20
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_STATUS0_BISTCHK_SEED_ERROR_SHFT                                     5
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_STATUS0_BISTCHK_PRBS_ERROR_BMSK                                  0x10
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_STATUS0_BISTCHK_PRBS_ERROR_SHFT                                     4
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_STATUS0_BISTCHK_STATUS_BMSK                                       0xe
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_STATUS0_BISTCHK_STATUS_SHFT                                         1
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_STATUS0_BISTCHK_DONE_BMSK                                         0x1
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_STATUS0_BISTCHK_DONE_SHFT                                           0

#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_STATUS1_ADDR                                               (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0x48)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_STATUS1_OFFS                                               (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0x48)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_STATUS1_RMSK                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_STATUS1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_STATUS1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_STATUS1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_STATUS1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_STATUS1_BISTCHK_ERROR_CNT_7_0_BMSK                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_STATUS1_BISTCHK_ERROR_CNT_7_0_SHFT                                  0

#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_STATUS2_ADDR                                               (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0x4c)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_STATUS2_OFFS                                               (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0x4c)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_STATUS2_RMSK                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_STATUS2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_STATUS2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_STATUS2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_STATUS2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_STATUS2_BISTCHK_ERROR_CNT_15_8_BMSK                              0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_STATUS2_BISTCHK_ERROR_CNT_15_8_SHFT                                 0

#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_STATUS3_ADDR                                               (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0x50)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_STATUS3_OFFS                                               (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0x50)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_STATUS3_RMSK                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_STATUS3_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_STATUS3_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_STATUS3_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_STATUS3_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_STATUS3_BISTCHK_WORD_CNT_7_0_BMSK                                0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_STATUS3_BISTCHK_WORD_CNT_7_0_SHFT                                   0

#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_STATUS4_ADDR                                               (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0x54)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_STATUS4_OFFS                                               (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0x54)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_STATUS4_RMSK                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_STATUS4_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_STATUS4_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_STATUS4_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_STATUS4_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_STATUS4_BISTCHK_WORD_CNT_15_8_BMSK                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_BIST_STATUS4_BISTCHK_WORD_CNT_15_8_SHFT                                  0

#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_LP_BIST_STATUS0_ADDR                                            (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0x58)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_LP_BIST_STATUS0_OFFS                                            (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0x58)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_LP_BIST_STATUS0_RMSK                                                   0x3
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_LP_BIST_STATUS0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_LP_BIST_STATUS0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_LP_BIST_STATUS0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_LP_BIST_STATUS0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_LP_BIST_STATUS0_LP_BISTCHK_PRBS_ERROR_BMSK                             0x2
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_LP_BIST_STATUS0_LP_BISTCHK_PRBS_ERROR_SHFT                               1
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_LP_BIST_STATUS0_LP_BISTCHK_DONE_BMSK                                   0x1
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_LP_BIST_STATUS0_LP_BISTCHK_DONE_SHFT                                     0

#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_LP_BIST_STATUS1_ADDR                                            (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0x5c)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_LP_BIST_STATUS1_OFFS                                            (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0x5c)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_LP_BIST_STATUS1_RMSK                                                  0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_LP_BIST_STATUS1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_LP_BIST_STATUS1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_LP_BIST_STATUS1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_LP_BIST_STATUS1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_LP_BIST_STATUS1_LP_BISTCHK_ERROR_CNT_BMSK                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_LP_BIST_STATUS1_LP_BISTCHK_ERROR_CNT_SHFT                                0

#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_LP_BIST_STATUS2_ADDR                                            (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0x60)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_LP_BIST_STATUS2_OFFS                                            (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0x60)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_LP_BIST_STATUS2_RMSK                                                  0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_LP_BIST_STATUS2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_LP_BIST_STATUS2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_LP_BIST_STATUS2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_LP_BIST_STATUS2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_LP_BIST_STATUS2_LP_BISTCHK_WORD_CNT_BMSK                              0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_LP_BIST_STATUS2_LP_BISTCHK_WORD_CNT_SHFT                                 0

#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_MISR_STATUS0_ADDR                                               (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0x64)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_MISR_STATUS0_OFFS                                               (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0x64)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_MISR_STATUS0_RMSK                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_MISR_STATUS0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_MISR_STATUS0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_MISR_STATUS0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_MISR_STATUS0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_MISR_STATUS0_BISTCHK_MISR_SIG_7_0_BMSK                                0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_MISR_STATUS0_BISTCHK_MISR_SIG_7_0_SHFT                                   0

#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_MISR_STATUS1_ADDR                                               (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0x68)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_MISR_STATUS1_OFFS                                               (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0x68)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_MISR_STATUS1_RMSK                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_MISR_STATUS1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_MISR_STATUS1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_MISR_STATUS1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_MISR_STATUS1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_MISR_STATUS1_BISTCHK_MISR_SIG_15_8_BMSK                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_MISR_STATUS1_BISTCHK_MISR_SIG_15_8_SHFT                                  0

#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_DEBUG_BUS0_ADDR                                                 (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0x6c)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_DEBUG_BUS0_OFFS                                                 (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0x6c)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_DEBUG_BUS0_RMSK                                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_DEBUG_BUS0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_DEBUG_BUS0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_DEBUG_BUS0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_DEBUG_BUS0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_DEBUG_BUS0_DEBUG_BUS_7_0_BMSK                                         0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_DEBUG_BUS0_DEBUG_BUS_7_0_SHFT                                            0

#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_DEBUG_BUS1_ADDR                                                 (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0x70)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_DEBUG_BUS1_OFFS                                                 (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0x70)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_DEBUG_BUS1_RMSK                                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_DEBUG_BUS1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_DEBUG_BUS1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_DEBUG_BUS1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_DEBUG_BUS1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_DEBUG_BUS1_DEBUG_BUS_15_8_BMSK                                        0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_DEBUG_BUS1_DEBUG_BUS_15_8_SHFT                                           0

#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_DEBUG_BUS2_ADDR                                                 (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0x74)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_DEBUG_BUS2_OFFS                                                 (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0x74)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_DEBUG_BUS2_RMSK                                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_DEBUG_BUS2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_DEBUG_BUS2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_DEBUG_BUS2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_DEBUG_BUS2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_DEBUG_BUS2_DEBUG_BUS_23_16_BMSK                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_DEBUG_BUS2_DEBUG_BUS_23_16_SHFT                                          0

#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_DEBUG_BUS3_ADDR                                                 (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0x78)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_DEBUG_BUS3_OFFS                                                 (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0x78)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_DEBUG_BUS3_RMSK                                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_DEBUG_BUS3_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_DEBUG_BUS3_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_DEBUG_BUS3_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_DEBUG_BUS3_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_DEBUG_BUS3_DEBUG_BUS_31_24_BMSK                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_DEBUG_BUS3_DEBUG_BUS_31_24_SHFT                                          0

#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL4_ADDR                                         (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE            + 0x7c)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL4_OFFS                                         (DSI_1_PHY_DSIPHY_CKLNSL_DSIPHY_CKLNSL_DSI_DATALN_REG_BASE_OFFS + 0x7c)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL4_RMSK                                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL4_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL4_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL4_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL4_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL4_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL4_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL4_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL4_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL4_IN)
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL4_CPHY_DC_TEST_PATTERN1_ROTATE_BMSK                  0xff
#define HWIO_DSI_1_PHY_DSIPHY_CKLNSL_CPHY_DC_TEST_CTRL4_CPHY_DC_TEST_PATTERN1_ROTATE_SHFT                     0

/*----------------------------------------------------------------------------
 * MODULE: DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL
 *--------------------------------------------------------------------------*/

#define DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE                                                        (MDSS_BASE            + 0x00097500)
#define DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_SIZE                                                   0x400
#define DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_USED                                                   0x3fc
#define DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS                                                   0x00097500

#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_ONE_ADDR                                                           (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x0)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_ONE_OFFS                                                           (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x0)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_ONE_RMSK                                                                 0x7f
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_ONE_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_ONE_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_ONE_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_ONE_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_ONE_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_ONE_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_ONE_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_ONE_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_ONE_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_ONE_DISABLE_CLKGATE_BMSK                                                 0x40
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_ONE_DISABLE_CLKGATE_SHFT                                                    6
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_ONE_CM_PLL_LOCK_BYP_BMSK                                                 0x20
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_ONE_CM_PLL_LOCK_BYP_SHFT                                                    5
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_ONE_CM_PLL_BYPASS_BMSK                                                   0x10
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_ONE_CM_PLL_BYPASS_SHFT                                                      4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_ONE_CM_PLL_RST_MUX_BMSK                                                   0x8
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_ONE_CM_PLL_RST_MUX_SHFT                                                     3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_ONE_CM_PLL_RST_BMSK                                                       0x4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_ONE_CM_PLL_RST_SHFT                                                         2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_ONE_CM_PLL_PWRDN_MUX_BMSK                                                 0x2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_ONE_CM_PLL_PWRDN_MUX_SHFT                                                   1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_ONE_CM_PLL_PWRDN_BMSK                                                     0x1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_ONE_CM_PLL_PWRDN_SHFT                                                       0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_TWO_ADDR                                                           (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x4)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_TWO_OFFS                                                           (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x4)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_TWO_RMSK                                                                  0xf
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_TWO_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_TWO_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_TWO_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_TWO_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_TWO_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_TWO_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_TWO_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_TWO_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_TWO_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_TWO_PWRDN_RESET_MUX_BMSK                                                  0x8
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_TWO_PWRDN_RESET_MUX_SHFT                                                    3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_TWO_PWRDN_RESET_BMSK                                                      0x4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_TWO_PWRDN_RESET_SHFT                                                        2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_TWO_PWRDN_B_BIAS_BMSK                                                     0x2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_TWO_PWRDN_B_BIAS_SHFT                                                       1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_TWO_PWRDN_B_BMSK                                                          0x1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_TWO_PWRDN_B_SHFT                                                            0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_ADDR                                                             (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x8)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_OFFS                                                             (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x8)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_RMSK                                                                   0x7f
#define HWIO_DSI_1_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_QIL_POLARITY_BMSK                                                      0x40
#define HWIO_DSI_1_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_QIL_POLARITY_SHFT                                                         6
#define HWIO_DSI_1_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_LFSR_SEED_BMSK                                                         0x3f
#define HWIO_DSI_1_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_LFSR_SEED_SHFT                                                            0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_TWO_ADDR                                                         (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0xc)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_TWO_OFFS                                                         (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0xc)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_TWO_RMSK                                                               0x1f
#define HWIO_DSI_1_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_TWO_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_TWO_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_TWO_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_TWO_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_TWO_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_TWO_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_TWO_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_TWO_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_TWO_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_TWO_LFSR_EN_BMSK                                                       0x10
#define HWIO_DSI_1_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_TWO_LFSR_EN_SHFT                                                          4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_TWO_SECOND_ORDER_EN_BMSK                                                0x8
#define HWIO_DSI_1_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_TWO_SECOND_ORDER_EN_SHFT                                                  3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_TWO_QIL_DEC_MUX_BMSK                                                    0x4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_TWO_QIL_DEC_MUX_SHFT                                                      2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_TWO_QIL_DEC_BMSK                                                        0x3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_INT_LOOP_SETTINGS_TWO_QIL_DEC_SHFT                                                          0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_THREE_ADDR                                                         (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x10)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_THREE_OFFS                                                         (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x10)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_THREE_RMSK                                                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_THREE_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_THREE_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_THREE_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_THREE_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_THREE_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_THREE_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_THREE_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_THREE_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_THREE_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_THREE_CM_PLL_BAND_SEL_BMSK                                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_THREE_CM_PLL_BAND_SEL_SHFT                                                  0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FOUR_ADDR                                                          (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x14)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FOUR_OFFS                                                          (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x14)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FOUR_RMSK                                                                0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FOUR_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FOUR_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FOUR_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FOUR_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FOUR_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FOUR_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FOUR_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FOUR_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FOUR_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FOUR_CM_PLL_ATB_SEL_BMSK                                                 0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FOUR_CM_PLL_ATB_SEL_SHFT                                                    0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_ADDR                                                          (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x18)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_OFFS                                                          (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x18)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_RMSK                                                                 0x3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_CM_VCOCLK_DIV2EN_MSB_BMSK                                            0x2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_CM_VCOCLK_DIV2EN_MSB_SHFT                                              1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_CM_VCOCLK_DIV2EN_BMSK                                                0x1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_CM_VCOCLK_DIV2EN_SHFT                                                  0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_INT_LOOP_CONTROLS_ADDR                                                             (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x1c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_INT_LOOP_CONTROLS_OFFS                                                             (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x1c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_INT_LOOP_CONTROLS_RMSK                                                                   0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_INT_LOOP_CONTROLS_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_INT_LOOP_CONTROLS_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_INT_LOOP_CONTROLS_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_INT_LOOP_CONTROLS_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_INT_LOOP_CONTROLS_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_INT_LOOP_CONTROLS_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_INT_LOOP_CONTROLS_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_INT_LOOP_CONTROLS_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_INT_LOOP_CONTROLS_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_INT_LOOP_CONTROLS_BYP_OUTPUT_REGS_BMSK                                                   0x80
#define HWIO_DSI_1_PHY_DSIPHY_PLL_INT_LOOP_CONTROLS_BYP_OUTPUT_REGS_SHFT                                                      7
#define HWIO_DSI_1_PHY_DSIPHY_PLL_INT_LOOP_CONTROLS_AVG_DEC_BMSK                                                           0x40
#define HWIO_DSI_1_PHY_DSIPHY_PLL_INT_LOOP_CONTROLS_AVG_DEC_SHFT                                                              6
#define HWIO_DSI_1_PHY_DSIPHY_PLL_INT_LOOP_CONTROLS_TDC_DECIMATE_BMSK                                                      0x38
#define HWIO_DSI_1_PHY_DSIPHY_PLL_INT_LOOP_CONTROLS_TDC_DECIMATE_SHFT                                                         3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_INT_LOOP_CONTROLS_TDC_CLEAR_MUX_BMSK                                                      0x4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_INT_LOOP_CONTROLS_TDC_CLEAR_MUX_SHFT                                                        2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_INT_LOOP_CONTROLS_TDC_CLEAR_BMSK                                                          0x2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_INT_LOOP_CONTROLS_TDC_CLEAR_SHFT                                                            1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_INT_LOOP_CONTROLS_TDC_POLARITY_BMSK                                                       0x1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_INT_LOOP_CONTROLS_TDC_POLARITY_SHFT                                                         0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_DSM_DIVIDER_ADDR                                                                   (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x20)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DSM_DIVIDER_OFFS                                                                   (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x20)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DSM_DIVIDER_RMSK                                                                         0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DSM_DIVIDER_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_DSM_DIVIDER_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DSM_DIVIDER_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_DSM_DIVIDER_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DSM_DIVIDER_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_DSM_DIVIDER_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DSM_DIVIDER_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_DSM_DIVIDER_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_DSM_DIVIDER_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DSM_DIVIDER_CM_PLL_DSMDIV_BMSK                                                           0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DSM_DIVIDER_CM_PLL_DSMDIV_SHFT                                                              0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_FEEDBACK_DIVIDER_ADDR                                                              (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x24)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FEEDBACK_DIVIDER_OFFS                                                              (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x24)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FEEDBACK_DIVIDER_RMSK                                                                    0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FEEDBACK_DIVIDER_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_FEEDBACK_DIVIDER_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FEEDBACK_DIVIDER_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_FEEDBACK_DIVIDER_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FEEDBACK_DIVIDER_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_FEEDBACK_DIVIDER_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FEEDBACK_DIVIDER_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_FEEDBACK_DIVIDER_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_FEEDBACK_DIVIDER_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FEEDBACK_DIVIDER_CM_PLL_FBDIV_BMSK                                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FEEDBACK_DIVIDER_CM_PLL_FBDIV_SHFT                                                          0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SYSTEM_MUXES_ADDR                                                                  (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x28)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SYSTEM_MUXES_OFFS                                                                  (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x28)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SYSTEM_MUXES_RMSK                                                                        0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SYSTEM_MUXES_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SYSTEM_MUXES_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SYSTEM_MUXES_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SYSTEM_MUXES_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SYSTEM_MUXES_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SYSTEM_MUXES_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SYSTEM_MUXES_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_SYSTEM_MUXES_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_SYSTEM_MUXES_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SYSTEM_MUXES_CM_BIAS_EN_MUX_BMSK                                                         0x80
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SYSTEM_MUXES_CM_BIAS_EN_MUX_SHFT                                                            7
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SYSTEM_MUXES_CM_BIAS_EN_BMSK                                                             0x40
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SYSTEM_MUXES_CM_BIAS_EN_SHFT                                                                6
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SYSTEM_MUXES_CM_PLL_BAND_SEL_MUX_BMSK                                                    0x20
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SYSTEM_MUXES_CM_PLL_BAND_SEL_MUX_SHFT                                                       5
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SYSTEM_MUXES_CM_PLL_LOCKDET_MUX_BMSK                                                     0x10
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SYSTEM_MUXES_CM_PLL_LOCKDET_MUX_SHFT                                                        4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SYSTEM_MUXES_CM_PLL_PROP_GAIN_MUX_BMSK                                                    0x8
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SYSTEM_MUXES_CM_PLL_PROP_GAIN_MUX_SHFT                                                      3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SYSTEM_MUXES_CM_PLL_INT_GAIN_MUX_BMSK                                                     0x4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SYSTEM_MUXES_CM_PLL_INT_GAIN_MUX_SHFT                                                       2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SYSTEM_MUXES_CM_PLL_FBDIV_MUX_BMSK                                                        0x2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SYSTEM_MUXES_CM_PLL_FBDIV_MUX_SHFT                                                          1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SYSTEM_MUXES_CM_PLL_DSMDIV_MUX_BMSK                                                       0x1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SYSTEM_MUXES_CM_PLL_DSMDIV_MUX_SHFT                                                         0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_UPDATE_CONTROL_OVERRIDES_ADDR                                                 (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x2c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_UPDATE_CONTROL_OVERRIDES_OFFS                                                 (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x2c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_UPDATE_CONTROL_OVERRIDES_RMSK                                                       0x3f
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_UPDATE_CONTROL_OVERRIDES_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_UPDATE_CONTROL_OVERRIDES_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_UPDATE_CONTROL_OVERRIDES_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_UPDATE_CONTROL_OVERRIDES_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_UPDATE_CONTROL_OVERRIDES_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_UPDATE_CONTROL_OVERRIDES_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_UPDATE_CONTROL_OVERRIDES_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_UPDATE_CONTROL_OVERRIDES_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_UPDATE_CONTROL_OVERRIDES_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_UPDATE_CONTROL_OVERRIDES_HOLD_SSC_OUTPUT_MUX_BMSK                                   0x20
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_UPDATE_CONTROL_OVERRIDES_HOLD_SSC_OUTPUT_MUX_SHFT                                      5
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_UPDATE_CONTROL_OVERRIDES_HOLD_SSC_OUTPUT_BMSK                                       0x10
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_UPDATE_CONTROL_OVERRIDES_HOLD_SSC_OUTPUT_SHFT                                          4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_UPDATE_CONTROL_OVERRIDES_UPDATE_LOOP_MUX_BMSK                                        0x8
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_UPDATE_CONTROL_OVERRIDES_UPDATE_LOOP_MUX_SHFT                                          3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_UPDATE_CONTROL_OVERRIDES_UPDATE_LOOP_BMSK                                            0x4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_UPDATE_CONTROL_OVERRIDES_UPDATE_LOOP_SHFT                                              2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_UPDATE_CONTROL_OVERRIDES_UPDATE_PARAMS_MUX_BMSK                                      0x2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_UPDATE_CONTROL_OVERRIDES_UPDATE_PARAMS_MUX_SHFT                                        1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_UPDATE_CONTROL_OVERRIDES_UPDATE_PARAMS_BMSK                                          0x1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_UPDATE_CONTROL_OVERRIDES_UPDATE_PARAMS_SHFT                                            0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_CMODE_ADDR                                                                         (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x30)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CMODE_OFFS                                                                         (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x30)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CMODE_RMSK                                                                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CMODE_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_CMODE_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CMODE_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_CMODE_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CMODE_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_CMODE_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CMODE_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_CMODE_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_CMODE_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CMODE_CM_CMODE_BMSK                                                                      0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CMODE_CM_CMODE_SHFT                                                                         0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_PSM_CTRL_ADDR                                                                      (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x34)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PSM_CTRL_OFFS                                                                      (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x34)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PSM_CTRL_RMSK                                                                            0x7f
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PSM_CTRL_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_PSM_CTRL_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PSM_CTRL_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_PSM_CTRL_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PSM_CTRL_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_PSM_CTRL_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PSM_CTRL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_PSM_CTRL_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_PSM_CTRL_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PSM_CTRL_EN_PLL_LOCK_MUX_BMSK                                                            0x40
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PSM_CTRL_EN_PLL_LOCK_MUX_SHFT                                                               6
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PSM_CTRL_EN_PLL_LOCK_BMSK                                                                0x20
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PSM_CTRL_EN_PLL_LOCK_SHFT                                                                   5
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PSM_CTRL_PWR_STATE_BMSK                                                                  0x1c
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PSM_CTRL_PWR_STATE_SHFT                                                                     2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PSM_CTRL_PWR_STATE_REQ_MUX_BMSK                                                           0x2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PSM_CTRL_PWR_STATE_REQ_MUX_SHFT                                                             1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PSM_CTRL_PWR_STATE_REQ_BMSK                                                               0x1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PSM_CTRL_PWR_STATE_REQ_SHFT                                                                 0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_RSM_CTRL_ADDR                                                                      (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x38)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_RSM_CTRL_OFFS                                                                      (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x38)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_RSM_CTRL_RMSK                                                                            0x1f
#define HWIO_DSI_1_PHY_DSIPHY_PLL_RSM_CTRL_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_RSM_CTRL_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_RSM_CTRL_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_RSM_CTRL_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_RSM_CTRL_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_RSM_CTRL_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_RSM_CTRL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_RSM_CTRL_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_RSM_CTRL_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_RSM_CTRL_RSM_LEGACY_MODE_BMSK                                                            0x10
#define HWIO_DSI_1_PHY_DSIPHY_PLL_RSM_CTRL_RSM_LEGACY_MODE_SHFT                                                               4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_RSM_CTRL_BYPASS_BS_MODE_BMSK                                                              0x8
#define HWIO_DSI_1_PHY_DSIPHY_PLL_RSM_CTRL_BYPASS_BS_MODE_SHFT                                                                3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_RSM_CTRL_BYPASS_RSM_PLLLOCK_BMSK                                                          0x4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_RSM_CTRL_BYPASS_RSM_PLLLOCK_SHFT                                                            2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_RSM_CTRL_BYPASS_RSM_BIN_FGCAL_BMSK                                                        0x2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_RSM_CTRL_BYPASS_RSM_BIN_FGCAL_SHFT                                                          1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_RSM_CTRL_BYPASS_RSM_BIAS_BMSK                                                             0x1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_RSM_CTRL_BYPASS_RSM_BIAS_SHFT                                                               0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_TUNE_MAP_ADDR                                                                  (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x3c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_TUNE_MAP_OFFS                                                                  (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x3c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_TUNE_MAP_RMSK                                                                         0x7
#define HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_TUNE_MAP_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_TUNE_MAP_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_TUNE_MAP_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_TUNE_MAP_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_TUNE_MAP_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_TUNE_MAP_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_TUNE_MAP_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_TUNE_MAP_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_TUNE_MAP_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_TUNE_MAP_DEFAULT_FREQ_MODE_BMSK                                                       0x4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_TUNE_MAP_DEFAULT_FREQ_MODE_SHFT                                                         2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_TUNE_MAP_PS1_FREQ_MODE_BMSK                                                           0x2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_TUNE_MAP_PS1_FREQ_MODE_SHFT                                                             1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_TUNE_MAP_PS0_FREQ_MODE_BMSK                                                           0x1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_TUNE_MAP_PS0_FREQ_MODE_SHFT                                                             0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_CNTRL_ADDR                                                                     (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x40)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_CNTRL_OFFS                                                                     (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x40)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_CNTRL_RMSK                                                                           0x7f
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_CNTRL_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_CNTRL_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_CNTRL_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_CNTRL_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_CNTRL_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_CNTRL_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_CNTRL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_CNTRL_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_CNTRL_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_CNTRL_DONT_SKIP_WAIT_STATE_BMSK                                                      0x40
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_CNTRL_DONT_SKIP_WAIT_STATE_SHFT                                                         6
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_CNTRL_ROUND_UP_ENABLE_BMSK                                                           0x20
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_CNTRL_ROUND_UP_ENABLE_SHFT                                                              5
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_CNTRL_LOCKDET_CDC_FIX2_ENABLE_BMSK                                                   0x10
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_CNTRL_LOCKDET_CDC_FIX2_ENABLE_SHFT                                                      4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_CNTRL_LOCKDET_CDC_FIX_ENABLE_BMSK                                                     0x8
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_CNTRL_LOCKDET_CDC_FIX_ENABLE_SHFT                                                       3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_CNTRL_FIX_ENABLE_BMSK                                                                 0x4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_CNTRL_FIX_ENABLE_SHFT                                                                   2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_CNTRL_PSM_EN_PLL_MUX_BMSK                                                             0x2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_CNTRL_PSM_EN_PLL_MUX_SHFT                                                               1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_CNTRL_PSM_EN_PLL_BMSK                                                                 0x1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_CNTRL_PSM_EN_PLL_SHFT                                                                   0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_CALIBRATION_SETTINGS_ADDR                                                          (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x44)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CALIBRATION_SETTINGS_OFFS                                                          (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x44)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CALIBRATION_SETTINGS_RMSK                                                                0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CALIBRATION_SETTINGS_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_CALIBRATION_SETTINGS_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CALIBRATION_SETTINGS_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_CALIBRATION_SETTINGS_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CALIBRATION_SETTINGS_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_CALIBRATION_SETTINGS_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CALIBRATION_SETTINGS_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_CALIBRATION_SETTINGS_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_CALIBRATION_SETTINGS_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CALIBRATION_SETTINGS_BS_UPPER_MUX_BMSK                                                   0x80
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CALIBRATION_SETTINGS_BS_UPPER_MUX_SHFT                                                      7
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CALIBRATION_SETTINGS_BS_UPPER_BMSK                                                       0x40
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CALIBRATION_SETTINGS_BS_UPPER_SHFT                                                          6
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CALIBRATION_SETTINGS_USE_BAND_SEL_TIMER_BMSK                                             0x20
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CALIBRATION_SETTINGS_USE_BAND_SEL_TIMER_SHFT                                                5
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CALIBRATION_SETTINGS_BAND_SEL_CAL_EN_MUX_BMSK                                            0x10
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CALIBRATION_SETTINGS_BAND_SEL_CAL_EN_MUX_SHFT                                               4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CALIBRATION_SETTINGS_BAND_SEL_CAL_EN_BMSK                                                 0x8
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CALIBRATION_SETTINGS_BAND_SEL_CAL_EN_SHFT                                                   3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CALIBRATION_SETTINGS_SKIP_BAND_SEL_CAL_BMSK                                               0x4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CALIBRATION_SETTINGS_SKIP_BAND_SEL_CAL_SHFT                                                 2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CALIBRATION_SETTINGS_CM_PLL_CAL_MUX_BMSK                                                  0x2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CALIBRATION_SETTINGS_CM_PLL_CAL_MUX_SHFT                                                    1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CALIBRATION_SETTINGS_CM_PLL_CAL_BMSK                                                      0x1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CALIBRATION_SETTINGS_CM_PLL_CAL_SHFT                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_TIMER_LOW_ADDR                                                        (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x48)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_TIMER_LOW_OFFS                                                        (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x48)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_TIMER_LOW_RMSK                                                              0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_TIMER_LOW_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_TIMER_LOW_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_TIMER_LOW_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_TIMER_LOW_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_TIMER_LOW_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_TIMER_LOW_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_TIMER_LOW_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_TIMER_LOW_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_TIMER_LOW_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_TIMER_LOW_BAND_SEL_CAL_TIMER_LOW_BMSK                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_TIMER_LOW_BAND_SEL_CAL_TIMER_LOW_SHFT                                          0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_TIMER_HIGH_ADDR                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x4c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_TIMER_HIGH_OFFS                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x4c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_TIMER_HIGH_RMSK                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_TIMER_HIGH_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_TIMER_HIGH_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_TIMER_HIGH_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_TIMER_HIGH_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_TIMER_HIGH_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_TIMER_HIGH_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_TIMER_HIGH_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_TIMER_HIGH_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_TIMER_HIGH_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_TIMER_HIGH_BAND_SEL_CAL_TIMER_HIGH_BMSK                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_TIMER_HIGH_BAND_SEL_CAL_TIMER_HIGH_SHFT                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_ADDR                                                         (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x50)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_OFFS                                                         (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x50)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_RMSK                                                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_BAND_SEL_CAL_INIT_BMSK                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_BAND_SEL_CAL_INIT_SHFT                                                0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_MIN_ADDR                                                                  (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x54)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_MIN_OFFS                                                                  (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x54)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_MIN_RMSK                                                                        0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_MIN_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_MIN_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_MIN_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_MIN_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_MIN_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_MIN_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_MIN_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_MIN_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_MIN_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_MIN_BAND_SEL_CAL_MIN_BMSK                                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_MIN_BAND_SEL_CAL_MIN_SHFT                                                          0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_MAX_ADDR                                                                  (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x58)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_MAX_OFFS                                                                  (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x58)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_MAX_RMSK                                                                        0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_MAX_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_MAX_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_MAX_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_MAX_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_MAX_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_MAX_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_MAX_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_MAX_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_MAX_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_MAX_BAND_SEL_CAL_MAX_BMSK                                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_MAX_BAND_SEL_CAL_MAX_SHFT                                                          0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_PFILT_ADDR                                                                (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x5c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_PFILT_OFFS                                                                (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x5c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_PFILT_RMSK                                                                      0x1f
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_PFILT_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_PFILT_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_PFILT_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_PFILT_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_PFILT_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_PFILT_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_PFILT_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_PFILT_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_PFILT_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_PFILT_BS_PFILT_BMSK                                                             0x1f
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_PFILT_BS_PFILT_SHFT                                                                0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_IFILT_ADDR                                                                (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x60)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_IFILT_OFFS                                                                (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x60)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_IFILT_RMSK                                                                      0x1f
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_IFILT_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_IFILT_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_IFILT_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_IFILT_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_IFILT_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_IFILT_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_IFILT_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_IFILT_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_IFILT_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_IFILT_BS_IFILT_BMSK                                                             0x1f
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_IFILT_BS_IFILT_SHFT                                                                0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_TWO_ADDR                                                     (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x64)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_TWO_OFFS                                                     (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x64)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_TWO_RMSK                                                           0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_TWO_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_TWO_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_TWO_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_TWO_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_TWO_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_TWO_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_TWO_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_TWO_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_TWO_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_TWO_BS_CAL_DONE_MUX_BMSK                                           0x80
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_TWO_BS_CAL_DONE_MUX_SHFT                                              7
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_TWO_BS_CAL_DONE_BMSK                                               0x40
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_TWO_BS_CAL_DONE_SHFT                                                  6
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_TWO_BS_STOP_ON_DONE_BMSK                                           0x20
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_TWO_BS_STOP_ON_DONE_SHFT                                              5
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_TWO_BS_LOCK_COUNT_BMSK                                             0x1c
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_TWO_BS_LOCK_COUNT_SHFT                                                2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_TWO_BS_LOCK_THRESH_BMSK                                             0x3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_TWO_BS_LOCK_THRESH_SHFT                                               0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_THREE_ADDR                                                   (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x68)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_THREE_OFFS                                                   (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x68)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_THREE_RMSK                                                         0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_THREE_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_THREE_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_THREE_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_THREE_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_THREE_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_THREE_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_THREE_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_THREE_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_THREE_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_THREE_USE_BS_CAL_CODE_BMSK                                         0x80
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_THREE_USE_BS_CAL_CODE_SHFT                                            7
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_THREE_BS_NO_SETTLE_BMSK                                            0x40
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_THREE_BS_NO_SETTLE_SHFT                                               6
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_THREE_BS_GAIN_BMSK                                                 0x3c
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_THREE_BS_GAIN_SHFT                                                    2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_THREE_BS_INIT_ON_REENABLE_BMSK                                      0x2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_THREE_BS_INIT_ON_REENABLE_SHFT                                        1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_THREE_BS_DEMET_ERROR_BMSK                                           0x1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_THREE_BS_DEMET_ERROR_SHFT                                             0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_FOUR_ADDR                                                    (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x6c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_FOUR_OFFS                                                    (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x6c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_FOUR_RMSK                                                          0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_FOUR_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_FOUR_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_FOUR_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_FOUR_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_FOUR_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_FOUR_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_FOUR_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_FOUR_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_FOUR_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_FOUR_BS_SETTLE_TIME_BMSK                                           0xf0
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_FOUR_BS_SETTLE_TIME_SHFT                                              4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_FOUR_BS_INITIAL_TIME_BMSK                                           0xf
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_SETTINGS_FOUR_BS_INITIAL_TIME_SHFT                                             0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_ICODE_HIGH_ADDR                                                           (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x70)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_ICODE_HIGH_OFFS                                                           (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x70)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_ICODE_HIGH_RMSK                                                                 0x1f
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_ICODE_HIGH_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_ICODE_HIGH_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_ICODE_HIGH_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_ICODE_HIGH_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_ICODE_HIGH_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_ICODE_HIGH_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_ICODE_HIGH_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_ICODE_HIGH_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_ICODE_HIGH_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_ICODE_HIGH_BAND_SEL_2MSB_MUX_BMSK                                               0x10
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_ICODE_HIGH_BAND_SEL_2MSB_MUX_SHFT                                                  4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_ICODE_HIGH_BAND_SEL_2MSB_BMSK                                                    0xc
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_ICODE_HIGH_BAND_SEL_2MSB_SHFT                                                      2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_ICODE_HIGH_BAND_SEL_ICODE_HIGH_BMSK                                              0x3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_ICODE_HIGH_BAND_SEL_ICODE_HIGH_SHFT                                                0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_ICODE_LOW_ADDR                                                            (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x74)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_ICODE_LOW_OFFS                                                            (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x74)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_ICODE_LOW_RMSK                                                                  0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_ICODE_LOW_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_ICODE_LOW_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_ICODE_LOW_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_ICODE_LOW_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_ICODE_LOW_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_ICODE_LOW_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_ICODE_LOW_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_ICODE_LOW_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_ICODE_LOW_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_ICODE_LOW_BAND_SEL_ICODE_LOW_BMSK                                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_ICODE_LOW_BAND_SEL_ICODE_LOW_SHFT                                                  0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DETECT_SETTINGS_ONE_ADDR                                                      (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x78)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DETECT_SETTINGS_ONE_OFFS                                                      (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x78)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DETECT_SETTINGS_ONE_RMSK                                                            0x7f
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DETECT_SETTINGS_ONE_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DETECT_SETTINGS_ONE_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DETECT_SETTINGS_ONE_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DETECT_SETTINGS_ONE_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DETECT_SETTINGS_ONE_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DETECT_SETTINGS_ONE_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DETECT_SETTINGS_ONE_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DETECT_SETTINGS_ONE_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DETECT_SETTINGS_ONE_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DETECT_SETTINGS_ONE_STICKY_UNLOCK_BMSK                                              0x40
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DETECT_SETTINGS_ONE_STICKY_UNLOCK_SHFT                                                 6
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DETECT_SETTINGS_ONE_USE_FD_LOCK_BMSK                                                0x20
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DETECT_SETTINGS_ONE_USE_FD_LOCK_SHFT                                                   5
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DETECT_SETTINGS_ONE_INVERT_DETECT_POLARITY_BMSK                                     0x10
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DETECT_SETTINGS_ONE_INVERT_DETECT_POLARITY_SHFT                                        4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DETECT_SETTINGS_ONE_PFD_SOURCE_BMSK                                                  0x8
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DETECT_SETTINGS_ONE_PFD_SOURCE_SHFT                                                    3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DETECT_SETTINGS_ONE_FD_MODE_BMSK                                                     0x4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DETECT_SETTINGS_ONE_FD_MODE_SHFT                                                       2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DETECT_SETTINGS_ONE_FD_ENABLE_MUX_BMSK                                               0x2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DETECT_SETTINGS_ONE_FD_ENABLE_MUX_SHFT                                                 1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DETECT_SETTINGS_ONE_FD_ENABLE_BMSK                                                   0x1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DETECT_SETTINGS_ONE_FD_ENABLE_SHFT                                                     0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DETECT_THRESH_ADDR                                                            (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x7c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DETECT_THRESH_OFFS                                                            (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x7c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DETECT_THRESH_RMSK                                                                  0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DETECT_THRESH_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DETECT_THRESH_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DETECT_THRESH_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DETECT_THRESH_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DETECT_THRESH_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DETECT_THRESH_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DETECT_THRESH_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DETECT_THRESH_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DETECT_THRESH_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DETECT_THRESH_FD_THRESH_BMSK                                                        0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DETECT_THRESH_FD_THRESH_SHFT                                                           0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DET_REFCLK_HIGH_ADDR                                                          (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x80)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DET_REFCLK_HIGH_OFFS                                                          (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x80)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DET_REFCLK_HIGH_RMSK                                                                 0x3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DET_REFCLK_HIGH_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DET_REFCLK_HIGH_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DET_REFCLK_HIGH_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DET_REFCLK_HIGH_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DET_REFCLK_HIGH_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DET_REFCLK_HIGH_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DET_REFCLK_HIGH_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DET_REFCLK_HIGH_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DET_REFCLK_HIGH_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DET_REFCLK_HIGH_FD_REF_HIGH_BMSK                                                     0x3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DET_REFCLK_HIGH_FD_REF_HIGH_SHFT                                                       0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DET_REFCLK_LOW_ADDR                                                           (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x84)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DET_REFCLK_LOW_OFFS                                                           (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x84)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DET_REFCLK_LOW_RMSK                                                                 0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DET_REFCLK_LOW_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DET_REFCLK_LOW_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DET_REFCLK_LOW_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DET_REFCLK_LOW_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DET_REFCLK_LOW_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DET_REFCLK_LOW_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DET_REFCLK_LOW_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DET_REFCLK_LOW_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DET_REFCLK_LOW_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DET_REFCLK_LOW_FD_REF_LOW_BMSK                                                      0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DET_REFCLK_LOW_FD_REF_LOW_SHFT                                                         0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DET_PLLCLK_HIGH_ADDR                                                          (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x88)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DET_PLLCLK_HIGH_OFFS                                                          (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x88)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DET_PLLCLK_HIGH_RMSK                                                                0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DET_PLLCLK_HIGH_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DET_PLLCLK_HIGH_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DET_PLLCLK_HIGH_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DET_PLLCLK_HIGH_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DET_PLLCLK_HIGH_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DET_PLLCLK_HIGH_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DET_PLLCLK_HIGH_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DET_PLLCLK_HIGH_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DET_PLLCLK_HIGH_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DET_PLLCLK_HIGH_FD_PLL_HIGH_BMSK                                                    0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DET_PLLCLK_HIGH_FD_PLL_HIGH_SHFT                                                       0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DET_PLLCLK_LOW_ADDR                                                           (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x8c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DET_PLLCLK_LOW_OFFS                                                           (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x8c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DET_PLLCLK_LOW_RMSK                                                                 0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DET_PLLCLK_LOW_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DET_PLLCLK_LOW_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DET_PLLCLK_LOW_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DET_PLLCLK_LOW_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DET_PLLCLK_LOW_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DET_PLLCLK_LOW_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DET_PLLCLK_LOW_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DET_PLLCLK_LOW_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DET_PLLCLK_LOW_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DET_PLLCLK_LOW_FD_PLL_LOW_BMSK                                                      0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_DET_PLLCLK_LOW_FD_PLL_LOW_SHFT                                                         0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_PFILT_ADDR                                                                         (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x90)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PFILT_OFFS                                                                         (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x90)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PFILT_RMSK                                                                               0x3f
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PFILT_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_PFILT_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PFILT_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_PFILT_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PFILT_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_PFILT_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PFILT_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_PFILT_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_PFILT_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PFILT_CM_PLL_PFILT_MUX_BMSK                                                              0x20
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PFILT_CM_PLL_PFILT_MUX_SHFT                                                                 5
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PFILT_CM_PLL_PFILT_BMSK                                                                  0x1f
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PFILT_CM_PLL_PFILT_SHFT                                                                     0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_IFILT_ADDR                                                                         (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x94)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_IFILT_OFFS                                                                         (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x94)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_IFILT_RMSK                                                                               0x3f
#define HWIO_DSI_1_PHY_DSIPHY_PLL_IFILT_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_IFILT_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_IFILT_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_IFILT_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_IFILT_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_IFILT_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_IFILT_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_IFILT_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_IFILT_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_IFILT_CM_PLL_IFILT_MUX_BMSK                                                              0x20
#define HWIO_DSI_1_PHY_DSIPHY_PLL_IFILT_CM_PLL_IFILT_MUX_SHFT                                                                 5
#define HWIO_DSI_1_PHY_DSIPHY_PLL_IFILT_CM_PLL_IFILT_BMSK                                                                  0x1f
#define HWIO_DSI_1_PHY_DSIPHY_PLL_IFILT_CM_PLL_IFILT_SHFT                                                                     0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_GAIN_ADDR                                                                      (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x98)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_GAIN_OFFS                                                                      (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x98)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_GAIN_RMSK                                                                            0x7f
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_GAIN_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_GAIN_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_GAIN_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_GAIN_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_GAIN_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_GAIN_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_GAIN_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_GAIN_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_GAIN_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_GAIN_CM_PLL_PROP_GAIN_BMSK                                                           0x78
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_GAIN_CM_PLL_PROP_GAIN_SHFT                                                              3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_GAIN_CM_PLL_INT_GAIN_BMSK                                                             0x7
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_GAIN_CM_PLL_INT_GAIN_SHFT                                                               0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_ICODE_LOW_ADDR                                                                     (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x9c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ICODE_LOW_OFFS                                                                     (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x9c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ICODE_LOW_RMSK                                                                           0x3f
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ICODE_LOW_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_ICODE_LOW_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ICODE_LOW_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_ICODE_LOW_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ICODE_LOW_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_ICODE_LOW_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ICODE_LOW_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_ICODE_LOW_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_ICODE_LOW_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ICODE_LOW_CM_PLL_ICODE_LOW_MUX_BMSK                                                      0x20
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ICODE_LOW_CM_PLL_ICODE_LOW_MUX_SHFT                                                         5
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ICODE_LOW_CM_PLL_ICODE_LOW_BMSK                                                          0x1f
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ICODE_LOW_CM_PLL_ICODE_LOW_SHFT                                                             0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_ICODE_HIGH_ADDR                                                                    (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0xa0)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ICODE_HIGH_OFFS                                                                    (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0xa0)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ICODE_HIGH_RMSK                                                                          0x5f
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ICODE_HIGH_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_ICODE_HIGH_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ICODE_HIGH_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_ICODE_HIGH_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ICODE_HIGH_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_ICODE_HIGH_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ICODE_HIGH_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_ICODE_HIGH_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_ICODE_HIGH_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ICODE_HIGH_CM_PLL_ICODE_HIGH_MUX_BMSK                                                    0x40
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ICODE_HIGH_CM_PLL_ICODE_HIGH_MUX_SHFT                                                       6
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ICODE_HIGH_CM_PLL_ICODE_HIGH_BMSK                                                        0x1f
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ICODE_HIGH_CM_PLL_ICODE_HIGH_SHFT                                                           0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_LOCKDET_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0xa4)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_LOCKDET_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0xa4)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_LOCKDET_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_LOCKDET_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_LOCKDET_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_LOCKDET_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_LOCKDET_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_LOCKDET_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_LOCKDET_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_LOCKDET_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_LOCKDET_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_LOCKDET_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_LOCKDET_CM_PLL_LOCKDET_BMSK                                                              0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_LOCKDET_CM_PLL_LOCKDET_SHFT                                                                 0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_OUTDIV_ADDR                                                                        (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0xa8)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_OUTDIV_OFFS                                                                        (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0xa8)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_OUTDIV_RMSK                                                                               0x7
#define HWIO_DSI_1_PHY_DSIPHY_PLL_OUTDIV_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_OUTDIV_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_OUTDIV_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_OUTDIV_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_OUTDIV_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_OUTDIV_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_OUTDIV_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_OUTDIV_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_OUTDIV_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_OUTDIV_CM_PLL_OUTDIV_MUX_BMSK                                                             0x4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_OUTDIV_CM_PLL_OUTDIV_MUX_SHFT                                                               2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_OUTDIV_CM_PLL_OUTDIV_BMSK                                                                 0x3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_OUTDIV_CM_PLL_OUTDIV_SHFT                                                                   0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_FASTLOCK_CONTROL_ADDR                                                              (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0xac)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FASTLOCK_CONTROL_OFFS                                                              (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0xac)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FASTLOCK_CONTROL_RMSK                                                                    0x3f
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FASTLOCK_CONTROL_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_FASTLOCK_CONTROL_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FASTLOCK_CONTROL_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_FASTLOCK_CONTROL_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FASTLOCK_CONTROL_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_FASTLOCK_CONTROL_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FASTLOCK_CONTROL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_FASTLOCK_CONTROL_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_FASTLOCK_CONTROL_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FASTLOCK_CONTROL_CM_PLL_FASTLOCK_EN_MUX_BMSK                                             0x20
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FASTLOCK_CONTROL_CM_PLL_FASTLOCK_EN_MUX_SHFT                                                5
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FASTLOCK_CONTROL_CM_PLL_FASTLOCK_EN_BMSK                                                 0x10
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FASTLOCK_CONTROL_CM_PLL_FASTLOCK_EN_SHFT                                                    4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FASTLOCK_CONTROL_CM_PLL_INT_GAIN_FASTLOCK_MUX_BMSK                                        0x8
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FASTLOCK_CONTROL_CM_PLL_INT_GAIN_FASTLOCK_MUX_SHFT                                          3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FASTLOCK_CONTROL_CM_PLL_INT_GAIN_FASTLOCK_BMSK                                            0x7
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FASTLOCK_CONTROL_CM_PLL_INT_GAIN_FASTLOCK_SHFT                                              0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_ONE_ADDR                                                         (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0xb0)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_ONE_OFFS                                                         (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0xb0)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_ONE_RMSK                                                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_ONE_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_ONE_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_ONE_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_ONE_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_ONE_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_ONE_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_ONE_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_ONE_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_ONE_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_ONE_PASS_RES_CODE_OUT_MUX_BMSK                                         0x80
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_ONE_PASS_RES_CODE_OUT_MUX_SHFT                                            7
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_ONE_PASS_RES_CODE_OUT_BMSK                                             0x78
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_ONE_PASS_RES_CODE_OUT_SHFT                                                3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_ONE_PASS_BAND_OUT_MUX_BMSK                                              0x4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_ONE_PASS_BAND_OUT_MUX_SHFT                                                2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_ONE_PASS_BAND_OUT_BMSK                                                  0x3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_ONE_PASS_BAND_OUT_SHFT                                                    0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_TWO_ADDR                                                         (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0xb4)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_TWO_OFFS                                                         (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0xb4)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_TWO_RMSK                                                                0x3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_TWO_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_TWO_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_TWO_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_TWO_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_TWO_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_TWO_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_TWO_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_TWO_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_TWO_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_TWO_PASS_LS_EN_OUT_MUX_BMSK                                             0x2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_TWO_PASS_LS_EN_OUT_MUX_SHFT                                               1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_TWO_PASS_LS_EN_OUT_BMSK                                                 0x1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PASS_OUT_OVERRIDE_TWO_PASS_LS_EN_OUT_SHFT                                                   0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_CORE_OVERRIDE_ADDR                                                                 (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0xb8)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CORE_OVERRIDE_OFFS                                                                 (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0xb8)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CORE_OVERRIDE_RMSK                                                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CORE_OVERRIDE_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_CORE_OVERRIDE_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CORE_OVERRIDE_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_CORE_OVERRIDE_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CORE_OVERRIDE_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_CORE_OVERRIDE_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CORE_OVERRIDE_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_CORE_OVERRIDE_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_CORE_OVERRIDE_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CORE_OVERRIDE_UNLOCK_READY_MUX_BMSK                                                      0x80
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CORE_OVERRIDE_UNLOCK_READY_MUX_SHFT                                                         7
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CORE_OVERRIDE_UNLOCK_READY_BMSK                                                          0x40
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CORE_OVERRIDE_UNLOCK_READY_SHFT                                                             6
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CORE_OVERRIDE_PASS_PLL_READY_MUX_BMSK                                                    0x20
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CORE_OVERRIDE_PASS_PLL_READY_MUX_SHFT                                                       5
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CORE_OVERRIDE_PASS_PLL_READY_BMSK                                                        0x10
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CORE_OVERRIDE_PASS_PLL_READY_SHFT                                                           4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CORE_OVERRIDE_CORE_PLL_UNLOCK_MUX_BMSK                                                    0x8
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CORE_OVERRIDE_CORE_PLL_UNLOCK_MUX_SHFT                                                      3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CORE_OVERRIDE_CORE_PLL_UNLOCK_BMSK                                                        0x4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CORE_OVERRIDE_CORE_PLL_UNLOCK_SHFT                                                          2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CORE_OVERRIDE_CORE_READY_MUX_BMSK                                                         0x2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CORE_OVERRIDE_CORE_READY_MUX_SHFT                                                           1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CORE_OVERRIDE_CORE_READY_BMSK                                                             0x1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CORE_OVERRIDE_CORE_READY_SHFT                                                               0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_CORE_INPUT_OVERRIDE_ADDR                                                           (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0xbc)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CORE_INPUT_OVERRIDE_OFFS                                                           (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0xbc)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CORE_INPUT_OVERRIDE_RMSK                                                                 0x7f
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CORE_INPUT_OVERRIDE_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_CORE_INPUT_OVERRIDE_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CORE_INPUT_OVERRIDE_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_CORE_INPUT_OVERRIDE_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CORE_INPUT_OVERRIDE_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_CORE_INPUT_OVERRIDE_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CORE_INPUT_OVERRIDE_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_CORE_INPUT_OVERRIDE_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_CORE_INPUT_OVERRIDE_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CORE_INPUT_OVERRIDE_CORE_RESET_MUX_BMSK                                                  0x40
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CORE_INPUT_OVERRIDE_CORE_RESET_MUX_SHFT                                                     6
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CORE_INPUT_OVERRIDE_CORE_RESET_BMSK                                                      0x20
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CORE_INPUT_OVERRIDE_CORE_RESET_SHFT                                                         5
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CORE_INPUT_OVERRIDE_CORE_PLL_EN_FROM_RESET_BMSK                                          0x10
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CORE_INPUT_OVERRIDE_CORE_PLL_EN_FROM_RESET_SHFT                                             4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CORE_INPUT_OVERRIDE_CORE_PLL_EN_MUX_BMSK                                                  0x8
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CORE_INPUT_OVERRIDE_CORE_PLL_EN_MUX_SHFT                                                    3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CORE_INPUT_OVERRIDE_CORE_PLL_EN_BMSK                                                      0x4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CORE_INPUT_OVERRIDE_CORE_PLL_EN_SHFT                                                        2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CORE_INPUT_OVERRIDE_CORE_PLL_RATE_MUX_BMSK                                                0x2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CORE_INPUT_OVERRIDE_CORE_PLL_RATE_MUX_SHFT                                                  1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CORE_INPUT_OVERRIDE_CORE_PLL_RATE_BMSK                                                    0x1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CORE_INPUT_OVERRIDE_CORE_PLL_RATE_SHFT                                                      0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_RATE_CHANGE_ADDR                                                                   (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0xc0)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_RATE_CHANGE_OFFS                                                                   (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0xc0)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_RATE_CHANGE_RMSK                                                                         0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_RATE_CHANGE_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_RATE_CHANGE_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_RATE_CHANGE_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_RATE_CHANGE_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_RATE_CHANGE_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_RATE_CHANGE_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_RATE_CHANGE_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_RATE_CHANGE_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_RATE_CHANGE_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_RATE_CHANGE_PPM_UNLOCK_TIMER_LSB_BMSK                                                    0xfe
#define HWIO_DSI_1_PHY_DSIPHY_PLL_RATE_CHANGE_PPM_UNLOCK_TIMER_LSB_SHFT                                                       1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_RATE_CHANGE_PLL_RATE_CHANGE_BMSK                                                          0x1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_RATE_CHANGE_PLL_RATE_CHANGE_SHFT                                                            0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_ADDR                                                            (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0xc4)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_OFFS                                                            (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0xc4)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_RMSK                                                                  0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_PPM_UNLOCK_TIMER_SEL_BMSK                                             0x80
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_PPM_UNLOCK_TIMER_SEL_SHFT                                                7
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_PPM_UNLOCK_TIMER_MSB_BMSK                                             0x70
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_PPM_UNLOCK_TIMER_MSB_SHFT                                                4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_RATE_CHANGE_SETTLE_BMSK                                                0xf
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_RATE_CHANGE_SETTLE_SHFT                                                  0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_TWO_ADDR                                                        (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0xc8)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_TWO_OFFS                                                        (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0xc8)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_TWO_RMSK                                                              0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_TWO_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_TWO_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_TWO_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_TWO_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_TWO_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_TWO_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_TWO_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_TWO_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_TWO_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_TWO_PLL_EN_TO_RESET_TIME_BMSK                                         0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_DIGITAL_TIMERS_TWO_PLL_EN_TO_RESET_TIME_SHFT                                            0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_DECIMAL_DIV_START_ADDR                                                             (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0xcc)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DECIMAL_DIV_START_OFFS                                                             (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0xcc)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DECIMAL_DIV_START_RMSK                                                                   0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DECIMAL_DIV_START_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_DECIMAL_DIV_START_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DECIMAL_DIV_START_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_DECIMAL_DIV_START_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DECIMAL_DIV_START_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_DECIMAL_DIV_START_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DECIMAL_DIV_START_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_DECIMAL_DIV_START_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_DECIMAL_DIV_START_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DECIMAL_DIV_START_PLL_DIV_DEC_START_BMSK                                                 0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DECIMAL_DIV_START_PLL_DIV_DEC_START_SHFT                                                    0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_ADDR                                                            (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0xd0)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_OFFS                                                            (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0xd0)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_RMSK                                                                  0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_PLL_DIV_FRAC_START_LOW_BMSK                                           0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_PLL_DIV_FRAC_START_LOW_SHFT                                              0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_ADDR                                                            (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0xd4)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_OFFS                                                            (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0xd4)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_RMSK                                                                  0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_PLL_DIV_FRAC_START_MID_BMSK                                           0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_PLL_DIV_FRAC_START_MID_SHFT                                              0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_ADDR                                                           (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0xd8)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_OFFS                                                           (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0xd8)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_RMSK                                                                  0x3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_PLL_DIV_FRAC_START_HIGH_BMSK                                          0x3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_PLL_DIV_FRAC_START_HIGH_SHFT                                            0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_DEC_FRAC_MUXES_ADDR                                                                (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0xdc)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DEC_FRAC_MUXES_OFFS                                                                (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0xdc)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DEC_FRAC_MUXES_RMSK                                                                       0xf
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DEC_FRAC_MUXES_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_DEC_FRAC_MUXES_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DEC_FRAC_MUXES_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_DEC_FRAC_MUXES_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DEC_FRAC_MUXES_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_DEC_FRAC_MUXES_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DEC_FRAC_MUXES_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_DEC_FRAC_MUXES_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_DEC_FRAC_MUXES_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DEC_FRAC_MUXES_PLL_DIV_FRAC_START_HIGH_MUX_BMSK                                           0x8
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DEC_FRAC_MUXES_PLL_DIV_FRAC_START_HIGH_MUX_SHFT                                             3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DEC_FRAC_MUXES_PLL_DIV_FRAC_START_MID_MUX_BMSK                                            0x4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DEC_FRAC_MUXES_PLL_DIV_FRAC_START_MID_MUX_SHFT                                              2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DEC_FRAC_MUXES_PLL_DIV_FRAC_START_LOW_MUX_BMSK                                            0x2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DEC_FRAC_MUXES_PLL_DIV_FRAC_START_LOW_MUX_SHFT                                              1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DEC_FRAC_MUXES_PLL_DIV_DEC_START_MUX_BMSK                                                 0x1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DEC_FRAC_MUXES_PLL_DIV_DEC_START_MUX_SHFT                                                   0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_DECIMAL_DIV_START_1_ADDR                                                           (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0xe0)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DECIMAL_DIV_START_1_OFFS                                                           (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0xe0)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DECIMAL_DIV_START_1_RMSK                                                                 0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DECIMAL_DIV_START_1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_DECIMAL_DIV_START_1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DECIMAL_DIV_START_1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_DECIMAL_DIV_START_1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DECIMAL_DIV_START_1_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_DECIMAL_DIV_START_1_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DECIMAL_DIV_START_1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_DECIMAL_DIV_START_1_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_DECIMAL_DIV_START_1_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DECIMAL_DIV_START_1_PLL_DIV_DEC_START_1_BMSK                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DECIMAL_DIV_START_1_PLL_DIV_DEC_START_1_SHFT                                                0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_1_ADDR                                                          (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0xe4)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_1_OFFS                                                          (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0xe4)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_1_RMSK                                                                0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_1_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_1_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_1_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_1_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_1_PLL_DIV_FRAC_START_LOW_1_BMSK                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_1_PLL_DIV_FRAC_START_LOW_1_SHFT                                          0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_1_ADDR                                                          (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0xe8)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_1_OFFS                                                          (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0xe8)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_1_RMSK                                                                0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_1_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_1_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_1_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_1_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_1_PLL_DIV_FRAC_START_MID_1_BMSK                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_1_PLL_DIV_FRAC_START_MID_1_SHFT                                          0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_1_ADDR                                                         (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0xec)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_1_OFFS                                                         (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0xec)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_1_RMSK                                                                0x3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_1_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_1_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_1_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_1_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_1_PLL_DIV_FRAC_START_HIGH_1_BMSK                                      0x3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_1_PLL_DIV_FRAC_START_HIGH_1_SHFT                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_DECIMAL_DIV_START_2_ADDR                                                           (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0xf0)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DECIMAL_DIV_START_2_OFFS                                                           (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0xf0)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DECIMAL_DIV_START_2_RMSK                                                                 0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DECIMAL_DIV_START_2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_DECIMAL_DIV_START_2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DECIMAL_DIV_START_2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_DECIMAL_DIV_START_2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DECIMAL_DIV_START_2_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_DECIMAL_DIV_START_2_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DECIMAL_DIV_START_2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_DECIMAL_DIV_START_2_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_DECIMAL_DIV_START_2_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DECIMAL_DIV_START_2_PLL_DIV_DEC_START_2_BMSK                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DECIMAL_DIV_START_2_PLL_DIV_DEC_START_2_SHFT                                                0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_2_ADDR                                                          (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0xf4)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_2_OFFS                                                          (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0xf4)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_2_RMSK                                                                0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_2_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_2_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_2_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_2_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_2_PLL_DIV_FRAC_START_LOW_2_BMSK                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_LOW_2_PLL_DIV_FRAC_START_LOW_2_SHFT                                          0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_2_ADDR                                                          (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0xf8)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_2_OFFS                                                          (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0xf8)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_2_RMSK                                                                0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_2_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_2_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_2_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_2_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_2_PLL_DIV_FRAC_START_MID_2_BMSK                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_MID_2_PLL_DIV_FRAC_START_MID_2_SHFT                                          0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_2_ADDR                                                         (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0xfc)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_2_OFFS                                                         (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0xfc)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_2_RMSK                                                                0x3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_2_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_2_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_2_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_2_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_2_PLL_DIV_FRAC_START_HIGH_2_BMSK                                      0x3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FRAC_DIV_START_HIGH_2_PLL_DIV_FRAC_START_HIGH_2_SHFT                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_MASH_CONTROL_ADDR                                                                  (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x100)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_MASH_CONTROL_OFFS                                                                  (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x100)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_MASH_CONTROL_RMSK                                                                         0x3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_MASH_CONTROL_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_MASH_CONTROL_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_MASH_CONTROL_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_MASH_CONTROL_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_MASH_CONTROL_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_MASH_CONTROL_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_MASH_CONTROL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_MASH_CONTROL_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_MASH_CONTROL_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_MASH_CONTROL_PLL_DIV_ORD_BMSK                                                             0x2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_MASH_CONTROL_PLL_DIV_ORD_SHFT                                                               1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_MASH_CONTROL_PLL_DIV_FFEN_BMSK                                                            0x1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_MASH_CONTROL_PLL_DIV_FFEN_SHFT                                                              0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_ADDR                                                              (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x104)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_OFFS                                                              (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x104)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_RMSK                                                                    0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_PLL_DIV_STEPSIZE_LOW_BMSK                                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_PLL_DIV_STEPSIZE_LOW_SHFT                                                  0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_ADDR                                                             (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x108)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_OFFS                                                             (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x108)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_RMSK                                                                   0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_PLL_DIV_STEPSIZE_HIGH_BMSK                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_PLL_DIV_STEPSIZE_HIGH_SHFT                                                0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_ADDR                                                               (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x10c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_OFFS                                                               (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x10c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_RMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_PLL_DIV_PER_LOW_BMSK                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_PLL_DIV_PER_LOW_SHFT                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_ADDR                                                              (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x110)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_OFFS                                                              (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x110)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_RMSK                                                                    0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_PLL_DIV_PER_HIGH_BMSK                                                   0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_PLL_DIV_PER_HIGH_SHFT                                                      0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_ADDR                                                                (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x114)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_OFFS                                                                (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x114)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_RMSK                                                                      0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_PLL_DIV_ADJPER_LOW_BMSK                                                   0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_PLL_DIV_ADJPER_LOW_SHFT                                                      0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_ADDR                                                               (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x118)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_OFFS                                                               (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x118)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_RMSK                                                                      0x3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_PLL_DIV_ADJPER_HIGH_BMSK                                                  0x3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_PLL_DIV_ADJPER_HIGH_SHFT                                                    0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_MUX_CONTROL_ADDR                                                               (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x11c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_MUX_CONTROL_OFFS                                                               (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x11c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_MUX_CONTROL_RMSK                                                                     0x3f
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_MUX_CONTROL_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_MUX_CONTROL_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_MUX_CONTROL_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_MUX_CONTROL_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_MUX_CONTROL_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_MUX_CONTROL_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_MUX_CONTROL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_MUX_CONTROL_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_MUX_CONTROL_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_MUX_CONTROL_PLL_DIV_ADJPER_HIGH_MUX_BMSK                                             0x20
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_MUX_CONTROL_PLL_DIV_ADJPER_HIGH_MUX_SHFT                                                5
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_MUX_CONTROL_PLL_DIV_ADJPER_LOW_MUX_BMSK                                              0x10
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_MUX_CONTROL_PLL_DIV_ADJPER_LOW_MUX_SHFT                                                 4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_MUX_CONTROL_PLL_DIV_PER_HIGH_MUX_BMSK                                                 0x8
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_MUX_CONTROL_PLL_DIV_PER_HIGH_MUX_SHFT                                                   3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_MUX_CONTROL_PLL_DIV_PER_LOW_MUX_BMSK                                                  0x4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_MUX_CONTROL_PLL_DIV_PER_LOW_MUX_SHFT                                                    2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_MUX_CONTROL_PLL_DIV_STEPSIZE_HIGH_MUX_BMSK                                            0x2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_MUX_CONTROL_PLL_DIV_STEPSIZE_HIGH_MUX_SHFT                                              1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_MUX_CONTROL_PLL_DIV_STEPSIZE_LOW_MUX_BMSK                                             0x1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_MUX_CONTROL_PLL_DIV_STEPSIZE_LOW_MUX_SHFT                                               0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_1_ADDR                                                            (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x120)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_1_OFFS                                                            (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x120)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_1_RMSK                                                                  0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_1_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_1_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_1_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_1_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_1_PLL_DIV_STEPSIZE_LOW_1_BMSK                                           0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_1_PLL_DIV_STEPSIZE_LOW_1_SHFT                                              0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_1_ADDR                                                           (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x124)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_1_OFFS                                                           (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x124)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_1_RMSK                                                                 0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_1_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_1_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_1_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_1_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_1_PLL_DIV_STEPSIZE_HIGH_1_BMSK                                         0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_1_PLL_DIV_STEPSIZE_HIGH_1_SHFT                                            0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_1_ADDR                                                             (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x128)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_1_OFFS                                                             (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x128)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_1_RMSK                                                                   0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_1_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_1_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_1_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_1_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_1_PLL_DIV_PER_LOW_1_BMSK                                                 0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_1_PLL_DIV_PER_LOW_1_SHFT                                                    0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_1_ADDR                                                            (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x12c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_1_OFFS                                                            (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x12c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_1_RMSK                                                                  0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_1_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_1_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_1_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_1_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_1_PLL_DIV_PER_HIGH_1_BMSK                                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_1_PLL_DIV_PER_HIGH_1_SHFT                                                  0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_1_ADDR                                                              (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x130)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_1_OFFS                                                              (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x130)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_1_RMSK                                                                    0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_1_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_1_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_1_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_1_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_1_PLL_DIV_ADJPER_LOW_1_BMSK                                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_1_PLL_DIV_ADJPER_LOW_1_SHFT                                                  0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_1_ADDR                                                             (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x134)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_1_OFFS                                                             (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x134)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_1_RMSK                                                                    0x3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_1_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_1_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_1_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_1_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_1_PLL_DIV_ADJPER_HIGH_1_BMSK                                              0x3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_1_PLL_DIV_ADJPER_HIGH_1_SHFT                                                0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_2_ADDR                                                            (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x138)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_2_OFFS                                                            (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x138)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_2_RMSK                                                                  0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_2_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_2_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_2_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_2_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_2_PLL_DIV_STEPSIZE_LOW_2_BMSK                                           0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_LOW_2_PLL_DIV_STEPSIZE_LOW_2_SHFT                                              0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_2_ADDR                                                           (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x13c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_2_OFFS                                                           (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x13c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_2_RMSK                                                                 0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_2_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_2_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_2_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_2_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_2_PLL_DIV_STEPSIZE_HIGH_2_BMSK                                         0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_STEPSIZE_HIGH_2_PLL_DIV_STEPSIZE_HIGH_2_SHFT                                            0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_2_ADDR                                                             (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x140)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_2_OFFS                                                             (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x140)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_2_RMSK                                                                   0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_2_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_2_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_2_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_2_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_2_PLL_DIV_PER_LOW_2_BMSK                                                 0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_LOW_2_PLL_DIV_PER_LOW_2_SHFT                                                    0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_2_ADDR                                                            (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x144)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_2_OFFS                                                            (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x144)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_2_RMSK                                                                  0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_2_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_2_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_2_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_2_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_2_PLL_DIV_PER_HIGH_2_BMSK                                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_DIV_PER_HIGH_2_PLL_DIV_PER_HIGH_2_SHFT                                                  0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_2_ADDR                                                              (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x148)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_2_OFFS                                                              (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x148)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_2_RMSK                                                                    0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_2_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_2_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_2_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_2_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_2_PLL_DIV_ADJPER_LOW_2_BMSK                                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_LOW_2_PLL_DIV_ADJPER_LOW_2_SHFT                                                  0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_2_ADDR                                                             (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x14c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_2_OFFS                                                             (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x14c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_2_RMSK                                                                    0x3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_2_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_2_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_2_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_2_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_2_PLL_DIV_ADJPER_HIGH_2_BMSK                                              0x3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_ADJPER_HIGH_2_PLL_DIV_ADJPER_HIGH_2_SHFT                                                0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_CONTROL_ADDR                                                                   (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x150)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_CONTROL_OFFS                                                                   (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x150)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_CONTROL_RMSK                                                                         0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_CONTROL_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_CONTROL_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_CONTROL_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_CONTROL_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_CONTROL_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_CONTROL_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_CONTROL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_CONTROL_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_CONTROL_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_CONTROL_SSCSTART_MUX_BMSK                                                            0x80
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_CONTROL_SSCSTART_MUX_SHFT                                                               7
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_CONTROL_SSCSTART_BMSK                                                                0x40
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_CONTROL_SSCSTART_SHFT                                                                   6
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_CONTROL_UPDATE_SSC_MUX_BMSK                                                          0x20
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_CONTROL_UPDATE_SSC_MUX_SHFT                                                             5
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_CONTROL_UPDATE_SSC_BMSK                                                              0x10
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_CONTROL_UPDATE_SSC_SHFT                                                                 4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_CONTROL_FREQ_UPDATE_MUX_BMSK                                                          0x8
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_CONTROL_FREQ_UPDATE_MUX_SHFT                                                            3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_CONTROL_FREQ_UPDATE_BMSK                                                              0x4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_CONTROL_FREQ_UPDATE_SHFT                                                                2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_CONTROL_SSCEN_BMSK                                                                    0x2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_CONTROL_SSCEN_SHFT                                                                      1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_CONTROL_SSCCENTER_BMSK                                                                0x1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SSC_CONTROL_SSCCENTER_SHFT                                                                  0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_OUTDIV_RATE_ADDR                                                               (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x154)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_OUTDIV_RATE_OFFS                                                               (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x154)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_OUTDIV_RATE_RMSK                                                                      0xf
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_OUTDIV_RATE_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_OUTDIV_RATE_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_OUTDIV_RATE_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_OUTDIV_RATE_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_OUTDIV_RATE_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_OUTDIV_RATE_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_OUTDIV_RATE_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_OUTDIV_RATE_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_OUTDIV_RATE_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_OUTDIV_RATE_PLL_OUTDIV_2_BMSK                                                         0xc
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_OUTDIV_RATE_PLL_OUTDIV_2_SHFT                                                           2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_OUTDIV_RATE_PLL_OUTDIV_1_BMSK                                                         0x3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_OUTDIV_RATE_PLL_OUTDIV_1_SHFT                                                           0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCKDET_RATE_1_ADDR                                                            (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x158)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCKDET_RATE_1_OFFS                                                            (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x158)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCKDET_RATE_1_RMSK                                                                  0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCKDET_RATE_1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCKDET_RATE_1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCKDET_RATE_1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCKDET_RATE_1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCKDET_RATE_1_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCKDET_RATE_1_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCKDET_RATE_1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCKDET_RATE_1_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCKDET_RATE_1_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCKDET_RATE_1_PLL_LOCKDET_1_BMSK                                                    0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCKDET_RATE_1_PLL_LOCKDET_1_SHFT                                                       0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCKDET_RATE_2_ADDR                                                            (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x15c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCKDET_RATE_2_OFFS                                                            (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x15c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCKDET_RATE_2_RMSK                                                                  0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCKDET_RATE_2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCKDET_RATE_2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCKDET_RATE_2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCKDET_RATE_2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCKDET_RATE_2_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCKDET_RATE_2_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCKDET_RATE_2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCKDET_RATE_2_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCKDET_RATE_2_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCKDET_RATE_2_PLL_LOCKDET_2_BMSK                                                    0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCKDET_RATE_2_PLL_LOCKDET_2_SHFT                                                       0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_PROP_GAIN_RATE_1_ADDR                                                          (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x160)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_PROP_GAIN_RATE_1_OFFS                                                          (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x160)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_PROP_GAIN_RATE_1_RMSK                                                                 0xf
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_PROP_GAIN_RATE_1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_PROP_GAIN_RATE_1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_PROP_GAIN_RATE_1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_PROP_GAIN_RATE_1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_PROP_GAIN_RATE_1_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_PROP_GAIN_RATE_1_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_PROP_GAIN_RATE_1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_PROP_GAIN_RATE_1_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_PROP_GAIN_RATE_1_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_PROP_GAIN_RATE_1_PLL_PROP_GAIN_1_BMSK                                                 0xf
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_PROP_GAIN_RATE_1_PLL_PROP_GAIN_1_SHFT                                                   0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_PROP_GAIN_RATE_2_ADDR                                                          (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x164)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_PROP_GAIN_RATE_2_OFFS                                                          (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x164)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_PROP_GAIN_RATE_2_RMSK                                                                 0xf
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_PROP_GAIN_RATE_2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_PROP_GAIN_RATE_2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_PROP_GAIN_RATE_2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_PROP_GAIN_RATE_2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_PROP_GAIN_RATE_2_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_PROP_GAIN_RATE_2_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_PROP_GAIN_RATE_2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_PROP_GAIN_RATE_2_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_PROP_GAIN_RATE_2_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_PROP_GAIN_RATE_2_PLL_PROP_GAIN_2_BMSK                                                 0xf
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_PROP_GAIN_RATE_2_PLL_PROP_GAIN_2_SHFT                                                   0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_BAND_SEL_RATE_1_ADDR                                                           (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x168)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_BAND_SEL_RATE_1_OFFS                                                           (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x168)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_BAND_SEL_RATE_1_RMSK                                                                 0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_BAND_SEL_RATE_1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_BAND_SEL_RATE_1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_BAND_SEL_RATE_1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_BAND_SEL_RATE_1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_BAND_SEL_RATE_1_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_BAND_SEL_RATE_1_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_BAND_SEL_RATE_1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_BAND_SEL_RATE_1_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_BAND_SEL_RATE_1_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_BAND_SEL_RATE_1_PLL_BAND_SEL_1_BMSK                                                  0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_BAND_SEL_RATE_1_PLL_BAND_SEL_1_SHFT                                                     0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_BAND_SEL_RATE_2_ADDR                                                           (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x16c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_BAND_SEL_RATE_2_OFFS                                                           (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x16c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_BAND_SEL_RATE_2_RMSK                                                                 0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_BAND_SEL_RATE_2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_BAND_SEL_RATE_2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_BAND_SEL_RATE_2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_BAND_SEL_RATE_2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_BAND_SEL_RATE_2_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_BAND_SEL_RATE_2_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_BAND_SEL_RATE_2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_BAND_SEL_RATE_2_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_BAND_SEL_RATE_2_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_BAND_SEL_RATE_2_PLL_BAND_SEL_2_BMSK                                                  0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_BAND_SEL_RATE_2_PLL_BAND_SEL_2_SHFT                                                     0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_1_ADDR                                                     (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x170)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_1_OFFS                                                     (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x170)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_1_RMSK                                                           0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_1_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_1_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_1_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_1_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_1_PLL_IFILT_1_BMSK                                               0xf8
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_1_PLL_IFILT_1_SHFT                                                  3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_1_PLL_INT_GAIN_1_BMSK                                             0x7
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_1_PLL_INT_GAIN_1_SHFT                                               0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_2_ADDR                                                     (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x174)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_2_OFFS                                                     (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x174)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_2_RMSK                                                           0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_2_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_2_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_2_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_2_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_2_PLL_IFILT_2_BMSK                                               0xf8
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_2_PLL_IFILT_2_SHFT                                                  3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_2_PLL_INT_GAIN_2_BMSK                                             0x7
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_INT_GAIN_IFILT_BAND_2_PLL_INT_GAIN_2_SHFT                                               0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_1_ADDR                                                  (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x178)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_1_OFFS                                                  (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x178)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_1_RMSK                                                        0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_1_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_1_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_1_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_1_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_1_PLL_PFILT_1_BMSK                                            0xf8
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_1_PLL_PFILT_1_SHFT                                               3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_1_PLL_INT_GAIN_FASTLOCK_1_BMSK                                 0x7
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_1_PLL_INT_GAIN_FASTLOCK_1_SHFT                                   0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_2_ADDR                                                  (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x17c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_2_OFFS                                                  (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x17c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_2_RMSK                                                        0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_2_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_2_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_2_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_2_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_2_PLL_PFILT_2_BMSK                                            0xf8
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_2_PLL_PFILT_2_SHFT                                               3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_2_PLL_INT_GAIN_FASTLOCK_2_BMSK                                 0x7
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_2_PLL_INT_GAIN_FASTLOCK_2_SHFT                                   0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_FASTLOCK_EN_BAND_ADDR                                                          (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x180)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_FASTLOCK_EN_BAND_OFFS                                                          (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x180)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_FASTLOCK_EN_BAND_RMSK                                                                 0x3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_FASTLOCK_EN_BAND_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_FASTLOCK_EN_BAND_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_FASTLOCK_EN_BAND_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_FASTLOCK_EN_BAND_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_FASTLOCK_EN_BAND_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_FASTLOCK_EN_BAND_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_FASTLOCK_EN_BAND_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_FASTLOCK_EN_BAND_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_FASTLOCK_EN_BAND_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_FASTLOCK_EN_BAND_PLL_FASTLOCK_EN_2_BMSK                                               0x2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_FASTLOCK_EN_BAND_PLL_FASTLOCK_EN_2_SHFT                                                 1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_FASTLOCK_EN_BAND_PLL_FASTLOCK_EN_1_BMSK                                               0x1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_FASTLOCK_EN_BAND_PLL_FASTLOCK_EN_1_SHFT                                                 0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_MID_ADDR                                                      (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x184)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_MID_OFFS                                                      (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x184)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_MID_RMSK                                                            0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_MID_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_MID_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_MID_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_MID_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_MID_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_MID_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_MID_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_MID_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_MID_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_MID_FTUNE_CODE_MID_BMSK                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_MID_FTUNE_CODE_MID_SHFT                                                0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_HIGH_ADDR                                                     (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x188)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_HIGH_OFFS                                                     (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x188)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_HIGH_RMSK                                                           0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_HIGH_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_HIGH_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_HIGH_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_HIGH_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_HIGH_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_HIGH_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_HIGH_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_HIGH_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_HIGH_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_HIGH_FTUNE_CODE_HIGH_BMSK                                           0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_HIGH_FTUNE_CODE_HIGH_SHFT                                              0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_MUX_ADDR                                                      (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x18c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_MUX_OFFS                                                      (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x18c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_MUX_RMSK                                                             0x6
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_MUX_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_MUX_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_MUX_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_MUX_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_MUX_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_MUX_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_MUX_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_MUX_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_MUX_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_MUX_FTUNE_CODE_HIGH_MUX_BMSK                                         0x4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_MUX_FTUNE_CODE_HIGH_MUX_SHFT                                           2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_MUX_FTUNE_CODE_MID_MUX_BMSK                                          0x2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FREQ_TUNE_ACCUM_INIT_MUX_FTUNE_CODE_MID_MUX_SHFT                                            1

#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCK_OVERRIDE_ADDR                                                             (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x190)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCK_OVERRIDE_OFFS                                                             (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x190)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCK_OVERRIDE_RMSK                                                                   0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCK_OVERRIDE_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCK_OVERRIDE_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCK_OVERRIDE_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCK_OVERRIDE_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCK_OVERRIDE_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCK_OVERRIDE_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCK_OVERRIDE_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCK_OVERRIDE_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCK_OVERRIDE_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCK_OVERRIDE_STICKY_LOCK_BMSK                                                       0x80
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCK_OVERRIDE_STICKY_LOCK_SHFT                                                          7
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCK_OVERRIDE_CM_PLL_LOCK_MUX_BMSK                                                   0x40
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCK_OVERRIDE_CM_PLL_LOCK_MUX_SHFT                                                      6
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCK_OVERRIDE_CM_PLL_LOCK_BMSK                                                       0x20
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCK_OVERRIDE_CM_PLL_LOCK_SHFT                                                          5
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCK_OVERRIDE_PLL_LOCK_SELECT_BMSK                                                   0x10
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCK_OVERRIDE_PLL_LOCK_SELECT_SHFT                                                      4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCK_OVERRIDE_PLL_RELOCK_MUX_BMSK                                                     0x8
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCK_OVERRIDE_PLL_RELOCK_MUX_SHFT                                                       3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCK_OVERRIDE_PLL_RELOCK_BMSK                                                         0x4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCK_OVERRIDE_PLL_RELOCK_SHFT                                                           2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCK_OVERRIDE_CM_PLL_LOCKOUT_OUT_MUX_BMSK                                             0x2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCK_OVERRIDE_CM_PLL_LOCKOUT_OUT_MUX_SHFT                                               1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCK_OVERRIDE_CM_PLL_LOCKOUT_OUT_BMSK                                                 0x1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCK_OVERRIDE_CM_PLL_LOCKOUT_OUT_SHFT                                                   0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCK_DELAY_ADDR                                                                (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x194)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCK_DELAY_OFFS                                                                (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x194)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCK_DELAY_RMSK                                                                      0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCK_DELAY_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCK_DELAY_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCK_DELAY_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCK_DELAY_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCK_DELAY_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCK_DELAY_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCK_DELAY_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCK_DELAY_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCK_DELAY_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCK_DELAY_LOCK_DELAY_BMSK                                                           0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCK_DELAY_LOCK_DELAY_SHFT                                                              0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCK_MIN_DELAY_ADDR                                                            (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x198)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCK_MIN_DELAY_OFFS                                                            (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x198)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCK_MIN_DELAY_RMSK                                                                  0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCK_MIN_DELAY_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCK_MIN_DELAY_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCK_MIN_DELAY_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCK_MIN_DELAY_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCK_MIN_DELAY_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCK_MIN_DELAY_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCK_MIN_DELAY_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCK_MIN_DELAY_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCK_MIN_DELAY_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCK_MIN_DELAY_LOCK_MIN_DLY_BMSK                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_LOCK_MIN_DELAY_LOCK_MIN_DLY_SHFT                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_ADDR                                                               (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x19c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_OFFS                                                               (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x19c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_RMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_CM_OSCBIAS_ADJ_BMSK                                                      0xe0
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_CM_OSCBIAS_ADJ_SHFT                                                         5
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_CM_OSCCAP_EN_BMSK                                                        0x18
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_CM_OSCCAP_EN_SHFT                                                           3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_CM_OSCBIAS_ADJ_ADDITIONAL_BMSK                                            0x4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_CM_OSCBIAS_ADJ_ADDITIONAL_SHFT                                              2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_INVERT_DSMCLK_BMSK                                                        0x2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_INVERT_DSMCLK_SHFT                                                          1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_INVERT_FRACNCLK_BMSK                                                      0x1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_INVERT_FRACNCLK_SHFT                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_AND_JPC_OVERRIDES_ADDR                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x1a0)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_AND_JPC_OVERRIDES_OFFS                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x1a0)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_AND_JPC_OVERRIDES_RMSK                                                              0xf
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_AND_JPC_OVERRIDES_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_AND_JPC_OVERRIDES_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_AND_JPC_OVERRIDES_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_AND_JPC_OVERRIDES_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_AND_JPC_OVERRIDES_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_AND_JPC_OVERRIDES_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_AND_JPC_OVERRIDES_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_AND_JPC_OVERRIDES_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_AND_JPC_OVERRIDES_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_3_BMSK                                             0x8
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_3_SHFT                                               3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_2_BMSK                                             0x4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_2_SHFT                                               2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_1_BMSK                                             0x2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_1_SHFT                                               1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_0_BMSK                                             0x1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_0_SHFT                                               0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_BIAS_CONTROL_1_ADDR                                                                (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x1a4)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BIAS_CONTROL_1_OFFS                                                                (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x1a4)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BIAS_CONTROL_1_RMSK                                                                      0x7f
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BIAS_CONTROL_1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_BIAS_CONTROL_1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BIAS_CONTROL_1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_BIAS_CONTROL_1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BIAS_CONTROL_1_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_BIAS_CONTROL_1_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BIAS_CONTROL_1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_BIAS_CONTROL_1_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_BIAS_CONTROL_1_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BIAS_CONTROL_1_CM_BIAS_IE_CTRL_BMSK                                                      0x7e
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BIAS_CONTROL_1_CM_BIAS_IE_CTRL_SHFT                                                         1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BIAS_CONTROL_1_CM_BIAS_SEL_BMSK                                                           0x1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BIAS_CONTROL_1_CM_BIAS_SEL_SHFT                                                             0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_BIAS_CONTROL_2_ADDR                                                                (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x1a8)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BIAS_CONTROL_2_OFFS                                                                (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x1a8)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BIAS_CONTROL_2_RMSK                                                                      0x3f
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BIAS_CONTROL_2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_BIAS_CONTROL_2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BIAS_CONTROL_2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_BIAS_CONTROL_2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BIAS_CONTROL_2_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_BIAS_CONTROL_2_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BIAS_CONTROL_2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_BIAS_CONTROL_2_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_BIAS_CONTROL_2_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BIAS_CONTROL_2_CM_BIAS_IP_CTRL_BMSK                                                      0x3f
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BIAS_CONTROL_2_CM_BIAS_IP_CTRL_SHFT                                                         0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_ALOG_OBSV_BUS_CTRL_1_ADDR                                                          (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x1ac)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ALOG_OBSV_BUS_CTRL_1_OFFS                                                          (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x1ac)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ALOG_OBSV_BUS_CTRL_1_RMSK                                                                0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ALOG_OBSV_BUS_CTRL_1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_ALOG_OBSV_BUS_CTRL_1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ALOG_OBSV_BUS_CTRL_1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_ALOG_OBSV_BUS_CTRL_1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ALOG_OBSV_BUS_CTRL_1_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_ALOG_OBSV_BUS_CTRL_1_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ALOG_OBSV_BUS_CTRL_1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_ALOG_OBSV_BUS_CTRL_1_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_ALOG_OBSV_BUS_CTRL_1_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ALOG_OBSV_BUS_CTRL_1_ALOG_OBSV_BUS_CTRL_1_SEL_BMSK                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ALOG_OBSV_BUS_CTRL_1_ALOG_OBSV_BUS_CTRL_1_SEL_SHFT                                          0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_COMMON_STATUS_ONE_ADDR                                                             (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x1b0)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_COMMON_STATUS_ONE_OFFS                                                             (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x1b0)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_COMMON_STATUS_ONE_RMSK                                                                   0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_COMMON_STATUS_ONE_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_COMMON_STATUS_ONE_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_COMMON_STATUS_ONE_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_COMMON_STATUS_ONE_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_COMMON_STATUS_ONE_UNLOCKED_STATUS_BMSK                                                   0x80
#define HWIO_DSI_1_PHY_DSIPHY_PLL_COMMON_STATUS_ONE_UNLOCKED_STATUS_SHFT                                                      7
#define HWIO_DSI_1_PHY_DSIPHY_PLL_COMMON_STATUS_ONE_PLL_PWRDN_STATUS_BMSK                                                  0x40
#define HWIO_DSI_1_PHY_DSIPHY_PLL_COMMON_STATUS_ONE_PLL_PWRDN_STATUS_SHFT                                                     6
#define HWIO_DSI_1_PHY_DSIPHY_PLL_COMMON_STATUS_ONE_PLL_RST_STATUS_BMSK                                                    0x20
#define HWIO_DSI_1_PHY_DSIPHY_PLL_COMMON_STATUS_ONE_PLL_RST_STATUS_SHFT                                                       5
#define HWIO_DSI_1_PHY_DSIPHY_PLL_COMMON_STATUS_ONE_PLL_LOCKOUT_STATUS_BMSK                                                0x10
#define HWIO_DSI_1_PHY_DSIPHY_PLL_COMMON_STATUS_ONE_PLL_LOCKOUT_STATUS_SHFT                                                   4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_COMMON_STATUS_ONE_CORE_PLL_RATE_STATUS_BMSK                                               0xc
#define HWIO_DSI_1_PHY_DSIPHY_PLL_COMMON_STATUS_ONE_CORE_PLL_RATE_STATUS_SHFT                                                 2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_COMMON_STATUS_ONE_CORE_PLL_EN_STATUS_BMSK                                                 0x2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_COMMON_STATUS_ONE_CORE_PLL_EN_STATUS_SHFT                                                   1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_COMMON_STATUS_ONE_CORE_READY_STATUS_BMSK                                                  0x1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_COMMON_STATUS_ONE_CORE_READY_STATUS_SHFT                                                    0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_COMMON_STATUS_TWO_ADDR                                                             (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x1b4)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_COMMON_STATUS_TWO_OFFS                                                             (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x1b4)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_COMMON_STATUS_TWO_RMSK                                                                   0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_COMMON_STATUS_TWO_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_COMMON_STATUS_TWO_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_COMMON_STATUS_TWO_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_COMMON_STATUS_TWO_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_COMMON_STATUS_TWO_PSM_PWR_STATE_INT_BMSK                                                 0xe0
#define HWIO_DSI_1_PHY_DSIPHY_PLL_COMMON_STATUS_TWO_PSM_PWR_STATE_INT_SHFT                                                    5
#define HWIO_DSI_1_PHY_DSIPHY_PLL_COMMON_STATUS_TWO_CALIBRATION_CNT_BMSK                                                   0x18
#define HWIO_DSI_1_PHY_DSIPHY_PLL_COMMON_STATUS_TWO_CALIBRATION_CNT_SHFT                                                      3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_COMMON_STATUS_TWO_PLL_PWRDN_EXT_BMSK                                                      0x4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_COMMON_STATUS_TWO_PLL_PWRDN_EXT_SHFT                                                        2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_COMMON_STATUS_TWO_FD_LOCK_STATUS_BMSK                                                     0x2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_COMMON_STATUS_TWO_FD_LOCK_STATUS_SHFT                                                       1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_COMMON_STATUS_TWO_BAND_SEL_CAL_LOCKED_STATUS_BMSK                                         0x1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_COMMON_STATUS_TWO_BAND_SEL_CAL_LOCKED_STATUS_SHFT                                           0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_ADDR                                                                  (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x1b8)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_OFFS                                                                  (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x1b8)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_RMSK                                                                        0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_CALIBRATED_BAND_SEL_BMSK                                                    0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_BAND_SEL_CAL_CALIBRATED_BAND_SEL_SHFT                                                       0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_ICODE_ACCUM_STATUS_LOW_ADDR                                                        (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x1bc)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ICODE_ACCUM_STATUS_LOW_OFFS                                                        (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x1bc)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ICODE_ACCUM_STATUS_LOW_RMSK                                                              0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ICODE_ACCUM_STATUS_LOW_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_ICODE_ACCUM_STATUS_LOW_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ICODE_ACCUM_STATUS_LOW_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_ICODE_ACCUM_STATUS_LOW_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ICODE_ACCUM_STATUS_LOW_FTUNE_CODE_STATUS_7_0_BMSK                                        0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ICODE_ACCUM_STATUS_LOW_FTUNE_CODE_STATUS_7_0_SHFT                                           0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_ICODE_ACCUM_STATUS_HIGH_ADDR                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x1c0)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ICODE_ACCUM_STATUS_HIGH_OFFS                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x1c0)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ICODE_ACCUM_STATUS_HIGH_RMSK                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ICODE_ACCUM_STATUS_HIGH_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_ICODE_ACCUM_STATUS_HIGH_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ICODE_ACCUM_STATUS_HIGH_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_ICODE_ACCUM_STATUS_HIGH_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ICODE_ACCUM_STATUS_HIGH_FTUNE_CODE_STATUS_15_8_BMSK                                      0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ICODE_ACCUM_STATUS_HIGH_FTUNE_CODE_STATUS_15_8_SHFT                                         0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_FD_OUT_LOW_ADDR                                                                    (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x1c4)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FD_OUT_LOW_OFFS                                                                    (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x1c4)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FD_OUT_LOW_RMSK                                                                          0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FD_OUT_LOW_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_FD_OUT_LOW_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FD_OUT_LOW_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_FD_OUT_LOW_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FD_OUT_LOW_FD_OUT_7_0_BMSK                                                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FD_OUT_LOW_FD_OUT_7_0_SHFT                                                                  0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_FD_OUT_HIGH_ADDR                                                                   (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x1c8)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FD_OUT_HIGH_OFFS                                                                   (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x1c8)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FD_OUT_HIGH_RMSK                                                                         0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FD_OUT_HIGH_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_FD_OUT_HIGH_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FD_OUT_HIGH_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_FD_OUT_HIGH_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FD_OUT_HIGH_FD_OUT_15_8_BMSK                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_FD_OUT_HIGH_FD_OUT_15_8_SHFT                                                                0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_ALOG_OBSV_BUS_STATUS_1_ADDR                                                        (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x1cc)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ALOG_OBSV_BUS_STATUS_1_OFFS                                                        (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x1cc)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ALOG_OBSV_BUS_STATUS_1_RMSK                                                              0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ALOG_OBSV_BUS_STATUS_1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_ALOG_OBSV_BUS_STATUS_1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ALOG_OBSV_BUS_STATUS_1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_ALOG_OBSV_BUS_STATUS_1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ALOG_OBSV_BUS_STATUS_1_ALOG_OBSV_BUS_STATUS_1_BMSK                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ALOG_OBSV_BUS_STATUS_1_ALOG_OBSV_BUS_STATUS_1_SHFT                                          0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_MISC_CONFIG_ADDR                                                               (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x1d0)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_MISC_CONFIG_OFFS                                                               (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x1d0)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_MISC_CONFIG_RMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_MISC_CONFIG_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_MISC_CONFIG_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_MISC_CONFIG_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_MISC_CONFIG_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_MISC_CONFIG_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_MISC_CONFIG_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_MISC_CONFIG_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_MISC_CONFIG_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_MISC_CONFIG_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_MISC_CONFIG_DBCLK_BUS_SELECT_BMSK                                                    0xc0
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_MISC_CONFIG_DBCLK_BUS_SELECT_SHFT                                                       6
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_MISC_CONFIG_TDC_CAL_EN_OVRD_MUX_BMSK                                                 0x20
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_MISC_CONFIG_TDC_CAL_EN_OVRD_MUX_SHFT                                                    5
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_MISC_CONFIG_TDC_CAL_EN_OVRD_BMSK                                                     0x10
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_MISC_CONFIG_TDC_CAL_EN_OVRD_SHFT                                                        4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_MISC_CONFIG_TDC_NUM_ACC_BMSK                                                          0xc
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_MISC_CONFIG_TDC_NUM_ACC_SHFT                                                            2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_MISC_CONFIG_REF_TDC_CAL_EN_BMSK                                                       0x2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_MISC_CONFIG_REF_TDC_CAL_EN_SHFT                                                         1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_MISC_CONFIG_TDC_ICODE_PRECAL_EN_BMSK                                                  0x1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_MISC_CONFIG_TDC_ICODE_PRECAL_EN_SHFT                                                    0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG1_ADDR                                                          (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x1d4)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG1_OFFS                                                          (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x1d4)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG1_RMSK                                                                0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG1_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG1_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG1_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG1_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG1_INITIAL_WAIT_COUNT_BMSK                                             0xe0
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG1_INITIAL_WAIT_COUNT_SHFT                                                5
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG1_REF_TDC_UP_DN_SEL_BMSK                                              0x10
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG1_REF_TDC_UP_DN_SEL_SHFT                                                 4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG1_RSM_REF_FB_SEL_BMSK                                                  0x8
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG1_RSM_REF_FB_SEL_SHFT                                                    3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG1_INITIAL_CAL_GAIN_BMSK                                                0x6
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG1_INITIAL_CAL_GAIN_SHFT                                                  1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG1_FRAC_TDC_CAL_ENABLE_BMSK                                             0x1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG1_FRAC_TDC_CAL_ENABLE_SHFT                                               0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG2_ADDR                                                          (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x1d8)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG2_OFFS                                                          (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x1d8)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG2_RMSK                                                                0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG2_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG2_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG2_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG2_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG2_TDC_1STEP_BMSK                                                      0x80
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG2_TDC_1STEP_SHFT                                                         7
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG2_TDC_CAL_REF_FB_SEL_BMSK                                             0x40
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG2_TDC_CAL_REF_FB_SEL_SHFT                                                6
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG2_MEASURE_ACQ_TIME_BMSK                                               0x30
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG2_MEASURE_ACQ_TIME_SHFT                                                  4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG2_WAIT_IN_UPDATE_TIME_BMSK                                             0xf
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG2_WAIT_IN_UPDATE_TIME_SHFT                                               0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_TOL_CODE0_ADDR                                                                 (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x1dc)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_TOL_CODE0_OFFS                                                                 (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x1dc)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_TOL_CODE0_RMSK                                                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_TOL_CODE0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_TOL_CODE0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_TOL_CODE0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_TOL_CODE0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_TOL_CODE0_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_TOL_CODE0_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_TOL_CODE0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_TOL_CODE0_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_TOL_CODE0_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_TOL_CODE0_TDC_TOL_7_0_BMSK                                                           0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_TOL_CODE0_TDC_TOL_7_0_SHFT                                                              0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_TOL_CODE1_ADDR                                                                 (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x1e0)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_TOL_CODE1_OFFS                                                                 (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x1e0)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_TOL_CODE1_RMSK                                                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_TOL_CODE1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_TOL_CODE1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_TOL_CODE1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_TOL_CODE1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_TOL_CODE1_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_TOL_CODE1_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_TOL_CODE1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_TOL_CODE1_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_TOL_CODE1_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_TOL_CODE1_TDC_CAL_LIMIT_MODE_BMSK                                                    0x80
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_TOL_CODE1_TDC_CAL_LIMIT_MODE_SHFT                                                       7
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_TOL_CODE1_TDC_CAL_LIMIT_BMSK                                                         0x7c
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_TOL_CODE1_TDC_CAL_LIMIT_SHFT                                                            2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_TOL_CODE1_TDC_TOL_9_8_BMSK                                                            0x3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_TOL_CODE1_TDC_TOL_9_8_SHFT                                                              0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_INIT_CODE0_ADDR                                                                (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x1e4)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_INIT_CODE0_OFFS                                                                (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x1e4)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_INIT_CODE0_RMSK                                                                      0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_INIT_CODE0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_INIT_CODE0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_INIT_CODE0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_INIT_CODE0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_INIT_CODE0_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_INIT_CODE0_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_INIT_CODE0_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_INIT_CODE0_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_INIT_CODE0_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_INIT_CODE0_TDC_INIT_CODE_7_0_BMSK                                                    0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_INIT_CODE0_TDC_INIT_CODE_7_0_SHFT                                                       0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_INIT_CODE1_ADDR                                                                (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x1e8)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_INIT_CODE1_OFFS                                                                (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x1e8)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_INIT_CODE1_RMSK                                                                       0x3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_INIT_CODE1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_INIT_CODE1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_INIT_CODE1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_INIT_CODE1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_INIT_CODE1_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_INIT_CODE1_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_INIT_CODE1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_INIT_CODE1_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_INIT_CODE1_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_INIT_CODE1_TDC_INIT_CODE_9_8_BMSK                                                     0x3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_INIT_CODE1_TDC_INIT_CODE_9_8_SHFT                                                       0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SW_RESET_ADDR                                                                      (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x1ec)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SW_RESET_OFFS                                                                      (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x1ec)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SW_RESET_RMSK                                                                             0x7
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SW_RESET_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SW_RESET_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SW_RESET_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SW_RESET_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SW_RESET_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SW_RESET_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SW_RESET_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_SW_RESET_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_SW_RESET_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SW_RESET_ENABLE_HISTORY_LOG_OVF_BMSK                                                      0x4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SW_RESET_ENABLE_HISTORY_LOG_OVF_SHFT                                                        2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SW_RESET_BYPASS_REF_TDC_CAL_BMSK                                                          0x2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SW_RESET_BYPASS_REF_TDC_CAL_SHFT                                                            1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SW_RESET_SW_RESET_BMSK                                                                    0x1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SW_RESET_SW_RESET_SHFT                                                                      0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG3_ADDR                                                          (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x1f0)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG3_OFFS                                                          (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x1f0)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG3_RMSK                                                                0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG3_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG3_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG3_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG3_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG3_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG3_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG3_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG3_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG3_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG3_TDC_STALL_UPDATE_BMSK                                               0xe0
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG3_TDC_STALL_UPDATE_SHFT                                                  5
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG3_DLF_RST_BMSK                                                        0x10
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG3_DLF_RST_SHFT                                                           4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG3_REF_TDC_CAL_WAIT_COUNT_BMSK                                          0xf
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_MISC_CONFIG3_REF_TDC_CAL_WAIT_COUNT_SHFT                                            0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_LOCKTIME0_ADDR                                                                     (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x1f4)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_LOCKTIME0_OFFS                                                                     (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x1f4)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_LOCKTIME0_RMSK                                                                           0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_LOCKTIME0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_LOCKTIME0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_LOCKTIME0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_LOCKTIME0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_LOCKTIME0_LOCKTIME_7_0_BMSK                                                              0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_LOCKTIME0_LOCKTIME_7_0_SHFT                                                                 0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_LOCKTIME1_ADDR                                                                     (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x1f8)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_LOCKTIME1_OFFS                                                                     (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x1f8)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_LOCKTIME1_RMSK                                                                           0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_LOCKTIME1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_LOCKTIME1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_LOCKTIME1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_LOCKTIME1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_LOCKTIME1_LOCKTIME_15_8_BMSK                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_LOCKTIME1_LOCKTIME_15_8_SHFT                                                                0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_DEBUG_BUS_SEL_ADDR                                                                 (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x1fc)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DEBUG_BUS_SEL_OFFS                                                                 (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x1fc)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DEBUG_BUS_SEL_RMSK                                                                        0xf
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DEBUG_BUS_SEL_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_DEBUG_BUS_SEL_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DEBUG_BUS_SEL_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_DEBUG_BUS_SEL_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DEBUG_BUS_SEL_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_DEBUG_BUS_SEL_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DEBUG_BUS_SEL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_DEBUG_BUS_SEL_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_DEBUG_BUS_SEL_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DEBUG_BUS_SEL_DEBUG_BUS_SEL_BMSK                                                          0xf
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DEBUG_BUS_SEL_DEBUG_BUS_SEL_SHFT                                                            0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_DEBUG_BUS0_ADDR                                                                    (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x200)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DEBUG_BUS0_OFFS                                                                    (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x200)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DEBUG_BUS0_RMSK                                                                          0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DEBUG_BUS0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_DEBUG_BUS0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DEBUG_BUS0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_DEBUG_BUS0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DEBUG_BUS0_DEBUG_BUS_7_0_BMSK                                                            0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DEBUG_BUS0_DEBUG_BUS_7_0_SHFT                                                               0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_DEBUG_BUS1_ADDR                                                                    (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x204)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DEBUG_BUS1_OFFS                                                                    (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x204)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DEBUG_BUS1_RMSK                                                                          0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DEBUG_BUS1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_DEBUG_BUS1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DEBUG_BUS1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_DEBUG_BUS1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DEBUG_BUS1_DEBUG_BUS_15_8_BMSK                                                           0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DEBUG_BUS1_DEBUG_BUS_15_8_SHFT                                                              0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_DEBUG_BUS2_ADDR                                                                    (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x208)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DEBUG_BUS2_OFFS                                                                    (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x208)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DEBUG_BUS2_RMSK                                                                          0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DEBUG_BUS2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_DEBUG_BUS2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DEBUG_BUS2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_DEBUG_BUS2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DEBUG_BUS2_DEBUG_BUS_23_16_BMSK                                                          0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DEBUG_BUS2_DEBUG_BUS_23_16_SHFT                                                             0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_DEBUG_BUS3_ADDR                                                                    (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x20c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DEBUG_BUS3_OFFS                                                                    (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x20c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DEBUG_BUS3_RMSK                                                                          0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DEBUG_BUS3_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_DEBUG_BUS3_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DEBUG_BUS3_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_DEBUG_BUS3_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DEBUG_BUS3_DEBUG_BUS_31_24_BMSK                                                          0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_DEBUG_BUS3_DEBUG_BUS_31_24_SHFT                                                             0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_FLL_CONTROL_OVERRIDES_ADDR                                                  (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x210)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_FLL_CONTROL_OVERRIDES_OFFS                                                  (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x210)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_FLL_CONTROL_OVERRIDES_RMSK                                                        0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_FLL_CONTROL_OVERRIDES_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_FLL_CONTROL_OVERRIDES_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_FLL_CONTROL_OVERRIDES_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_FLL_CONTROL_OVERRIDES_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_FLL_CONTROL_OVERRIDES_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_FLL_CONTROL_OVERRIDES_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_FLL_CONTROL_OVERRIDES_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_FLL_CONTROL_OVERRIDES_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_FLL_CONTROL_OVERRIDES_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_FLL_CONTROL_OVERRIDES_ENABLE_ANALOG_FILTER_PRE_LOCK_DETECTION_BMSK                0x80
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_FLL_CONTROL_OVERRIDES_ENABLE_ANALOG_FILTER_PRE_LOCK_DETECTION_SHFT                   7
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_FLL_CONTROL_OVERRIDES_FLL_MODE_JPC_MUX_BMSK                                       0x40
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_FLL_CONTROL_OVERRIDES_FLL_MODE_JPC_MUX_SHFT                                          6
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_FLL_CONTROL_OVERRIDES_FLL_DIV_RST_MUX_BMSK                                        0x20
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_FLL_CONTROL_OVERRIDES_FLL_DIV_RST_MUX_SHFT                                           5
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_FLL_CONTROL_OVERRIDES_FLL_PFD_TDC_RST_MUX_BMSK                                    0x10
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_FLL_CONTROL_OVERRIDES_FLL_PFD_TDC_RST_MUX_SHFT                                       4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_FLL_CONTROL_OVERRIDES_HYBRID_MODE_MUX_BMSK                                         0x8
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_FLL_CONTROL_OVERRIDES_HYBRID_MODE_MUX_SHFT                                           3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_FLL_CONTROL_OVERRIDES_FLL_MODE_JPC_BMSK                                            0x4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_FLL_CONTROL_OVERRIDES_FLL_MODE_JPC_SHFT                                              2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_FLL_CONTROL_OVERRIDES_FLL_DIV_RST_BMSK                                             0x2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_FLL_CONTROL_OVERRIDES_FLL_DIV_RST_SHFT                                               1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_FLL_CONTROL_OVERRIDES_FLL_PFD_TDC_RST_BMSK                                         0x1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_FLL_CONTROL_OVERRIDES_FLL_PFD_TDC_RST_SHFT                                           0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_CONFIG_ADDR                                                                    (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x214)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_CONFIG_OFFS                                                                    (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x214)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_CONFIG_RMSK                                                                          0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_CONFIG_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_CONFIG_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_CONFIG_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_CONFIG_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_CONFIG_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_CONFIG_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_CONFIG_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_CONFIG_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_CONFIG_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_CONFIG_VCO_CONFIG_BMSK                                                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_CONFIG_VCO_CONFIG_SHFT                                                                  0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_CAL_CODE1_MODE0_STATUS_ADDR                                                    (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x218)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_CAL_CODE1_MODE0_STATUS_OFFS                                                    (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x218)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_CAL_CODE1_MODE0_STATUS_RMSK                                                          0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_CAL_CODE1_MODE0_STATUS_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_CAL_CODE1_MODE0_STATUS_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_CAL_CODE1_MODE0_STATUS_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_CAL_CODE1_MODE0_STATUS_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_CAL_CODE1_MODE0_STATUS_PSM_VCOCAL_CODE_MODE0_7_0_BMSK                                0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_CAL_CODE1_MODE0_STATUS_PSM_VCOCAL_CODE_MODE0_7_0_SHFT                                   0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_CAL_CODE1_MODE1_STATUS_ADDR                                                    (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x21c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_CAL_CODE1_MODE1_STATUS_OFFS                                                    (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x21c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_CAL_CODE1_MODE1_STATUS_RMSK                                                          0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_CAL_CODE1_MODE1_STATUS_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_CAL_CODE1_MODE1_STATUS_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_CAL_CODE1_MODE1_STATUS_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_CAL_CODE1_MODE1_STATUS_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_CAL_CODE1_MODE1_STATUS_PSM_VCOCAL_CODE_MODE1_7_0_BMSK                                0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_CAL_CODE1_MODE1_STATUS_PSM_VCOCAL_CODE_MODE1_7_0_SHFT                                   0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_RESET_SM_STATUS_ADDR                                                               (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x220)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_RESET_SM_STATUS_OFFS                                                               (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x220)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_RESET_SM_STATUS_RMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_RESET_SM_STATUS_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_RESET_SM_STATUS_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_RESET_SM_STATUS_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_RESET_SM_STATUS_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_RESET_SM_STATUS_FIRST_DIR_BMSK                                                           0x80
#define HWIO_DSI_1_PHY_DSIPHY_PLL_RESET_SM_STATUS_FIRST_DIR_SHFT                                                              7
#define HWIO_DSI_1_PHY_DSIPHY_PLL_RESET_SM_STATUS_BAS_STATE_BMSK                                                           0x70
#define HWIO_DSI_1_PHY_DSIPHY_PLL_RESET_SM_STATUS_BAS_STATE_SHFT                                                              4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_RESET_SM_STATUS_RESETSM_BMSK                                                              0xf
#define HWIO_DSI_1_PHY_DSIPHY_PLL_RESET_SM_STATUS_RESETSM_SHFT                                                                0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_OFFSET_ADDR                                                                    (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x224)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_OFFSET_OFFS                                                                    (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x224)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_OFFSET_RMSK                                                                          0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_OFFSET_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_OFFSET_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_OFFSET_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_OFFSET_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_OFFSET_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_OFFSET_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_OFFSET_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_OFFSET_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_OFFSET_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_OFFSET_TDC_OFFSET_BMSK                                                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_OFFSET_TDC_OFFSET_SHFT                                                                  0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_PS3_PWRDOWN_CONTROLS_ADDR                                                          (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x228)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PS3_PWRDOWN_CONTROLS_OFFS                                                          (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x228)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PS3_PWRDOWN_CONTROLS_RMSK                                                                0x1f
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PS3_PWRDOWN_CONTROLS_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_PS3_PWRDOWN_CONTROLS_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PS3_PWRDOWN_CONTROLS_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_PS3_PWRDOWN_CONTROLS_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PS3_PWRDOWN_CONTROLS_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_PS3_PWRDOWN_CONTROLS_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PS3_PWRDOWN_CONTROLS_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_PS3_PWRDOWN_CONTROLS_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_PS3_PWRDOWN_CONTROLS_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PS3_PWRDOWN_CONTROLS_PS3_CLK_DRV_GATEOFF_BMSK                                            0x10
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PS3_PWRDOWN_CONTROLS_PS3_CLK_DRV_GATEOFF_SHFT                                               4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PS3_PWRDOWN_CONTROLS_PS3_PLL_RST_BMSK                                                     0x8
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PS3_PWRDOWN_CONTROLS_PS3_PLL_RST_SHFT                                                       3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PS3_PWRDOWN_CONTROLS_PS3_DLF_RST_BMSK                                                     0x4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PS3_PWRDOWN_CONTROLS_PS3_DLF_RST_SHFT                                                       2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PS3_PWRDOWN_CONTROLS_PS3_EN_PLL_BMSK                                                      0x2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PS3_PWRDOWN_CONTROLS_PS3_EN_PLL_SHFT                                                        1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PS3_PWRDOWN_CONTROLS_PS3_BIAS_EN_BMSK                                                     0x1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PS3_PWRDOWN_CONTROLS_PS3_BIAS_EN_SHFT                                                       0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_PS4_PWRDOWN_CONTROLS_ADDR                                                          (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x22c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PS4_PWRDOWN_CONTROLS_OFFS                                                          (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x22c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PS4_PWRDOWN_CONTROLS_RMSK                                                                0x1f
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PS4_PWRDOWN_CONTROLS_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_PS4_PWRDOWN_CONTROLS_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PS4_PWRDOWN_CONTROLS_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_PS4_PWRDOWN_CONTROLS_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PS4_PWRDOWN_CONTROLS_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_PS4_PWRDOWN_CONTROLS_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PS4_PWRDOWN_CONTROLS_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_PS4_PWRDOWN_CONTROLS_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_PS4_PWRDOWN_CONTROLS_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PS4_PWRDOWN_CONTROLS_PS4_CLK_DRV_GATEOFF_BMSK                                            0x10
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PS4_PWRDOWN_CONTROLS_PS4_CLK_DRV_GATEOFF_SHFT                                               4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PS4_PWRDOWN_CONTROLS_PS4_PLL_RST_BMSK                                                     0x8
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PS4_PWRDOWN_CONTROLS_PS4_PLL_RST_SHFT                                                       3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PS4_PWRDOWN_CONTROLS_PS4_DLF_RST_BMSK                                                     0x4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PS4_PWRDOWN_CONTROLS_PS4_DLF_RST_SHFT                                                       2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PS4_PWRDOWN_CONTROLS_PS4_EN_PLL_BMSK                                                      0x2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PS4_PWRDOWN_CONTROLS_PS4_EN_PLL_SHFT                                                        1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PS4_PWRDOWN_CONTROLS_PS4_BIAS_EN_BMSK                                                     0x1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PS4_PWRDOWN_CONTROLS_PS4_BIAS_EN_SHFT                                                       0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_RST_CONTROLS_ADDR                                                              (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x230)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_RST_CONTROLS_OFFS                                                              (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x230)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_RST_CONTROLS_RMSK                                                                    0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_RST_CONTROLS_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_RST_CONTROLS_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_RST_CONTROLS_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_RST_CONTROLS_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_RST_CONTROLS_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_RST_CONTROLS_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_RST_CONTROLS_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_RST_CONTROLS_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_RST_CONTROLS_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_RST_CONTROLS_PLL_RST_RLS_DLY_BMSK                                                    0xf0
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_RST_CONTROLS_PLL_RST_RLS_DLY_SHFT                                                       4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_RST_CONTROLS_PLL_PWRDN_RLS_DLY_BMSK                                                   0xf
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PLL_RST_CONTROLS_PLL_PWRDN_RLS_DLY_SHFT                                                     0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_GEAR_BAND_SELECT_CONTROLS_ADDR                                                     (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x234)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_GEAR_BAND_SELECT_CONTROLS_OFFS                                                     (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x234)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_GEAR_BAND_SELECT_CONTROLS_RMSK                                                           0x3f
#define HWIO_DSI_1_PHY_DSIPHY_PLL_GEAR_BAND_SELECT_CONTROLS_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_GEAR_BAND_SELECT_CONTROLS_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_GEAR_BAND_SELECT_CONTROLS_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_GEAR_BAND_SELECT_CONTROLS_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_GEAR_BAND_SELECT_CONTROLS_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_GEAR_BAND_SELECT_CONTROLS_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_GEAR_BAND_SELECT_CONTROLS_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_GEAR_BAND_SELECT_CONTROLS_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_GEAR_BAND_SELECT_CONTROLS_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_GEAR_BAND_SELECT_CONTROLS_BAS_STOP_FIRST_LOCK_2STEPS_ADJ_BMSK                            0x20
#define HWIO_DSI_1_PHY_DSIPHY_PLL_GEAR_BAND_SELECT_CONTROLS_BAS_STOP_FIRST_LOCK_2STEPS_ADJ_SHFT                               5
#define HWIO_DSI_1_PHY_DSIPHY_PLL_GEAR_BAND_SELECT_CONTROLS_BAS_STOP_FIRST_LOCK_1STEP_ADJ_BMSK                             0x10
#define HWIO_DSI_1_PHY_DSIPHY_PLL_GEAR_BAND_SELECT_CONTROLS_BAS_STOP_FIRST_LOCK_1STEP_ADJ_SHFT                                4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_GEAR_BAND_SELECT_CONTROLS_BAS_2ND_LOOP_X2_BMSK                                            0x8
#define HWIO_DSI_1_PHY_DSIPHY_PLL_GEAR_BAND_SELECT_CONTROLS_BAS_2ND_LOOP_X2_SHFT                                              3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_GEAR_BAND_SELECT_CONTROLS_BAS_OFFSET_DIV2_BMSK                                            0x4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_GEAR_BAND_SELECT_CONTROLS_BAS_OFFSET_DIV2_SHFT                                              2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_GEAR_BAND_SELECT_CONTROLS_BAS_GEAR_BS_ENABLE_BMSK                                         0x2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_GEAR_BAND_SELECT_CONTROLS_BAS_GEAR_BS_ENABLE_SHFT                                           1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_GEAR_BAND_SELECT_CONTROLS_LNS_GEAR_BS_ENABLE_BMSK                                         0x1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_GEAR_BAND_SELECT_CONTROLS_LNS_GEAR_BS_ENABLE_SHFT                                           0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_PSM_CLK_CONTROLS_ADDR                                                              (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x238)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PSM_CLK_CONTROLS_OFFS                                                              (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x238)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PSM_CLK_CONTROLS_RMSK                                                                    0x3f
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PSM_CLK_CONTROLS_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_PSM_CLK_CONTROLS_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PSM_CLK_CONTROLS_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_PSM_CLK_CONTROLS_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PSM_CLK_CONTROLS_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_PSM_CLK_CONTROLS_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PSM_CLK_CONTROLS_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_PSM_CLK_CONTROLS_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_PSM_CLK_CONTROLS_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PSM_CLK_CONTROLS_OUTPUT_CLK_GATE_BMSK                                                    0x20
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PSM_CLK_CONTROLS_OUTPUT_CLK_GATE_SHFT                                                       5
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PSM_CLK_CONTROLS_OUTPUT_CLK_GATE_MUX_BMSK                                                0x10
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PSM_CLK_CONTROLS_OUTPUT_CLK_GATE_MUX_SHFT                                                   4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PSM_CLK_CONTROLS_USE_CMODE_CAL_CLK_CONTROL_BMSK                                           0x8
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PSM_CLK_CONTROLS_USE_CMODE_CAL_CLK_CONTROL_SHFT                                             3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PSM_CLK_CONTROLS_PSM_CONTROL_CAL_CLK_MUX_BMSK                                             0x4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PSM_CLK_CONTROLS_PSM_CONTROL_CAL_CLK_MUX_SHFT                                               2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PSM_CLK_CONTROLS_PSM_CONTROL_CAL_CLK_BMSK                                                 0x2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PSM_CLK_CONTROLS_PSM_CONTROL_CAL_CLK_SHFT                                                   1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PSM_CLK_CONTROLS_PS2_CLK_DRV_GATEOFF_BMSK                                                 0x1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PSM_CLK_CONTROLS_PS2_CLK_DRV_GATEOFF_SHFT                                                   0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SYSTEM_MUXES_2_ADDR                                                                (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x23c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SYSTEM_MUXES_2_OFFS                                                                (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x23c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SYSTEM_MUXES_2_RMSK                                                                      0x7f
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SYSTEM_MUXES_2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SYSTEM_MUXES_2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SYSTEM_MUXES_2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SYSTEM_MUXES_2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SYSTEM_MUXES_2_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SYSTEM_MUXES_2_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SYSTEM_MUXES_2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_SYSTEM_MUXES_2_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_SYSTEM_MUXES_2_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SYSTEM_MUXES_2_DIG_SPARE2_BMSK                                                           0x40
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SYSTEM_MUXES_2_DIG_SPARE2_SHFT                                                              6
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SYSTEM_MUXES_2_DIG_SPARE1_BMSK                                                           0x20
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SYSTEM_MUXES_2_DIG_SPARE1_SHFT                                                              5
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SYSTEM_MUXES_2_CM_VCOCLK_DIV2EN_MSB_MUX_BMSK                                             0x10
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SYSTEM_MUXES_2_CM_VCOCLK_DIV2EN_MSB_MUX_SHFT                                                4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SYSTEM_MUXES_2_CM_VCOCLK_DIV2EN_MUX_BMSK                                                  0x8
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SYSTEM_MUXES_2_CM_VCOCLK_DIV2EN_MUX_SHFT                                                    3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SYSTEM_MUXES_2_CM_PLL_CLOCK_INVERTERS_MUX_BMSK                                            0x4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SYSTEM_MUXES_2_CM_PLL_CLOCK_INVERTERS_MUX_SHFT                                              2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SYSTEM_MUXES_2_VCO_CONFIG_MUX_BMSK                                                        0x2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SYSTEM_MUXES_2_VCO_CONFIG_MUX_SHFT                                                          1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SYSTEM_MUXES_2_CM_CMODE_MUX_BMSK                                                          0x1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SYSTEM_MUXES_2_CM_CMODE_MUX_SHFT                                                            0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_CONFIG_1_ADDR                                                                  (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x240)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_CONFIG_1_OFFS                                                                  (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x240)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_CONFIG_1_RMSK                                                                        0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_CONFIG_1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_CONFIG_1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_CONFIG_1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_CONFIG_1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_CONFIG_1_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_CONFIG_1_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_CONFIG_1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_CONFIG_1_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_CONFIG_1_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_CONFIG_1_VCO_CONFIG_1_BMSK                                                           0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_CONFIG_1_VCO_CONFIG_1_SHFT                                                              0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_CONFIG_2_ADDR                                                                  (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x244)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_CONFIG_2_OFFS                                                                  (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x244)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_CONFIG_2_RMSK                                                                        0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_CONFIG_2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_CONFIG_2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_CONFIG_2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_CONFIG_2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_CONFIG_2_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_CONFIG_2_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_CONFIG_2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_CONFIG_2_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_CONFIG_2_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_CONFIG_2_VCO_CONFIG_2_BMSK                                                           0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_VCO_CONFIG_2_VCO_CONFIG_2_SHFT                                                              0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_1_ADDR                                                             (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x248)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_1_OFFS                                                             (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x248)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_1_RMSK                                                                   0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_1_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_1_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_1_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_1_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_1_CM_OSCBIAS_ADJ_1_BMSK                                                  0xe0
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_1_CM_OSCBIAS_ADJ_1_SHFT                                                     5
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_1_CM_OSCCAP_EN_1_BMSK                                                    0x18
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_1_CM_OSCCAP_EN_1_SHFT                                                       3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_1_CM_OSCBIAS_ADJ_1_ADDITIONAL_BMSK                                        0x4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_1_CM_OSCBIAS_ADJ_1_ADDITIONAL_SHFT                                          2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_1_INVERT_DSMCLK_1_BMSK                                                    0x2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_1_INVERT_DSMCLK_1_SHFT                                                      1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_1_INVERT_FRACNCLK_1_BMSK                                                  0x1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_1_INVERT_FRACNCLK_1_SHFT                                                    0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_2_ADDR                                                             (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x24c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_2_OFFS                                                             (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x24c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_2_RMSK                                                                   0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_2_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_2_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_2_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_2_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_2_CM_OSCBIAS_ADJ_2_BMSK                                                  0xe0
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_2_CM_OSCBIAS_ADJ_2_SHFT                                                     5
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_2_CM_OSCCAP_EN_2_BMSK                                                    0x18
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_2_CM_OSCCAP_EN_2_SHFT                                                       3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_2_CM_OSCBIAS_ADJ_2_ADDITIONAL_BMSK                                        0x4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_2_CM_OSCBIAS_ADJ_2_ADDITIONAL_SHFT                                          2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_2_INVERT_DSMCLK_2_BMSK                                                    0x2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_2_INVERT_DSMCLK_2_SHFT                                                      1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_2_INVERT_FRACNCLK_2_BMSK                                                  0x1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CLOCK_INVERTERS_2_INVERT_FRACNCLK_2_SHFT                                                    0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_CMODE_1_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x250)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CMODE_1_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x250)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CMODE_1_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CMODE_1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_CMODE_1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CMODE_1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_CMODE_1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CMODE_1_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_CMODE_1_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CMODE_1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_CMODE_1_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_CMODE_1_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CMODE_1_CM_CMODE_1_BMSK                                                                  0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CMODE_1_CM_CMODE_1_SHFT                                                                     0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_CMODE_2_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x254)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CMODE_2_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x254)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CMODE_2_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CMODE_2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_CMODE_2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CMODE_2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_CMODE_2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CMODE_2_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_CMODE_2_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CMODE_2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_CMODE_2_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_CMODE_2_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CMODE_2_CM_CMODE_2_BMSK                                                                  0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CMODE_2_CM_CMODE_2_SHFT                                                                     0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_1_ADDR                                                        (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x258)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_1_OFFS                                                        (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x258)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_1_RMSK                                                               0x3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_1_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_1_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_1_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_1_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_1_CM_VCOCLK_DIV2EN_MSB_1_BMSK                                        0x2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_1_CM_VCOCLK_DIV2EN_MSB_1_SHFT                                          1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_1_CM_VCOCLK_DIV2EN_1_BMSK                                            0x1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_1_CM_VCOCLK_DIV2EN_1_SHFT                                              0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_2_ADDR                                                        (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x25c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_2_OFFS                                                        (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x25c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_2_RMSK                                                               0x3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_2_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_2_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_2_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_2_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_2_CM_VCOCLK_DIV2EN_MSB_2_BMSK                                        0x2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_2_CM_VCOCLK_DIV2EN_MSB_2_SHFT                                          1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_2_CM_VCOCLK_DIV2EN_2_BMSK                                            0x1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_ANALOG_CONTROLS_FIVE_2_CM_VCOCLK_DIV2EN_2_SHFT                                              0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_PERF_OPTIMIZE_ADDR                                                                 (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x260)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PERF_OPTIMIZE_OFFS                                                                 (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x260)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PERF_OPTIMIZE_RMSK                                                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PERF_OPTIMIZE_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_PERF_OPTIMIZE_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PERF_OPTIMIZE_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_PERF_OPTIMIZE_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PERF_OPTIMIZE_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_PERF_OPTIMIZE_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PERF_OPTIMIZE_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_PERF_OPTIMIZE_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_PERF_OPTIMIZE_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PERF_OPTIMIZE_NEW_RATE_SETTLE_BMSK                                                       0xf0
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PERF_OPTIMIZE_NEW_RATE_SETTLE_SHFT                                                          4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PERF_OPTIMIZE_ENABLE_DEBUG_CNTR_BMSK                                                      0x8
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PERF_OPTIMIZE_ENABLE_DEBUG_CNTR_SHFT                                                        3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PERF_OPTIMIZE_NEW_RATE_SETTLE_SEL_BMSK                                                    0x4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PERF_OPTIMIZE_NEW_RATE_SETTLE_SEL_SHFT                                                      2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PERF_OPTIMIZE_LEGACY_DELAY_BMSK                                                           0x2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PERF_OPTIMIZE_LEGACY_DELAY_SHFT                                                             1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PERF_OPTIMIZE_LEGACY_MODE_PSM_ENABLE_BMSK                                                 0x1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_PERF_OPTIMIZE_LEGACY_MODE_PSM_ENABLE_SHFT                                                   0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_CL1_STATUS_ADDR                                                                    (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x264)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CL1_STATUS_OFFS                                                                    (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x264)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CL1_STATUS_RMSK                                                                          0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CL1_STATUS_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_CL1_STATUS_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CL1_STATUS_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_CL1_STATUS_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CL1_STATUS_CL1_STATUS_BMSK                                                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CL1_STATUS_CL1_STATUS_SHFT                                                                  0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_CL2_STATUS_ADDR                                                                    (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x268)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CL2_STATUS_OFFS                                                                    (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x268)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CL2_STATUS_RMSK                                                                          0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CL2_STATUS_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_CL2_STATUS_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CL2_STATUS_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_CL2_STATUS_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CL2_STATUS_CL2_STATUS_BMSK                                                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CL2_STATUS_CL2_STATUS_SHFT                                                                  0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_CL3_STATUS_ADDR                                                                    (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x26c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CL3_STATUS_OFFS                                                                    (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x26c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CL3_STATUS_RMSK                                                                          0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CL3_STATUS_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_CL3_STATUS_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CL3_STATUS_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_CL3_STATUS_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CL3_STATUS_CL3_STATUS_BMSK                                                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CL3_STATUS_CL3_STATUS_SHFT                                                                  0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_UP_MSB_STATUS_ADDR                                                             (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x270)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_UP_MSB_STATUS_OFFS                                                             (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x270)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_UP_MSB_STATUS_RMSK                                                                   0x3f
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_UP_MSB_STATUS_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_UP_MSB_STATUS_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_UP_MSB_STATUS_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_UP_MSB_STATUS_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_UP_MSB_STATUS_TDC_UP_MSB_STATUS_BMSK                                                 0x3f
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_UP_MSB_STATUS_TDC_UP_MSB_STATUS_SHFT                                                    0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_UP_LSB_STATUS_ADDR                                                             (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x274)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_UP_LSB_STATUS_OFFS                                                             (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x274)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_UP_LSB_STATUS_RMSK                                                                   0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_UP_LSB_STATUS_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_UP_LSB_STATUS_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_UP_LSB_STATUS_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_UP_LSB_STATUS_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_UP_LSB_STATUS_TDC_UP_LSB_STATUS_BMSK                                                 0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_UP_LSB_STATUS_TDC_UP_LSB_STATUS_SHFT                                                    0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_DN_MSB_STATUS_ADDR                                                             (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x278)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_DN_MSB_STATUS_OFFS                                                             (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x278)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_DN_MSB_STATUS_RMSK                                                                   0x3f
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_DN_MSB_STATUS_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_DN_MSB_STATUS_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_DN_MSB_STATUS_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_DN_MSB_STATUS_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_DN_MSB_STATUS_TDC_DN_MSB_STATUS_BMSK                                                 0x3f
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_DN_MSB_STATUS_TDC_DN_MSB_STATUS_SHFT                                                    0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_DN_LSB_STATUS_ADDR                                                             (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x27c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_DN_LSB_STATUS_OFFS                                                             (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x27c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_DN_LSB_STATUS_RMSK                                                                   0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_DN_LSB_STATUS_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_DN_LSB_STATUS_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_DN_LSB_STATUS_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_DN_LSB_STATUS_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_DN_LSB_STATUS_TDC_DN_LSB_STATUS_BMSK                                                 0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_DN_LSB_STATUS_TDC_DN_LSB_STATUS_SHFT                                                    0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM3_ADDR                                                            (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x280)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM3_OFFS                                                            (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x280)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM3_RMSK                                                                  0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM3_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM3_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM3_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM3_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM3_TDC_CAL_HIST1_7_0_BMSK                                                0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM3_TDC_CAL_HIST1_7_0_SHFT                                                   0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM2_ADDR                                                            (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x284)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM2_OFFS                                                            (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x284)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM2_RMSK                                                                  0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM2_TDC_CAL_HIST2_5_0_BMSK                                                0xfc
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM2_TDC_CAL_HIST2_5_0_SHFT                                                   2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM2_TDC_CAL_HIST1_9_8_BMSK                                                 0x3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM2_TDC_CAL_HIST1_9_8_SHFT                                                   0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM1_ADDR                                                            (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x288)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM1_OFFS                                                            (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x288)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM1_RMSK                                                                  0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM1_TDC_CAL_HIST3_3_0_BMSK                                                0xf0
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM1_TDC_CAL_HIST3_3_0_SHFT                                                   4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM1_TDC_CAL_HIST2_9_6_BMSK                                                 0xf
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM1_TDC_CAL_HIST2_9_6_SHFT                                                   0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM0_ADDR                                                            (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x28c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM0_OFFS                                                            (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x28c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM0_RMSK                                                                  0x3f
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM0_TDC_CAL_HIST3_9_4_BMSK                                                0x3f
#define HWIO_DSI_1_PHY_DSIPHY_PLL_TDC_CAL_HISTOGRAM0_TDC_CAL_HIST3_9_4_SHFT                                                   0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM3_ADDR                                                              (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x290)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM3_OFFS                                                              (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x290)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM3_RMSK                                                                    0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM3_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM3_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM3_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM3_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM3_SLOPE_HIST1_7_0_BMSK                                                    0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM3_SLOPE_HIST1_7_0_SHFT                                                       0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM2_ADDR                                                              (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x294)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM2_OFFS                                                              (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x294)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM2_RMSK                                                                    0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM2_SLOPE_HIST2_5_0_BMSK                                                    0xfc
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM2_SLOPE_HIST2_5_0_SHFT                                                       2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM2_SLOPE_HIST1_9_8_BMSK                                                     0x3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM2_SLOPE_HIST1_9_8_SHFT                                                       0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM1_ADDR                                                              (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x298)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM1_OFFS                                                              (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x298)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM1_RMSK                                                                    0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM1_SLOPE_HIST3_3_0_BMSK                                                    0xf0
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM1_SLOPE_HIST3_3_0_SHFT                                                       4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM1_SLOPE_HIST2_9_6_BMSK                                                     0xf
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM1_SLOPE_HIST2_9_6_SHFT                                                       0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM0_ADDR                                                              (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x29c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM0_OFFS                                                              (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x29c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM0_RMSK                                                                    0x3f
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM0_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM0_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM0_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM0_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM0_SLOPE_HIST3_9_4_BMSK                                                    0x3f
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SLOPE_HISTOGRAM0_SLOPE_HIST3_9_4_SHFT                                                       0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_CL4_STATUS_ADDR                                                                    (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x2a0)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CL4_STATUS_OFFS                                                                    (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x2a0)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CL4_STATUS_RMSK                                                                          0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CL4_STATUS_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_CL4_STATUS_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CL4_STATUS_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_CL4_STATUS_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CL4_STATUS_CL4_STATUS_BMSK                                                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CL4_STATUS_CL4_STATUS_SHFT                                                                  0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_CL5_STATUS_ADDR                                                                    (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x2a4)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CL5_STATUS_OFFS                                                                    (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x2a4)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CL5_STATUS_RMSK                                                                          0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CL5_STATUS_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_CL5_STATUS_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CL5_STATUS_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_CL5_STATUS_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CL5_STATUS_CL5_STATUS_BMSK                                                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CL5_STATUS_CL5_STATUS_SHFT                                                                  0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_CL6_STATUS_ADDR                                                                    (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x2a8)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CL6_STATUS_OFFS                                                                    (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x2a8)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CL6_STATUS_RMSK                                                                          0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CL6_STATUS_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_CL6_STATUS_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CL6_STATUS_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_CL6_STATUS_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CL6_STATUS_CL6_STATUS_BMSK                                                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CL6_STATUS_CL6_STATUS_SHFT                                                                  0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_CL7_STATUS_ADDR                                                                    (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x2ac)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CL7_STATUS_OFFS                                                                    (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x2ac)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CL7_STATUS_RMSK                                                                          0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CL7_STATUS_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_CL7_STATUS_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CL7_STATUS_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_CL7_STATUS_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CL7_STATUS_CL7_STATUS_BMSK                                                               0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_CL7_STATUS_CL7_STATUS_SHFT                                                                  0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_ADDR                                                              (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x2b0)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_OFFS                                                              (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x2b0)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_RMSK                                                                    0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_SPARE_FOR_ECO_2_SPARE_ADDITIONAL_BMSK                                   0x80
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_SPARE_FOR_ECO_2_SPARE_ADDITIONAL_SHFT                                      7
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_SPARE_FOR_ECO_1_SPARE_ADDITIONAL_BMSK                                   0x40
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_SPARE_FOR_ECO_1_SPARE_ADDITIONAL_SHFT                                      6
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_SPARE_FOR_ECO_0_SPARE_ADDITIONAL_BMSK                                   0x20
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_SPARE_FOR_ECO_0_SPARE_ADDITIONAL_SHFT                                      5
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_HYBRID_MODE_BMSK                                                        0x10
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_HYBRID_MODE_SHFT                                                           4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_CM_PLL_SPARE_A_7_BMSK                                                    0x8
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_CM_PLL_SPARE_A_7_SHFT                                                      3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_CM_PLL_SPARE_A_6_BMSK                                                    0x4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_CM_PLL_SPARE_A_6_SHFT                                                      2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_CM_PLL_SPARE_A_5_BMSK                                                    0x2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_CM_PLL_SPARE_A_5_SHFT                                                      1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_CM_PLL_SPARE_A_4_BMSK                                                    0x1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_CM_PLL_SPARE_A_4_SHFT                                                      0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_2_ADDR                                                            (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x2b4)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_2_OFFS                                                            (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x2b4)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_2_RMSK                                                                  0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_2_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_2_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_2_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_2_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_2_SPARE_FOR_ECO_7_SPARE_ADDITIONAL_2_BMSK                               0x80
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_2_SPARE_FOR_ECO_7_SPARE_ADDITIONAL_2_SHFT                                  7
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_2_SPARE_FOR_ECO_6_SPARE_ADDITIONAL_2_BMSK                               0x40
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_2_SPARE_FOR_ECO_6_SPARE_ADDITIONAL_2_SHFT                                  6
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_2_SPARE_FOR_ECO_5_SPARE_ADDITIONAL_2_BMSK                               0x20
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_2_SPARE_FOR_ECO_5_SPARE_ADDITIONAL_2_SHFT                                  5
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_2_SPARE_FOR_ECO_4_SPARE_ADDITIONAL_2_BMSK                               0x10
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_2_SPARE_FOR_ECO_4_SPARE_ADDITIONAL_2_SHFT                                  4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_2_SPARE_FOR_ECO_3_SPARE_ADDITIONAL_2_BMSK                                0x8
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_2_SPARE_FOR_ECO_3_SPARE_ADDITIONAL_2_SHFT                                  3
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_2_SPARE_FOR_ECO_2_SPARE_ADDITIONAL_2_BMSK                                0x4
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_2_SPARE_FOR_ECO_2_SPARE_ADDITIONAL_2_SHFT                                  2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_2_SPARE_FOR_ECO_1_SPARE_ADDITIONAL_2_BMSK                                0x2
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_2_SPARE_FOR_ECO_1_SPARE_ADDITIONAL_2_SHFT                                  1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_2_SPARE_FOR_ECO_0_SPARE_ADDITIONAL_2_BMSK                                0x1
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE_ADDITIONAL_2_SPARE_FOR_ECO_0_SPARE_ADDITIONAL_2_SHFT                                  0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE1_ADDR                                                                        (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x2b8)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE1_OFFS                                                                        (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x2b8)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE1_RMSK                                                                              0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE1_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE1_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE1_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE1_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE1_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE1_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE1_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE1_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE1_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE1_SP1STS_BMSK                                                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE1_SP1STS_SHFT                                                                          0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE2_ADDR                                                                        (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x2bc)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE2_OFFS                                                                        (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x2bc)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE2_RMSK                                                                              0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE2_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE2_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE2_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE2_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE2_OUT(v)            \
                out_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE2_ADDR,v)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE2_OUTM(m,v) \
                out_dword_masked_ns(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE2_ADDR,m,v,HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE2_IN)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE2_SP2STS_BMSK                                                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE2_SP2STS_SHFT                                                                          0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE3_ADDR                                                                        (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x2c0)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE3_OFFS                                                                        (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x2c0)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE3_RMSK                                                                              0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE3_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE3_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE3_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE3_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE3_SP3STS_BMSK                                                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE3_SP3STS_SHFT                                                                          0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE4_ADDR                                                                        (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x2c4)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE4_OFFS                                                                        (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x2c4)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE4_RMSK                                                                              0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE4_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE4_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE4_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE4_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE4_SP4STS_BMSK                                                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE4_SP4STS_SHFT                                                                          0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE5_ADDR                                                                        (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x2c8)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE5_OFFS                                                                        (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x2c8)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE5_RMSK                                                                              0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE5_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE5_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE5_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE5_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE5_SP5STS_BMSK                                                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE5_SP5STS_SHFT                                                                          0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE6_ADDR                                                                        (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x2cc)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE6_OFFS                                                                        (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x2cc)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE6_RMSK                                                                              0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE6_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE6_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE6_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE6_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE6_SP6STS_BMSK                                                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE6_SP6STS_SHFT                                                                          0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE7_ADDR                                                                        (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x2d0)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE7_OFFS                                                                        (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x2d0)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE7_RMSK                                                                              0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE7_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE7_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE7_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE7_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE7_SP7STS_BMSK                                                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE7_SP7STS_SHFT                                                                          0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE8_ADDR                                                                        (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x2d4)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE8_OFFS                                                                        (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x2d4)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE8_RMSK                                                                              0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE8_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE8_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE8_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE8_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE8_SP8STS_BMSK                                                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE8_SP8STS_SHFT                                                                          0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE9_ADDR                                                                        (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x2d8)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE9_OFFS                                                                        (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x2d8)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE9_RMSK                                                                              0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE9_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE9_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE9_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE9_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE9_SP9STS_BMSK                                                                       0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE9_SP9STS_SHFT                                                                          0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE10_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x2dc)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE10_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x2dc)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE10_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE10_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE10_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE10_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE10_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE10_SP10STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE10_SP10STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE11_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x2e0)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE11_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x2e0)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE11_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE11_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE11_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE11_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE11_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE11_SP11STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE11_SP11STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE12_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x2e4)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE12_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x2e4)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE12_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE12_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE12_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE12_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE12_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE12_SP12STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE12_SP12STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE13_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x2e8)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE13_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x2e8)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE13_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE13_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE13_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE13_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE13_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE13_SP13STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE13_SP13STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE14_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x2ec)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE14_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x2ec)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE14_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE14_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE14_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE14_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE14_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE14_SP14STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE14_SP14STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE15_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x2f0)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE15_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x2f0)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE15_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE15_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE15_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE15_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE15_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE15_SP15STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE15_SP15STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE16_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x2f4)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE16_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x2f4)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE16_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE16_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE16_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE16_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE16_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE16_SP16STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE16_SP16STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE17_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x2f8)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE17_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x2f8)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE17_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE17_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE17_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE17_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE17_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE17_SP17STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE17_SP17STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE18_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x2fc)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE18_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x2fc)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE18_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE18_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE18_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE18_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE18_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE18_SP18STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE18_SP18STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE19_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x300)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE19_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x300)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE19_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE19_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE19_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE19_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE19_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE19_SP19STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE19_SP19STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE20_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x304)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE20_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x304)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE20_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE20_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE20_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE20_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE20_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE20_SP20STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE20_SP20STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE21_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x308)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE21_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x308)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE21_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE21_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE21_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE21_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE21_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE21_SP21STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE21_SP21STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE22_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x30c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE22_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x30c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE22_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE22_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE22_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE22_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE22_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE22_SP22STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE22_SP22STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE23_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x310)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE23_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x310)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE23_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE23_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE23_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE23_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE23_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE23_SP23STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE23_SP23STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE24_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x314)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE24_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x314)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE24_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE24_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE24_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE24_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE24_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE24_SP24STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE24_SP24STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE25_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x318)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE25_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x318)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE25_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE25_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE25_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE25_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE25_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE25_SP25STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE25_SP25STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE26_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x31c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE26_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x31c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE26_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE26_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE26_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE26_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE26_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE26_SP26STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE26_SP26STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE27_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x320)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE27_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x320)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE27_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE27_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE27_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE27_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE27_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE27_SP27STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE27_SP27STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE28_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x324)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE28_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x324)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE28_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE28_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE28_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE28_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE28_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE28_SP28STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE28_SP28STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE29_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x328)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE29_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x328)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE29_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE29_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE29_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE29_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE29_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE29_SP29STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE29_SP29STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE30_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x32c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE30_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x32c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE30_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE30_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE30_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE30_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE30_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE30_SP30STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE30_SP30STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE31_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x330)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE31_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x330)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE31_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE31_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE31_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE31_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE31_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE31_SP31STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE31_SP31STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE32_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x334)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE32_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x334)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE32_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE32_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE32_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE32_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE32_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE32_SP32STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE32_SP32STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE33_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x338)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE33_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x338)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE33_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE33_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE33_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE33_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE33_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE33_SP33STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE33_SP33STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE34_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x33c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE34_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x33c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE34_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE34_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE34_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE34_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE34_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE34_SP34STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE34_SP34STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE35_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x340)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE35_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x340)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE35_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE35_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE35_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE35_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE35_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE35_SP35STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE35_SP35STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE36_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x344)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE36_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x344)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE36_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE36_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE36_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE36_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE36_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE36_SP36STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE36_SP36STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE37_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x348)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE37_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x348)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE37_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE37_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE37_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE37_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE37_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE37_SP37STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE37_SP37STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE38_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x34c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE38_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x34c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE38_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE38_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE38_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE38_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE38_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE38_SP38STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE38_SP38STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE39_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x350)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE39_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x350)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE39_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE39_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE39_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE39_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE39_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE39_SP39STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE39_SP39STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE40_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x354)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE40_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x354)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE40_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE40_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE40_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE40_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE40_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE40_SP40STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE40_SP40STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE41_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x358)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE41_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x358)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE41_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE41_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE41_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE41_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE41_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE41_SP41STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE41_SP41STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE42_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x35c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE42_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x35c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE42_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE42_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE42_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE42_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE42_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE42_SP42STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE42_SP42STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE43_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x360)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE43_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x360)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE43_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE43_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE43_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE43_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE43_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE43_SP43STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE43_SP43STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE44_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x364)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE44_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x364)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE44_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE44_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE44_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE44_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE44_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE44_SP44STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE44_SP44STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE45_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x368)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE45_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x368)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE45_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE45_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE45_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE45_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE45_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE45_SP45STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE45_SP45STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE46_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x36c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE46_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x36c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE46_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE46_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE46_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE46_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE46_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE46_SP46STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE46_SP46STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE47_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x370)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE47_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x370)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE47_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE47_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE47_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE47_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE47_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE47_SP47STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE47_SP47STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE48_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x374)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE48_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x374)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE48_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE48_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE48_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE48_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE48_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE48_SP48STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE48_SP48STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE49_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x378)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE49_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x378)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE49_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE49_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE49_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE49_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE49_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE49_SP49STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE49_SP49STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE50_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x37c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE50_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x37c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE50_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE50_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE50_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE50_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE50_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE50_SP50STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE50_SP50STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE51_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x380)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE51_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x380)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE51_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE51_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE51_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE51_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE51_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE51_SP51STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE51_SP51STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE52_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x384)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE52_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x384)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE52_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE52_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE52_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE52_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE52_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE52_SP52STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE52_SP52STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE53_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x388)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE53_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x388)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE53_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE53_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE53_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE53_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE53_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE53_SP53STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE53_SP53STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE54_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x38c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE54_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x38c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE54_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE54_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE54_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE54_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE54_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE54_SP54STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE54_SP54STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE55_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x390)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE55_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x390)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE55_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE55_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE55_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE55_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE55_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE55_SP55STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE55_SP55STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE56_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x394)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE56_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x394)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE56_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE56_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE56_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE56_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE56_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE56_SP56STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE56_SP56STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE57_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x398)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE57_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x398)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE57_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE57_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE57_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE57_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE57_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE57_SP57STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE57_SP57STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE58_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x39c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE58_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x39c)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE58_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE58_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE58_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE58_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE58_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE58_SP58STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE58_SP58STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE59_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x3a0)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE59_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x3a0)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE59_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE59_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE59_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE59_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE59_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE59_SP59STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE59_SP59STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE60_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x3a4)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE60_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x3a4)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE60_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE60_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE60_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE60_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE60_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE60_SP60STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE60_SP60STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE61_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x3a8)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE61_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x3a8)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE61_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE61_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE61_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE61_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE61_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE61_SP61STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE61_SP61STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE62_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x3ac)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE62_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x3ac)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE62_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE62_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE62_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE62_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE62_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE62_SP62STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE62_SP62STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE63_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x3b0)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE63_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x3b0)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE63_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE63_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE63_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE63_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE63_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE63_SP63STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE63_SP63STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE64_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x3b4)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE64_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x3b4)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE64_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE64_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE64_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE64_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE64_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE64_SP64STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE64_SP64STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE65_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x3b8)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE65_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x3b8)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE65_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE65_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE65_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE65_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE65_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE65_SP65STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE65_SP65STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE66_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x3bc)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE66_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x3bc)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE66_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE66_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE66_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE66_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE66_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE66_SP66STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE66_SP66STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE67_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x3c0)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE67_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x3c0)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE67_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE67_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE67_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE67_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE67_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE67_SP67STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE67_SP67STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE68_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x3c4)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE68_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x3c4)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE68_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE68_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE68_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE68_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE68_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE68_SP68STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE68_SP68STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE69_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x3c8)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE69_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x3c8)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE69_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE69_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE69_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE69_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE69_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE69_SP69STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE69_SP69STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE70_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x3cc)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE70_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x3cc)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE70_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE70_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE70_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE70_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE70_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE70_SP70STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE70_SP70STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE71_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x3d0)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE71_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x3d0)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE71_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE71_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE71_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE71_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE71_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE71_SP71STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE71_SP71STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE72_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x3d4)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE72_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x3d4)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE72_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE72_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE72_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE72_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE72_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE72_SP72STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE72_SP72STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE73_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x3d8)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE73_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x3d8)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE73_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE73_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE73_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE73_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE73_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE73_SP73STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE73_SP73STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE74_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x3dc)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE74_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x3dc)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE74_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE74_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE74_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE74_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE74_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE74_SP74STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE74_SP74STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE75_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x3e0)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE75_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x3e0)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE75_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE75_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE75_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE75_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE75_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE75_SP75STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE75_SP75STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE76_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x3e4)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE76_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x3e4)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE76_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE76_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE76_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE76_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE76_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE76_SP76STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE76_SP76STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE77_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x3e8)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE77_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x3e8)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE77_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE77_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE77_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE77_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE77_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE77_SP77STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE77_SP77STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE78_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x3ec)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE78_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x3ec)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE78_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE78_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE78_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE78_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE78_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE78_SP78STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE78_SP78STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE79_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x3f0)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE79_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x3f0)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE79_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE79_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE79_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE79_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE79_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE79_SP79STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE79_SP79STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE80_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x3f4)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE80_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x3f4)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE80_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE80_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE80_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE80_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE80_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE80_SP80STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE80_SP80STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE81_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x3f8)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE81_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x3f8)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE81_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE81_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE81_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE81_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE81_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE81_SP81STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE81_SP81STS_SHFT                                                                        0

#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE82_ADDR                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE            + 0x3fc)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE82_OFFS                                                                       (DSI_1_PHY_DSIPHY_PLL_DSIPHY_PLL_DSI_QDIG_PLL_REG_BASE_OFFS + 0x3fc)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE82_RMSK                                                                             0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE82_IN                    \
                in_dword(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE82_ADDR)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE82_INM(m)            \
                in_dword_masked(HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE82_ADDR, m)
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE82_SP82STS_BMSK                                                                     0xff
#define HWIO_DSI_1_PHY_DSIPHY_PLL_SPARE82_SP82STS_SHFT                                                                        0


#endif /* __HALDSI_PHY_2_7_0_H__ */
