var g_data = {"21":{"st":"inst","pa":0,"n":"/dual_tbb/in","l":"SystemVerilog","sn":11,"du":{"n":"work.inf","s":1,"b":1},"bc":[{"n":"dual_tbb","s":20,"b":1},{"n":"in","s":21,"z":1}],"loc":{"cp":76.40,"data":{"s":[8,8,1],"t":[178,94,1]}}},"22":{"st":"inst","pa":0,"n":"/dual_tbb/in1","l":"SystemVerilog","sn":11,"du":{"n":"work.inf","s":1,"b":1},"bc":[{"n":"dual_tbb","s":20,"b":1},{"n":"in1","s":22,"z":1}],"loc":{"cp":76.68,"data":{"s":[8,8,1],"t":[178,95,1]}}},"24":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/BANK_ROUTER_A","l":"Verilog","sn":12,"du":{"n":"work.MUX_4x1","s":6,"b":1},"bc":[{"n":"dual_tbb","s":20,"b":1},{"n":"DUT","s":23,"b":1},{"n":"BANK_ROUTER_A","s":24,"z":1}],"loc":{"cp":100.00,"data":{"s":[5,5,1],"b":[4,4,1],"fc":[3,3,1],"t":[134,134,1]}}},"25":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/BANK_ROUTER_B","l":"Verilog","sn":12,"du":{"n":"work.MUX_4x1","s":6,"b":1},"bc":[{"n":"dual_tbb","s":20,"b":1},{"n":"DUT","s":23,"b":1},{"n":"BANK_ROUTER_B","s":25,"z":1}],"loc":{"cp":100.00,"data":{"s":[5,5,1],"b":[4,4,1],"fc":[3,3,1],"t":[134,134,1]}}},"28":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_1/LATENCY_MODULE","l":"Verilog","sn":15,"du":{"n":"work.latency","s":9,"b":1},"bc":[{"n":"dual_tbb","s":20,"b":1},{"n":"DUT","s":23,"b":1},{"n":"MEMORY_BANKS_UNIT","s":26,"b":1},{"n":"BANK_1","s":27,"b":1},{"n":"LATENCY_MODULE","s":28,"z":1}],"loc":{"cp":98.46,"data":{"s":[48,48,1],"t":[260,252,1]}}},"29":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_1/DP_RAM","l":"Verilog","sn":15,"du":{"n":"work.modified_dual_mem","s":10,"b":1},"bc":[{"n":"dual_tbb","s":20,"b":1},{"n":"DUT","s":23,"b":1},{"n":"MEMORY_BANKS_UNIT","s":26,"b":1},{"n":"BANK_1","s":27,"b":1},{"n":"DP_RAM","s":29,"z":1}],"loc":{"cp":98.71,"data":{"s":[8,8,1],"b":[8,8,1],"fc":[8,8,1],"t":[156,148,1]}}},"27":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_1","l":"Verilog","sn":14,"du":{"n":"work.latency_top","s":8,"b":1},"bc":[{"n":"dual_tbb","s":20,"b":1},{"n":"DUT","s":23,"b":1},{"n":"MEMORY_BANKS_UNIT","s":26,"b":1},{"n":"BANK_1","s":27,"z":1}],"children":[{"n":"DP_RAM","id":29,"zf":1,"tc":98.71,"s":100.00,"b":100.00,"fc":100.00,"t":94.87},{"n":"LATENCY_MODULE","id":28,"zf":1,"tc":98.46,"s":100.00,"t":96.92}],"rec":{"cp":99.31,"data":{"s":[56,56],"b":[8,8],"fc":[8,8],"t":[440,428]}},"loc":{"cp":96.92,"data":{"t":[260,252,1]}}},"31":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_2/LATENCY_MODULE","l":"Verilog","sn":15,"du":{"n":"work.latency","s":9,"b":1},"bc":[{"n":"dual_tbb","s":20,"b":1},{"n":"DUT","s":23,"b":1},{"n":"MEMORY_BANKS_UNIT","s":26,"b":1},{"n":"BANK_2","s":30,"b":1},{"n":"LATENCY_MODULE","s":31,"z":1}],"loc":{"cp":98.46,"data":{"s":[48,48,1],"t":[260,252,1]}}},"32":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_2/DP_RAM","l":"Verilog","sn":15,"du":{"n":"work.modified_dual_mem","s":10,"b":1},"bc":[{"n":"dual_tbb","s":20,"b":1},{"n":"DUT","s":23,"b":1},{"n":"MEMORY_BANKS_UNIT","s":26,"b":1},{"n":"BANK_2","s":30,"b":1},{"n":"DP_RAM","s":32,"z":1}],"loc":{"cp":98.71,"data":{"s":[8,8,1],"b":[8,8,1],"fc":[8,8,1],"t":[156,148,1]}}},"30":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_2","l":"Verilog","sn":14,"du":{"n":"work.latency_top","s":8,"b":1},"bc":[{"n":"dual_tbb","s":20,"b":1},{"n":"DUT","s":23,"b":1},{"n":"MEMORY_BANKS_UNIT","s":26,"b":1},{"n":"BANK_2","s":30,"z":1}],"children":[{"n":"DP_RAM","id":32,"zf":1,"tc":98.71,"s":100.00,"b":100.00,"fc":100.00,"t":94.87},{"n":"LATENCY_MODULE","id":31,"zf":1,"tc":98.46,"s":100.00,"t":96.92}],"rec":{"cp":99.31,"data":{"s":[56,56],"b":[8,8],"fc":[8,8],"t":[440,428]}},"loc":{"cp":96.92,"data":{"t":[260,252,1]}}},"34":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_3/LATENCY_MODULE","l":"Verilog","sn":15,"du":{"n":"work.latency","s":9,"b":1},"bc":[{"n":"dual_tbb","s":20,"b":1},{"n":"DUT","s":23,"b":1},{"n":"MEMORY_BANKS_UNIT","s":26,"b":1},{"n":"BANK_3","s":33,"b":1},{"n":"LATENCY_MODULE","s":34,"z":1}],"loc":{"cp":98.46,"data":{"s":[48,48,1],"t":[260,252,1]}}},"35":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_3/DP_RAM","l":"Verilog","sn":15,"du":{"n":"work.modified_dual_mem","s":10,"b":1},"bc":[{"n":"dual_tbb","s":20,"b":1},{"n":"DUT","s":23,"b":1},{"n":"MEMORY_BANKS_UNIT","s":26,"b":1},{"n":"BANK_3","s":33,"b":1},{"n":"DP_RAM","s":35,"z":1}],"loc":{"cp":98.71,"data":{"s":[8,8,1],"b":[8,8,1],"fc":[8,8,1],"t":[156,148,1]}}},"33":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_3","l":"Verilog","sn":14,"du":{"n":"work.latency_top","s":8,"b":1},"bc":[{"n":"dual_tbb","s":20,"b":1},{"n":"DUT","s":23,"b":1},{"n":"MEMORY_BANKS_UNIT","s":26,"b":1},{"n":"BANK_3","s":33,"z":1}],"children":[{"n":"DP_RAM","id":35,"zf":1,"tc":98.71,"s":100.00,"b":100.00,"fc":100.00,"t":94.87},{"n":"LATENCY_MODULE","id":34,"zf":1,"tc":98.46,"s":100.00,"t":96.92}],"rec":{"cp":99.31,"data":{"s":[56,56],"b":[8,8],"fc":[8,8],"t":[440,428]}},"loc":{"cp":96.92,"data":{"t":[260,252,1]}}},"37":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_4/LATENCY_MODULE","l":"Verilog","sn":15,"du":{"n":"work.latency","s":9,"b":1},"bc":[{"n":"dual_tbb","s":20,"b":1},{"n":"DUT","s":23,"b":1},{"n":"MEMORY_BANKS_UNIT","s":26,"b":1},{"n":"BANK_4","s":36,"b":1},{"n":"LATENCY_MODULE","s":37,"z":1}],"loc":{"cp":98.46,"data":{"s":[48,48,1],"t":[260,252,1]}}},"38":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_4/DP_RAM","l":"Verilog","sn":15,"du":{"n":"work.modified_dual_mem","s":10,"b":1},"bc":[{"n":"dual_tbb","s":20,"b":1},{"n":"DUT","s":23,"b":1},{"n":"MEMORY_BANKS_UNIT","s":26,"b":1},{"n":"BANK_4","s":36,"b":1},{"n":"DP_RAM","s":38,"z":1}],"loc":{"cp":98.71,"data":{"s":[8,8,1],"b":[8,8,1],"fc":[8,8,1],"t":[156,148,1]}}},"36":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANK_4","l":"Verilog","sn":14,"du":{"n":"work.latency_top","s":8,"b":1},"bc":[{"n":"dual_tbb","s":20,"b":1},{"n":"DUT","s":23,"b":1},{"n":"MEMORY_BANKS_UNIT","s":26,"b":1},{"n":"BANK_4","s":36,"z":1}],"children":[{"n":"DP_RAM","id":38,"zf":1,"tc":98.71,"s":100.00,"b":100.00,"fc":100.00,"t":94.87},{"n":"LATENCY_MODULE","id":37,"zf":1,"tc":98.46,"s":100.00,"t":96.92}],"rec":{"cp":99.31,"data":{"s":[56,56],"b":[8,8],"fc":[8,8],"t":[440,428]}},"loc":{"cp":96.92,"data":{"t":[260,252,1]}}},"40":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANKING_CONTROL_INTERFACE/ADDRESS_DECODER_1","l":"Verilog","sn":18,"du":{"n":"work.Demultiplexer1_address","s":12,"b":1},"bc":[{"n":"dual_tbb","s":20,"b":1},{"n":"DUT","s":23,"b":1},{"n":"MEMORY_BANKS_UNIT","s":26,"b":1},{"n":"BANKING_CONTROL_INTERFACE","s":39,"b":1},{"n":"ADDRESS_DECODER_1","s":40,"z":1}],"loc":{"cp":94.31,"data":{"s":[5,5,1],"b":[4,4,1],"fc":[3,3,1],"t":[44,34,1]}}},"41":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANKING_CONTROL_INTERFACE/ADDRESS_DECODER_2","l":"Verilog","sn":18,"du":{"n":"work.Demultiplexer1_address","s":12,"b":1},"bc":[{"n":"dual_tbb","s":20,"b":1},{"n":"DUT","s":23,"b":1},{"n":"MEMORY_BANKS_UNIT","s":26,"b":1},{"n":"BANKING_CONTROL_INTERFACE","s":39,"b":1},{"n":"ADDRESS_DECODER_2","s":41,"z":1}],"loc":{"cp":94.31,"data":{"s":[5,5,1],"b":[4,4,1],"fc":[3,3,1],"t":[44,34,1]}}},"42":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANKING_CONTROL_INTERFACE/DATA_ROUTING_A","l":"Verilog","sn":18,"du":{"n":"work.demultiplexer_data","s":13,"b":1},"bc":[{"n":"dual_tbb","s":20,"b":1},{"n":"DUT","s":23,"b":1},{"n":"MEMORY_BANKS_UNIT","s":26,"b":1},{"n":"BANKING_CONTROL_INTERFACE","s":39,"b":1},{"n":"DATA_ROUTING_A","s":42,"z":1}],"loc":{"cp":100.00,"data":{"s":[5,5,1],"b":[4,4,1],"fc":[3,3,1],"t":[134,134,1]}}},"43":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANKING_CONTROL_INTERFACE/DATA_ROUTING_B","l":"Verilog","sn":18,"du":{"n":"work.demultiplexer_data","s":13,"b":1},"bc":[{"n":"dual_tbb","s":20,"b":1},{"n":"DUT","s":23,"b":1},{"n":"MEMORY_BANKS_UNIT","s":26,"b":1},{"n":"BANKING_CONTROL_INTERFACE","s":39,"b":1},{"n":"DATA_ROUTING_B","s":43,"z":1}],"loc":{"cp":100.00,"data":{"s":[5,5,1],"b":[4,4,1],"fc":[3,3,1],"t":[134,134,1]}}},"44":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANKING_CONTROL_INTERFACE/BANK_SELECTOR_A","l":"Verilog","sn":18,"du":{"n":"work.Decoder_enable_lines","s":14,"b":1},"bc":[{"n":"dual_tbb","s":20,"b":1},{"n":"DUT","s":23,"b":1},{"n":"MEMORY_BANKS_UNIT","s":26,"b":1},{"n":"BANKING_CONTROL_INTERFACE","s":39,"b":1},{"n":"BANK_SELECTOR_A","s":44,"z":1}],"loc":{"cp":100.00,"data":{"s":[5,5,1],"b":[4,4,1],"fc":[3,3,1],"t":[12,12,1]}}},"45":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANKING_CONTROL_INTERFACE/BANK_SELECTOR_B","l":"Verilog","sn":18,"du":{"n":"work.Decoder_enable_lines","s":14,"b":1},"bc":[{"n":"dual_tbb","s":20,"b":1},{"n":"DUT","s":23,"b":1},{"n":"MEMORY_BANKS_UNIT","s":26,"b":1},{"n":"BANKING_CONTROL_INTERFACE","s":39,"b":1},{"n":"BANK_SELECTOR_B","s":45,"z":1}],"loc":{"cp":100.00,"data":{"s":[5,5,1],"b":[4,4,1],"fc":[3,3,1],"t":[12,12,1]}}},"39":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MEMORY_BANKS_UNIT/BANKING_CONTROL_INTERFACE","l":"Verilog","sn":14,"du":{"n":"work.controller_interface","s":11,"b":1},"bc":[{"n":"dual_tbb","s":20,"b":1},{"n":"DUT","s":23,"b":1},{"n":"MEMORY_BANKS_UNIT","s":26,"b":1},{"n":"BANKING_CONTROL_INTERFACE","s":39,"z":1}],"children":[{"n":"BANK_SELECTOR_B","id":45,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"t":100.00},{"n":"BANK_SELECTOR_A","id":44,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"t":100.00},{"n":"DATA_ROUTING_B","id":43,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"t":100.00},{"n":"DATA_ROUTING_A","id":42,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"t":100.00},{"n":"ADDRESS_DECODER_2","id":41,"zf":1,"tc":94.31,"s":100.00,"b":100.00,"fc":100.00,"t":77.27},{"n":"ADDRESS_DECODER_1","id":40,"zf":1,"tc":94.31,"s":100.00,"b":100.00,"fc":100.00,"t":77.27}],"rec":{"cp":98.59,"data":{"s":[30,30],"b":[24,24],"fc":[18,18],"t":[712,672]}},"loc":{"cp":94.33,"data":{"t":[424,400,1]}}},"26":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/MEMORY_BANKS_UNIT","l":"Verilog","sn":12,"du":{"n":"work.Memory_Control_Unit","s":7,"b":1},"bc":[{"n":"dual_tbb","s":20,"b":1},{"n":"DUT","s":23,"b":1},{"n":"MEMORY_BANKS_UNIT","s":26,"z":1}],"children":[{"n":"BANKING_CONTROL_INTERFACE","id":39,"zf":1,"tc":98.59,"s":100.00,"b":100.00,"fc":100.00,"t":94.38},{"n":"BANK_4","id":36,"zf":1,"tc":99.31,"s":100.00,"b":100.00,"fc":100.00,"t":97.27},{"n":"BANK_3","id":33,"zf":1,"tc":99.31,"s":100.00,"b":100.00,"fc":100.00,"t":97.27},{"n":"BANK_2","id":30,"zf":1,"tc":99.31,"s":100.00,"b":100.00,"fc":100.00,"t":97.27},{"n":"BANK_1","id":27,"zf":1,"tc":99.31,"s":100.00,"b":100.00,"fc":100.00,"t":97.27}],"rec":{"cp":99.16,"data":{"s":[254,254],"b":[56,56],"fc":[50,50],"t":[2160,2088]}},"loc":{"cp":96.57,"data":{"t":[584,564,1]}}},"46":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/ROUTER_SELECT_LINES","l":"Verilog","sn":12,"du":{"n":"work.sel_latency","s":15,"b":1},"bc":[{"n":"dual_tbb","s":20,"b":1},{"n":"DUT","s":23,"b":1},{"n":"ROUTER_SELECT_LINES","s":46,"z":1}],"loc":{"cp":100.00,"data":{"s":[14,14,1],"t":[28,28,1]}}},"48":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/ERROR_CORRECTION/HAM_ENCODER","l":"Verilog","sn":23,"du":{"n":"work.ham_enc","s":17,"b":1},"bc":[{"n":"dual_tbb","s":20,"b":1},{"n":"DUT","s":23,"b":1},{"n":"ERROR_CORRECTION","s":47,"b":1},{"n":"HAM_ENCODER","s":48,"z":1}],"loc":{"cp":100.00,"data":{"s":[34,34,1],"b":[12,12,1],"fc":[6,6,1],"t":[88,88,1]}}},"49":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/ERROR_CORRECTION/ERROR_INJECTOR","l":"Verilog","sn":23,"du":{"n":"work.err_inj","s":18,"b":1},"bc":[{"n":"dual_tbb","s":20,"b":1},{"n":"DUT","s":23,"b":1},{"n":"ERROR_CORRECTION","s":47,"b":1},{"n":"ERROR_INJECTOR","s":49,"z":1}],"loc":{"cp":98.78,"data":{"s":[7,7,1],"t":[164,160,1]}}},"47":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/ERROR_CORRECTION","l":"Verilog","sn":12,"du":{"n":"work.hamming_encoder_top","s":16,"b":1},"bc":[{"n":"dual_tbb","s":20,"b":1},{"n":"DUT","s":23,"b":1},{"n":"ERROR_CORRECTION","s":47,"z":1}],"children":[{"n":"ERROR_INJECTOR","id":49,"zf":1,"tc":98.78,"s":100.00,"t":97.56},{"n":"HAM_ENCODER","id":48,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"t":100.00}],"rec":{"cp":99.70,"data":{"s":[41,41],"b":[12,12],"fc":[6,6],"t":[336,332]}},"loc":{"cp":100.00,"data":{"t":[136,136,1]}}},"50":{"st":"inst","pa":0,"n":"/dual_tbb/DUT/HAM_DECODER","l":"Verilog","sn":12,"du":{"n":"work.ham_dec","s":19,"b":1},"bc":[{"n":"dual_tbb","s":20,"b":1},{"n":"DUT","s":23,"b":1},{"n":"HAM_DECODER","s":50,"z":1}],"loc":{"cp":90.59,"data":{"s":[58,56,1],"b":[28,26,1],"fc":[16,12,1],"t":[196,192,1]}}},"23":{"st":"inst","pa":0,"n":"/dual_tbb/DUT","l":"Verilog","sn":11,"du":{"n":"work.MEMORY_TOP","s":5,"b":1},"bc":[{"n":"dual_tbb","s":20,"b":1},{"n":"DUT","s":23,"z":1}],"children":[{"n":"HAM_DECODER","id":50,"zf":1,"tc":90.59,"s":96.55,"b":92.85,"fc":75.00,"t":97.95},{"n":"ERROR_CORRECTION","id":47,"zf":1,"tc":99.70,"s":100.00,"b":100.00,"fc":100.00,"t":98.80},{"n":"ROUTER_SELECT_LINES","id":46,"zf":1,"tc":100.00,"s":100.00,"t":100.00},{"n":"MEMORY_BANKS_UNIT","id":26,"zf":1,"tc":99.16,"s":100.00,"b":100.00,"fc":100.00,"t":96.66},{"n":"BANK_ROUTER_B","id":25,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"t":100.00},{"n":"BANK_ROUTER_A","id":24,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"t":100.00}],"rec":{"cp":97.45,"data":{"s":[380,378],"b":[108,106],"fc":[82,78],"t":[2860,2776]}},"loc":{"cp":99.53,"data":{"s":[3,3,1],"b":[4,4,1],"fc":[4,4,1],"t":[432,424,1]}}},"20":{"st":"inst","pa":0,"n":"/dual_tbb","l":"Verilog","sn":11,"du":{"n":"work.dual_tbb","s":4,"b":1},"bc":[{"n":"dual_tbb","s":20,"z":1}],"children":[{"n":"DUT","id":23,"zf":1,"tc":97.45,"s":99.47,"b":98.14,"fc":95.12,"t":97.06},{"n":"in1","id":22,"zf":1,"tc":76.68,"s":100.00,"t":53.37},{"n":"in","id":21,"zf":1,"tc":76.40,"s":100.00,"t":52.80}],"rec":{"cp":96.24,"data":{"s":[407,405],"b":[108,106],"fc":[82,78],"t":[3220,2969]}},"loc":{"cp":100.00,"data":{"s":[11,11,1],"t":[4,4,1]}}},"51":{"st":"inst","pa":0,"n":"/dual_package","l":"SystemVerilog","sn":2,"du":{"n":"work.dual_package","s":2,"b":1},"bc":[{"n":"dual_package","s":51,"z":1}],"loc":{"cp":96.20,"data":{"s":[138,132,1],"b":[18,17,1],"fc":[11,10,1],"gb":[4232,4232,1],"cvpc":[5,1],"g":[1,100.00,1],"a":[1,1,1]}}},"14":{"st":"du","pa":0,"n":"work.Decoder_enable_lines","l":"Verilog","sn":21,"loc":{"cp":100.00,"data":{"s":[5,5,1],"b":[4,4,1],"fc":[3,3,1],"t":[12,12,1]}}},"12":{"st":"du","pa":0,"n":"work.Demultiplexer1_address","l":"Verilog","sn":19,"loc":{"cp":94.31,"data":{"s":[5,5,1],"b":[4,4,1],"fc":[3,3,1],"t":[44,34,1]}}},"5":{"st":"du","pa":0,"n":"work.MEMORY_TOP","l":"Verilog","sn":12,"one_inst":23,"loc":{"cp":99.53,"data":{"s":[3,3,1],"b":[4,4,1],"fc":[4,4,1],"t":[432,424,1]}}},"6":{"st":"du","pa":0,"n":"work.MUX_4x1","l":"Verilog","sn":13,"loc":{"cp":100.00,"data":{"s":[5,5,1],"b":[4,4,1],"fc":[3,3,1],"t":[134,134,1]}}},"7":{"st":"du","pa":0,"n":"work.Memory_Control_Unit","l":"Verilog","sn":14,"one_inst":26,"loc":{"cp":96.57,"data":{"t":[584,564,1]}}},"11":{"st":"du","pa":0,"n":"work.controller_interface","l":"Verilog","sn":18,"one_inst":39,"loc":{"cp":94.33,"data":{"t":[424,400,1]}}},"13":{"st":"du","pa":0,"n":"work.demultiplexer_data","l":"Verilog","sn":20,"loc":{"cp":100.00,"data":{"s":[5,5,1],"b":[4,4,1],"fc":[3,3,1],"t":[134,134,1]}}},"2":{"st":"du","pa":0,"n":"work.dual_package","l":"SystemVerilog","sn":2,"one_inst":51,"loc":{"cp":96.20,"data":{"s":[138,132,1],"b":[18,17,1],"fc":[11,10,1],"gb":[4232,4232,1],"cvpc":[5,1],"g":[1,100.00,1],"a":[1,1,1]}}},"4":{"st":"du","pa":0,"n":"work.dual_tbb","l":"Verilog","sn":11,"one_inst":20,"loc":{"cp":100.00,"data":{"s":[11,11,1],"t":[4,4,1]}}},"18":{"st":"du","pa":0,"n":"work.err_inj","l":"Verilog","sn":25,"one_inst":49,"loc":{"cp":98.78,"data":{"s":[7,7,1],"t":[164,160,1]}}},"19":{"st":"du","pa":0,"n":"work.ham_dec","l":"Verilog","sn":26,"one_inst":50,"loc":{"cp":90.59,"data":{"s":[58,56,1],"b":[28,26,1],"fc":[16,12,1],"t":[196,192,1]}}},"17":{"st":"du","pa":0,"n":"work.ham_enc","l":"Verilog","sn":24,"one_inst":48,"loc":{"cp":100.00,"data":{"s":[34,34,1],"b":[12,12,1],"fc":[6,6,1],"t":[88,88,1]}}},"16":{"st":"du","pa":0,"n":"work.hamming_encoder_top","l":"Verilog","sn":23,"one_inst":47,"loc":{"cp":100.00,"data":{"t":[136,136,1]}}},"1":{"st":"du","pa":0,"n":"work.inf","l":"SystemVerilog","sn":1,"loc":{"cp":76.68,"data":{"s":[8,8,1],"t":[178,95,1]}}},"9":{"st":"du","pa":0,"n":"work.latency","l":"Verilog","sn":16,"loc":{"cp":98.46,"data":{"s":[48,48,1],"t":[260,252,1]}}},"8":{"st":"du","pa":0,"n":"work.latency_top","l":"Verilog","sn":15,"loc":{"cp":96.92,"data":{"t":[260,252,1]}}},"10":{"st":"du","pa":0,"n":"work.modified_dual_mem","l":"Verilog","sn":17,"loc":{"cp":98.71,"data":{"s":[8,8,1],"b":[8,8,1],"fc":[8,8,1],"t":[156,148,1]}}},"15":{"st":"du","pa":0,"n":"work.sel_latency","l":"Verilog","sn":22,"one_inst":46,"loc":{"cp":100.00,"data":{"s":[14,14,1],"t":[28,28,1]}}}};
processSummaryData(g_data);