
clockMeasurement.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000019c  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000330  08000338  00010338  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000330  08000330  00010338  2**0
                  CONTENTS
  4 .ARM          00000000  08000330  08000330  00010338  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000330  08000338  00010338  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000330  08000330  00010330  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000334  08000334  00010334  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010338  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00010338  2**0
                  CONTENTS
 10 .bss          0000001c  20000000  20000000  00020000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000001c  2000001c  00020000  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00010338  2**0
                  CONTENTS, READONLY
 13 .debug_info   00000116  00000000  00000000  00010368  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000086  00000000  00000000  0001047e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000048  00000000  00000000  00010508  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000030  00000000  00000000  00010550  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00000f76  00000000  00000000  00010580  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000043e  00000000  00000000  000114f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00003ca0  00000000  00000000  00011934  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  000155d4  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000058  00000000  00000000  00015624  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000000 	.word	0x20000000
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08000318 	.word	0x08000318

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000004 	.word	0x20000004
 80001d0:	08000318 	.word	0x08000318

080001d4 <main>:
#if !defined(__SOFT_FP__) && defined(__ARM_FP)
  #warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
#endif

int main(void)
{
 80001d4:	b480      	push	{r7}
 80001d6:	b087      	sub	sp, #28
 80001d8:	af00      	add	r7, sp, #0
	uint32_t* pRccCfgrReg = (uint32_t*) RCC_CFGR_REG_ADDR;
 80001da:	4b24      	ldr	r3, [pc, #144]	; (800026c <main+0x98>)
 80001dc:	617b      	str	r3, [r7, #20]
	uint32_t* pRccCrReg = (uint32_t*) RCC_CR_ADDR;
 80001de:	4b24      	ldr	r3, [pc, #144]	; (8000270 <main+0x9c>)
 80001e0:	613b      	str	r3, [r7, #16]
	/* individual part for HSE clock */
	//1. Enable the HSE clock using HSEON bit (RCC_CR)
	*pRccCrReg |= (1 << 16);
 80001e2:	693b      	ldr	r3, [r7, #16]
 80001e4:	681b      	ldr	r3, [r3, #0]
 80001e6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80001ea:	693b      	ldr	r3, [r7, #16]
 80001ec:	601a      	str	r2, [r3, #0]

	//2. Wait until HSE clock from the external crystal stabilizes (only if crystal is connected )
	while( !( (*pRccCrReg) & (1 << 17) ) );
 80001ee:	bf00      	nop
 80001f0:	693b      	ldr	r3, [r7, #16]
 80001f2:	681b      	ldr	r3, [r3, #0]
 80001f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80001f8:	2b00      	cmp	r3, #0
 80001fa:	d0f9      	beq.n	80001f0 <main+0x1c>

	//3. Switch the system clock to HSE (RCC_CFGR)
	*pRccCfgrReg |= (1 << 0);
 80001fc:	697b      	ldr	r3, [r7, #20]
 80001fe:	681b      	ldr	r3, [r3, #0]
 8000200:	f043 0201 	orr.w	r2, r3, #1
 8000204:	697b      	ldr	r3, [r7, #20]
 8000206:	601a      	str	r2, [r3, #0]
	*pRccCfgrReg &= ~(1 << 1);
 8000208:	697b      	ldr	r3, [r7, #20]
 800020a:	681b      	ldr	r3, [r3, #0]
 800020c:	f023 0202 	bic.w	r2, r3, #2
 8000210:	697b      	ldr	r3, [r7, #20]
 8000212:	601a      	str	r2, [r3, #0]

	/* same setting as HSI configuration */
	//1. Configure the RCC_CFGR MCO bit fields to select HSE as clock source
	*pRccCfgrReg |= (0b110 << 24);
 8000214:	697b      	ldr	r3, [r7, #20]
 8000216:	681b      	ldr	r3, [r3, #0]
 8000218:	f043 62c0 	orr.w	r2, r3, #100663296	; 0x6000000
 800021c:	697b      	ldr	r3, [r7, #20]
 800021e:	601a      	str	r2, [r3, #0]

	//Configure MCO prescaler (not enable in STM32F3discovery, not support)
	*pRccCfgrReg |= (0b010 << 28);
 8000220:	697b      	ldr	r3, [r7, #20]
 8000222:	681b      	ldr	r3, [r3, #0]
 8000224:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8000228:	697b      	ldr	r3, [r7, #20]
 800022a:	601a      	str	r2, [r3, #0]

	//2. Configure PA8 to AF0 mode to behave as MCO signal

	//a ) Enable the peripheral clock (AHB2) for GPIOA peripheral
	uint32_t* pRccCfgrEnr = (uint32_t*) RCC_AHB_ENR_ADDR;
 800022c:	4b11      	ldr	r3, [pc, #68]	; (8000274 <main+0xa0>)
 800022e:	60fb      	str	r3, [r7, #12]
	*pRccCfgrEnr |= (1 << 17);//Enable GPIOA peripheral clock
 8000230:	68fb      	ldr	r3, [r7, #12]
 8000232:	681b      	ldr	r3, [r3, #0]
 8000234:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000238:	68fb      	ldr	r3, [r7, #12]
 800023a:	601a      	str	r2, [r3, #0]

	//b ) Configure the mode of GPIOA pin 8 as alternate function mode
	uint32_t* pGPIOAModeReg = (uint32_t*) GPIOA_MODER_ADDR;
 800023c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000240:	60bb      	str	r3, [r7, #8]
	*pGPIOAModeReg |= (1 << 17);
 8000242:	68bb      	ldr	r3, [r7, #8]
 8000244:	681b      	ldr	r3, [r3, #0]
 8000246:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800024a:	68bb      	ldr	r3, [r7, #8]
 800024c:	601a      	str	r2, [r3, #0]
	*pGPIOAModeReg &= ~(1 << 16);
 800024e:	68bb      	ldr	r3, [r7, #8]
 8000250:	681b      	ldr	r3, [r3, #0]
 8000252:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8000256:	68bb      	ldr	r3, [r7, #8]
 8000258:	601a      	str	r2, [r3, #0]

	//c ) Configure the alternation function register to set the mode 0 for PA8
	uint32_t* pGPIOAAltFunHighReg = (uint32_t*) GPIOA_AFRH_ADDR;
 800025a:	4b07      	ldr	r3, [pc, #28]	; (8000278 <main+0xa4>)
 800025c:	607b      	str	r3, [r7, #4]
	*pGPIOAAltFunHighReg &= ~(0b1111 << 0);
 800025e:	687b      	ldr	r3, [r7, #4]
 8000260:	681b      	ldr	r3, [r3, #0]
 8000262:	f023 020f 	bic.w	r2, r3, #15
 8000266:	687b      	ldr	r3, [r7, #4]
 8000268:	601a      	str	r2, [r3, #0]

    /* Loop forever */
	for(;;);
 800026a:	e7fe      	b.n	800026a <main+0x96>
 800026c:	40021004 	.word	0x40021004
 8000270:	40021000 	.word	0x40021000
 8000274:	40021014 	.word	0x40021014
 8000278:	48000024 	.word	0x48000024

0800027c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800027c:	480d      	ldr	r0, [pc, #52]	; (80002b4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800027e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000280:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000284:	480c      	ldr	r0, [pc, #48]	; (80002b8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000286:	490d      	ldr	r1, [pc, #52]	; (80002bc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000288:	4a0d      	ldr	r2, [pc, #52]	; (80002c0 <LoopForever+0xe>)
  movs r3, #0
 800028a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800028c:	e002      	b.n	8000294 <LoopCopyDataInit>

0800028e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800028e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000290:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000292:	3304      	adds	r3, #4

08000294 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000294:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000296:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000298:	d3f9      	bcc.n	800028e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800029a:	4a0a      	ldr	r2, [pc, #40]	; (80002c4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800029c:	4c0a      	ldr	r4, [pc, #40]	; (80002c8 <LoopForever+0x16>)
  movs r3, #0
 800029e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002a0:	e001      	b.n	80002a6 <LoopFillZerobss>

080002a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002a4:	3204      	adds	r2, #4

080002a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002a8:	d3fb      	bcc.n	80002a2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80002aa:	f000 f811 	bl	80002d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80002ae:	f7ff ff91 	bl	80001d4 <main>

080002b2 <LoopForever>:

LoopForever:
  b LoopForever
 80002b2:	e7fe      	b.n	80002b2 <LoopForever>
  ldr   r0, =_estack
 80002b4:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 80002b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002bc:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80002c0:	08000338 	.word	0x08000338
  ldr r2, =_sbss
 80002c4:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80002c8:	2000001c 	.word	0x2000001c

080002cc <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80002cc:	e7fe      	b.n	80002cc <ADC1_2_IRQHandler>
	...

080002d0 <__libc_init_array>:
 80002d0:	b570      	push	{r4, r5, r6, lr}
 80002d2:	4d0d      	ldr	r5, [pc, #52]	; (8000308 <__libc_init_array+0x38>)
 80002d4:	4c0d      	ldr	r4, [pc, #52]	; (800030c <__libc_init_array+0x3c>)
 80002d6:	1b64      	subs	r4, r4, r5
 80002d8:	10a4      	asrs	r4, r4, #2
 80002da:	2600      	movs	r6, #0
 80002dc:	42a6      	cmp	r6, r4
 80002de:	d109      	bne.n	80002f4 <__libc_init_array+0x24>
 80002e0:	4d0b      	ldr	r5, [pc, #44]	; (8000310 <__libc_init_array+0x40>)
 80002e2:	4c0c      	ldr	r4, [pc, #48]	; (8000314 <__libc_init_array+0x44>)
 80002e4:	f000 f818 	bl	8000318 <_init>
 80002e8:	1b64      	subs	r4, r4, r5
 80002ea:	10a4      	asrs	r4, r4, #2
 80002ec:	2600      	movs	r6, #0
 80002ee:	42a6      	cmp	r6, r4
 80002f0:	d105      	bne.n	80002fe <__libc_init_array+0x2e>
 80002f2:	bd70      	pop	{r4, r5, r6, pc}
 80002f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80002f8:	4798      	blx	r3
 80002fa:	3601      	adds	r6, #1
 80002fc:	e7ee      	b.n	80002dc <__libc_init_array+0xc>
 80002fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8000302:	4798      	blx	r3
 8000304:	3601      	adds	r6, #1
 8000306:	e7f2      	b.n	80002ee <__libc_init_array+0x1e>
 8000308:	08000330 	.word	0x08000330
 800030c:	08000330 	.word	0x08000330
 8000310:	08000330 	.word	0x08000330
 8000314:	08000334 	.word	0x08000334

08000318 <_init>:
 8000318:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800031a:	bf00      	nop
 800031c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800031e:	bc08      	pop	{r3}
 8000320:	469e      	mov	lr, r3
 8000322:	4770      	bx	lr

08000324 <_fini>:
 8000324:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000326:	bf00      	nop
 8000328:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800032a:	bc08      	pop	{r3}
 800032c:	469e      	mov	lr, r3
 800032e:	4770      	bx	lr
