
<html><head><title>Ports Supported at Verilog-Verilog Partition Boundary</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="pverma" />
<meta name="CreateDate" content="2023-10-01" />
<meta name="CreateTime" content="1696223218" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes multi-snapshot incremental elaboration." />
<meta name="DocTitle" content="Multi-Snapshot Incremental Elaboration" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Ports Supported at Verilog-Verilog Partition Boundary" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="MSIE,MSIE,MSIE," />
<meta name="prod_subfeature" content="Design Partitioning,Design Partitioning,Partition boundary," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="IncElab" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-10-01" />
<meta name="ModifiedTime" content="1696223218" />
<meta name="NextFile" content="Ports_Supported_for_VHDL-VHDL_Partition.html" />
<meta name="Group" content="Verilog Simulation, VHDL Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="Ports_at_the_Partition_Boundary.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="23.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Multi-Snapshot Incremental Elaboration -- Ports Supported at Verilog-Verilog Partition Boundary" />
<meta name="Version" content="23.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="IncElab2309" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.20.007" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="IncElabTOC.html">Contents</a></li><li><a class="prev" href="Ports_at_the_Partition_Boundary.html" title="Ports_at_the_Partition_Boundary">Ports_at_the_Partition_Boundar ...</a></li><li style="float: right;"><a class="viewPrint" href="IncElab.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Ports_Supported_for_VHDL-VHDL_Partition.html" title="Ports_Supported_for_VHDL-VHDL_Partition">Ports_Supported_for_VHDL-VHDL_ ...</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Multi-Snapshot Incremental Elaboration<br />Product Version 23.09, September 2023</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>Ports Supported at Verilog-Verilog Partition Boundary</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p>If the partition boundary is Verilog-Verilog, the following apply:</p>
<ul><li>
<p><strong>Port Type:</strong><span style=""><br /></span></p>
<div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 91.1236%;"><colgroup><col style="width: 56.2963%;" /><col style="width: 43.6543%;" /></colgroup><tbody><tr><th class="confluenceTh">Supported Scenarios</th><th class="confluenceTh">Unsupported Scenarios</th></tr>
<tr><td class="confluenceTd">Nets and variables of type wire/reg</td>
<td class="confluenceTd">real</td>
</tr>
<tr><td class="confluenceTd">Interface Ports</td>
<td class="confluenceTd">Multi-dimensional unpacked array port expressions</td>
</tr>
<tr><td class="confluenceTd"><span style=""><code>PART_SELECT</code>&#160;and&#160;<code>BIT_SELECT</code>&#160;expressions on formal ports for all existing supported datatypes in Incremental instantiates primary flow</span></td>
<td class="confluenceTd"><span>Complex expression on actual ports</span></td>
</tr>
<tr><td class="confluenceTd" colspan="1"><span style="">Concatenation expression on actual ports</span></td>
<td class="confluenceTd" colspan="1"><span>The elaborator generates a&#160;</span><code>DSSUFL</code><span>&#160;error if unsupported port connection types are used.</span></td>
</tr>
<tr><td class="confluenceTd" colspan="1"><span style="">Concatenation expression on formal ports when net/wire/tri types are used for port connection in IIP (<span>incremental-instantiates-primary)</span>/PIP (<span>primary-instantiates-primary) </span>and PII (primary-instantiates-incremental) scenarios. The support for reg/var/logic type in IIP mode is available in both single-step and multi-step runs. </span></td>
<td class="confluenceTd" colspan="1">
<p><span style="">The support for reg/var/logic type in PIP/PII mode is limited to single-step xrun only.</span></p>
</td>
</tr>
</tbody></table></div>
</li><li>
<p><strong><strong>Port Map:</strong></strong></p>
<div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /></colgroup><tbody><tr><th class="confluenceTh"><span>Supported Scenarios</span></th><th class="confluenceTh"><span>Unsupported Scenarios</span></th></tr>
<tr><td class="confluenceTd">Simple names, part-selects, bit-selects, constants, open ports, and unconnected ports</td>
<td class="confluenceTd">A one-dimensional array (memory)</td>
</tr>
<tr><td class="confluenceTd">Named mapping and positional mapping</td>
<td class="confluenceTd">Nets with wire delays cannot be used in a port map at the partition boundary. <br />The elaborator generates an&#160;<code>INCDNS</code>&#160;error if delays are specified.</td>
</tr>
<tr><td class="confluenceTd" colspan="1"><div class="content-wrapper">
<p>Dot-star (&quot;<strong>.*</strong>) wildcard expression in PIP (primary-instantiates-primary) and PII (primary-instantiates-incremental) scenarios</p>
<div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body">
<p>The support of .* is not available in multi-step flow.</p>
</div>
</div>
</div>
</td>
<td class="confluenceTd" colspan="1"><br /></td>
</tr>
</tbody></table></div>
</li></ul>
<p><br /></p>
<div class="pbi_avoid">
<p><strong>Tran Network Restrictions</strong><br />If a boundary port is part of a tran network in more than one partition, then that boundary port must be declared with the same wire type in all partitions.</p>
</div>

                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="Ports_at_the_Partition_Boundary.html" id="prev" title="Ports_at_the_Partition_Boundary">Ports_at_the_Partition_Boundar ...</a></em></b><b><em><a href="Ports_Supported_for_VHDL-VHDL_Partition.html" id="nex" title="Ports_Supported_for_VHDL-VHDL_Partition">Ports_Supported_for_VHDL-VHDL_ ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>