vendor_name = ModelSim
source_file = 1, E:/Teamproject/digital_clock.v
source_file = 1, E:/Teamproject/switch.v
source_file = 1, E:/Teamproject/out_data.v
source_file = 1, E:/Teamproject/debouncer_clk.v
source_file = 1, E:/Teamproject/clk_div.v
source_file = 1, E:/Teamproject/d_ff.v
source_file = 1, E:/Teamproject/en_clk.v
source_file = 1, E:/Teamproject/watch_time.v
source_file = 1, E:/Teamproject/mode_watch.v
source_file = 1, E:/Teamproject/place_2value.v
source_file = 1, E:/Teamproject/place_3value.v
source_file = 1, E:/Teamproject/mode_watch_set.v
source_file = 1, E:/Teamproject/mode_uart_tx_alarm.v
source_file = 1, E:/Teamproject/mode_uart.v
source_file = 1, E:/Teamproject/en_clk_lcd.v
source_file = 1, E:/Teamproject/lcd_driver.v
source_file = 1, E:/Teamproject/en_txsig.v
source_file = 1, E:/Teamproject/bcd_counter.v
source_file = 1, E:/Teamproject/bcd2ascii.v
source_file = 1, E:/Teamproject/uart_tx.v
source_file = 1, E:/Teamproject/uart_rx.v
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, E:/Teamproject/db/lpm_divide_2bm.tdf
source_file = 1, E:/Teamproject/db/sign_div_unsign_nlh.tdf
source_file = 1, E:/Teamproject/db/alt_u_div_27f.tdf
source_file = 1, E:/Teamproject/db/add_sub_7pc.tdf
source_file = 1, E:/Teamproject/db/add_sub_8pc.tdf
source_file = 1, E:/Teamproject/db/lpm_divide_6bm.tdf
source_file = 1, E:/Teamproject/db/sign_div_unsign_rlh.tdf
source_file = 1, E:/Teamproject/db/alt_u_div_a7f.tdf
source_file = 1, E:/Teamproject/db/lpm_divide_8bm.tdf
source_file = 1, E:/Teamproject/db/sign_div_unsign_tlh.tdf
source_file = 1, E:/Teamproject/db/alt_u_div_e7f.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, E:/Teamproject/db/mult_aft.tdf
source_file = 1, E:/Teamproject/db/lpm_divide_5jm.tdf
source_file = 1, E:/Teamproject/db/sign_div_unsign_ulh.tdf
source_file = 1, E:/Teamproject/db/alt_u_div_f7f.tdf
source_file = 1, E:/Teamproject/db/lpm_divide_3jm.tdf
source_file = 1, E:/Teamproject/db/sign_div_unsign_slh.tdf
source_file = 1, E:/Teamproject/db/alt_u_div_b7f.tdf
design_name = Digital_clock
instance = comp, \lcd_rs~output , lcd_rs~output, Digital_clock, 1
instance = comp, \lcd_rw~output , lcd_rw~output, Digital_clock, 1
instance = comp, \lcd_e~output , lcd_e~output, Digital_clock, 1
instance = comp, \lcd_data[0]~output , lcd_data[0]~output, Digital_clock, 1
instance = comp, \lcd_data[1]~output , lcd_data[1]~output, Digital_clock, 1
instance = comp, \lcd_data[2]~output , lcd_data[2]~output, Digital_clock, 1
instance = comp, \lcd_data[3]~output , lcd_data[3]~output, Digital_clock, 1
instance = comp, \lcd_data[4]~output , lcd_data[4]~output, Digital_clock, 1
instance = comp, \lcd_data[5]~output , lcd_data[5]~output, Digital_clock, 1
instance = comp, \lcd_data[6]~output , lcd_data[6]~output, Digital_clock, 1
instance = comp, \lcd_data[7]~output , lcd_data[7]~output, Digital_clock, 1
instance = comp, \tx_serial~output , tx_serial~output, Digital_clock, 1
instance = comp, \tx_busy~output , tx_busy~output, Digital_clock, 1
instance = comp, \clk~input , clk~input, Digital_clock, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, Digital_clock, 1
instance = comp, \DRV|index_char[0]~5 , DRV|index_char[0]~5, Digital_clock, 1
instance = comp, \rst~input , rst~input, Digital_clock, 1
instance = comp, \rst~inputclkctrl , rst~inputclkctrl, Digital_clock, 1
instance = comp, \LCLK|Add0~0 , LCLK|Add0~0, Digital_clock, 1
instance = comp, \LCLK|cnt_en[0] , LCLK|cnt_en[0], Digital_clock, 1
instance = comp, \LCLK|Add0~2 , LCLK|Add0~2, Digital_clock, 1
instance = comp, \LCLK|cnt_en[1] , LCLK|cnt_en[1], Digital_clock, 1
instance = comp, \LCLK|Add0~4 , LCLK|Add0~4, Digital_clock, 1
instance = comp, \LCLK|cnt_en[2] , LCLK|cnt_en[2], Digital_clock, 1
instance = comp, \LCLK|Add0~6 , LCLK|Add0~6, Digital_clock, 1
instance = comp, \LCLK|cnt_en[3] , LCLK|cnt_en[3], Digital_clock, 1
instance = comp, \LCLK|Add0~8 , LCLK|Add0~8, Digital_clock, 1
instance = comp, \LCLK|cnt_en[4] , LCLK|cnt_en[4], Digital_clock, 1
instance = comp, \LCLK|Add0~10 , LCLK|Add0~10, Digital_clock, 1
instance = comp, \LCLK|cnt_en~1 , LCLK|cnt_en~1, Digital_clock, 1
instance = comp, \LCLK|cnt_en[5] , LCLK|cnt_en[5], Digital_clock, 1
instance = comp, \LCLK|Add0~12 , LCLK|Add0~12, Digital_clock, 1
instance = comp, \LCLK|cnt_en[6] , LCLK|cnt_en[6], Digital_clock, 1
instance = comp, \LCLK|Add0~14 , LCLK|Add0~14, Digital_clock, 1
instance = comp, \LCLK|cnt_en~0 , LCLK|cnt_en~0, Digital_clock, 1
instance = comp, \LCLK|cnt_en[7] , LCLK|cnt_en[7], Digital_clock, 1
instance = comp, \LCLK|Add0~16 , LCLK|Add0~16, Digital_clock, 1
instance = comp, \LCLK|cnt_en[8] , LCLK|cnt_en[8], Digital_clock, 1
instance = comp, \LCLK|Add0~18 , LCLK|Add0~18, Digital_clock, 1
instance = comp, \LCLK|cnt_en~5 , LCLK|cnt_en~5, Digital_clock, 1
instance = comp, \LCLK|cnt_en[9] , LCLK|cnt_en[9], Digital_clock, 1
instance = comp, \LCLK|Add0~20 , LCLK|Add0~20, Digital_clock, 1
instance = comp, \LCLK|cnt_en~4 , LCLK|cnt_en~4, Digital_clock, 1
instance = comp, \LCLK|cnt_en[10] , LCLK|cnt_en[10], Digital_clock, 1
instance = comp, \LCLK|Add0~22 , LCLK|Add0~22, Digital_clock, 1
instance = comp, \LCLK|cnt_en[11] , LCLK|cnt_en[11], Digital_clock, 1
instance = comp, \LCLK|Add0~24 , LCLK|Add0~24, Digital_clock, 1
instance = comp, \LCLK|cnt_en[12] , LCLK|cnt_en[12], Digital_clock, 1
instance = comp, \LCLK|Add0~26 , LCLK|Add0~26, Digital_clock, 1
instance = comp, \LCLK|cnt_en[13] , LCLK|cnt_en[13], Digital_clock, 1
instance = comp, \LCLK|Add0~28 , LCLK|Add0~28, Digital_clock, 1
instance = comp, \LCLK|cnt_en[14] , LCLK|cnt_en[14], Digital_clock, 1
instance = comp, \LCLK|Add0~30 , LCLK|Add0~30, Digital_clock, 1
instance = comp, \LCLK|cnt_en~3 , LCLK|cnt_en~3, Digital_clock, 1
instance = comp, \LCLK|cnt_en[15] , LCLK|cnt_en[15], Digital_clock, 1
instance = comp, \LCLK|Add0~32 , LCLK|Add0~32, Digital_clock, 1
instance = comp, \LCLK|cnt_en~2 , LCLK|cnt_en~2, Digital_clock, 1
instance = comp, \LCLK|cnt_en[16] , LCLK|cnt_en[16], Digital_clock, 1
instance = comp, \LCLK|Equal0~3 , LCLK|Equal0~3, Digital_clock, 1
instance = comp, \LCLK|Equal0~0 , LCLK|Equal0~0, Digital_clock, 1
instance = comp, \LCLK|Equal0~4 , LCLK|Equal0~4, Digital_clock, 1
instance = comp, \LCLK|Equal0~1 , LCLK|Equal0~1, Digital_clock, 1
instance = comp, \LCLK|Equal0~2 , LCLK|Equal0~2, Digital_clock, 1
instance = comp, \LCLK|Equal0~5 , LCLK|Equal0~5, Digital_clock, 1
instance = comp, \LCLK|en_clk , LCLK|en_clk, Digital_clock, 1
instance = comp, \DRV|always4~0 , DRV|always4~0, Digital_clock, 1
instance = comp, \DRV|index_char[0] , DRV|index_char[0], Digital_clock, 1
instance = comp, \DRV|index_char[1]~7 , DRV|index_char[1]~7, Digital_clock, 1
instance = comp, \DRV|index_char[1] , DRV|index_char[1], Digital_clock, 1
instance = comp, \DRV|index_char[2]~9 , DRV|index_char[2]~9, Digital_clock, 1
instance = comp, \DRV|index_char[2] , DRV|index_char[2], Digital_clock, 1
instance = comp, \DRV|index_char[3]~11 , DRV|index_char[3]~11, Digital_clock, 1
instance = comp, \DRV|index_char[3] , DRV|index_char[3], Digital_clock, 1
instance = comp, \DRV|Equal0~1 , DRV|Equal0~1, Digital_clock, 1
instance = comp, \DRV|index_char[4]~13 , DRV|index_char[4]~13, Digital_clock, 1
instance = comp, \DRV|index_char[4] , DRV|index_char[4], Digital_clock, 1
instance = comp, \DRV|next_state.LINE2~0 , DRV|next_state.LINE2~0, Digital_clock, 1
instance = comp, \DRV|state.LINE2 , DRV|state.LINE2, Digital_clock, 1
instance = comp, \DRV|next_state.RETURN_HOME~0 , DRV|next_state.RETURN_HOME~0, Digital_clock, 1
instance = comp, \DRV|state.RETURN_HOME , DRV|state.RETURN_HOME, Digital_clock, 1
instance = comp, \DRV|cnt_init[0]~22 , DRV|cnt_init[0]~22, Digital_clock, 1
instance = comp, \DRV|cnt_init[0] , DRV|cnt_init[0], Digital_clock, 1
instance = comp, \DRV|cnt_init[1]~24 , DRV|cnt_init[1]~24, Digital_clock, 1
instance = comp, \DRV|cnt_init[1] , DRV|cnt_init[1], Digital_clock, 1
instance = comp, \DRV|cnt_init[2]~26 , DRV|cnt_init[2]~26, Digital_clock, 1
instance = comp, \DRV|cnt_init[2] , DRV|cnt_init[2], Digital_clock, 1
instance = comp, \DRV|cnt_init[3]~28 , DRV|cnt_init[3]~28, Digital_clock, 1
instance = comp, \DRV|cnt_init[3] , DRV|cnt_init[3], Digital_clock, 1
instance = comp, \DRV|cnt_init[4]~30 , DRV|cnt_init[4]~30, Digital_clock, 1
instance = comp, \DRV|cnt_init[4] , DRV|cnt_init[4], Digital_clock, 1
instance = comp, \DRV|cnt_init[5]~32 , DRV|cnt_init[5]~32, Digital_clock, 1
instance = comp, \~GND , ~GND, Digital_clock, 1
instance = comp, \DRV|cnt_init[5] , DRV|cnt_init[5], Digital_clock, 1
instance = comp, \DRV|cnt_init[6]~34 , DRV|cnt_init[6]~34, Digital_clock, 1
instance = comp, \DRV|cnt_init[6] , DRV|cnt_init[6], Digital_clock, 1
instance = comp, \DRV|cnt_init[7]~36 , DRV|cnt_init[7]~36, Digital_clock, 1
instance = comp, \DRV|cnt_init[7] , DRV|cnt_init[7], Digital_clock, 1
instance = comp, \DRV|cnt_init[8]~38 , DRV|cnt_init[8]~38, Digital_clock, 1
instance = comp, \DRV|cnt_init[8] , DRV|cnt_init[8], Digital_clock, 1
instance = comp, \DRV|cnt_init[9]~40 , DRV|cnt_init[9]~40, Digital_clock, 1
instance = comp, \DRV|cnt_init[9] , DRV|cnt_init[9], Digital_clock, 1
instance = comp, \DRV|cnt_init[10]~42 , DRV|cnt_init[10]~42, Digital_clock, 1
instance = comp, \DRV|cnt_init[10] , DRV|cnt_init[10], Digital_clock, 1
instance = comp, \DRV|cnt_init[11]~44 , DRV|cnt_init[11]~44, Digital_clock, 1
instance = comp, \DRV|cnt_init[11] , DRV|cnt_init[11], Digital_clock, 1
instance = comp, \DRV|cnt_init[12]~46 , DRV|cnt_init[12]~46, Digital_clock, 1
instance = comp, \DRV|cnt_init[12] , DRV|cnt_init[12], Digital_clock, 1
instance = comp, \DRV|cnt_init[13]~48 , DRV|cnt_init[13]~48, Digital_clock, 1
instance = comp, \DRV|cnt_init[13] , DRV|cnt_init[13], Digital_clock, 1
instance = comp, \DRV|cnt_init[14]~50 , DRV|cnt_init[14]~50, Digital_clock, 1
instance = comp, \DRV|cnt_init[14] , DRV|cnt_init[14], Digital_clock, 1
instance = comp, \DRV|cnt_init[15]~52 , DRV|cnt_init[15]~52, Digital_clock, 1
instance = comp, \DRV|cnt_init[15] , DRV|cnt_init[15], Digital_clock, 1
instance = comp, \DRV|cnt_init[16]~54 , DRV|cnt_init[16]~54, Digital_clock, 1
instance = comp, \DRV|cnt_init[16] , DRV|cnt_init[16], Digital_clock, 1
instance = comp, \DRV|cnt_init[17]~56 , DRV|cnt_init[17]~56, Digital_clock, 1
instance = comp, \DRV|cnt_init[17] , DRV|cnt_init[17], Digital_clock, 1
instance = comp, \DRV|cnt_init[18]~58 , DRV|cnt_init[18]~58, Digital_clock, 1
instance = comp, \DRV|cnt_init[18] , DRV|cnt_init[18], Digital_clock, 1
instance = comp, \DRV|cnt_init[19]~60 , DRV|cnt_init[19]~60, Digital_clock, 1
instance = comp, \DRV|cnt_init[19] , DRV|cnt_init[19], Digital_clock, 1
instance = comp, \DRV|cnt_init[20]~62 , DRV|cnt_init[20]~62, Digital_clock, 1
instance = comp, \DRV|cnt_init[20] , DRV|cnt_init[20], Digital_clock, 1
instance = comp, \DRV|cnt_init[21]~64 , DRV|cnt_init[21]~64, Digital_clock, 1
instance = comp, \DRV|cnt_init[21] , DRV|cnt_init[21], Digital_clock, 1
instance = comp, \DRV|LessThan0~0 , DRV|LessThan0~0, Digital_clock, 1
instance = comp, \DRV|LessThan0~1 , DRV|LessThan0~1, Digital_clock, 1
instance = comp, \DRV|LessThan0~2 , DRV|LessThan0~2, Digital_clock, 1
instance = comp, \DRV|LessThan0~3 , DRV|LessThan0~3, Digital_clock, 1
instance = comp, \DRV|LessThan0~4 , DRV|LessThan0~4, Digital_clock, 1
instance = comp, \DRV|LessThan0~5 , DRV|LessThan0~5, Digital_clock, 1
instance = comp, \DRV|LessThan0~6 , DRV|LessThan0~6, Digital_clock, 1
instance = comp, \DRV|state.IDLE~0 , DRV|state.IDLE~0, Digital_clock, 1
instance = comp, \DRV|state.IDLE , DRV|state.IDLE, Digital_clock, 1
instance = comp, \DRV|state~25 , DRV|state~25, Digital_clock, 1
instance = comp, \DRV|state.FUNC_SET , DRV|state.FUNC_SET, Digital_clock, 1
instance = comp, \DRV|state.DISP_OFF , DRV|state.DISP_OFF, Digital_clock, 1
instance = comp, \DRV|state.DISP_CLEAR , DRV|state.DISP_CLEAR, Digital_clock, 1
instance = comp, \DRV|state.DISP_ON , DRV|state.DISP_ON, Digital_clock, 1
instance = comp, \DRV|state.MODE_SET , DRV|state.MODE_SET, Digital_clock, 1
instance = comp, \DRV|Selector0~0 , DRV|Selector0~0, Digital_clock, 1
instance = comp, \DRV|Selector0~1 , DRV|Selector0~1, Digital_clock, 1
instance = comp, \DRV|state.PRINT_STRING , DRV|state.PRINT_STRING, Digital_clock, 1
instance = comp, \DRV|lcd_rs~feeder , DRV|lcd_rs~feeder, Digital_clock, 1
instance = comp, \DRV|lcd_rs , DRV|lcd_rs, Digital_clock, 1
instance = comp, \DRV|dly_en_clk~feeder , DRV|dly_en_clk~feeder, Digital_clock, 1
instance = comp, \DRV|dly_en_clk , DRV|dly_en_clk, Digital_clock, 1
instance = comp, \DRV|cnt_en_clk[0]~10 , DRV|cnt_en_clk[0]~10, Digital_clock, 1
instance = comp, \DRV|cnt_en_clk[9]~12 , DRV|cnt_en_clk[9]~12, Digital_clock, 1
instance = comp, \DRV|cnt_en_clk[0] , DRV|cnt_en_clk[0], Digital_clock, 1
instance = comp, \DRV|cnt_en_clk[1]~13 , DRV|cnt_en_clk[1]~13, Digital_clock, 1
instance = comp, \DRV|cnt_en_clk[1] , DRV|cnt_en_clk[1], Digital_clock, 1
instance = comp, \DRV|cnt_en_clk[2]~15 , DRV|cnt_en_clk[2]~15, Digital_clock, 1
instance = comp, \DRV|cnt_en_clk[2] , DRV|cnt_en_clk[2], Digital_clock, 1
instance = comp, \DRV|cnt_en_clk[3]~17 , DRV|cnt_en_clk[3]~17, Digital_clock, 1
instance = comp, \DRV|cnt_en_clk[3] , DRV|cnt_en_clk[3], Digital_clock, 1
instance = comp, \DRV|WideAnd0~0 , DRV|WideAnd0~0, Digital_clock, 1
instance = comp, \DRV|cnt_en_clk[4]~19 , DRV|cnt_en_clk[4]~19, Digital_clock, 1
instance = comp, \DRV|cnt_en_clk[4] , DRV|cnt_en_clk[4], Digital_clock, 1
instance = comp, \DRV|cnt_en_clk[5]~21 , DRV|cnt_en_clk[5]~21, Digital_clock, 1
instance = comp, \DRV|cnt_en_clk[5] , DRV|cnt_en_clk[5], Digital_clock, 1
instance = comp, \DRV|cnt_en_clk[6]~23 , DRV|cnt_en_clk[6]~23, Digital_clock, 1
instance = comp, \DRV|cnt_en_clk[6] , DRV|cnt_en_clk[6], Digital_clock, 1
instance = comp, \DRV|cnt_en_clk[7]~25 , DRV|cnt_en_clk[7]~25, Digital_clock, 1
instance = comp, \DRV|cnt_en_clk[7] , DRV|cnt_en_clk[7], Digital_clock, 1
instance = comp, \DRV|cnt_en_clk[8]~27 , DRV|cnt_en_clk[8]~27, Digital_clock, 1
instance = comp, \DRV|cnt_en_clk[8] , DRV|cnt_en_clk[8], Digital_clock, 1
instance = comp, \DRV|cnt_en_clk[9]~29 , DRV|cnt_en_clk[9]~29, Digital_clock, 1
instance = comp, \DRV|cnt_en_clk[9] , DRV|cnt_en_clk[9], Digital_clock, 1
instance = comp, \DRV|WideAnd0~1 , DRV|WideAnd0~1, Digital_clock, 1
instance = comp, \DRV|WideAnd0~2 , DRV|WideAnd0~2, Digital_clock, 1
instance = comp, \DRV|lcd_e~0 , DRV|lcd_e~0, Digital_clock, 1
instance = comp, \DRV|lcd_e , DRV|lcd_e, Digital_clock, 1
instance = comp, \MODE1|Mux5~13 , MODE1|Mux5~13, Digital_clock, 1
instance = comp, \U0|Add0~1 , U0|Add0~1, Digital_clock, 1
instance = comp, \U0|Add0~3 , U0|Add0~3, Digital_clock, 1
instance = comp, \U0|Add0~5 , U0|Add0~5, Digital_clock, 1
instance = comp, \U0|Add0~7 , U0|Add0~7, Digital_clock, 1
instance = comp, \U0|Add0~8 , U0|Add0~8, Digital_clock, 1
instance = comp, \U0|cnt_en_1hz[5] , U0|cnt_en_1hz[5], Digital_clock, 1
instance = comp, \U0|Add0~10 , U0|Add0~10, Digital_clock, 1
instance = comp, \U0|cnt_en_1hz[6] , U0|cnt_en_1hz[6], Digital_clock, 1
instance = comp, \U0|Add0~12 , U0|Add0~12, Digital_clock, 1
instance = comp, \U0|cnt_en_1hz~11 , U0|cnt_en_1hz~11, Digital_clock, 1
instance = comp, \U0|cnt_en_1hz[7] , U0|cnt_en_1hz[7], Digital_clock, 1
instance = comp, \U0|Add0~14 , U0|Add0~14, Digital_clock, 1
instance = comp, \U0|cnt_en_1hz[8] , U0|cnt_en_1hz[8], Digital_clock, 1
instance = comp, \U0|Add0~16 , U0|Add0~16, Digital_clock, 1
instance = comp, \U0|cnt_en_1hz[9] , U0|cnt_en_1hz[9], Digital_clock, 1
instance = comp, \U0|Add0~18 , U0|Add0~18, Digital_clock, 1
instance = comp, \U0|cnt_en_1hz[10] , U0|cnt_en_1hz[10], Digital_clock, 1
instance = comp, \U0|Add0~20 , U0|Add0~20, Digital_clock, 1
instance = comp, \U0|cnt_en_1hz[11] , U0|cnt_en_1hz[11], Digital_clock, 1
instance = comp, \U0|Add0~22 , U0|Add0~22, Digital_clock, 1
instance = comp, \U0|cnt_en_1hz~10 , U0|cnt_en_1hz~10, Digital_clock, 1
instance = comp, \U0|cnt_en_1hz[12] , U0|cnt_en_1hz[12], Digital_clock, 1
instance = comp, \U0|Add0~24 , U0|Add0~24, Digital_clock, 1
instance = comp, \U0|cnt_en_1hz~9 , U0|cnt_en_1hz~9, Digital_clock, 1
instance = comp, \U0|cnt_en_1hz[13] , U0|cnt_en_1hz[13], Digital_clock, 1
instance = comp, \U0|Add0~26 , U0|Add0~26, Digital_clock, 1
instance = comp, \U0|cnt_en_1hz~8 , U0|cnt_en_1hz~8, Digital_clock, 1
instance = comp, \U0|cnt_en_1hz[14] , U0|cnt_en_1hz[14], Digital_clock, 1
instance = comp, \U0|Add0~28 , U0|Add0~28, Digital_clock, 1
instance = comp, \U0|cnt_en_1hz~7 , U0|cnt_en_1hz~7, Digital_clock, 1
instance = comp, \U0|cnt_en_1hz[15] , U0|cnt_en_1hz[15], Digital_clock, 1
instance = comp, \U0|Add0~30 , U0|Add0~30, Digital_clock, 1
instance = comp, \U0|cnt_en_1hz[16] , U0|cnt_en_1hz[16], Digital_clock, 1
instance = comp, \U0|Add0~32 , U0|Add0~32, Digital_clock, 1
instance = comp, \U0|cnt_en_1hz~6 , U0|cnt_en_1hz~6, Digital_clock, 1
instance = comp, \U0|cnt_en_1hz[17] , U0|cnt_en_1hz[17], Digital_clock, 1
instance = comp, \U0|Add0~34 , U0|Add0~34, Digital_clock, 1
instance = comp, \U0|cnt_en_1hz[18] , U0|cnt_en_1hz[18], Digital_clock, 1
instance = comp, \U0|Add0~36 , U0|Add0~36, Digital_clock, 1
instance = comp, \U0|cnt_en_1hz~5 , U0|cnt_en_1hz~5, Digital_clock, 1
instance = comp, \U0|cnt_en_1hz[19] , U0|cnt_en_1hz[19], Digital_clock, 1
instance = comp, \U0|Add0~38 , U0|Add0~38, Digital_clock, 1
instance = comp, \U0|cnt_en_1hz~4 , U0|cnt_en_1hz~4, Digital_clock, 1
instance = comp, \U0|cnt_en_1hz[20] , U0|cnt_en_1hz[20], Digital_clock, 1
instance = comp, \U0|Add0~40 , U0|Add0~40, Digital_clock, 1
instance = comp, \U0|cnt_en_1hz~3 , U0|cnt_en_1hz~3, Digital_clock, 1
instance = comp, \U0|cnt_en_1hz[21] , U0|cnt_en_1hz[21], Digital_clock, 1
instance = comp, \U0|Equal0~1 , U0|Equal0~1, Digital_clock, 1
instance = comp, \U0|Add0~42 , U0|Add0~42, Digital_clock, 1
instance = comp, \U0|cnt_en_1hz~2 , U0|cnt_en_1hz~2, Digital_clock, 1
instance = comp, \U0|cnt_en_1hz[22] , U0|cnt_en_1hz[22], Digital_clock, 1
instance = comp, \U0|Add0~44 , U0|Add0~44, Digital_clock, 1
instance = comp, \U0|cnt_en_1hz~1 , U0|cnt_en_1hz~1, Digital_clock, 1
instance = comp, \U0|cnt_en_1hz[23] , U0|cnt_en_1hz[23], Digital_clock, 1
instance = comp, \U0|Add0~46 , U0|Add0~46, Digital_clock, 1
instance = comp, \U0|cnt_en_1hz[24] , U0|cnt_en_1hz[24], Digital_clock, 1
instance = comp, \U0|Add0~48 , U0|Add0~48, Digital_clock, 1
instance = comp, \U0|cnt_en_1hz~0 , U0|cnt_en_1hz~0, Digital_clock, 1
instance = comp, \U0|cnt_en_1hz[25] , U0|cnt_en_1hz[25], Digital_clock, 1
instance = comp, \U0|Equal0~0 , U0|Equal0~0, Digital_clock, 1
instance = comp, \U0|Equal0~4 , U0|Equal0~4, Digital_clock, 1
instance = comp, \U0|Equal0~3 , U0|Equal0~3, Digital_clock, 1
instance = comp, \U0|Equal0~2 , U0|Equal0~2, Digital_clock, 1
instance = comp, \U0|Equal0~5 , U0|Equal0~5, Digital_clock, 1
instance = comp, \U0|Equal0~6 , U0|Equal0~6, Digital_clock, 1
instance = comp, \U0|en_1hz~feeder , U0|en_1hz~feeder, Digital_clock, 1
instance = comp, \U0|en_1hz , U0|en_1hz, Digital_clock, 1
instance = comp, \MODE3|blink~0 , MODE3|blink~0, Digital_clock, 1
instance = comp, \MODE3|blink , MODE3|blink, Digital_clock, 1
instance = comp, \MODE1|month_set[0]~10 , MODE1|month_set[0]~10, Digital_clock, 1
instance = comp, \TIME|Add13~0 , TIME|Add13~0, Digital_clock, 1
instance = comp, \sw2|U0|myclk~0 , sw2|U0|myclk~0, Digital_clock, 1
instance = comp, \sw2|U0|myclk~feeder , sw2|U0|myclk~feeder, Digital_clock, 1
instance = comp, \sw0|U0|Add0~1 , sw0|U0|Add0~1, Digital_clock, 1
instance = comp, \sw0|U0|Add0~3 , sw0|U0|Add0~3, Digital_clock, 1
instance = comp, \sw0|U0|Add0~5 , sw0|U0|Add0~5, Digital_clock, 1
instance = comp, \sw0|U0|Add0~7 , sw0|U0|Add0~7, Digital_clock, 1
instance = comp, \sw0|U0|Add0~8 , sw0|U0|Add0~8, Digital_clock, 1
instance = comp, \sw0|U0|cnt_myclk~7 , sw0|U0|cnt_myclk~7, Digital_clock, 1
instance = comp, \sw0|U0|cnt_myclk[5] , sw0|U0|cnt_myclk[5], Digital_clock, 1
instance = comp, \sw0|U0|Add0~10 , sw0|U0|Add0~10, Digital_clock, 1
instance = comp, \sw0|U0|cnt_myclk[6] , sw0|U0|cnt_myclk[6], Digital_clock, 1
instance = comp, \sw0|U0|Add0~12 , sw0|U0|Add0~12, Digital_clock, 1
instance = comp, \sw0|U0|cnt_myclk~6 , sw0|U0|cnt_myclk~6, Digital_clock, 1
instance = comp, \sw0|U0|cnt_myclk[7] , sw0|U0|cnt_myclk[7], Digital_clock, 1
instance = comp, \sw0|U0|Add0~14 , sw0|U0|Add0~14, Digital_clock, 1
instance = comp, \sw0|U0|cnt_myclk~5 , sw0|U0|cnt_myclk~5, Digital_clock, 1
instance = comp, \sw0|U0|cnt_myclk[8] , sw0|U0|cnt_myclk[8], Digital_clock, 1
instance = comp, \sw0|U0|Add0~16 , sw0|U0|Add0~16, Digital_clock, 1
instance = comp, \sw0|U0|cnt_myclk[9] , sw0|U0|cnt_myclk[9], Digital_clock, 1
instance = comp, \sw0|U0|Add0~18 , sw0|U0|Add0~18, Digital_clock, 1
instance = comp, \sw0|U0|cnt_myclk~4 , sw0|U0|cnt_myclk~4, Digital_clock, 1
instance = comp, \sw0|U0|cnt_myclk[10] , sw0|U0|cnt_myclk[10], Digital_clock, 1
instance = comp, \sw0|U0|Add0~20 , sw0|U0|Add0~20, Digital_clock, 1
instance = comp, \sw0|U0|cnt_myclk[11] , sw0|U0|cnt_myclk[11], Digital_clock, 1
instance = comp, \sw0|U0|Add0~22 , sw0|U0|Add0~22, Digital_clock, 1
instance = comp, \sw0|U0|cnt_myclk[12] , sw0|U0|cnt_myclk[12], Digital_clock, 1
instance = comp, \sw0|U0|Add0~24 , sw0|U0|Add0~24, Digital_clock, 1
instance = comp, \sw0|U0|cnt_myclk~3 , sw0|U0|cnt_myclk~3, Digital_clock, 1
instance = comp, \sw0|U0|cnt_myclk[13] , sw0|U0|cnt_myclk[13], Digital_clock, 1
instance = comp, \sw0|U0|Equal0~3 , sw0|U0|Equal0~3, Digital_clock, 1
instance = comp, \sw0|U0|Equal0~4 , sw0|U0|Equal0~4, Digital_clock, 1
instance = comp, \sw0|U0|Add0~26 , sw0|U0|Add0~26, Digital_clock, 1
instance = comp, \sw0|U0|cnt_myclk[14] , sw0|U0|cnt_myclk[14], Digital_clock, 1
instance = comp, \sw0|U0|Add0~28 , sw0|U0|Add0~28, Digital_clock, 1
instance = comp, \sw0|U0|cnt_myclk[15] , sw0|U0|cnt_myclk[15], Digital_clock, 1
instance = comp, \sw0|U0|Add0~30 , sw0|U0|Add0~30, Digital_clock, 1
instance = comp, \sw0|U0|cnt_myclk[16] , sw0|U0|cnt_myclk[16], Digital_clock, 1
instance = comp, \sw0|U0|Add0~32 , sw0|U0|Add0~32, Digital_clock, 1
instance = comp, \sw0|U0|cnt_myclk~2 , sw0|U0|cnt_myclk~2, Digital_clock, 1
instance = comp, \sw0|U0|cnt_myclk[17] , sw0|U0|cnt_myclk[17], Digital_clock, 1
instance = comp, \sw0|U0|Equal0~1 , sw0|U0|Equal0~1, Digital_clock, 1
instance = comp, \sw0|U0|Add0~34 , sw0|U0|Add0~34, Digital_clock, 1
instance = comp, \sw0|U0|cnt_myclk~1 , sw0|U0|cnt_myclk~1, Digital_clock, 1
instance = comp, \sw0|U0|cnt_myclk[18] , sw0|U0|cnt_myclk[18], Digital_clock, 1
instance = comp, \sw0|U0|Add0~36 , sw0|U0|Add0~36, Digital_clock, 1
instance = comp, \sw0|U0|cnt_myclk[19] , sw0|U0|cnt_myclk[19], Digital_clock, 1
instance = comp, \sw0|U0|Add0~38 , sw0|U0|Add0~38, Digital_clock, 1
instance = comp, \sw0|U0|cnt_myclk[20] , sw0|U0|cnt_myclk[20], Digital_clock, 1
instance = comp, \sw0|U0|Add0~40 , sw0|U0|Add0~40, Digital_clock, 1
instance = comp, \sw0|U0|cnt_myclk~0 , sw0|U0|cnt_myclk~0, Digital_clock, 1
instance = comp, \sw0|U0|cnt_myclk[21] , sw0|U0|cnt_myclk[21], Digital_clock, 1
instance = comp, \sw0|U0|Equal0~0 , sw0|U0|Equal0~0, Digital_clock, 1
instance = comp, \sw0|U0|Equal0~2 , sw0|U0|Equal0~2, Digital_clock, 1
instance = comp, \sw0|U0|Equal0~5 , sw0|U0|Equal0~5, Digital_clock, 1
instance = comp, \sw2|U0|myclk , sw2|U0|myclk, Digital_clock, 1
instance = comp, \sw2|U0|myclk~clkctrl , sw2|U0|myclk~clkctrl, Digital_clock, 1
instance = comp, \sw_in[2]~input , sw_in[2]~input, Digital_clock, 1
instance = comp, \sw2|U1|q~feeder , sw2|U1|q~feeder, Digital_clock, 1
instance = comp, \sw2|U1|q , sw2|U1|q, Digital_clock, 1
instance = comp, \sw2|U2|q~feeder , sw2|U2|q~feeder, Digital_clock, 1
instance = comp, \sw2|U2|q , sw2|U2|q, Digital_clock, 1
instance = comp, \sw2|out2 , sw2|out2, Digital_clock, 1
instance = comp, \sw2|U3|q , sw2|U3|q, Digital_clock, 1
instance = comp, \sw2|U4|q~feeder , sw2|U4|q~feeder, Digital_clock, 1
instance = comp, \sw2|U4|q , sw2|U4|q, Digital_clock, 1
instance = comp, \sw2|out , sw2|out, Digital_clock, 1
instance = comp, \dip_sw[1]~input , dip_sw[1]~input, Digital_clock, 1
instance = comp, \dip_sw[2]~input , dip_sw[2]~input, Digital_clock, 1
instance = comp, \dip_sw[3]~input , dip_sw[3]~input, Digital_clock, 1
instance = comp, \dip_sw[0]~input , dip_sw[0]~input, Digital_clock, 1
instance = comp, \M0|out1[3]~0 , M0|out1[3]~0, Digital_clock, 1
instance = comp, \rx_serial~input , rx_serial~input, Digital_clock, 1
instance = comp, \E4|cnt_clk[0]~17 , E4|cnt_clk[0]~17, Digital_clock, 1
instance = comp, \E4|cnt_clk[12]~41 , E4|cnt_clk[12]~41, Digital_clock, 1
instance = comp, \E4|cnt_clk[13]~43 , E4|cnt_clk[13]~43, Digital_clock, 1
instance = comp, \E4|cnt_clk[13] , E4|cnt_clk[13], Digital_clock, 1
instance = comp, \E4|cnt_clk[14]~45 , E4|cnt_clk[14]~45, Digital_clock, 1
instance = comp, \E4|cnt_clk[14] , E4|cnt_clk[14], Digital_clock, 1
instance = comp, \E4|cnt_clk[15]~47 , E4|cnt_clk[15]~47, Digital_clock, 1
instance = comp, \E4|cnt_clk[15] , E4|cnt_clk[15], Digital_clock, 1
instance = comp, \E4|Equal0~0 , E4|Equal0~0, Digital_clock, 1
instance = comp, \E4|Equal0~1 , E4|Equal0~1, Digital_clock, 1
instance = comp, \E4|LessThan2~1 , E4|LessThan2~1, Digital_clock, 1
instance = comp, \E4|LessThan2~0 , E4|LessThan2~0, Digital_clock, 1
instance = comp, \E4|LessThan2~2 , E4|LessThan2~2, Digital_clock, 1
instance = comp, \E4|LessThan0~2 , E4|LessThan0~2, Digital_clock, 1
instance = comp, \E4|LessThan0~0 , E4|LessThan0~0, Digital_clock, 1
instance = comp, \E4|LessThan0~1 , E4|LessThan0~1, Digital_clock, 1
instance = comp, \E4|LessThan0~3 , E4|LessThan0~3, Digital_clock, 1
instance = comp, \E4|cnt_clk[12]~49 , E4|cnt_clk[12]~49, Digital_clock, 1
instance = comp, \E4|cnt_clk[12]~50 , E4|cnt_clk[12]~50, Digital_clock, 1
instance = comp, \E4|Equal0~4 , E4|Equal0~4, Digital_clock, 1
instance = comp, \E4|Equal0~2 , E4|Equal0~2, Digital_clock, 1
instance = comp, \E4|Equal0~3 , E4|Equal0~3, Digital_clock, 1
instance = comp, \E4|Equal0~5 , E4|Equal0~5, Digital_clock, 1
instance = comp, \E4|cnt_clk[12]~16 , E4|cnt_clk[12]~16, Digital_clock, 1
instance = comp, \E4|cnt_clk[12]~51 , E4|cnt_clk[12]~51, Digital_clock, 1
instance = comp, \E4|cnt_clk[0] , E4|cnt_clk[0], Digital_clock, 1
instance = comp, \E4|cnt_clk[1]~19 , E4|cnt_clk[1]~19, Digital_clock, 1
instance = comp, \E4|cnt_clk[1] , E4|cnt_clk[1], Digital_clock, 1
instance = comp, \E4|cnt_clk[2]~21 , E4|cnt_clk[2]~21, Digital_clock, 1
instance = comp, \E4|cnt_clk[2] , E4|cnt_clk[2], Digital_clock, 1
instance = comp, \E4|cnt_clk[3]~23 , E4|cnt_clk[3]~23, Digital_clock, 1
instance = comp, \E4|cnt_clk[3] , E4|cnt_clk[3], Digital_clock, 1
instance = comp, \E4|cnt_clk[4]~25 , E4|cnt_clk[4]~25, Digital_clock, 1
instance = comp, \E4|cnt_clk[4] , E4|cnt_clk[4], Digital_clock, 1
instance = comp, \E4|cnt_clk[5]~27 , E4|cnt_clk[5]~27, Digital_clock, 1
instance = comp, \E4|cnt_clk[5] , E4|cnt_clk[5], Digital_clock, 1
instance = comp, \E4|cnt_clk[6]~29 , E4|cnt_clk[6]~29, Digital_clock, 1
instance = comp, \E4|cnt_clk[6] , E4|cnt_clk[6], Digital_clock, 1
instance = comp, \E4|cnt_clk[7]~31 , E4|cnt_clk[7]~31, Digital_clock, 1
instance = comp, \E4|cnt_clk[7] , E4|cnt_clk[7], Digital_clock, 1
instance = comp, \E4|cnt_clk[8]~33 , E4|cnt_clk[8]~33, Digital_clock, 1
instance = comp, \E4|cnt_clk[8] , E4|cnt_clk[8], Digital_clock, 1
instance = comp, \E4|cnt_clk[9]~35 , E4|cnt_clk[9]~35, Digital_clock, 1
instance = comp, \E4|cnt_clk[9] , E4|cnt_clk[9], Digital_clock, 1
instance = comp, \E4|cnt_clk[10]~37 , E4|cnt_clk[10]~37, Digital_clock, 1
instance = comp, \E4|cnt_clk[10] , E4|cnt_clk[10], Digital_clock, 1
instance = comp, \E4|cnt_clk[11]~39 , E4|cnt_clk[11]~39, Digital_clock, 1
instance = comp, \E4|cnt_clk[11] , E4|cnt_clk[11], Digital_clock, 1
instance = comp, \E4|cnt_clk[12] , E4|cnt_clk[12], Digital_clock, 1
instance = comp, \E4|LessThan2~3 , E4|LessThan2~3, Digital_clock, 1
instance = comp, \E4|Selector3~1 , E4|Selector3~1, Digital_clock, 1
instance = comp, \E4|state.STOP_RX , E4|state.STOP_RX, Digital_clock, 1
instance = comp, \E4|Selector0~0 , E4|Selector0~0, Digital_clock, 1
instance = comp, \E4|Selector0~1 , E4|Selector0~1, Digital_clock, 1
instance = comp, \E4|state.IDLE_RX , E4|state.IDLE_RX, Digital_clock, 1
instance = comp, \E4|Selector1~0 , E4|Selector1~0, Digital_clock, 1
instance = comp, \E4|state.START_RX , E4|state.START_RX, Digital_clock, 1
instance = comp, \E4|LessThan0~4 , E4|LessThan0~4, Digital_clock, 1
instance = comp, \E4|Selector22~2 , E4|Selector22~2, Digital_clock, 1
instance = comp, \E4|Selector22~4 , E4|Selector22~4, Digital_clock, 1
instance = comp, \E4|bit_index[0] , E4|bit_index[0], Digital_clock, 1
instance = comp, \E4|Selector20~0 , E4|Selector20~0, Digital_clock, 1
instance = comp, \E4|Selector22~3 , E4|Selector22~3, Digital_clock, 1
instance = comp, \E4|LessThan0~5 , E4|LessThan0~5, Digital_clock, 1
instance = comp, \E4|Selector20~1 , E4|Selector20~1, Digital_clock, 1
instance = comp, \E4|Selector20~2 , E4|Selector20~2, Digital_clock, 1
instance = comp, \E4|bit_index[2] , E4|bit_index[2], Digital_clock, 1
instance = comp, \E4|Selector3~0 , E4|Selector3~0, Digital_clock, 1
instance = comp, \E4|Selector2~0 , E4|Selector2~0, Digital_clock, 1
instance = comp, \E4|state.DATA_RX , E4|state.DATA_RX, Digital_clock, 1
instance = comp, \E4|Decoder0~0 , E4|Decoder0~0, Digital_clock, 1
instance = comp, \E4|Selector21~0 , E4|Selector21~0, Digital_clock, 1
instance = comp, \E4|Selector21~1 , E4|Selector21~1, Digital_clock, 1
instance = comp, \E4|bit_index[1] , E4|bit_index[1], Digital_clock, 1
instance = comp, \E4|Decoder0~2 , E4|Decoder0~2, Digital_clock, 1
instance = comp, \E4|reg_data[1]~1 , E4|reg_data[1]~1, Digital_clock, 1
instance = comp, \E4|reg_data[1]~feeder , E4|reg_data[1]~feeder, Digital_clock, 1
instance = comp, \E4|reg_data[1] , E4|reg_data[1], Digital_clock, 1
instance = comp, \E4|data[1] , E4|data[1], Digital_clock, 1
instance = comp, \E4|Decoder0~4 , E4|Decoder0~4, Digital_clock, 1
instance = comp, \E4|reg_data[3]~3 , E4|reg_data[3]~3, Digital_clock, 1
instance = comp, \E4|reg_data[3] , E4|reg_data[3], Digital_clock, 1
instance = comp, \E4|data[3] , E4|data[3], Digital_clock, 1
instance = comp, \E4|Decoder0~1 , E4|Decoder0~1, Digital_clock, 1
instance = comp, \E4|reg_data[0]~0 , E4|reg_data[0]~0, Digital_clock, 1
instance = comp, \E4|reg_data[0] , E4|reg_data[0], Digital_clock, 1
instance = comp, \E4|data[0] , E4|data[0], Digital_clock, 1
instance = comp, \E4|Decoder0~3 , E4|Decoder0~3, Digital_clock, 1
instance = comp, \E4|reg_data[2]~2 , E4|reg_data[2]~2, Digital_clock, 1
instance = comp, \E4|reg_data[2]~feeder , E4|reg_data[2]~feeder, Digital_clock, 1
instance = comp, \E4|reg_data[2] , E4|reg_data[2], Digital_clock, 1
instance = comp, \E4|data[2] , E4|data[2], Digital_clock, 1
instance = comp, \M1|Decoder0~1 , M1|Decoder0~1, Digital_clock, 1
instance = comp, \E4|Decoder0~5 , E4|Decoder0~5, Digital_clock, 1
instance = comp, \E4|reg_data[5]~4 , E4|reg_data[5]~4, Digital_clock, 1
instance = comp, \E4|reg_data[5]~feeder , E4|reg_data[5]~feeder, Digital_clock, 1
instance = comp, \E4|reg_data[5] , E4|reg_data[5], Digital_clock, 1
instance = comp, \E4|data[5] , E4|data[5], Digital_clock, 1
instance = comp, \E4|Decoder0~7 , E4|Decoder0~7, Digital_clock, 1
instance = comp, \E4|reg_data[4]~6 , E4|reg_data[4]~6, Digital_clock, 1
instance = comp, \E4|reg_data[4]~feeder , E4|reg_data[4]~feeder, Digital_clock, 1
instance = comp, \E4|reg_data[4] , E4|reg_data[4], Digital_clock, 1
instance = comp, \E4|data[4] , E4|data[4], Digital_clock, 1
instance = comp, \E4|Decoder0~8 , E4|Decoder0~8, Digital_clock, 1
instance = comp, \E4|reg_data[6]~7 , E4|reg_data[6]~7, Digital_clock, 1
instance = comp, \E4|reg_data[6]~feeder , E4|reg_data[6]~feeder, Digital_clock, 1
instance = comp, \E4|reg_data[6] , E4|reg_data[6], Digital_clock, 1
instance = comp, \E4|data[6] , E4|data[6], Digital_clock, 1
instance = comp, \E4|Decoder0~6 , E4|Decoder0~6, Digital_clock, 1
instance = comp, \E4|reg_data[7]~5 , E4|reg_data[7]~5, Digital_clock, 1
instance = comp, \E4|reg_data[7]~feeder , E4|reg_data[7]~feeder, Digital_clock, 1
instance = comp, \E4|reg_data[7] , E4|reg_data[7], Digital_clock, 1
instance = comp, \E4|data[7] , E4|data[7], Digital_clock, 1
instance = comp, \M1|Decoder0~0 , M1|Decoder0~0, Digital_clock, 1
instance = comp, \M1|Decoder0~2 , M1|Decoder0~2, Digital_clock, 1
instance = comp, \M1|WideOr2~1 , M1|WideOr2~1, Digital_clock, 1
instance = comp, \M1|WideOr2~0 , M1|WideOr2~0, Digital_clock, 1
instance = comp, \M1|WideOr2~2 , M1|WideOr2~2, Digital_clock, 1
instance = comp, \M1|val.0001_195 , M1|val.0001_195, Digital_clock, 1
instance = comp, \M1|Equal0~0 , M1|Equal0~0, Digital_clock, 1
instance = comp, \M1|WideOr1~0 , M1|WideOr1~0, Digital_clock, 1
instance = comp, \M1|WideOr1~1 , M1|WideOr1~1, Digital_clock, 1
instance = comp, \M1|val.0010_187 , M1|val.0010_187, Digital_clock, 1
instance = comp, \M0|out1[3]~1 , M0|out1[3]~1, Digital_clock, 1
instance = comp, \M0|out1[3]~1clkctrl , M0|out1[3]~1clkctrl, Digital_clock, 1
instance = comp, \M0|out1[2] , M0|out1[2], Digital_clock, 1
instance = comp, \sw3|U0|myclk~0 , sw3|U0|myclk~0, Digital_clock, 1
instance = comp, \sw3|U0|myclk~feeder , sw3|U0|myclk~feeder, Digital_clock, 1
instance = comp, \sw3|U0|myclk , sw3|U0|myclk, Digital_clock, 1
instance = comp, \sw3|U0|myclk~clkctrl , sw3|U0|myclk~clkctrl, Digital_clock, 1
instance = comp, \sw_in[3]~input , sw_in[3]~input, Digital_clock, 1
instance = comp, \sw3|U1|q , sw3|U1|q, Digital_clock, 1
instance = comp, \sw3|U2|q~feeder , sw3|U2|q~feeder, Digital_clock, 1
instance = comp, \sw3|U2|q , sw3|U2|q, Digital_clock, 1
instance = comp, \sw3|out2 , sw3|out2, Digital_clock, 1
instance = comp, \sw3|U3|q , sw3|U3|q, Digital_clock, 1
instance = comp, \sw3|U4|q~feeder , sw3|U4|q~feeder, Digital_clock, 1
instance = comp, \sw3|U4|q , sw3|U4|q, Digital_clock, 1
instance = comp, \sw3|out , sw3|out, Digital_clock, 1
instance = comp, \M0|out1[3] , M0|out1[3], Digital_clock, 1
instance = comp, \sw0|U0|myclk~0 , sw0|U0|myclk~0, Digital_clock, 1
instance = comp, \sw0|U0|myclk~feeder , sw0|U0|myclk~feeder, Digital_clock, 1
instance = comp, \sw0|U0|myclk , sw0|U0|myclk, Digital_clock, 1
instance = comp, \sw0|U0|myclk~clkctrl , sw0|U0|myclk~clkctrl, Digital_clock, 1
instance = comp, \sw_in[0]~input , sw_in[0]~input, Digital_clock, 1
instance = comp, \sw0|U1|q , sw0|U1|q, Digital_clock, 1
instance = comp, \sw0|U2|q~feeder , sw0|U2|q~feeder, Digital_clock, 1
instance = comp, \sw0|U2|q , sw0|U2|q, Digital_clock, 1
instance = comp, \sw0|out2 , sw0|out2, Digital_clock, 1
instance = comp, \sw0|U3|q , sw0|U3|q, Digital_clock, 1
instance = comp, \sw0|U4|q~feeder , sw0|U4|q~feeder, Digital_clock, 1
instance = comp, \sw0|U4|q , sw0|U4|q, Digital_clock, 1
instance = comp, \sw0|out , sw0|out, Digital_clock, 1
instance = comp, \M0|out1[0] , M0|out1[0], Digital_clock, 1
instance = comp, \sw1|U0|myclk~0 , sw1|U0|myclk~0, Digital_clock, 1
instance = comp, \sw1|U0|myclk~feeder , sw1|U0|myclk~feeder, Digital_clock, 1
instance = comp, \sw1|U0|myclk , sw1|U0|myclk, Digital_clock, 1
instance = comp, \sw1|U0|myclk~clkctrl , sw1|U0|myclk~clkctrl, Digital_clock, 1
instance = comp, \sw_in[1]~input , sw_in[1]~input, Digital_clock, 1
instance = comp, \sw1|U1|q~feeder , sw1|U1|q~feeder, Digital_clock, 1
instance = comp, \sw1|U1|q , sw1|U1|q, Digital_clock, 1
instance = comp, \sw1|U2|q~feeder , sw1|U2|q~feeder, Digital_clock, 1
instance = comp, \sw1|U2|q , sw1|U2|q, Digital_clock, 1
instance = comp, \sw1|out2 , sw1|out2, Digital_clock, 1
instance = comp, \sw1|U3|q , sw1|U3|q, Digital_clock, 1
instance = comp, \sw1|U4|q~feeder , sw1|U4|q~feeder, Digital_clock, 1
instance = comp, \sw1|U4|q , sw1|U4|q, Digital_clock, 1
instance = comp, \sw1|out , sw1|out, Digital_clock, 1
instance = comp, \M0|out1[1] , M0|out1[1], Digital_clock, 1
instance = comp, \MODE1|always1~5 , MODE1|always1~5, Digital_clock, 1
instance = comp, \MODE1|always1~4 , MODE1|always1~4, Digital_clock, 1
instance = comp, \MODE1|always1~6 , MODE1|always1~6, Digital_clock, 1
instance = comp, \MODE1|year_set[12]~14 , MODE1|year_set[12]~14, Digital_clock, 1
instance = comp, \MODE1|location[1]~0 , MODE1|location[1]~0, Digital_clock, 1
instance = comp, \MODE1|location[1] , MODE1|location[1], Digital_clock, 1
instance = comp, \MODE1|location[2]~2 , MODE1|location[2]~2, Digital_clock, 1
instance = comp, \MODE1|location[2]~3 , MODE1|location[2]~3, Digital_clock, 1
instance = comp, \MODE1|location[2] , MODE1|location[2], Digital_clock, 1
instance = comp, \MODE1|Equal6~2 , MODE1|Equal6~2, Digital_clock, 1
instance = comp, \MODE1|location[0]~1 , MODE1|location[0]~1, Digital_clock, 1
instance = comp, \MODE1|location[0] , MODE1|location[0], Digital_clock, 1
instance = comp, \MODE1|Equal5~0 , MODE1|Equal5~0, Digital_clock, 1
instance = comp, \MODE1|en_time~2 , MODE1|en_time~2, Digital_clock, 1
instance = comp, \MODE1|en_time , MODE1|en_time, Digital_clock, 1
instance = comp, \MODE1|month_set[1]~15 , MODE1|month_set[1]~15, Digital_clock, 1
instance = comp, \TIME|Add13~2 , TIME|Add13~2, Digital_clock, 1
instance = comp, \TIME|month~2 , TIME|month~2, Digital_clock, 1
instance = comp, \MODE1|transfer_time[33]~feeder , MODE1|transfer_time[33]~feeder, Digital_clock, 1
instance = comp, \MODE1|transfer_time[33] , MODE1|transfer_time[33], Digital_clock, 1
instance = comp, \TIME|month~3 , TIME|month~3, Digital_clock, 1
instance = comp, \TIME|hour[5]~0 , TIME|hour[5]~0, Digital_clock, 1
instance = comp, \TIME|month[1] , TIME|month[1], Digital_clock, 1
instance = comp, \TIME|month[1]~_wirecell , TIME|month[1]~_wirecell, Digital_clock, 1
instance = comp, \MODE1|month_set[2]~17 , MODE1|month_set[2]~17, Digital_clock, 1
instance = comp, \MODE1|month_set[3]~19 , MODE1|month_set[3]~19, Digital_clock, 1
instance = comp, \MODE1|Equal6~1 , MODE1|Equal6~1, Digital_clock, 1
instance = comp, \MODE1|Equal6~0 , MODE1|Equal6~0, Digital_clock, 1
instance = comp, \MODE1|always1~14 , MODE1|always1~14, Digital_clock, 1
instance = comp, \MODE1|year_set[0]~17 , MODE1|year_set[0]~17, Digital_clock, 1
instance = comp, \TIME|Equal3~3 , TIME|Equal3~3, Digital_clock, 1
instance = comp, \MODE1|min_set[0]~10 , MODE1|min_set[0]~10, Digital_clock, 1
instance = comp, \MODE1|sec_set[0]~8 , MODE1|sec_set[0]~8, Digital_clock, 1
instance = comp, \MODE1|sec_set[1]~17 , MODE1|sec_set[1]~17, Digital_clock, 1
instance = comp, \TIME|Add17~0 , TIME|Add17~0, Digital_clock, 1
instance = comp, \TIME|Add17~2 , TIME|Add17~2, Digital_clock, 1
instance = comp, \MODE1|transfer_time[1] , MODE1|transfer_time[1], Digital_clock, 1
instance = comp, \TIME|Add14~0 , TIME|Add14~0, Digital_clock, 1
instance = comp, \TIME|day~2 , TIME|day~2, Digital_clock, 1
instance = comp, \TIME|day~3 , TIME|day~3, Digital_clock, 1
instance = comp, \MODE1|Add1~0 , MODE1|Add1~0, Digital_clock, 1
instance = comp, \TIME|Add14~2 , TIME|Add14~2, Digital_clock, 1
instance = comp, \TIME|Add14~4 , TIME|Add14~4, Digital_clock, 1
instance = comp, \TIME|Selector28~0 , TIME|Selector28~0, Digital_clock, 1
instance = comp, \MODE1|Add1~2 , MODE1|Add1~2, Digital_clock, 1
instance = comp, \MODE1|Add13~0 , MODE1|Add13~0, Digital_clock, 1
instance = comp, \MODE1|Add13~2 , MODE1|Add13~2, Digital_clock, 1
instance = comp, \MODE1|Add13~22 , MODE1|Add13~22, Digital_clock, 1
instance = comp, \MODE1|day_set[1]~6 , MODE1|day_set[1]~6, Digital_clock, 1
instance = comp, \MODE1|year_set[12]~16 , MODE1|year_set[12]~16, Digital_clock, 1
instance = comp, \MODE1|Add1~4 , MODE1|Add1~4, Digital_clock, 1
instance = comp, \MODE1|Add1~6 , MODE1|Add1~6, Digital_clock, 1
instance = comp, \MODE1|Add13~4 , MODE1|Add13~4, Digital_clock, 1
instance = comp, \MODE1|Add13~6 , MODE1|Add13~6, Digital_clock, 1
instance = comp, \MODE1|Add13~20 , MODE1|Add13~20, Digital_clock, 1
instance = comp, \MODE1|day_set[3]~4 , MODE1|day_set[3]~4, Digital_clock, 1
instance = comp, \MODE1|day_set[3] , MODE1|day_set[3], Digital_clock, 1
instance = comp, \MODE1|Add13~8 , MODE1|Add13~8, Digital_clock, 1
instance = comp, \MODE1|Add13~19 , MODE1|Add13~19, Digital_clock, 1
instance = comp, \MODE1|Add1~8 , MODE1|Add1~8, Digital_clock, 1
instance = comp, \MODE1|day_set[4]~3 , MODE1|day_set[4]~3, Digital_clock, 1
instance = comp, \MODE1|day_set[4] , MODE1|day_set[4], Digital_clock, 1
instance = comp, \MODE1|always1~10 , MODE1|always1~10, Digital_clock, 1
instance = comp, \MODE1|WideOr0~0 , MODE1|WideOr0~0, Digital_clock, 1
instance = comp, \MODE1|WideOr0~1 , MODE1|WideOr0~1, Digital_clock, 1
instance = comp, \MODE1|max_date[2] , MODE1|max_date[2], Digital_clock, 1
instance = comp, \MODE1|Equal6~3 , MODE1|Equal6~3, Digital_clock, 1
instance = comp, \MODE1|day_set[0]~10 , MODE1|day_set[0]~10, Digital_clock, 1
instance = comp, \MODE1|WideOr1~0 , MODE1|WideOr1~0, Digital_clock, 1
instance = comp, \MODE1|WideOr1~1 , MODE1|WideOr1~1, Digital_clock, 1
instance = comp, \MODE1|max_date[1] , MODE1|max_date[1], Digital_clock, 1
instance = comp, \MODE1|year_set[3]~26 , MODE1|year_set[3]~26, Digital_clock, 1
instance = comp, \MODE1|year_set[4]~28 , MODE1|year_set[4]~28, Digital_clock, 1
instance = comp, \MODE1|year_set~23 , MODE1|year_set~23, Digital_clock, 1
instance = comp, \MODE1|year_set~15 , MODE1|year_set~15, Digital_clock, 1
instance = comp, \MODE1|year_set[10]~40 , MODE1|year_set[10]~40, Digital_clock, 1
instance = comp, \MODE1|year_set[11]~42 , MODE1|year_set[11]~42, Digital_clock, 1
instance = comp, \MODE1|transfer_time[46]~feeder , MODE1|transfer_time[46]~feeder, Digital_clock, 1
instance = comp, \MODE1|transfer_time[46] , MODE1|transfer_time[46], Digital_clock, 1
instance = comp, \TIME|Add12~0 , TIME|Add12~0, Digital_clock, 1
instance = comp, \TIME|Add12~2 , TIME|Add12~2, Digital_clock, 1
instance = comp, \MODE1|transfer_time[41] , MODE1|transfer_time[41], Digital_clock, 1
instance = comp, \TIME|year~0 , TIME|year~0, Digital_clock, 1
instance = comp, \TIME|year~1 , TIME|year~1, Digital_clock, 1
instance = comp, \TIME|Equal3~13 , TIME|Equal3~13, Digital_clock, 1
instance = comp, \TIME|year[11]~3 , TIME|year[11]~3, Digital_clock, 1
instance = comp, \TIME|year[1] , TIME|year[1], Digital_clock, 1
instance = comp, \TIME|Add12~4 , TIME|Add12~4, Digital_clock, 1
instance = comp, \MODE1|transfer_time[42] , MODE1|transfer_time[42], Digital_clock, 1
instance = comp, \TIME|year~15 , TIME|year~15, Digital_clock, 1
instance = comp, \TIME|year[2] , TIME|year[2], Digital_clock, 1
instance = comp, \TIME|Add12~6 , TIME|Add12~6, Digital_clock, 1
instance = comp, \TIME|year~14 , TIME|year~14, Digital_clock, 1
instance = comp, \TIME|year[3]~feeder , TIME|year[3]~feeder, Digital_clock, 1
instance = comp, \MODE1|transfer_time[43] , MODE1|transfer_time[43], Digital_clock, 1
instance = comp, \TIME|year[3] , TIME|year[3], Digital_clock, 1
instance = comp, \TIME|Add12~8 , TIME|Add12~8, Digital_clock, 1
instance = comp, \TIME|Add12~10 , TIME|Add12~10, Digital_clock, 1
instance = comp, \MODE1|transfer_time[45] , MODE1|transfer_time[45], Digital_clock, 1
instance = comp, \TIME|year~12 , TIME|year~12, Digital_clock, 1
instance = comp, \TIME|year[5] , TIME|year[5], Digital_clock, 1
instance = comp, \TIME|Add12~12 , TIME|Add12~12, Digital_clock, 1
instance = comp, \TIME|year~11 , TIME|year~11, Digital_clock, 1
instance = comp, \TIME|year[6] , TIME|year[6], Digital_clock, 1
instance = comp, \TIME|Add12~14 , TIME|Add12~14, Digital_clock, 1
instance = comp, \MODE1|transfer_time[47]~feeder , MODE1|transfer_time[47]~feeder, Digital_clock, 1
instance = comp, \MODE1|transfer_time[47] , MODE1|transfer_time[47], Digital_clock, 1
instance = comp, \TIME|year~10 , TIME|year~10, Digital_clock, 1
instance = comp, \TIME|year[7] , TIME|year[7], Digital_clock, 1
instance = comp, \TIME|Add12~16 , TIME|Add12~16, Digital_clock, 1
instance = comp, \MODE1|transfer_time[48] , MODE1|transfer_time[48], Digital_clock, 1
instance = comp, \TIME|year~9 , TIME|year~9, Digital_clock, 1
instance = comp, \TIME|year[8] , TIME|year[8], Digital_clock, 1
instance = comp, \TIME|Add12~18 , TIME|Add12~18, Digital_clock, 1
instance = comp, \MODE1|transfer_time[49] , MODE1|transfer_time[49], Digital_clock, 1
instance = comp, \TIME|year~8 , TIME|year~8, Digital_clock, 1
instance = comp, \TIME|year[9] , TIME|year[9], Digital_clock, 1
instance = comp, \TIME|Add12~20 , TIME|Add12~20, Digital_clock, 1
instance = comp, \MODE1|transfer_time[50]~feeder , MODE1|transfer_time[50]~feeder, Digital_clock, 1
instance = comp, \MODE1|transfer_time[50] , MODE1|transfer_time[50], Digital_clock, 1
instance = comp, \TIME|year~7 , TIME|year~7, Digital_clock, 1
instance = comp, \TIME|year[10] , TIME|year[10], Digital_clock, 1
instance = comp, \TIME|Add12~22 , TIME|Add12~22, Digital_clock, 1
instance = comp, \TIME|year~6 , TIME|year~6, Digital_clock, 1
instance = comp, \TIME|year[11]~feeder , TIME|year[11]~feeder, Digital_clock, 1
instance = comp, \MODE1|transfer_time[51] , MODE1|transfer_time[51], Digital_clock, 1
instance = comp, \TIME|year[11] , TIME|year[11], Digital_clock, 1
instance = comp, \MODE1|year_set[11] , MODE1|year_set[11], Digital_clock, 1
instance = comp, \MODE1|year_set[12]~44 , MODE1|year_set[12]~44, Digital_clock, 1
instance = comp, \TIME|Add12~24 , TIME|Add12~24, Digital_clock, 1
instance = comp, \TIME|year~5 , TIME|year~5, Digital_clock, 1
instance = comp, \TIME|year[12] , TIME|year[12], Digital_clock, 1
instance = comp, \MODE1|year_set[12] , MODE1|year_set[12], Digital_clock, 1
instance = comp, \MODE1|year_set[13]~46 , MODE1|year_set[13]~46, Digital_clock, 1
instance = comp, \TIME|Add12~26 , TIME|Add12~26, Digital_clock, 1
instance = comp, \TIME|year~4 , TIME|year~4, Digital_clock, 1
instance = comp, \TIME|year[13] , TIME|year[13], Digital_clock, 1
instance = comp, \MODE1|year_set[13] , MODE1|year_set[13], Digital_clock, 1
instance = comp, \MODE1|LessThan12~1 , MODE1|LessThan12~1, Digital_clock, 1
instance = comp, \MODE1|LessThan6~1 , MODE1|LessThan6~1, Digital_clock, 1
instance = comp, \MODE1|LessThan12~0 , MODE1|LessThan12~0, Digital_clock, 1
instance = comp, \MODE1|LessThan6~0 , MODE1|LessThan6~0, Digital_clock, 1
instance = comp, \MODE1|LessThan6~2 , MODE1|LessThan6~2, Digital_clock, 1
instance = comp, \MODE1|month_set~8 , MODE1|month_set~8, Digital_clock, 1
instance = comp, \MODE1|year_set[13]~24 , MODE1|year_set[13]~24, Digital_clock, 1
instance = comp, \MODE1|year_set[13]~25 , MODE1|year_set[13]~25, Digital_clock, 1
instance = comp, \MODE1|year_set[4] , MODE1|year_set[4], Digital_clock, 1
instance = comp, \MODE1|year_set[5]~30 , MODE1|year_set[5]~30, Digital_clock, 1
instance = comp, \TIME|year[5]~_wirecell , TIME|year[5]~_wirecell, Digital_clock, 1
instance = comp, \MODE1|year_set[5] , MODE1|year_set[5], Digital_clock, 1
instance = comp, \MODE1|year_set[6]~32 , MODE1|year_set[6]~32, Digital_clock, 1
instance = comp, \TIME|year[6]~_wirecell , TIME|year[6]~_wirecell, Digital_clock, 1
instance = comp, \MODE1|year_set[6] , MODE1|year_set[6], Digital_clock, 1
instance = comp, \MODE1|year_set[7]~34 , MODE1|year_set[7]~34, Digital_clock, 1
instance = comp, \TIME|year[7]~_wirecell , TIME|year[7]~_wirecell, Digital_clock, 1
instance = comp, \MODE1|year_set[7] , MODE1|year_set[7], Digital_clock, 1
instance = comp, \MODE1|year_set[8]~36 , MODE1|year_set[8]~36, Digital_clock, 1
instance = comp, \TIME|year[8]~_wirecell , TIME|year[8]~_wirecell, Digital_clock, 1
instance = comp, \MODE1|year_set[8] , MODE1|year_set[8], Digital_clock, 1
instance = comp, \MODE1|year_set[9]~38 , MODE1|year_set[9]~38, Digital_clock, 1
instance = comp, \TIME|year[9]~_wirecell , TIME|year[9]~_wirecell, Digital_clock, 1
instance = comp, \MODE1|year_set[9] , MODE1|year_set[9], Digital_clock, 1
instance = comp, \TIME|year[10]~_wirecell , TIME|year[10]~_wirecell, Digital_clock, 1
instance = comp, \MODE1|year_set[10] , MODE1|year_set[10], Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~0 , MODE1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~0, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~2 , MODE1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~2, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~4 , MODE1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~4, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~6 , MODE1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~6, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~8 , MODE1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~8, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10 , MODE1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[85]~116 , MODE1|Mod1|auto_generated|divider|divider|StageOut[85]~116, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[85]~117 , MODE1|Mod1|auto_generated|divider|divider|StageOut[85]~117, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[84]~119 , MODE1|Mod1|auto_generated|divider|divider|StageOut[84]~119, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[84]~118 , MODE1|Mod1|auto_generated|divider|divider|StageOut[84]~118, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[83]~120 , MODE1|Mod1|auto_generated|divider|divider|StageOut[83]~120, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[83]~121 , MODE1|Mod1|auto_generated|divider|divider|StageOut[83]~121, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~0 , MODE1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~0, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~2 , MODE1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~2, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~4 , MODE1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~4, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[88]~111 , MODE1|Mod1|auto_generated|divider|divider|StageOut[88]~111, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[88]~110 , MODE1|Mod1|auto_generated|divider|divider|StageOut[88]~110, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[87]~112 , MODE1|Mod1|auto_generated|divider|divider|StageOut[87]~112, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[87]~113 , MODE1|Mod1|auto_generated|divider|divider|StageOut[87]~113, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[86]~114 , MODE1|Mod1|auto_generated|divider|divider|StageOut[86]~114, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[86]~115 , MODE1|Mod1|auto_generated|divider|divider|StageOut[86]~115, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~6 , MODE1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~6, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~8 , MODE1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~8, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~11 , MODE1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~11, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12 , MODE1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[96]~124 , MODE1|Mod1|auto_generated|divider|divider|StageOut[96]~124, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[96]~192 , MODE1|Mod1|auto_generated|divider|divider|StageOut[96]~192, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[95]~193 , MODE1|Mod1|auto_generated|divider|divider|StageOut[95]~193, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[95]~125 , MODE1|Mod1|auto_generated|divider|divider|StageOut[95]~125, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[94]~126 , MODE1|Mod1|auto_generated|divider|divider|StageOut[94]~126, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[94]~127 , MODE1|Mod1|auto_generated|divider|divider|StageOut[94]~127, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[93]~128 , MODE1|Mod1|auto_generated|divider|divider|StageOut[93]~128, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[82]~130 , MODE1|Mod1|auto_generated|divider|divider|StageOut[82]~130, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[82]~129 , MODE1|Mod1|auto_generated|divider|divider|StageOut[82]~129, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~14 , MODE1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~14, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[93]~131 , MODE1|Mod1|auto_generated|divider|divider|StageOut[93]~131, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~0 , MODE1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~0, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~2 , MODE1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~2, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~4 , MODE1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~4, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~6 , MODE1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~6, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[98]~190 , MODE1|Mod1|auto_generated|divider|divider|StageOut[98]~190, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[98]~122 , MODE1|Mod1|auto_generated|divider|divider|StageOut[98]~122, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[97]~123 , MODE1|Mod1|auto_generated|divider|divider|StageOut[97]~123, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[97]~191 , MODE1|Mod1|auto_generated|divider|divider|StageOut[97]~191, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~8 , MODE1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~8, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~11 , MODE1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~11, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~12 , MODE1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~12, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[108]~132 , MODE1|Mod1|auto_generated|divider|divider|StageOut[108]~132, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[108]~175 , MODE1|Mod1|auto_generated|divider|divider|StageOut[108]~175, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[107]~133 , MODE1|Mod1|auto_generated|divider|divider|StageOut[107]~133, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[107]~176 , MODE1|Mod1|auto_generated|divider|divider|StageOut[107]~176, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[106]~134 , MODE1|Mod1|auto_generated|divider|divider|StageOut[106]~134, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[106]~177 , MODE1|Mod1|auto_generated|divider|divider|StageOut[106]~177, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[105]~135 , MODE1|Mod1|auto_generated|divider|divider|StageOut[105]~135, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[105]~194 , MODE1|Mod1|auto_generated|divider|divider|StageOut[105]~194, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[104]~136 , MODE1|Mod1|auto_generated|divider|divider|StageOut[104]~136, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[104]~195 , MODE1|Mod1|auto_generated|divider|divider|StageOut[104]~195, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[81]~139 , MODE1|Mod1|auto_generated|divider|divider|StageOut[81]~139, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[81]~138 , MODE1|Mod1|auto_generated|divider|divider|StageOut[81]~138, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~16 , MODE1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~16, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[103]~196 , MODE1|Mod1|auto_generated|divider|divider|StageOut[103]~196, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[92]~137 , MODE1|Mod1|auto_generated|divider|divider|StageOut[92]~137, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[92]~140 , MODE1|Mod1|auto_generated|divider|divider|StageOut[92]~140, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~14 , MODE1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~14, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[103]~141 , MODE1|Mod1|auto_generated|divider|divider|StageOut[103]~141, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~0 , MODE1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~0, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~2 , MODE1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~2, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~4 , MODE1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~4, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~6 , MODE1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~6, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~8 , MODE1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~8, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~11 , MODE1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~11, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~12 , MODE1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~12, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[118]~178 , MODE1|Mod1|auto_generated|divider|divider|StageOut[118]~178, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[118]~142 , MODE1|Mod1|auto_generated|divider|divider|StageOut[118]~142, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[117]~143 , MODE1|Mod1|auto_generated|divider|divider|StageOut[117]~143, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[117]~179 , MODE1|Mod1|auto_generated|divider|divider|StageOut[117]~179, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[116]~180 , MODE1|Mod1|auto_generated|divider|divider|StageOut[116]~180, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[116]~144 , MODE1|Mod1|auto_generated|divider|divider|StageOut[116]~144, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[115]~181 , MODE1|Mod1|auto_generated|divider|divider|StageOut[115]~181, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[115]~145 , MODE1|Mod1|auto_generated|divider|divider|StageOut[115]~145, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[114]~182 , MODE1|Mod1|auto_generated|divider|divider|StageOut[114]~182, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[114]~146 , MODE1|Mod1|auto_generated|divider|divider|StageOut[114]~146, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[91]~147 , MODE1|Mod1|auto_generated|divider|divider|StageOut[91]~147, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[80]~148 , MODE1|Mod1|auto_generated|divider|divider|StageOut[80]~148, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[80]~149 , MODE1|Mod1|auto_generated|divider|divider|StageOut[80]~149, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18 , MODE1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[91]~150 , MODE1|Mod1|auto_generated|divider|divider|StageOut[91]~150, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~16 , MODE1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~16, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[102]~197 , MODE1|Mod1|auto_generated|divider|divider|StageOut[102]~197, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[113]~183 , MODE1|Mod1|auto_generated|divider|divider|StageOut[113]~183, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[102]~151 , MODE1|Mod1|auto_generated|divider|divider|StageOut[102]~151, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~14 , MODE1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~14, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[113]~152 , MODE1|Mod1|auto_generated|divider|divider|StageOut[113]~152, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~0 , MODE1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~0, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~2 , MODE1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~2, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~4 , MODE1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~4, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~6 , MODE1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~6, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~8 , MODE1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~8, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~11 , MODE1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~11, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~12 , MODE1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~12, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[110]~171 , MODE1|Mod1|auto_generated|divider|divider|StageOut[110]~171, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[110]~170 , MODE1|Mod1|auto_generated|divider|divider|StageOut[110]~170, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~18 , MODE1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~18, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[121]~172 , MODE1|Mod1|auto_generated|divider|divider|StageOut[121]~172, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[121]~169 , MODE1|Mod1|auto_generated|divider|divider|StageOut[121]~169, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~16 , MODE1|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~16, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[100]~165 , MODE1|Mod1|auto_generated|divider|divider|StageOut[100]~165, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[100]~166 , MODE1|Mod1|auto_generated|divider|divider|StageOut[100]~166, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~18 , MODE1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~18, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[111]~167 , MODE1|Mod1|auto_generated|divider|divider|StageOut[111]~167, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[111]~164 , MODE1|Mod1|auto_generated|divider|divider|StageOut[111]~164, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~16 , MODE1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~16, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[122]~168 , MODE1|Mod1|auto_generated|divider|divider|StageOut[122]~168, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[122]~199 , MODE1|Mod1|auto_generated|divider|divider|StageOut[122]~199, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~14 , MODE1|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~14, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[124]~154 , MODE1|Mod1|auto_generated|divider|divider|StageOut[124]~154, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[124]~185 , MODE1|Mod1|auto_generated|divider|divider|StageOut[124]~185, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[90]~156 , MODE1|Mod1|auto_generated|divider|divider|StageOut[90]~156, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[90]~157 , MODE1|Mod1|auto_generated|divider|divider|StageOut[90]~157, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~18 , MODE1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~18, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[112]~198 , MODE1|Mod1|auto_generated|divider|divider|StageOut[112]~198, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[101]~155 , MODE1|Mod1|auto_generated|divider|divider|StageOut[101]~155, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[101]~158 , MODE1|Mod1|auto_generated|divider|divider|StageOut[101]~158, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~16 , MODE1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~16, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[123]~186 , MODE1|Mod1|auto_generated|divider|divider|StageOut[123]~186, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[112]~159 , MODE1|Mod1|auto_generated|divider|divider|StageOut[112]~159, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~14 , MODE1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~14, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[123]~160 , MODE1|Mod1|auto_generated|divider|divider|StageOut[123]~160, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~0 , MODE1|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~0, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~2 , MODE1|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~2, Digital_clock, 1
instance = comp, \MODE1|Selector0~2 , MODE1|Selector0~2, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[126]~161 , MODE1|Mod1|auto_generated|divider|divider|StageOut[126]~161, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[126]~187 , MODE1|Mod1|auto_generated|divider|divider|StageOut[126]~187, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[125]~184 , MODE1|Mod1|auto_generated|divider|divider|StageOut[125]~184, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[125]~153 , MODE1|Mod1|auto_generated|divider|divider|StageOut[125]~153, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~4 , MODE1|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~4, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~6 , MODE1|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~6, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[128]~189 , MODE1|Mod1|auto_generated|divider|divider|StageOut[128]~189, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[128]~163 , MODE1|Mod1|auto_generated|divider|divider|StageOut[128]~163, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[127]~162 , MODE1|Mod1|auto_generated|divider|divider|StageOut[127]~162, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[127]~188 , MODE1|Mod1|auto_generated|divider|divider|StageOut[127]~188, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~8 , MODE1|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~8, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~11 , MODE1|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~11, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~12 , MODE1|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~12, Digital_clock, 1
instance = comp, \MODE1|Selector0~1 , MODE1|Selector0~1, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[120]~174 , MODE1|Mod1|auto_generated|divider|divider|StageOut[120]~174, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|StageOut[120]~173 , MODE1|Mod1|auto_generated|divider|divider|StageOut[120]~173, Digital_clock, 1
instance = comp, \MODE1|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~18 , MODE1|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~18, Digital_clock, 1
instance = comp, \MODE1|Selector0~3 , MODE1|Selector0~3, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0 , MODE1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2 , MODE1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4 , MODE1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6 , MODE1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8 , MODE1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10 , MODE1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[54]~119 , MODE1|Mod0|auto_generated|divider|divider|StageOut[54]~119, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[54]~118 , MODE1|Mod0|auto_generated|divider|divider|StageOut[54]~118, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[53]~121 , MODE1|Mod0|auto_generated|divider|divider|StageOut[53]~121, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[53]~120 , MODE1|Mod0|auto_generated|divider|divider|StageOut[53]~120, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[52]~123 , MODE1|Mod0|auto_generated|divider|divider|StageOut[52]~123, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[52]~122 , MODE1|Mod0|auto_generated|divider|divider|StageOut[52]~122, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[51]~124 , MODE1|Mod0|auto_generated|divider|divider|StageOut[51]~124, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[51]~125 , MODE1|Mod0|auto_generated|divider|divider|StageOut[51]~125, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[50]~127 , MODE1|Mod0|auto_generated|divider|divider|StageOut[50]~127, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[50]~126 , MODE1|Mod0|auto_generated|divider|divider|StageOut[50]~126, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[49]~129 , MODE1|Mod0|auto_generated|divider|divider|StageOut[49]~129, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[49]~128 , MODE1|Mod0|auto_generated|divider|divider|StageOut[49]~128, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0 , MODE1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2 , MODE1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4 , MODE1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6 , MODE1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8 , MODE1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11 , MODE1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12 , MODE1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[61]~207 , MODE1|Mod0|auto_generated|divider|divider|StageOut[61]~207, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[62]~206 , MODE1|Mod0|auto_generated|divider|divider|StageOut[62]~206, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[62]~130 , MODE1|Mod0|auto_generated|divider|divider|StageOut[62]~130, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[61]~131 , MODE1|Mod0|auto_generated|divider|divider|StageOut[61]~131, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[60]~132 , MODE1|Mod0|auto_generated|divider|divider|StageOut[60]~132, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[60]~208 , MODE1|Mod0|auto_generated|divider|divider|StageOut[60]~208, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[59]~133 , MODE1|Mod0|auto_generated|divider|divider|StageOut[59]~133, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[59]~209 , MODE1|Mod0|auto_generated|divider|divider|StageOut[59]~209, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[58]~135 , MODE1|Mod0|auto_generated|divider|divider|StageOut[58]~135, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[58]~134 , MODE1|Mod0|auto_generated|divider|divider|StageOut[58]~134, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[48]~137 , MODE1|Mod0|auto_generated|divider|divider|StageOut[48]~137, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[48]~138 , MODE1|Mod0|auto_generated|divider|divider|StageOut[48]~138, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14 , MODE1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[57]~139 , MODE1|Mod0|auto_generated|divider|divider|StageOut[57]~139, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[57]~136 , MODE1|Mod0|auto_generated|divider|divider|StageOut[57]~136, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0 , MODE1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2 , MODE1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4 , MODE1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6 , MODE1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8 , MODE1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~11 , MODE1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~11, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12 , MODE1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[70]~187 , MODE1|Mod0|auto_generated|divider|divider|StageOut[70]~187, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[70]~140 , MODE1|Mod0|auto_generated|divider|divider|StageOut[70]~140, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[69]~141 , MODE1|Mod0|auto_generated|divider|divider|StageOut[69]~141, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[69]~188 , MODE1|Mod0|auto_generated|divider|divider|StageOut[69]~188, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[68]~142 , MODE1|Mod0|auto_generated|divider|divider|StageOut[68]~142, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[68]~189 , MODE1|Mod0|auto_generated|divider|divider|StageOut[68]~189, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[67]~143 , MODE1|Mod0|auto_generated|divider|divider|StageOut[67]~143, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[67]~210 , MODE1|Mod0|auto_generated|divider|divider|StageOut[67]~210, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[66]~211 , MODE1|Mod0|auto_generated|divider|divider|StageOut[66]~211, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[66]~144 , MODE1|Mod0|auto_generated|divider|divider|StageOut[66]~144, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[56]~147 , MODE1|Mod0|auto_generated|divider|divider|StageOut[56]~147, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[56]~146 , MODE1|Mod0|auto_generated|divider|divider|StageOut[56]~146, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~14 , MODE1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~14, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[65]~148 , MODE1|Mod0|auto_generated|divider|divider|StageOut[65]~148, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[65]~145 , MODE1|Mod0|auto_generated|divider|divider|StageOut[65]~145, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~0 , MODE1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~0, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~2 , MODE1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~2, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~4 , MODE1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~4, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~6 , MODE1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~6, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~8 , MODE1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~8, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~11 , MODE1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~11, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~12 , MODE1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~12, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[77]~150 , MODE1|Mod0|auto_generated|divider|divider|StageOut[77]~150, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[77]~191 , MODE1|Mod0|auto_generated|divider|divider|StageOut[77]~191, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[76]~151 , MODE1|Mod0|auto_generated|divider|divider|StageOut[76]~151, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[76]~192 , MODE1|Mod0|auto_generated|divider|divider|StageOut[76]~192, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[75]~152 , MODE1|Mod0|auto_generated|divider|divider|StageOut[75]~152, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[75]~193 , MODE1|Mod0|auto_generated|divider|divider|StageOut[75]~193, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[74]~153 , MODE1|Mod0|auto_generated|divider|divider|StageOut[74]~153, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[74]~212 , MODE1|Mod0|auto_generated|divider|divider|StageOut[74]~212, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[64]~156 , MODE1|Mod0|auto_generated|divider|divider|StageOut[64]~156, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[64]~155 , MODE1|Mod0|auto_generated|divider|divider|StageOut[64]~155, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~14 , MODE1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~14, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[73]~157 , MODE1|Mod0|auto_generated|divider|divider|StageOut[73]~157, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[73]~154 , MODE1|Mod0|auto_generated|divider|divider|StageOut[73]~154, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~0 , MODE1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~0, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~2 , MODE1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~2, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~4 , MODE1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~4, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~6 , MODE1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~6, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~8 , MODE1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~8, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[78]~190 , MODE1|Mod0|auto_generated|divider|divider|StageOut[78]~190, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[78]~149 , MODE1|Mod0|auto_generated|divider|divider|StageOut[78]~149, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~11 , MODE1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~11, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~12 , MODE1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~12, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[86]~158 , MODE1|Mod0|auto_generated|divider|divider|StageOut[86]~158, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[86]~194 , MODE1|Mod0|auto_generated|divider|divider|StageOut[86]~194, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[85]~159 , MODE1|Mod0|auto_generated|divider|divider|StageOut[85]~159, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[85]~195 , MODE1|Mod0|auto_generated|divider|divider|StageOut[85]~195, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[84]~196 , MODE1|Mod0|auto_generated|divider|divider|StageOut[84]~196, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[84]~160 , MODE1|Mod0|auto_generated|divider|divider|StageOut[84]~160, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[83]~161 , MODE1|Mod0|auto_generated|divider|divider|StageOut[83]~161, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[83]~197 , MODE1|Mod0|auto_generated|divider|divider|StageOut[83]~197, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[82]~162 , MODE1|Mod0|auto_generated|divider|divider|StageOut[82]~162, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[82]~213 , MODE1|Mod0|auto_generated|divider|divider|StageOut[82]~213, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[81]~163 , MODE1|Mod0|auto_generated|divider|divider|StageOut[81]~163, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[72]~165 , MODE1|Mod0|auto_generated|divider|divider|StageOut[72]~165, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[72]~164 , MODE1|Mod0|auto_generated|divider|divider|StageOut[72]~164, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~14 , MODE1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~14, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[81]~166 , MODE1|Mod0|auto_generated|divider|divider|StageOut[81]~166, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~0 , MODE1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~0, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~2 , MODE1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~2, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~4 , MODE1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~4, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~6 , MODE1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~6, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~8 , MODE1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~8, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~11 , MODE1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~11, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~12 , MODE1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~12, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[94]~167 , MODE1|Mod0|auto_generated|divider|divider|StageOut[94]~167, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[94]~198 , MODE1|Mod0|auto_generated|divider|divider|StageOut[94]~198, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[93]~199 , MODE1|Mod0|auto_generated|divider|divider|StageOut[93]~199, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[93]~168 , MODE1|Mod0|auto_generated|divider|divider|StageOut[93]~168, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[92]~200 , MODE1|Mod0|auto_generated|divider|divider|StageOut[92]~200, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[92]~169 , MODE1|Mod0|auto_generated|divider|divider|StageOut[92]~169, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[91]~170 , MODE1|Mod0|auto_generated|divider|divider|StageOut[91]~170, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[91]~201 , MODE1|Mod0|auto_generated|divider|divider|StageOut[91]~201, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[90]~171 , MODE1|Mod0|auto_generated|divider|divider|StageOut[90]~171, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[90]~214 , MODE1|Mod0|auto_generated|divider|divider|StageOut[90]~214, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[89]~172 , MODE1|Mod0|auto_generated|divider|divider|StageOut[89]~172, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[80]~173 , MODE1|Mod0|auto_generated|divider|divider|StageOut[80]~173, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[80]~174 , MODE1|Mod0|auto_generated|divider|divider|StageOut[80]~174, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~14 , MODE1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~14, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[89]~175 , MODE1|Mod0|auto_generated|divider|divider|StageOut[89]~175, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~0 , MODE1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~0, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~2 , MODE1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~2, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~4 , MODE1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~4, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~6 , MODE1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~6, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~8 , MODE1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~8, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~11 , MODE1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~11, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~12 , MODE1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~12, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[96]~185 , MODE1|Mod0|auto_generated|divider|divider|StageOut[96]~185, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[96]~184 , MODE1|Mod0|auto_generated|divider|divider|StageOut[96]~184, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~10 , MODE1|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~10, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[97]~176 , MODE1|Mod0|auto_generated|divider|divider|StageOut[97]~176, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[88]~177 , MODE1|Mod0|auto_generated|divider|divider|StageOut[88]~177, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[88]~178 , MODE1|Mod0|auto_generated|divider|divider|StageOut[88]~178, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~14 , MODE1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~14, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[97]~179 , MODE1|Mod0|auto_generated|divider|divider|StageOut[97]~179, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~0 , MODE1|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~0, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[101]~183 , MODE1|Mod0|auto_generated|divider|divider|StageOut[101]~183, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[101]~204 , MODE1|Mod0|auto_generated|divider|divider|StageOut[101]~204, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[100]~203 , MODE1|Mod0|auto_generated|divider|divider|StageOut[100]~203, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[100]~182 , MODE1|Mod0|auto_generated|divider|divider|StageOut[100]~182, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[99]~202 , MODE1|Mod0|auto_generated|divider|divider|StageOut[99]~202, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[99]~181 , MODE1|Mod0|auto_generated|divider|divider|StageOut[99]~181, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[98]~180 , MODE1|Mod0|auto_generated|divider|divider|StageOut[98]~180, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[98]~215 , MODE1|Mod0|auto_generated|divider|divider|StageOut[98]~215, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~2 , MODE1|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~2, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~4 , MODE1|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~4, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~6 , MODE1|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~6, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~8 , MODE1|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~8, Digital_clock, 1
instance = comp, \MODE1|Selector0~9 , MODE1|Selector0~9, Digital_clock, 1
instance = comp, \MODE1|Selector0~10 , MODE1|Selector0~10, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[102]~205 , MODE1|Mod0|auto_generated|divider|divider|StageOut[102]~205, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|StageOut[102]~186 , MODE1|Mod0|auto_generated|divider|divider|StageOut[102]~186, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~13 , MODE1|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~13, Digital_clock, 1
instance = comp, \MODE1|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~14 , MODE1|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~14, Digital_clock, 1
instance = comp, \MODE1|Selector0~11 , MODE1|Selector0~11, Digital_clock, 1
instance = comp, \MODE1|Selector0~12 , MODE1|Selector0~12, Digital_clock, 1
instance = comp, \MODE1|Selector0~13 , MODE1|Selector0~13, Digital_clock, 1
instance = comp, \MODE1|Selector0~14 , MODE1|Selector0~14, Digital_clock, 1
instance = comp, \MODE1|Selector0~4 , MODE1|Selector0~4, Digital_clock, 1
instance = comp, \MODE1|Selector0~5 , MODE1|Selector0~5, Digital_clock, 1
instance = comp, \MODE1|Selector0~6 , MODE1|Selector0~6, Digital_clock, 1
instance = comp, \MODE1|Selector0~7 , MODE1|Selector0~7, Digital_clock, 1
instance = comp, \MODE1|Selector0~8 , MODE1|Selector0~8, Digital_clock, 1
instance = comp, \MODE1|Selector0~15 , MODE1|Selector0~15, Digital_clock, 1
instance = comp, \MODE1|Selector0~16 , MODE1|Selector0~16, Digital_clock, 1
instance = comp, \MODE1|Selector0~17 , MODE1|Selector0~17, Digital_clock, 1
instance = comp, \MODE1|Selector0~18 , MODE1|Selector0~18, Digital_clock, 1
instance = comp, \MODE1|max_date[0] , MODE1|max_date[0], Digital_clock, 1
instance = comp, \MODE1|day_set[0]~11 , MODE1|day_set[0]~11, Digital_clock, 1
instance = comp, \MODE1|day_set[0]~12 , MODE1|day_set[0]~12, Digital_clock, 1
instance = comp, \MODE1|day_set[0]~13 , MODE1|day_set[0]~13, Digital_clock, 1
instance = comp, \MODE1|always1~16 , MODE1|always1~16, Digital_clock, 1
instance = comp, \MODE1|sec_set[5]~15 , MODE1|sec_set[5]~15, Digital_clock, 1
instance = comp, \MODE1|day_set[0]~8 , MODE1|day_set[0]~8, Digital_clock, 1
instance = comp, \MODE1|day_set[0]~9 , MODE1|day_set[0]~9, Digital_clock, 1
instance = comp, \MODE1|day_set[0]~14 , MODE1|day_set[0]~14, Digital_clock, 1
instance = comp, \MODE1|day_set[1] , MODE1|day_set[1], Digital_clock, 1
instance = comp, \MODE1|Add13~21 , MODE1|Add13~21, Digital_clock, 1
instance = comp, \MODE1|day_set[2]~5 , MODE1|day_set[2]~5, Digital_clock, 1
instance = comp, \MODE1|day_set[2] , MODE1|day_set[2], Digital_clock, 1
instance = comp, \MODE1|transfer_time[26]~feeder , MODE1|transfer_time[26]~feeder, Digital_clock, 1
instance = comp, \MODE1|transfer_time[26] , MODE1|transfer_time[26], Digital_clock, 1
instance = comp, \TIME|day[2] , TIME|day[2], Digital_clock, 1
instance = comp, \TIME|Add14~6 , TIME|Add14~6, Digital_clock, 1
instance = comp, \TIME|day~0 , TIME|day~0, Digital_clock, 1
instance = comp, \MODE1|transfer_time[27] , MODE1|transfer_time[27], Digital_clock, 1
instance = comp, \TIME|day~1 , TIME|day~1, Digital_clock, 1
instance = comp, \TIME|day[3] , TIME|day[3], Digital_clock, 1
instance = comp, \TIME|Add14~8 , TIME|Add14~8, Digital_clock, 1
instance = comp, \TIME|Selector26~0 , TIME|Selector26~0, Digital_clock, 1
instance = comp, \MODE1|transfer_time[28] , MODE1|transfer_time[28], Digital_clock, 1
instance = comp, \TIME|day[4] , TIME|day[4], Digital_clock, 1
instance = comp, \TIME|Add14~10 , TIME|Add14~10, Digital_clock, 1
instance = comp, \TIME|Selector25~0 , TIME|Selector25~0, Digital_clock, 1
instance = comp, \MODE1|transfer_time[29] , MODE1|transfer_time[29], Digital_clock, 1
instance = comp, \TIME|day[5] , TIME|day[5], Digital_clock, 1
instance = comp, \MODE1|Add13~10 , MODE1|Add13~10, Digital_clock, 1
instance = comp, \MODE1|Add13~18 , MODE1|Add13~18, Digital_clock, 1
instance = comp, \MODE1|Add1~10 , MODE1|Add1~10, Digital_clock, 1
instance = comp, \MODE1|day_set[5]~2 , MODE1|day_set[5]~2, Digital_clock, 1
instance = comp, \MODE1|day_set[5] , MODE1|day_set[5], Digital_clock, 1
instance = comp, \MODE1|Add1~12 , MODE1|Add1~12, Digital_clock, 1
instance = comp, \MODE1|Add13~12 , MODE1|Add13~12, Digital_clock, 1
instance = comp, \MODE1|Add13~17 , MODE1|Add13~17, Digital_clock, 1
instance = comp, \MODE1|day_set[6]~1 , MODE1|day_set[6]~1, Digital_clock, 1
instance = comp, \MODE1|day_set[6] , MODE1|day_set[6], Digital_clock, 1
instance = comp, \MODE1|Add1~14 , MODE1|Add1~14, Digital_clock, 1
instance = comp, \TIME|Add14~12 , TIME|Add14~12, Digital_clock, 1
instance = comp, \TIME|Add14~14 , TIME|Add14~14, Digital_clock, 1
instance = comp, \TIME|Selector23~0 , TIME|Selector23~0, Digital_clock, 1
instance = comp, \MODE1|transfer_time[31]~feeder , MODE1|transfer_time[31]~feeder, Digital_clock, 1
instance = comp, \MODE1|transfer_time[31] , MODE1|transfer_time[31], Digital_clock, 1
instance = comp, \TIME|day[7] , TIME|day[7], Digital_clock, 1
instance = comp, \MODE1|Add13~14 , MODE1|Add13~14, Digital_clock, 1
instance = comp, \MODE1|Add13~16 , MODE1|Add13~16, Digital_clock, 1
instance = comp, \MODE1|day_set[7]~0 , MODE1|day_set[7]~0, Digital_clock, 1
instance = comp, \MODE1|day_set[7] , MODE1|day_set[7], Digital_clock, 1
instance = comp, \MODE1|always1~11 , MODE1|always1~11, Digital_clock, 1
instance = comp, \MODE1|always1~12 , MODE1|always1~12, Digital_clock, 1
instance = comp, \MODE1|Add13~23 , MODE1|Add13~23, Digital_clock, 1
instance = comp, \MODE1|day_set[0]~7 , MODE1|day_set[0]~7, Digital_clock, 1
instance = comp, \MODE1|day_set[0] , MODE1|day_set[0], Digital_clock, 1
instance = comp, \MODE1|transfer_time[24]~feeder , MODE1|transfer_time[24]~feeder, Digital_clock, 1
instance = comp, \MODE1|transfer_time[24] , MODE1|transfer_time[24], Digital_clock, 1
instance = comp, \TIME|day~4 , TIME|day~4, Digital_clock, 1
instance = comp, \TIME|day[0] , TIME|day[0], Digital_clock, 1
instance = comp, \TIME|Selector29~0 , TIME|Selector29~0, Digital_clock, 1
instance = comp, \MODE1|transfer_time[25] , MODE1|transfer_time[25], Digital_clock, 1
instance = comp, \TIME|day[1] , TIME|day[1], Digital_clock, 1
instance = comp, \TIME|WideNor0~0 , TIME|WideNor0~0, Digital_clock, 1
instance = comp, \TIME|year[11]~2 , TIME|year[11]~2, Digital_clock, 1
instance = comp, \TIME|year[11]~17 , TIME|year[11]~17, Digital_clock, 1
instance = comp, \TIME|always3~0 , TIME|always3~0, Digital_clock, 1
instance = comp, \TIME|sec~0 , TIME|sec~0, Digital_clock, 1
instance = comp, \TIME|sec~8 , TIME|sec~8, Digital_clock, 1
instance = comp, \TIME|sec[1] , TIME|sec[1], Digital_clock, 1
instance = comp, \TIME|sec[1]~_wirecell , TIME|sec[1]~_wirecell, Digital_clock, 1
instance = comp, \MODE1|Add14~0 , MODE1|Add14~0, Digital_clock, 1
instance = comp, \MODE1|Add14~23 , MODE1|Add14~23, Digital_clock, 1
instance = comp, \MODE1|Add3~0 , MODE1|Add3~0, Digital_clock, 1
instance = comp, \MODE1|hour_set[0]~7 , MODE1|hour_set[0]~7, Digital_clock, 1
instance = comp, \MODE1|Add3~2 , MODE1|Add3~2, Digital_clock, 1
instance = comp, \MODE1|Add3~4 , MODE1|Add3~4, Digital_clock, 1
instance = comp, \MODE1|Add14~2 , MODE1|Add14~2, Digital_clock, 1
instance = comp, \MODE1|Add14~4 , MODE1|Add14~4, Digital_clock, 1
instance = comp, \MODE0|Add4~2 , MODE0|Add4~2, Digital_clock, 1
instance = comp, \MODE0|Add4~4 , MODE0|Add4~4, Digital_clock, 1
instance = comp, \TIME|Selector36~0 , TIME|Selector36~0, Digital_clock, 1
instance = comp, \MODE1|transfer_time[18] , MODE1|transfer_time[18], Digital_clock, 1
instance = comp, \TIME|hour[2] , TIME|hour[2], Digital_clock, 1
instance = comp, \MODE1|Add14~21 , MODE1|Add14~21, Digital_clock, 1
instance = comp, \MODE1|hour_set[2]~5 , MODE1|hour_set[2]~5, Digital_clock, 1
instance = comp, \MODE1|hour_set[2] , MODE1|hour_set[2], Digital_clock, 1
instance = comp, \MODE1|Add14~6 , MODE1|Add14~6, Digital_clock, 1
instance = comp, \MODE0|Add4~6 , MODE0|Add4~6, Digital_clock, 1
instance = comp, \TIME|hour~1 , TIME|hour~1, Digital_clock, 1
instance = comp, \MODE1|transfer_time[19]~feeder , MODE1|transfer_time[19]~feeder, Digital_clock, 1
instance = comp, \MODE1|transfer_time[19] , MODE1|transfer_time[19], Digital_clock, 1
instance = comp, \TIME|hour~2 , TIME|hour~2, Digital_clock, 1
instance = comp, \TIME|hour[3] , TIME|hour[3], Digital_clock, 1
instance = comp, \MODE1|Add14~11 , MODE1|Add14~11, Digital_clock, 1
instance = comp, \MODE1|Add3~6 , MODE1|Add3~6, Digital_clock, 1
instance = comp, \MODE1|hour_set[3]~0 , MODE1|hour_set[3]~0, Digital_clock, 1
instance = comp, \MODE1|hour_set[3] , MODE1|hour_set[3], Digital_clock, 1
instance = comp, \MODE1|Add14~8 , MODE1|Add14~8, Digital_clock, 1
instance = comp, \MODE0|Add4~8 , MODE0|Add4~8, Digital_clock, 1
instance = comp, \TIME|Selector34~0 , TIME|Selector34~0, Digital_clock, 1
instance = comp, \MODE1|transfer_time[20]~feeder , MODE1|transfer_time[20]~feeder, Digital_clock, 1
instance = comp, \MODE1|transfer_time[20] , MODE1|transfer_time[20], Digital_clock, 1
instance = comp, \TIME|hour[4] , TIME|hour[4], Digital_clock, 1
instance = comp, \MODE1|Add14~10 , MODE1|Add14~10, Digital_clock, 1
instance = comp, \MODE1|Add3~8 , MODE1|Add3~8, Digital_clock, 1
instance = comp, \MODE1|hour_set[4]~1 , MODE1|hour_set[4]~1, Digital_clock, 1
instance = comp, \MODE1|hour_set[4] , MODE1|hour_set[4], Digital_clock, 1
instance = comp, \MODE1|Add14~12 , MODE1|Add14~12, Digital_clock, 1
instance = comp, \MODE0|Add4~10 , MODE0|Add4~10, Digital_clock, 1
instance = comp, \TIME|Selector33~0 , TIME|Selector33~0, Digital_clock, 1
instance = comp, \MODE1|transfer_time[21]~feeder , MODE1|transfer_time[21]~feeder, Digital_clock, 1
instance = comp, \MODE1|transfer_time[21] , MODE1|transfer_time[21], Digital_clock, 1
instance = comp, \TIME|hour[5] , TIME|hour[5], Digital_clock, 1
instance = comp, \MODE1|Add14~20 , MODE1|Add14~20, Digital_clock, 1
instance = comp, \MODE1|Add3~10 , MODE1|Add3~10, Digital_clock, 1
instance = comp, \MODE1|hour_set[5]~4 , MODE1|hour_set[5]~4, Digital_clock, 1
instance = comp, \MODE1|hour_set[5] , MODE1|hour_set[5], Digital_clock, 1
instance = comp, \MODE1|Add14~14 , MODE1|Add14~14, Digital_clock, 1
instance = comp, \MODE0|Add4~12 , MODE0|Add4~12, Digital_clock, 1
instance = comp, \TIME|Selector32~0 , TIME|Selector32~0, Digital_clock, 1
instance = comp, \MODE1|transfer_time[22] , MODE1|transfer_time[22], Digital_clock, 1
instance = comp, \TIME|hour[6] , TIME|hour[6], Digital_clock, 1
instance = comp, \MODE1|Add14~19 , MODE1|Add14~19, Digital_clock, 1
instance = comp, \MODE1|Add3~12 , MODE1|Add3~12, Digital_clock, 1
instance = comp, \MODE1|hour_set[6]~3 , MODE1|hour_set[6]~3, Digital_clock, 1
instance = comp, \MODE1|hour_set[6] , MODE1|hour_set[6], Digital_clock, 1
instance = comp, \MODE1|Add14~16 , MODE1|Add14~16, Digital_clock, 1
instance = comp, \MODE0|Add4~14 , MODE0|Add4~14, Digital_clock, 1
instance = comp, \TIME|Selector31~0 , TIME|Selector31~0, Digital_clock, 1
instance = comp, \MODE1|transfer_time[23]~feeder , MODE1|transfer_time[23]~feeder, Digital_clock, 1
instance = comp, \MODE1|transfer_time[23] , MODE1|transfer_time[23], Digital_clock, 1
instance = comp, \TIME|hour[7] , TIME|hour[7], Digital_clock, 1
instance = comp, \MODE1|Add14~18 , MODE1|Add14~18, Digital_clock, 1
instance = comp, \MODE1|Add3~14 , MODE1|Add3~14, Digital_clock, 1
instance = comp, \MODE1|hour_set[7]~2 , MODE1|hour_set[7]~2, Digital_clock, 1
instance = comp, \MODE1|hour_set[7] , MODE1|hour_set[7], Digital_clock, 1
instance = comp, \MODE1|LessThan0~0 , MODE1|LessThan0~0, Digital_clock, 1
instance = comp, \MODE1|always1~8 , MODE1|always1~8, Digital_clock, 1
instance = comp, \MODE1|hour_set[3]~8 , MODE1|hour_set[3]~8, Digital_clock, 1
instance = comp, \MODE1|hour_set[3]~9 , MODE1|hour_set[3]~9, Digital_clock, 1
instance = comp, \MODE1|hour_set[3]~10 , MODE1|hour_set[3]~10, Digital_clock, 1
instance = comp, \MODE1|hour_set[3]~11 , MODE1|hour_set[3]~11, Digital_clock, 1
instance = comp, \MODE1|hour_set[0] , MODE1|hour_set[0], Digital_clock, 1
instance = comp, \MODE1|transfer_time[16]~feeder , MODE1|transfer_time[16]~feeder, Digital_clock, 1
instance = comp, \MODE1|transfer_time[16] , MODE1|transfer_time[16], Digital_clock, 1
instance = comp, \MODE0|Add4~0 , MODE0|Add4~0, Digital_clock, 1
instance = comp, \TIME|hour~5 , TIME|hour~5, Digital_clock, 1
instance = comp, \TIME|hour~6 , TIME|hour~6, Digital_clock, 1
instance = comp, \TIME|hour[0] , TIME|hour[0], Digital_clock, 1
instance = comp, \TIME|hour~3 , TIME|hour~3, Digital_clock, 1
instance = comp, \MODE1|transfer_time[17]~feeder , MODE1|transfer_time[17]~feeder, Digital_clock, 1
instance = comp, \MODE1|transfer_time[17] , MODE1|transfer_time[17], Digital_clock, 1
instance = comp, \TIME|hour~4 , TIME|hour~4, Digital_clock, 1
instance = comp, \TIME|hour[1] , TIME|hour[1], Digital_clock, 1
instance = comp, \MODE1|Add14~22 , MODE1|Add14~22, Digital_clock, 1
instance = comp, \MODE1|hour_set[1]~6 , MODE1|hour_set[1]~6, Digital_clock, 1
instance = comp, \MODE1|hour_set[1] , MODE1|hour_set[1], Digital_clock, 1
instance = comp, \MODE1|LessThan15~0 , MODE1|LessThan15~0, Digital_clock, 1
instance = comp, \MODE1|always1~9 , MODE1|always1~9, Digital_clock, 1
instance = comp, \MODE1|LessThan17~1 , MODE1|LessThan17~1, Digital_clock, 1
instance = comp, \MODE1|always1~7 , MODE1|always1~7, Digital_clock, 1
instance = comp, \MODE1|always1~13 , MODE1|always1~13, Digital_clock, 1
instance = comp, \MODE1|sec_set[7]~14 , MODE1|sec_set[7]~14, Digital_clock, 1
instance = comp, \MODE1|sec_set[7]~12 , MODE1|sec_set[7]~12, Digital_clock, 1
instance = comp, \MODE1|sec_set[7]~11 , MODE1|sec_set[7]~11, Digital_clock, 1
instance = comp, \MODE1|sec_set[7]~13 , MODE1|sec_set[7]~13, Digital_clock, 1
instance = comp, \MODE1|month_set[7]~9 , MODE1|month_set[7]~9, Digital_clock, 1
instance = comp, \MODE1|min_set[4]~9 , MODE1|min_set[4]~9, Digital_clock, 1
instance = comp, \MODE1|sec_set[7]~16 , MODE1|sec_set[7]~16, Digital_clock, 1
instance = comp, \MODE1|sec_set[1] , MODE1|sec_set[1], Digital_clock, 1
instance = comp, \MODE1|sec_set[2]~19 , MODE1|sec_set[2]~19, Digital_clock, 1
instance = comp, \MODE1|transfer_time[2] , MODE1|transfer_time[2], Digital_clock, 1
instance = comp, \TIME|Add17~4 , TIME|Add17~4, Digital_clock, 1
instance = comp, \TIME|sec~5 , TIME|sec~5, Digital_clock, 1
instance = comp, \TIME|sec[2] , TIME|sec[2], Digital_clock, 1
instance = comp, \TIME|sec[2]~_wirecell , TIME|sec[2]~_wirecell, Digital_clock, 1
instance = comp, \MODE1|sec_set[2] , MODE1|sec_set[2], Digital_clock, 1
instance = comp, \MODE1|sec_set[3]~21 , MODE1|sec_set[3]~21, Digital_clock, 1
instance = comp, \MODE1|transfer_time[3] , MODE1|transfer_time[3], Digital_clock, 1
instance = comp, \TIME|Add17~6 , TIME|Add17~6, Digital_clock, 1
instance = comp, \TIME|sec~7 , TIME|sec~7, Digital_clock, 1
instance = comp, \TIME|sec[3] , TIME|sec[3], Digital_clock, 1
instance = comp, \TIME|sec[3]~_wirecell , TIME|sec[3]~_wirecell, Digital_clock, 1
instance = comp, \MODE1|sec_set[3] , MODE1|sec_set[3], Digital_clock, 1
instance = comp, \MODE1|sec_set[4]~23 , MODE1|sec_set[4]~23, Digital_clock, 1
instance = comp, \MODE1|transfer_time[4] , MODE1|transfer_time[4], Digital_clock, 1
instance = comp, \TIME|Add17~8 , TIME|Add17~8, Digital_clock, 1
instance = comp, \TIME|sec~4 , TIME|sec~4, Digital_clock, 1
instance = comp, \TIME|sec[4] , TIME|sec[4], Digital_clock, 1
instance = comp, \TIME|sec[4]~_wirecell , TIME|sec[4]~_wirecell, Digital_clock, 1
instance = comp, \MODE1|sec_set[4] , MODE1|sec_set[4], Digital_clock, 1
instance = comp, \MODE1|sec_set[5]~25 , MODE1|sec_set[5]~25, Digital_clock, 1
instance = comp, \MODE1|transfer_time[5]~feeder , MODE1|transfer_time[5]~feeder, Digital_clock, 1
instance = comp, \MODE1|transfer_time[5] , MODE1|transfer_time[5], Digital_clock, 1
instance = comp, \TIME|Add17~10 , TIME|Add17~10, Digital_clock, 1
instance = comp, \TIME|sec~1 , TIME|sec~1, Digital_clock, 1
instance = comp, \TIME|sec[5] , TIME|sec[5], Digital_clock, 1
instance = comp, \MODE1|sec_set[5] , MODE1|sec_set[5], Digital_clock, 1
instance = comp, \MODE1|sec_set[6]~27 , MODE1|sec_set[6]~27, Digital_clock, 1
instance = comp, \TIME|Add17~12 , TIME|Add17~12, Digital_clock, 1
instance = comp, \MODE1|transfer_time[6] , MODE1|transfer_time[6], Digital_clock, 1
instance = comp, \TIME|sec~6 , TIME|sec~6, Digital_clock, 1
instance = comp, \TIME|sec[6] , TIME|sec[6], Digital_clock, 1
instance = comp, \MODE1|sec_set[6] , MODE1|sec_set[6], Digital_clock, 1
instance = comp, \MODE1|sec_set[7]~29 , MODE1|sec_set[7]~29, Digital_clock, 1
instance = comp, \TIME|Add17~14 , TIME|Add17~14, Digital_clock, 1
instance = comp, \MODE1|transfer_time[7] , MODE1|transfer_time[7], Digital_clock, 1
instance = comp, \TIME|sec~3 , TIME|sec~3, Digital_clock, 1
instance = comp, \TIME|sec[7] , TIME|sec[7], Digital_clock, 1
instance = comp, \MODE1|sec_set[7] , MODE1|sec_set[7], Digital_clock, 1
instance = comp, \MODE1|LessThan17~0 , MODE1|LessThan17~0, Digital_clock, 1
instance = comp, \MODE1|sec_set[5]~10 , MODE1|sec_set[5]~10, Digital_clock, 1
instance = comp, \MODE1|sec_set[0] , MODE1|sec_set[0], Digital_clock, 1
instance = comp, \MODE1|transfer_time[0]~feeder , MODE1|transfer_time[0]~feeder, Digital_clock, 1
instance = comp, \MODE1|transfer_time[0] , MODE1|transfer_time[0], Digital_clock, 1
instance = comp, \TIME|sec~2 , TIME|sec~2, Digital_clock, 1
instance = comp, \TIME|sec[0] , TIME|sec[0], Digital_clock, 1
instance = comp, \TIME|WideNor5~0 , TIME|WideNor5~0, Digital_clock, 1
instance = comp, \TIME|WideNor5~1 , TIME|WideNor5~1, Digital_clock, 1
instance = comp, \TIME|WideNor5~2 , TIME|WideNor5~2, Digital_clock, 1
instance = comp, \TIME|Add16~0 , TIME|Add16~0, Digital_clock, 1
instance = comp, \TIME|Selector46~2 , TIME|Selector46~2, Digital_clock, 1
instance = comp, \TIME|min[0]~feeder , TIME|min[0]~feeder, Digital_clock, 1
instance = comp, \MODE1|kor_min[0] , MODE1|kor_min[0], Digital_clock, 1
instance = comp, \TIME|min[0] , TIME|min[0], Digital_clock, 1
instance = comp, \MODE1|min_set[1]~12 , MODE1|min_set[1]~12, Digital_clock, 1
instance = comp, \MODE1|min_set[2]~14 , MODE1|min_set[2]~14, Digital_clock, 1
instance = comp, \TIME|min[2]~_wirecell , TIME|min[2]~_wirecell, Digital_clock, 1
instance = comp, \MODE1|min_set[4]~8 , MODE1|min_set[4]~8, Digital_clock, 1
instance = comp, \MODE1|min_set[4]~19 , MODE1|min_set[4]~19, Digital_clock, 1
instance = comp, \MODE1|min_set[5]~26 , MODE1|min_set[5]~26, Digital_clock, 1
instance = comp, \MODE1|min_set[6]~28 , MODE1|min_set[6]~28, Digital_clock, 1
instance = comp, \MODE1|transfer_time[11] , MODE1|transfer_time[11], Digital_clock, 1
instance = comp, \TIME|Add16~4 , TIME|Add16~4, Digital_clock, 1
instance = comp, \TIME|Add16~6 , TIME|Add16~6, Digital_clock, 1
instance = comp, \TIME|min~0 , TIME|min~0, Digital_clock, 1
instance = comp, \TIME|min~3 , TIME|min~3, Digital_clock, 1
instance = comp, \TIME|min[3] , TIME|min[3], Digital_clock, 1
instance = comp, \TIME|Add16~8 , TIME|Add16~8, Digital_clock, 1
instance = comp, \MODE1|transfer_time[12] , MODE1|transfer_time[12], Digital_clock, 1
instance = comp, \TIME|min~2 , TIME|min~2, Digital_clock, 1
instance = comp, \TIME|min[4] , TIME|min[4], Digital_clock, 1
instance = comp, \TIME|Add16~10 , TIME|Add16~10, Digital_clock, 1
instance = comp, \TIME|Selector41~2 , TIME|Selector41~2, Digital_clock, 1
instance = comp, \TIME|min[5]~feeder , TIME|min[5]~feeder, Digital_clock, 1
instance = comp, \MODE1|transfer_time[13]~feeder , MODE1|transfer_time[13]~feeder, Digital_clock, 1
instance = comp, \MODE1|transfer_time[13] , MODE1|transfer_time[13], Digital_clock, 1
instance = comp, \TIME|min[5] , TIME|min[5], Digital_clock, 1
instance = comp, \TIME|Add16~12 , TIME|Add16~12, Digital_clock, 1
instance = comp, \TIME|Selector40~2 , TIME|Selector40~2, Digital_clock, 1
instance = comp, \TIME|min[6]~feeder , TIME|min[6]~feeder, Digital_clock, 1
instance = comp, \MODE1|transfer_time[14]~feeder , MODE1|transfer_time[14]~feeder, Digital_clock, 1
instance = comp, \MODE1|transfer_time[14] , MODE1|transfer_time[14], Digital_clock, 1
instance = comp, \TIME|min[6] , TIME|min[6], Digital_clock, 1
instance = comp, \MODE1|min_set[6] , MODE1|min_set[6], Digital_clock, 1
instance = comp, \MODE1|min_set[7]~30 , MODE1|min_set[7]~30, Digital_clock, 1
instance = comp, \TIME|Add16~14 , TIME|Add16~14, Digital_clock, 1
instance = comp, \TIME|Selector39~2 , TIME|Selector39~2, Digital_clock, 1
instance = comp, \TIME|min[7]~feeder , TIME|min[7]~feeder, Digital_clock, 1
instance = comp, \MODE1|transfer_time[15]~feeder , MODE1|transfer_time[15]~feeder, Digital_clock, 1
instance = comp, \MODE1|transfer_time[15] , MODE1|transfer_time[15], Digital_clock, 1
instance = comp, \TIME|min[7] , TIME|min[7], Digital_clock, 1
instance = comp, \MODE1|min_set[7] , MODE1|min_set[7], Digital_clock, 1
instance = comp, \MODE1|always1~17 , MODE1|always1~17, Digital_clock, 1
instance = comp, \MODE1|min_set[4]~20 , MODE1|min_set[4]~20, Digital_clock, 1
instance = comp, \MODE1|LessThan16~0 , MODE1|LessThan16~0, Digital_clock, 1
instance = comp, \MODE1|min_set[4]~17 , MODE1|min_set[4]~17, Digital_clock, 1
instance = comp, \MODE1|min_set[4]~18 , MODE1|min_set[4]~18, Digital_clock, 1
instance = comp, \MODE1|min_set[4]~21 , MODE1|min_set[4]~21, Digital_clock, 1
instance = comp, \MODE1|min_set[2] , MODE1|min_set[2], Digital_clock, 1
instance = comp, \MODE1|min_set[3]~22 , MODE1|min_set[3]~22, Digital_clock, 1
instance = comp, \TIME|min[3]~_wirecell , TIME|min[3]~_wirecell, Digital_clock, 1
instance = comp, \MODE1|min_set[3] , MODE1|min_set[3], Digital_clock, 1
instance = comp, \MODE1|min_set[4]~24 , MODE1|min_set[4]~24, Digital_clock, 1
instance = comp, \TIME|min[4]~_wirecell , TIME|min[4]~_wirecell, Digital_clock, 1
instance = comp, \MODE1|min_set[4] , MODE1|min_set[4], Digital_clock, 1
instance = comp, \MODE1|min_set[5] , MODE1|min_set[5], Digital_clock, 1
instance = comp, \MODE1|LessThan16~1 , MODE1|LessThan16~1, Digital_clock, 1
instance = comp, \MODE1|min_set[3]~16 , MODE1|min_set[3]~16, Digital_clock, 1
instance = comp, \MODE1|min_set[0] , MODE1|min_set[0], Digital_clock, 1
instance = comp, \TIME|min[1]~_wirecell , TIME|min[1]~_wirecell, Digital_clock, 1
instance = comp, \MODE1|min_set[1] , MODE1|min_set[1], Digital_clock, 1
instance = comp, \MODE1|kor_min[1]~feeder , MODE1|kor_min[1]~feeder, Digital_clock, 1
instance = comp, \MODE1|kor_min[1] , MODE1|kor_min[1], Digital_clock, 1
instance = comp, \TIME|Add16~2 , TIME|Add16~2, Digital_clock, 1
instance = comp, \TIME|min~4 , TIME|min~4, Digital_clock, 1
instance = comp, \TIME|min[1] , TIME|min[1], Digital_clock, 1
instance = comp, \MODE1|transfer_time[10] , MODE1|transfer_time[10], Digital_clock, 1
instance = comp, \TIME|min~1 , TIME|min~1, Digital_clock, 1
instance = comp, \TIME|min[2] , TIME|min[2], Digital_clock, 1
instance = comp, \MODE0|LessThan2~0 , MODE0|LessThan2~0, Digital_clock, 1
instance = comp, \TIME|WideNor4~0 , TIME|WideNor4~0, Digital_clock, 1
instance = comp, \TIME|WideNor4~1 , TIME|WideNor4~1, Digital_clock, 1
instance = comp, \TIME|Equal3~1 , TIME|Equal3~1, Digital_clock, 1
instance = comp, \MODE0|LessThan1~0 , MODE0|LessThan1~0, Digital_clock, 1
instance = comp, \TIME|Equal3~2 , TIME|Equal3~2, Digital_clock, 1
instance = comp, \TIME|Add13~6 , TIME|Add13~6, Digital_clock, 1
instance = comp, \TIME|Add13~8 , TIME|Add13~8, Digital_clock, 1
instance = comp, \TIME|Selector18~0 , TIME|Selector18~0, Digital_clock, 1
instance = comp, \TIME|month[4]~feeder , TIME|month[4]~feeder, Digital_clock, 1
instance = comp, \MODE1|transfer_time[36]~feeder , MODE1|transfer_time[36]~feeder, Digital_clock, 1
instance = comp, \MODE1|transfer_time[36] , MODE1|transfer_time[36], Digital_clock, 1
instance = comp, \TIME|month[4] , TIME|month[4], Digital_clock, 1
instance = comp, \TIME|Add13~10 , TIME|Add13~10, Digital_clock, 1
instance = comp, \TIME|Selector17~0 , TIME|Selector17~0, Digital_clock, 1
instance = comp, \TIME|month[5]~feeder , TIME|month[5]~feeder, Digital_clock, 1
instance = comp, \MODE1|transfer_time[37] , MODE1|transfer_time[37], Digital_clock, 1
instance = comp, \TIME|month[5] , TIME|month[5], Digital_clock, 1
instance = comp, \TIME|Add13~12 , TIME|Add13~12, Digital_clock, 1
instance = comp, \TIME|Selector16~0 , TIME|Selector16~0, Digital_clock, 1
instance = comp, \TIME|month[6]~feeder , TIME|month[6]~feeder, Digital_clock, 1
instance = comp, \MODE1|month_set[5]~23 , MODE1|month_set[5]~23, Digital_clock, 1
instance = comp, \MODE1|month_set[6]~25 , MODE1|month_set[6]~25, Digital_clock, 1
instance = comp, \MODE1|month_set[6] , MODE1|month_set[6], Digital_clock, 1
instance = comp, \MODE1|transfer_time[38]~feeder , MODE1|transfer_time[38]~feeder, Digital_clock, 1
instance = comp, \MODE1|transfer_time[38] , MODE1|transfer_time[38], Digital_clock, 1
instance = comp, \TIME|month[6] , TIME|month[6], Digital_clock, 1
instance = comp, \TIME|Add13~14 , TIME|Add13~14, Digital_clock, 1
instance = comp, \TIME|Selector15~0 , TIME|Selector15~0, Digital_clock, 1
instance = comp, \TIME|month[7]~feeder , TIME|month[7]~feeder, Digital_clock, 1
instance = comp, \MODE1|month_set[7]~27 , MODE1|month_set[7]~27, Digital_clock, 1
instance = comp, \MODE1|month_set[7] , MODE1|month_set[7], Digital_clock, 1
instance = comp, \MODE1|transfer_time[39] , MODE1|transfer_time[39], Digital_clock, 1
instance = comp, \TIME|month[7] , TIME|month[7], Digital_clock, 1
instance = comp, \TIME|Equal3~0 , TIME|Equal3~0, Digital_clock, 1
instance = comp, \TIME|Equal3~4 , TIME|Equal3~4, Digital_clock, 1
instance = comp, \TIME|year~13 , TIME|year~13, Digital_clock, 1
instance = comp, \TIME|year[4]~feeder , TIME|year[4]~feeder, Digital_clock, 1
instance = comp, \MODE1|transfer_time[44]~feeder , MODE1|transfer_time[44]~feeder, Digital_clock, 1
instance = comp, \MODE1|transfer_time[44] , MODE1|transfer_time[44], Digital_clock, 1
instance = comp, \TIME|year[4] , TIME|year[4], Digital_clock, 1
instance = comp, \TIME|Equal3~11 , TIME|Equal3~11, Digital_clock, 1
instance = comp, \TIME|Equal3~10 , TIME|Equal3~10, Digital_clock, 1
instance = comp, \TIME|Equal3~9 , TIME|Equal3~9, Digital_clock, 1
instance = comp, \TIME|Equal3~8 , TIME|Equal3~8, Digital_clock, 1
instance = comp, \TIME|Equal3~12 , TIME|Equal3~12, Digital_clock, 1
instance = comp, \TIME|year~16 , TIME|year~16, Digital_clock, 1
instance = comp, \TIME|year[0]~feeder , TIME|year[0]~feeder, Digital_clock, 1
instance = comp, \MODE1|transfer_time[40]~feeder , MODE1|transfer_time[40]~feeder, Digital_clock, 1
instance = comp, \MODE1|transfer_time[40] , MODE1|transfer_time[40], Digital_clock, 1
instance = comp, \TIME|year[0] , TIME|year[0], Digital_clock, 1
instance = comp, \MODE1|year_set[0] , MODE1|year_set[0], Digital_clock, 1
instance = comp, \MODE1|year_set[1]~19 , MODE1|year_set[1]~19, Digital_clock, 1
instance = comp, \TIME|year[1]~_wirecell , TIME|year[1]~_wirecell, Digital_clock, 1
instance = comp, \MODE1|year_set[1] , MODE1|year_set[1], Digital_clock, 1
instance = comp, \MODE1|year_set[2]~21 , MODE1|year_set[2]~21, Digital_clock, 1
instance = comp, \TIME|year[2]~_wirecell , TIME|year[2]~_wirecell, Digital_clock, 1
instance = comp, \MODE1|year_set[2] , MODE1|year_set[2], Digital_clock, 1
instance = comp, \MODE1|year_set[3] , MODE1|year_set[3], Digital_clock, 1
instance = comp, \MODE1|LessThan12~3 , MODE1|LessThan12~3, Digital_clock, 1
instance = comp, \MODE1|LessThan12~2 , MODE1|LessThan12~2, Digital_clock, 1
instance = comp, \MODE1|always1~15 , MODE1|always1~15, Digital_clock, 1
instance = comp, \MODE1|month_set[7]~13 , MODE1|month_set[7]~13, Digital_clock, 1
instance = comp, \MODE1|month_set[7]~14 , MODE1|month_set[7]~14, Digital_clock, 1
instance = comp, \MODE1|month_set[3] , MODE1|month_set[3], Digital_clock, 1
instance = comp, \MODE1|month_set[4]~21 , MODE1|month_set[4]~21, Digital_clock, 1
instance = comp, \MODE1|month_set[4] , MODE1|month_set[4], Digital_clock, 1
instance = comp, \MODE1|month_set[5] , MODE1|month_set[5], Digital_clock, 1
instance = comp, \MODE1|Selector0~0 , MODE1|Selector0~0, Digital_clock, 1
instance = comp, \MODE1|month_set~12 , MODE1|month_set~12, Digital_clock, 1
instance = comp, \MODE1|month_set[1] , MODE1|month_set[1], Digital_clock, 1
instance = comp, \TIME|month[2]~_wirecell , TIME|month[2]~_wirecell, Digital_clock, 1
instance = comp, \MODE1|month_set[2] , MODE1|month_set[2], Digital_clock, 1
instance = comp, \MODE1|transfer_time[34] , MODE1|transfer_time[34], Digital_clock, 1
instance = comp, \TIME|Add13~4 , TIME|Add13~4, Digital_clock, 1
instance = comp, \TIME|month~0 , TIME|month~0, Digital_clock, 1
instance = comp, \TIME|month~1 , TIME|month~1, Digital_clock, 1
instance = comp, \TIME|month[2] , TIME|month[2], Digital_clock, 1
instance = comp, \TIME|Selector19~0 , TIME|Selector19~0, Digital_clock, 1
instance = comp, \TIME|month[3]~feeder , TIME|month[3]~feeder, Digital_clock, 1
instance = comp, \MODE1|transfer_time[35]~feeder , MODE1|transfer_time[35]~feeder, Digital_clock, 1
instance = comp, \MODE1|transfer_time[35] , MODE1|transfer_time[35], Digital_clock, 1
instance = comp, \TIME|month[3] , TIME|month[3], Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~0 , TIME|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~0, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~2 , TIME|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~2, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~4 , TIME|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~4, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~6 , TIME|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~6, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~8 , TIME|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~8, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10 , TIME|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[88]~111 , TIME|Mod1|auto_generated|divider|divider|StageOut[88]~111, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[88]~110 , TIME|Mod1|auto_generated|divider|divider|StageOut[88]~110, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[87]~113 , TIME|Mod1|auto_generated|divider|divider|StageOut[87]~113, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[87]~112 , TIME|Mod1|auto_generated|divider|divider|StageOut[87]~112, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[86]~115 , TIME|Mod1|auto_generated|divider|divider|StageOut[86]~115, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[86]~114 , TIME|Mod1|auto_generated|divider|divider|StageOut[86]~114, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[85]~116 , TIME|Mod1|auto_generated|divider|divider|StageOut[85]~116, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[85]~117 , TIME|Mod1|auto_generated|divider|divider|StageOut[85]~117, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[84]~118 , TIME|Mod1|auto_generated|divider|divider|StageOut[84]~118, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[84]~119 , TIME|Mod1|auto_generated|divider|divider|StageOut[84]~119, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[83]~121 , TIME|Mod1|auto_generated|divider|divider|StageOut[83]~121, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[83]~120 , TIME|Mod1|auto_generated|divider|divider|StageOut[83]~120, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~0 , TIME|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~0, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~2 , TIME|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~2, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~4 , TIME|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~4, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~6 , TIME|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~6, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~8 , TIME|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~8, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~11 , TIME|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~11, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12 , TIME|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[98]~122 , TIME|Mod1|auto_generated|divider|divider|StageOut[98]~122, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[98]~190 , TIME|Mod1|auto_generated|divider|divider|StageOut[98]~190, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[97]~191 , TIME|Mod1|auto_generated|divider|divider|StageOut[97]~191, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[97]~123 , TIME|Mod1|auto_generated|divider|divider|StageOut[97]~123, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[96]~192 , TIME|Mod1|auto_generated|divider|divider|StageOut[96]~192, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[96]~124 , TIME|Mod1|auto_generated|divider|divider|StageOut[96]~124, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[95]~125 , TIME|Mod1|auto_generated|divider|divider|StageOut[95]~125, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[95]~193 , TIME|Mod1|auto_generated|divider|divider|StageOut[95]~193, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[94]~126 , TIME|Mod1|auto_generated|divider|divider|StageOut[94]~126, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[94]~127 , TIME|Mod1|auto_generated|divider|divider|StageOut[94]~127, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[82]~130 , TIME|Mod1|auto_generated|divider|divider|StageOut[82]~130, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[82]~129 , TIME|Mod1|auto_generated|divider|divider|StageOut[82]~129, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~14 , TIME|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~14, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[93]~131 , TIME|Mod1|auto_generated|divider|divider|StageOut[93]~131, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[93]~128 , TIME|Mod1|auto_generated|divider|divider|StageOut[93]~128, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~0 , TIME|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~0, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~2 , TIME|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~2, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~4 , TIME|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~4, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~6 , TIME|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~6, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~8 , TIME|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~8, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~11 , TIME|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~11, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~12 , TIME|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~12, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[108]~132 , TIME|Mod1|auto_generated|divider|divider|StageOut[108]~132, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[108]~175 , TIME|Mod1|auto_generated|divider|divider|StageOut[108]~175, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[107]~133 , TIME|Mod1|auto_generated|divider|divider|StageOut[107]~133, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[107]~176 , TIME|Mod1|auto_generated|divider|divider|StageOut[107]~176, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[106]~177 , TIME|Mod1|auto_generated|divider|divider|StageOut[106]~177, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[106]~134 , TIME|Mod1|auto_generated|divider|divider|StageOut[106]~134, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[105]~194 , TIME|Mod1|auto_generated|divider|divider|StageOut[105]~194, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[105]~135 , TIME|Mod1|auto_generated|divider|divider|StageOut[105]~135, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[104]~195 , TIME|Mod1|auto_generated|divider|divider|StageOut[104]~195, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[104]~136 , TIME|Mod1|auto_generated|divider|divider|StageOut[104]~136, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[81]~139 , TIME|Mod1|auto_generated|divider|divider|StageOut[81]~139, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[81]~138 , TIME|Mod1|auto_generated|divider|divider|StageOut[81]~138, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~16 , TIME|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~16, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[92]~140 , TIME|Mod1|auto_generated|divider|divider|StageOut[92]~140, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[92]~137 , TIME|Mod1|auto_generated|divider|divider|StageOut[92]~137, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~14 , TIME|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~14, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[103]~141 , TIME|Mod1|auto_generated|divider|divider|StageOut[103]~141, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[103]~196 , TIME|Mod1|auto_generated|divider|divider|StageOut[103]~196, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~0 , TIME|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~0, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~2 , TIME|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~2, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~4 , TIME|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~4, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~6 , TIME|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~6, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~8 , TIME|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~8, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~11 , TIME|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~11, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~12 , TIME|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~12, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[90]~155 , TIME|Mod1|auto_generated|divider|divider|StageOut[90]~155, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[90]~154 , TIME|Mod1|auto_generated|divider|divider|StageOut[90]~154, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~18 , TIME|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~18, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[112]~198 , TIME|Mod1|auto_generated|divider|divider|StageOut[112]~198, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[101]~156 , TIME|Mod1|auto_generated|divider|divider|StageOut[101]~156, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[101]~153 , TIME|Mod1|auto_generated|divider|divider|StageOut[101]~153, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~16 , TIME|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~16, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[118]~142 , TIME|Mod1|auto_generated|divider|divider|StageOut[118]~142, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[118]~178 , TIME|Mod1|auto_generated|divider|divider|StageOut[118]~178, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[117]~179 , TIME|Mod1|auto_generated|divider|divider|StageOut[117]~179, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[117]~143 , TIME|Mod1|auto_generated|divider|divider|StageOut[117]~143, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[116]~180 , TIME|Mod1|auto_generated|divider|divider|StageOut[116]~180, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[116]~144 , TIME|Mod1|auto_generated|divider|divider|StageOut[116]~144, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[115]~181 , TIME|Mod1|auto_generated|divider|divider|StageOut[115]~181, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[115]~145 , TIME|Mod1|auto_generated|divider|divider|StageOut[115]~145, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[114]~146 , TIME|Mod1|auto_generated|divider|divider|StageOut[114]~146, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[114]~182 , TIME|Mod1|auto_generated|divider|divider|StageOut[114]~182, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[80]~149 , TIME|Mod1|auto_generated|divider|divider|StageOut[80]~149, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[80]~148 , TIME|Mod1|auto_generated|divider|divider|StageOut[80]~148, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18 , TIME|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[91]~150 , TIME|Mod1|auto_generated|divider|divider|StageOut[91]~150, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[91]~147 , TIME|Mod1|auto_generated|divider|divider|StageOut[91]~147, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~16 , TIME|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~16, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[102]~197 , TIME|Mod1|auto_generated|divider|divider|StageOut[102]~197, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[113]~183 , TIME|Mod1|auto_generated|divider|divider|StageOut[113]~183, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[102]~151 , TIME|Mod1|auto_generated|divider|divider|StageOut[102]~151, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~14 , TIME|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~14, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[113]~152 , TIME|Mod1|auto_generated|divider|divider|StageOut[113]~152, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~0 , TIME|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~0, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~2 , TIME|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~2, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~4 , TIME|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~4, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~6 , TIME|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~6, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~8 , TIME|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~8, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~11 , TIME|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~11, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~12 , TIME|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~12, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[123]~189 , TIME|Mod1|auto_generated|divider|divider|StageOut[123]~189, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[112]~157 , TIME|Mod1|auto_generated|divider|divider|StageOut[112]~157, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~14 , TIME|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~14, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[123]~163 , TIME|Mod1|auto_generated|divider|divider|StageOut[123]~163, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~0 , TIME|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~0, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[124]~162 , TIME|Mod1|auto_generated|divider|divider|StageOut[124]~162, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[124]~188 , TIME|Mod1|auto_generated|divider|divider|StageOut[124]~188, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~2 , TIME|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~2, Digital_clock, 1
instance = comp, \TIME|leap_year~13 , TIME|leap_year~13, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[100]~166 , TIME|Mod1|auto_generated|divider|divider|StageOut[100]~166, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[100]~165 , TIME|Mod1|auto_generated|divider|divider|StageOut[100]~165, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~18 , TIME|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~18, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[111]~167 , TIME|Mod1|auto_generated|divider|divider|StageOut[111]~167, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[111]~164 , TIME|Mod1|auto_generated|divider|divider|StageOut[111]~164, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~16 , TIME|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~16, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[122]~168 , TIME|Mod1|auto_generated|divider|divider|StageOut[122]~168, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[122]~199 , TIME|Mod1|auto_generated|divider|divider|StageOut[122]~199, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~16 , TIME|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~16, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[120]~174 , TIME|Mod1|auto_generated|divider|divider|StageOut[120]~174, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[120]~173 , TIME|Mod1|auto_generated|divider|divider|StageOut[120]~173, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~14 , TIME|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~14, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[110]~170 , TIME|Mod1|auto_generated|divider|divider|StageOut[110]~170, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[110]~169 , TIME|Mod1|auto_generated|divider|divider|StageOut[110]~169, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~18 , TIME|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~18, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[121]~171 , TIME|Mod1|auto_generated|divider|divider|StageOut[121]~171, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[121]~172 , TIME|Mod1|auto_generated|divider|divider|StageOut[121]~172, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~18 , TIME|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~18, Digital_clock, 1
instance = comp, \TIME|leap_year~14 , TIME|leap_year~14, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[127]~159 , TIME|Mod1|auto_generated|divider|divider|StageOut[127]~159, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[127]~184 , TIME|Mod1|auto_generated|divider|divider|StageOut[127]~184, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[126]~185 , TIME|Mod1|auto_generated|divider|divider|StageOut[126]~185, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[126]~160 , TIME|Mod1|auto_generated|divider|divider|StageOut[126]~160, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[125]~186 , TIME|Mod1|auto_generated|divider|divider|StageOut[125]~186, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[125]~161 , TIME|Mod1|auto_generated|divider|divider|StageOut[125]~161, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~4 , TIME|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~4, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~6 , TIME|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~6, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~8 , TIME|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~8, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[128]~187 , TIME|Mod1|auto_generated|divider|divider|StageOut[128]~187, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|StageOut[128]~158 , TIME|Mod1|auto_generated|divider|divider|StageOut[128]~158, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~11 , TIME|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~11, Digital_clock, 1
instance = comp, \TIME|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~12 , TIME|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~12, Digital_clock, 1
instance = comp, \TIME|leap_year~12 , TIME|leap_year~12, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0 , TIME|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2 , TIME|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4 , TIME|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6 , TIME|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8 , TIME|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10 , TIME|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[54]~118 , TIME|Mod0|auto_generated|divider|divider|StageOut[54]~118, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[54]~119 , TIME|Mod0|auto_generated|divider|divider|StageOut[54]~119, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[53]~120 , TIME|Mod0|auto_generated|divider|divider|StageOut[53]~120, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[53]~121 , TIME|Mod0|auto_generated|divider|divider|StageOut[53]~121, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[52]~122 , TIME|Mod0|auto_generated|divider|divider|StageOut[52]~122, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[52]~123 , TIME|Mod0|auto_generated|divider|divider|StageOut[52]~123, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[51]~124 , TIME|Mod0|auto_generated|divider|divider|StageOut[51]~124, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[51]~125 , TIME|Mod0|auto_generated|divider|divider|StageOut[51]~125, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[50]~126 , TIME|Mod0|auto_generated|divider|divider|StageOut[50]~126, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[50]~127 , TIME|Mod0|auto_generated|divider|divider|StageOut[50]~127, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[49]~128 , TIME|Mod0|auto_generated|divider|divider|StageOut[49]~128, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[49]~129 , TIME|Mod0|auto_generated|divider|divider|StageOut[49]~129, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0 , TIME|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2 , TIME|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4 , TIME|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6 , TIME|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8 , TIME|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11 , TIME|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12 , TIME|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[62]~130 , TIME|Mod0|auto_generated|divider|divider|StageOut[62]~130, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[62]~206 , TIME|Mod0|auto_generated|divider|divider|StageOut[62]~206, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[61]~207 , TIME|Mod0|auto_generated|divider|divider|StageOut[61]~207, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[61]~131 , TIME|Mod0|auto_generated|divider|divider|StageOut[61]~131, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[60]~208 , TIME|Mod0|auto_generated|divider|divider|StageOut[60]~208, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[60]~132 , TIME|Mod0|auto_generated|divider|divider|StageOut[60]~132, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[59]~209 , TIME|Mod0|auto_generated|divider|divider|StageOut[59]~209, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[59]~133 , TIME|Mod0|auto_generated|divider|divider|StageOut[59]~133, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[58]~135 , TIME|Mod0|auto_generated|divider|divider|StageOut[58]~135, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[58]~134 , TIME|Mod0|auto_generated|divider|divider|StageOut[58]~134, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[57]~136 , TIME|Mod0|auto_generated|divider|divider|StageOut[57]~136, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[48]~138 , TIME|Mod0|auto_generated|divider|divider|StageOut[48]~138, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[48]~137 , TIME|Mod0|auto_generated|divider|divider|StageOut[48]~137, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14 , TIME|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[57]~139 , TIME|Mod0|auto_generated|divider|divider|StageOut[57]~139, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0 , TIME|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2 , TIME|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4 , TIME|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6 , TIME|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8 , TIME|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~11 , TIME|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~11, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12 , TIME|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[70]~187 , TIME|Mod0|auto_generated|divider|divider|StageOut[70]~187, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[70]~140 , TIME|Mod0|auto_generated|divider|divider|StageOut[70]~140, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[69]~188 , TIME|Mod0|auto_generated|divider|divider|StageOut[69]~188, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[69]~141 , TIME|Mod0|auto_generated|divider|divider|StageOut[69]~141, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[68]~142 , TIME|Mod0|auto_generated|divider|divider|StageOut[68]~142, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[68]~189 , TIME|Mod0|auto_generated|divider|divider|StageOut[68]~189, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[67]~143 , TIME|Mod0|auto_generated|divider|divider|StageOut[67]~143, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[67]~210 , TIME|Mod0|auto_generated|divider|divider|StageOut[67]~210, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[66]~211 , TIME|Mod0|auto_generated|divider|divider|StageOut[66]~211, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[66]~144 , TIME|Mod0|auto_generated|divider|divider|StageOut[66]~144, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[65]~145 , TIME|Mod0|auto_generated|divider|divider|StageOut[65]~145, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[56]~146 , TIME|Mod0|auto_generated|divider|divider|StageOut[56]~146, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[56]~147 , TIME|Mod0|auto_generated|divider|divider|StageOut[56]~147, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~14 , TIME|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~14, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[65]~148 , TIME|Mod0|auto_generated|divider|divider|StageOut[65]~148, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~0 , TIME|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~0, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~2 , TIME|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~2, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~4 , TIME|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~4, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~6 , TIME|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~6, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~8 , TIME|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~8, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~11 , TIME|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~11, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~12 , TIME|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~12, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[78]~149 , TIME|Mod0|auto_generated|divider|divider|StageOut[78]~149, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[78]~190 , TIME|Mod0|auto_generated|divider|divider|StageOut[78]~190, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[77]~191 , TIME|Mod0|auto_generated|divider|divider|StageOut[77]~191, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[77]~150 , TIME|Mod0|auto_generated|divider|divider|StageOut[77]~150, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[76]~151 , TIME|Mod0|auto_generated|divider|divider|StageOut[76]~151, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[76]~192 , TIME|Mod0|auto_generated|divider|divider|StageOut[76]~192, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[75]~152 , TIME|Mod0|auto_generated|divider|divider|StageOut[75]~152, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[75]~193 , TIME|Mod0|auto_generated|divider|divider|StageOut[75]~193, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[74]~212 , TIME|Mod0|auto_generated|divider|divider|StageOut[74]~212, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[74]~153 , TIME|Mod0|auto_generated|divider|divider|StageOut[74]~153, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[73]~154 , TIME|Mod0|auto_generated|divider|divider|StageOut[73]~154, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[64]~156 , TIME|Mod0|auto_generated|divider|divider|StageOut[64]~156, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[64]~155 , TIME|Mod0|auto_generated|divider|divider|StageOut[64]~155, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~14 , TIME|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~14, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[73]~157 , TIME|Mod0|auto_generated|divider|divider|StageOut[73]~157, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~0 , TIME|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~0, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~2 , TIME|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~2, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~4 , TIME|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~4, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~6 , TIME|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~6, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~8 , TIME|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~8, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~11 , TIME|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~11, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~12 , TIME|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~12, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[83]~197 , TIME|Mod0|auto_generated|divider|divider|StageOut[83]~197, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[83]~161 , TIME|Mod0|auto_generated|divider|divider|StageOut[83]~161, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[82]~213 , TIME|Mod0|auto_generated|divider|divider|StageOut[82]~213, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[82]~162 , TIME|Mod0|auto_generated|divider|divider|StageOut[82]~162, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[81]~163 , TIME|Mod0|auto_generated|divider|divider|StageOut[81]~163, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[72]~165 , TIME|Mod0|auto_generated|divider|divider|StageOut[72]~165, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[72]~164 , TIME|Mod0|auto_generated|divider|divider|StageOut[72]~164, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~14 , TIME|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~14, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[81]~166 , TIME|Mod0|auto_generated|divider|divider|StageOut[81]~166, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~0 , TIME|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~0, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~2 , TIME|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~2, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~4 , TIME|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~4, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[86]~158 , TIME|Mod0|auto_generated|divider|divider|StageOut[86]~158, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[86]~194 , TIME|Mod0|auto_generated|divider|divider|StageOut[86]~194, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[85]~195 , TIME|Mod0|auto_generated|divider|divider|StageOut[85]~195, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[85]~159 , TIME|Mod0|auto_generated|divider|divider|StageOut[85]~159, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[84]~160 , TIME|Mod0|auto_generated|divider|divider|StageOut[84]~160, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[84]~196 , TIME|Mod0|auto_generated|divider|divider|StageOut[84]~196, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~6 , TIME|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~6, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~8 , TIME|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~8, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~11 , TIME|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~11, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~12 , TIME|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~12, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[92]~200 , TIME|Mod0|auto_generated|divider|divider|StageOut[92]~200, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[94]~167 , TIME|Mod0|auto_generated|divider|divider|StageOut[94]~167, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[94]~198 , TIME|Mod0|auto_generated|divider|divider|StageOut[94]~198, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[93]~168 , TIME|Mod0|auto_generated|divider|divider|StageOut[93]~168, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[93]~199 , TIME|Mod0|auto_generated|divider|divider|StageOut[93]~199, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[92]~169 , TIME|Mod0|auto_generated|divider|divider|StageOut[92]~169, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[91]~170 , TIME|Mod0|auto_generated|divider|divider|StageOut[91]~170, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[91]~201 , TIME|Mod0|auto_generated|divider|divider|StageOut[91]~201, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[90]~171 , TIME|Mod0|auto_generated|divider|divider|StageOut[90]~171, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[90]~214 , TIME|Mod0|auto_generated|divider|divider|StageOut[90]~214, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[80]~173 , TIME|Mod0|auto_generated|divider|divider|StageOut[80]~173, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[80]~174 , TIME|Mod0|auto_generated|divider|divider|StageOut[80]~174, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~14 , TIME|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~14, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[89]~175 , TIME|Mod0|auto_generated|divider|divider|StageOut[89]~175, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[89]~172 , TIME|Mod0|auto_generated|divider|divider|StageOut[89]~172, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~0 , TIME|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~0, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~2 , TIME|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~2, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~4 , TIME|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~4, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~6 , TIME|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~6, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~8 , TIME|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~8, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~11 , TIME|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~11, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~12 , TIME|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~12, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[101]~204 , TIME|Mod0|auto_generated|divider|divider|StageOut[101]~204, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[102]~186 , TIME|Mod0|auto_generated|divider|divider|StageOut[102]~186, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[102]~205 , TIME|Mod0|auto_generated|divider|divider|StageOut[102]~205, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[101]~183 , TIME|Mod0|auto_generated|divider|divider|StageOut[101]~183, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[100]~182 , TIME|Mod0|auto_generated|divider|divider|StageOut[100]~182, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[100]~203 , TIME|Mod0|auto_generated|divider|divider|StageOut[100]~203, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[99]~202 , TIME|Mod0|auto_generated|divider|divider|StageOut[99]~202, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[99]~181 , TIME|Mod0|auto_generated|divider|divider|StageOut[99]~181, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[98]~215 , TIME|Mod0|auto_generated|divider|divider|StageOut[98]~215, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[98]~180 , TIME|Mod0|auto_generated|divider|divider|StageOut[98]~180, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[88]~177 , TIME|Mod0|auto_generated|divider|divider|StageOut[88]~177, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[88]~178 , TIME|Mod0|auto_generated|divider|divider|StageOut[88]~178, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~14 , TIME|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~14, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[97]~179 , TIME|Mod0|auto_generated|divider|divider|StageOut[97]~179, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[97]~176 , TIME|Mod0|auto_generated|divider|divider|StageOut[97]~176, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~0 , TIME|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~0, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~2 , TIME|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~2, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~4 , TIME|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~4, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~6 , TIME|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~6, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~8 , TIME|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~8, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~13 , TIME|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~13, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~14 , TIME|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~14, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[96]~184 , TIME|Mod0|auto_generated|divider|divider|StageOut[96]~184, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|StageOut[96]~185 , TIME|Mod0|auto_generated|divider|divider|StageOut[96]~185, Digital_clock, 1
instance = comp, \TIME|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~10 , TIME|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~10, Digital_clock, 1
instance = comp, \TIME|leap_year~0 , TIME|leap_year~0, Digital_clock, 1
instance = comp, \TIME|leap_year~1 , TIME|leap_year~1, Digital_clock, 1
instance = comp, \TIME|leap_year~2 , TIME|leap_year~2, Digital_clock, 1
instance = comp, \TIME|leap_year~3 , TIME|leap_year~3, Digital_clock, 1
instance = comp, \TIME|leap_year~4 , TIME|leap_year~4, Digital_clock, 1
instance = comp, \TIME|leap_year~5 , TIME|leap_year~5, Digital_clock, 1
instance = comp, \TIME|leap_year~7 , TIME|leap_year~7, Digital_clock, 1
instance = comp, \TIME|leap_year~8 , TIME|leap_year~8, Digital_clock, 1
instance = comp, \TIME|leap_year~9 , TIME|leap_year~9, Digital_clock, 1
instance = comp, \TIME|leap_year~10 , TIME|leap_year~10, Digital_clock, 1
instance = comp, \TIME|leap_year~6 , TIME|leap_year~6, Digital_clock, 1
instance = comp, \TIME|leap_year~11 , TIME|leap_year~11, Digital_clock, 1
instance = comp, \TIME|leap_year~15 , TIME|leap_year~15, Digital_clock, 1
instance = comp, \TIME|Selector0~0 , TIME|Selector0~0, Digital_clock, 1
instance = comp, \TIME|Selector0~1 , TIME|Selector0~1, Digital_clock, 1
instance = comp, \TIME|WideOr17~0 , TIME|WideOr17~0, Digital_clock, 1
instance = comp, \TIME|Equal3~5 , TIME|Equal3~5, Digital_clock, 1
instance = comp, \TIME|WideOr17~1 , TIME|WideOr17~1, Digital_clock, 1
instance = comp, \TIME|WideOr17~2 , TIME|WideOr17~2, Digital_clock, 1
instance = comp, \TIME|WideOr18~0 , TIME|WideOr18~0, Digital_clock, 1
instance = comp, \TIME|WideOr18~1 , TIME|WideOr18~1, Digital_clock, 1
instance = comp, \TIME|Equal3~6 , TIME|Equal3~6, Digital_clock, 1
instance = comp, \TIME|Equal3~7 , TIME|Equal3~7, Digital_clock, 1
instance = comp, \TIME|always3~1 , TIME|always3~1, Digital_clock, 1
instance = comp, \TIME|Selector24~0 , TIME|Selector24~0, Digital_clock, 1
instance = comp, \MODE1|transfer_time[30]~feeder , MODE1|transfer_time[30]~feeder, Digital_clock, 1
instance = comp, \MODE1|transfer_time[30] , MODE1|transfer_time[30], Digital_clock, 1
instance = comp, \TIME|day[6] , TIME|day[6], Digital_clock, 1
instance = comp, \TIME|WideNor2~0 , TIME|WideNor2~0, Digital_clock, 1
instance = comp, \TIME|always3~2 , TIME|always3~2, Digital_clock, 1
instance = comp, \TIME|Add13~16 , TIME|Add13~16, Digital_clock, 1
instance = comp, \TIME|month~4 , TIME|month~4, Digital_clock, 1
instance = comp, \TIME|month[0]~feeder , TIME|month[0]~feeder, Digital_clock, 1
instance = comp, \MODE1|transfer_time[32]~feeder , MODE1|transfer_time[32]~feeder, Digital_clock, 1
instance = comp, \MODE1|transfer_time[32] , MODE1|transfer_time[32], Digital_clock, 1
instance = comp, \TIME|month[0] , TIME|month[0], Digital_clock, 1
instance = comp, \MODE1|month_set[0] , MODE1|month_set[0], Digital_clock, 1
instance = comp, \MODE1|KOR_month|one[0] , MODE1|KOR_month|one[0], Digital_clock, 1
instance = comp, \MODE1|KOR_month|one~1 , MODE1|KOR_month|one~1, Digital_clock, 1
instance = comp, \MODE1|KOR_month|one~2 , MODE1|KOR_month|one~2, Digital_clock, 1
instance = comp, \MODE1|KOR_month|one~0 , MODE1|KOR_month|one~0, Digital_clock, 1
instance = comp, \MODE1|KOR_month|one~3 , MODE1|KOR_month|one~3, Digital_clock, 1
instance = comp, \MODE1|KOR_month|one~5 , MODE1|KOR_month|one~5, Digital_clock, 1
instance = comp, \MODE1|KOR_month|one~4 , MODE1|KOR_month|one~4, Digital_clock, 1
instance = comp, \MODE1|KOR_month|one~6 , MODE1|KOR_month|one~6, Digital_clock, 1
instance = comp, \MODE1|KOR_month|one~7 , MODE1|KOR_month|one~7, Digital_clock, 1
instance = comp, \MODE1|KOR_month|one~8 , MODE1|KOR_month|one~8, Digital_clock, 1
instance = comp, \MODE1|KOR_month|one~9 , MODE1|KOR_month|one~9, Digital_clock, 1
instance = comp, \MODE1|KOR_month|ten[0] , MODE1|KOR_month|ten[0], Digital_clock, 1
instance = comp, \MODE1|Mux5~11 , MODE1|Mux5~11, Digital_clock, 1
instance = comp, \MODE1|KOR_year|one[0] , MODE1|KOR_year|one[0], Digital_clock, 1
instance = comp, \MODE3|Mux2~15 , MODE3|Mux2~15, Digital_clock, 1
instance = comp, \MODE1|Mux5~10 , MODE1|Mux5~10, Digital_clock, 1
instance = comp, \MODE1|Mux5~12 , MODE1|Mux5~12, Digital_clock, 1
instance = comp, \MODE1|KOR_minute|one[0] , MODE1|KOR_minute|one[0], Digital_clock, 1
instance = comp, \MODE1|kor_min[2]~6 , MODE1|kor_min[2]~6, Digital_clock, 1
instance = comp, \MODE1|LessThan1~0 , MODE1|LessThan1~0, Digital_clock, 1
instance = comp, \MODE1|kor_min[2] , MODE1|kor_min[2], Digital_clock, 1
instance = comp, \MODE1|kor_min[3]~8 , MODE1|kor_min[3]~8, Digital_clock, 1
instance = comp, \MODE1|kor_min[3] , MODE1|kor_min[3], Digital_clock, 1
instance = comp, \MODE1|kor_min[4]~10 , MODE1|kor_min[4]~10, Digital_clock, 1
instance = comp, \MODE1|kor_min[5]~12 , MODE1|kor_min[5]~12, Digital_clock, 1
instance = comp, \MODE1|kor_min[6]~14 , MODE1|kor_min[6]~14, Digital_clock, 1
instance = comp, \MODE1|kor_min[6] , MODE1|kor_min[6], Digital_clock, 1
instance = comp, \MODE1|kor_min[4] , MODE1|kor_min[4], Digital_clock, 1
instance = comp, \MODE1|kor_min[5] , MODE1|kor_min[5], Digital_clock, 1
instance = comp, \MODE1|kor_min[7]~16 , MODE1|kor_min[7]~16, Digital_clock, 1
instance = comp, \MODE1|kor_min[7] , MODE1|kor_min[7], Digital_clock, 1
instance = comp, \MODE1|KOR_minute|one~2 , MODE1|KOR_minute|one~2, Digital_clock, 1
instance = comp, \MODE1|KOR_minute|one~1 , MODE1|KOR_minute|one~1, Digital_clock, 1
instance = comp, \MODE1|KOR_minute|one~0 , MODE1|KOR_minute|one~0, Digital_clock, 1
instance = comp, \MODE1|KOR_minute|one~3 , MODE1|KOR_minute|one~3, Digital_clock, 1
instance = comp, \MODE1|KOR_minute|one~5 , MODE1|KOR_minute|one~5, Digital_clock, 1
instance = comp, \MODE1|KOR_minute|one~4 , MODE1|KOR_minute|one~4, Digital_clock, 1
instance = comp, \MODE1|KOR_minute|one~7 , MODE1|KOR_minute|one~7, Digital_clock, 1
instance = comp, \MODE1|KOR_minute|one~8 , MODE1|KOR_minute|one~8, Digital_clock, 1
instance = comp, \MODE1|KOR_minute|one~6 , MODE1|KOR_minute|one~6, Digital_clock, 1
instance = comp, \MODE1|KOR_minute|one~9 , MODE1|KOR_minute|one~9, Digital_clock, 1
instance = comp, \MODE1|KOR_minute|ten[0] , MODE1|KOR_minute|ten[0], Digital_clock, 1
instance = comp, \MODE1|Mux5~15 , MODE1|Mux5~15, Digital_clock, 1
instance = comp, \MODE1|KOR_second|one~2 , MODE1|KOR_second|one~2, Digital_clock, 1
instance = comp, \MODE1|KOR_second|one~1 , MODE1|KOR_second|one~1, Digital_clock, 1
instance = comp, \MODE1|KOR_second|one~0 , MODE1|KOR_second|one~0, Digital_clock, 1
instance = comp, \MODE1|KOR_second|one~5 , MODE1|KOR_second|one~5, Digital_clock, 1
instance = comp, \MODE1|KOR_second|one~4 , MODE1|KOR_second|one~4, Digital_clock, 1
instance = comp, \MODE1|KOR_second|one~3 , MODE1|KOR_second|one~3, Digital_clock, 1
instance = comp, \MODE1|KOR_second|one~8 , MODE1|KOR_second|one~8, Digital_clock, 1
instance = comp, \MODE1|KOR_second|one~7 , MODE1|KOR_second|one~7, Digital_clock, 1
instance = comp, \MODE1|KOR_second|one~6 , MODE1|KOR_second|one~6, Digital_clock, 1
instance = comp, \MODE1|KOR_second|one~9 , MODE1|KOR_second|one~9, Digital_clock, 1
instance = comp, \MODE1|KOR_second|ten[0] , MODE1|KOR_second|ten[0], Digital_clock, 1
instance = comp, \MODE1|always1~1 , MODE1|always1~1, Digital_clock, 1
instance = comp, \MODE1|Mux5~14 , MODE1|Mux5~14, Digital_clock, 1
instance = comp, \MODE1|always1~3 , MODE1|always1~3, Digital_clock, 1
instance = comp, \MODE1|Mux5~16 , MODE1|Mux5~16, Digital_clock, 1
instance = comp, \MODE1|Mux5~17 , MODE1|Mux5~17, Digital_clock, 1
instance = comp, \MODE1|KOR_second|one[0] , MODE1|KOR_second|one[0], Digital_clock, 1
instance = comp, \MODE1|Add4~0 , MODE1|Add4~0, Digital_clock, 1
instance = comp, \MODE1|Add4~2 , MODE1|Add4~2, Digital_clock, 1
instance = comp, \MODE1|Add4~4 , MODE1|Add4~4, Digital_clock, 1
instance = comp, \MODE1|LessThan2~0 , MODE1|LessThan2~0, Digital_clock, 1
instance = comp, \MODE1|LessThan2~1 , MODE1|LessThan2~1, Digital_clock, 1
instance = comp, \MODE1|kor_hour[2]~0 , MODE1|kor_hour[2]~0, Digital_clock, 1
instance = comp, \MODE1|kor_hour[2] , MODE1|kor_hour[2], Digital_clock, 1
instance = comp, \MODE1|LessThan0~1 , MODE1|LessThan0~1, Digital_clock, 1
instance = comp, \MODE1|kor_hour[4]~3 , MODE1|kor_hour[4]~3, Digital_clock, 1
instance = comp, \MODE1|Add4~6 , MODE1|Add4~6, Digital_clock, 1
instance = comp, \MODE1|Add0~0 , MODE1|Add0~0, Digital_clock, 1
instance = comp, \MODE1|kor_hour~9 , MODE1|kor_hour~9, Digital_clock, 1
instance = comp, \MODE1|kor_hour~10 , MODE1|kor_hour~10, Digital_clock, 1
instance = comp, \MODE1|kor_hour[3] , MODE1|kor_hour[3], Digital_clock, 1
instance = comp, \MODE1|Add4~8 , MODE1|Add4~8, Digital_clock, 1
instance = comp, \MODE1|Add4~10 , MODE1|Add4~10, Digital_clock, 1
instance = comp, \MODE1|Add4~12 , MODE1|Add4~12, Digital_clock, 1
instance = comp, \MODE1|Add4~14 , MODE1|Add4~14, Digital_clock, 1
instance = comp, \MODE1|Add0~2 , MODE1|Add0~2, Digital_clock, 1
instance = comp, \MODE1|Add0~4 , MODE1|Add0~4, Digital_clock, 1
instance = comp, \MODE1|Add0~6 , MODE1|Add0~6, Digital_clock, 1
instance = comp, \MODE1|Add0~8 , MODE1|Add0~8, Digital_clock, 1
instance = comp, \MODE1|kor_hour~4 , MODE1|kor_hour~4, Digital_clock, 1
instance = comp, \MODE1|kor_hour[7] , MODE1|kor_hour[7], Digital_clock, 1
instance = comp, \MODE1|kor_hour~5 , MODE1|kor_hour~5, Digital_clock, 1
instance = comp, \MODE1|kor_hour[6] , MODE1|kor_hour[6], Digital_clock, 1
instance = comp, \MODE1|kor_hour~6 , MODE1|kor_hour~6, Digital_clock, 1
instance = comp, \MODE1|kor_hour[5] , MODE1|kor_hour[5], Digital_clock, 1
instance = comp, \MODE1|kor_hour~7 , MODE1|kor_hour~7, Digital_clock, 1
instance = comp, \MODE1|kor_hour~8 , MODE1|kor_hour~8, Digital_clock, 1
instance = comp, \MODE1|kor_hour[4] , MODE1|kor_hour[4], Digital_clock, 1
instance = comp, \MODE1|KOR_hour|one~2 , MODE1|KOR_hour|one~2, Digital_clock, 1
instance = comp, \MODE1|KOR_hour|one~1 , MODE1|KOR_hour|one~1, Digital_clock, 1
instance = comp, \MODE1|KOR_hour|one~0 , MODE1|KOR_hour|one~0, Digital_clock, 1
instance = comp, \MODE1|KOR_hour|one~5 , MODE1|KOR_hour|one~5, Digital_clock, 1
instance = comp, \MODE1|KOR_hour|one~4 , MODE1|KOR_hour|one~4, Digital_clock, 1
instance = comp, \MODE1|KOR_hour|one~3 , MODE1|KOR_hour|one~3, Digital_clock, 1
instance = comp, \MODE1|KOR_hour|one~8 , MODE1|KOR_hour|one~8, Digital_clock, 1
instance = comp, \MODE1|KOR_hour|one~7 , MODE1|KOR_hour|one~7, Digital_clock, 1
instance = comp, \MODE1|kor_hour[1]~1 , MODE1|kor_hour[1]~1, Digital_clock, 1
instance = comp, \MODE1|kor_hour[1] , MODE1|kor_hour[1], Digital_clock, 1
instance = comp, \MODE1|KOR_hour|one~6 , MODE1|KOR_hour|one~6, Digital_clock, 1
instance = comp, \MODE1|KOR_hour|one~9 , MODE1|KOR_hour|one~9, Digital_clock, 1
instance = comp, \MODE1|KOR_hour|ten[0] , MODE1|KOR_hour|ten[0], Digital_clock, 1
instance = comp, \MODE1|always1~0 , MODE1|always1~0, Digital_clock, 1
instance = comp, \MODE1|Mux5~0 , MODE1|Mux5~0, Digital_clock, 1
instance = comp, \MODE1|Mux5~1 , MODE1|Mux5~1, Digital_clock, 1
instance = comp, \MODE1|kor_hour[0]~2 , MODE1|kor_hour[0]~2, Digital_clock, 1
instance = comp, \MODE1|kor_hour[0] , MODE1|kor_hour[0], Digital_clock, 1
instance = comp, \MODE1|KOR_hour|one[0] , MODE1|KOR_hour|one[0], Digital_clock, 1
instance = comp, \MODE1|Mux5~8 , MODE1|Mux5~8, Digital_clock, 1
instance = comp, \MODE1|always1~2 , MODE1|always1~2, Digital_clock, 1
instance = comp, \MODE1|KOR_year|one~1 , MODE1|KOR_year|one~1, Digital_clock, 1
instance = comp, \MODE1|KOR_year|one~0 , MODE1|KOR_year|one~0, Digital_clock, 1
instance = comp, \MODE1|KOR_year|one~2 , MODE1|KOR_year|one~2, Digital_clock, 1
instance = comp, \MODE1|KOR_year|one~5 , MODE1|KOR_year|one~5, Digital_clock, 1
instance = comp, \MODE1|KOR_year|one~3 , MODE1|KOR_year|one~3, Digital_clock, 1
instance = comp, \MODE1|KOR_year|one~4 , MODE1|KOR_year|one~4, Digital_clock, 1
instance = comp, \MODE1|KOR_year|one~8 , MODE1|KOR_year|one~8, Digital_clock, 1
instance = comp, \MODE1|KOR_year|one~7 , MODE1|KOR_year|one~7, Digital_clock, 1
instance = comp, \MODE1|KOR_year|one~6 , MODE1|KOR_year|one~6, Digital_clock, 1
instance = comp, \MODE1|KOR_year|one~11 , MODE1|KOR_year|one~11, Digital_clock, 1
instance = comp, \MODE1|KOR_year|one~9 , MODE1|KOR_year|one~9, Digital_clock, 1
instance = comp, \MODE1|KOR_year|one~10 , MODE1|KOR_year|one~10, Digital_clock, 1
instance = comp, \MODE1|KOR_year|one~14 , MODE1|KOR_year|one~14, Digital_clock, 1
instance = comp, \MODE1|KOR_year|one~12 , MODE1|KOR_year|one~12, Digital_clock, 1
instance = comp, \MODE1|KOR_year|one~13 , MODE1|KOR_year|one~13, Digital_clock, 1
instance = comp, \MODE1|KOR_year|one~17 , MODE1|KOR_year|one~17, Digital_clock, 1
instance = comp, \MODE1|KOR_year|one~16 , MODE1|KOR_year|one~16, Digital_clock, 1
instance = comp, \MODE1|KOR_year|one~15 , MODE1|KOR_year|one~15, Digital_clock, 1
instance = comp, \MODE1|KOR_year|one~20 , MODE1|KOR_year|one~20, Digital_clock, 1
instance = comp, \MODE1|KOR_year|one~19 , MODE1|KOR_year|one~19, Digital_clock, 1
instance = comp, \MODE1|KOR_year|one~18 , MODE1|KOR_year|one~18, Digital_clock, 1
instance = comp, \MODE1|KOR_year|one~35 , MODE1|KOR_year|one~35, Digital_clock, 1
instance = comp, \MODE1|KOR_year|one~29 , MODE1|KOR_year|one~29, Digital_clock, 1
instance = comp, \MODE1|KOR_year|one~28 , MODE1|KOR_year|one~28, Digital_clock, 1
instance = comp, \MODE1|KOR_year|LessThan3~0 , MODE1|KOR_year|LessThan3~0, Digital_clock, 1
instance = comp, \MODE1|KOR_year|one~30 , MODE1|KOR_year|one~30, Digital_clock, 1
instance = comp, \MODE1|KOR_year|ten~6 , MODE1|KOR_year|ten~6, Digital_clock, 1
instance = comp, \MODE1|KOR_year|LessThan5~0 , MODE1|KOR_year|LessThan5~0, Digital_clock, 1
instance = comp, \MODE1|KOR_year|ten~3 , MODE1|KOR_year|ten~3, Digital_clock, 1
instance = comp, \MODE1|KOR_year|ten~36 , MODE1|KOR_year|ten~36, Digital_clock, 1
instance = comp, \MODE1|KOR_year|ten~7 , MODE1|KOR_year|ten~7, Digital_clock, 1
instance = comp, \MODE1|KOR_year|ten~8 , MODE1|KOR_year|ten~8, Digital_clock, 1
instance = comp, \MODE1|KOR_year|ten~9 , MODE1|KOR_year|ten~9, Digital_clock, 1
instance = comp, \MODE1|KOR_year|one~31 , MODE1|KOR_year|one~31, Digital_clock, 1
instance = comp, \MODE1|KOR_year|LessThan7~0 , MODE1|KOR_year|LessThan7~0, Digital_clock, 1
instance = comp, \MODE1|KOR_year|ten~10 , MODE1|KOR_year|ten~10, Digital_clock, 1
instance = comp, \MODE1|KOR_year|ten~13 , MODE1|KOR_year|ten~13, Digital_clock, 1
instance = comp, \MODE1|KOR_year|ten~11 , MODE1|KOR_year|ten~11, Digital_clock, 1
instance = comp, \MODE1|KOR_year|ten~12 , MODE1|KOR_year|ten~12, Digital_clock, 1
instance = comp, \MODE1|KOR_year|one~32 , MODE1|KOR_year|one~32, Digital_clock, 1
instance = comp, \MODE1|KOR_year|ten~15 , MODE1|KOR_year|ten~15, Digital_clock, 1
instance = comp, \MODE1|KOR_year|ten~16 , MODE1|KOR_year|ten~16, Digital_clock, 1
instance = comp, \MODE1|KOR_year|ten~14 , MODE1|KOR_year|ten~14, Digital_clock, 1
instance = comp, \MODE1|KOR_year|one~33 , MODE1|KOR_year|one~33, Digital_clock, 1
instance = comp, \MODE1|KOR_year|ten~18 , MODE1|KOR_year|ten~18, Digital_clock, 1
instance = comp, \MODE1|KOR_year|ten~17 , MODE1|KOR_year|ten~17, Digital_clock, 1
instance = comp, \MODE1|KOR_year|ten~19 , MODE1|KOR_year|ten~19, Digital_clock, 1
instance = comp, \MODE1|KOR_year|one~34 , MODE1|KOR_year|one~34, Digital_clock, 1
instance = comp, \MODE1|KOR_year|ten~20 , MODE1|KOR_year|ten~20, Digital_clock, 1
instance = comp, \MODE1|KOR_year|ten~22 , MODE1|KOR_year|ten~22, Digital_clock, 1
instance = comp, \MODE1|KOR_year|ten~21 , MODE1|KOR_year|ten~21, Digital_clock, 1
instance = comp, \MODE1|KOR_year|ten~32 , MODE1|KOR_year|ten~32, Digital_clock, 1
instance = comp, \MODE1|KOR_year|ten~31 , MODE1|KOR_year|ten~31, Digital_clock, 1
instance = comp, \MODE1|KOR_year|ten~29 , MODE1|KOR_year|ten~29, Digital_clock, 1
instance = comp, \MODE1|KOR_year|ten~27 , MODE1|KOR_year|ten~27, Digital_clock, 1
instance = comp, \MODE1|KOR_year|LessThan9~0 , MODE1|KOR_year|LessThan9~0, Digital_clock, 1
instance = comp, \MODE1|KOR_year|ten~28 , MODE1|KOR_year|ten~28, Digital_clock, 1
instance = comp, \MODE1|KOR_year|hun~2 , MODE1|KOR_year|hun~2, Digital_clock, 1
instance = comp, \MODE1|KOR_year|hun~1 , MODE1|KOR_year|hun~1, Digital_clock, 1
instance = comp, \MODE1|KOR_year|ten~30 , MODE1|KOR_year|ten~30, Digital_clock, 1
instance = comp, \MODE1|KOR_year|hun~0 , MODE1|KOR_year|hun~0, Digital_clock, 1
instance = comp, \MODE1|KOR_year|hun~5 , MODE1|KOR_year|hun~5, Digital_clock, 1
instance = comp, \MODE1|KOR_year|hun~4 , MODE1|KOR_year|hun~4, Digital_clock, 1
instance = comp, \MODE1|KOR_year|hun~3 , MODE1|KOR_year|hun~3, Digital_clock, 1
instance = comp, \MODE1|KOR_year|hun~6 , MODE1|KOR_year|hun~6, Digital_clock, 1
instance = comp, \MODE1|KOR_year|hun~8 , MODE1|KOR_year|hun~8, Digital_clock, 1
instance = comp, \MODE1|KOR_year|hun~7 , MODE1|KOR_year|hun~7, Digital_clock, 1
instance = comp, \MODE1|KOR_year|hun~9 , MODE1|KOR_year|hun~9, Digital_clock, 1
instance = comp, \MODE1|KOR_year|tho[0] , MODE1|KOR_year|tho[0], Digital_clock, 1
instance = comp, \MODE1|kor_day~0 , MODE1|kor_day~0, Digital_clock, 1
instance = comp, \MODE1|kor_day~4 , MODE1|kor_day~4, Digital_clock, 1
instance = comp, \MODE1|kor_day~3 , MODE1|kor_day~3, Digital_clock, 1
instance = comp, \MODE1|kor_day~2 , MODE1|kor_day~2, Digital_clock, 1
instance = comp, \MODE1|LessThan3~3 , MODE1|LessThan3~3, Digital_clock, 1
instance = comp, \MODE1|LessThan3~4 , MODE1|LessThan3~4, Digital_clock, 1
instance = comp, \MODE1|LessThan3~5 , MODE1|LessThan3~5, Digital_clock, 1
instance = comp, \MODE1|LessThan3~1 , MODE1|LessThan3~1, Digital_clock, 1
instance = comp, \MODE1|kor_day~5 , MODE1|kor_day~5, Digital_clock, 1
instance = comp, \MODE1|LessThan3~0 , MODE1|LessThan3~0, Digital_clock, 1
instance = comp, \MODE1|LessThan3~2 , MODE1|LessThan3~2, Digital_clock, 1
instance = comp, \MODE1|kor_day~8 , MODE1|kor_day~8, Digital_clock, 1
instance = comp, \MODE1|kor_day[2] , MODE1|kor_day[2], Digital_clock, 1
instance = comp, \MODE1|kor_day~7 , MODE1|kor_day~7, Digital_clock, 1
instance = comp, \MODE1|kor_day[4] , MODE1|kor_day[4], Digital_clock, 1
instance = comp, \MODE1|kor_day~9 , MODE1|kor_day~9, Digital_clock, 1
instance = comp, \MODE1|kor_day[1] , MODE1|kor_day[1], Digital_clock, 1
instance = comp, \MODE1|kor_day~10 , MODE1|kor_day~10, Digital_clock, 1
instance = comp, \MODE1|kor_day[3] , MODE1|kor_day[3], Digital_clock, 1
instance = comp, \MODE1|KOR_day|one~0 , MODE1|KOR_day|one~0, Digital_clock, 1
instance = comp, \MODE1|KOR_day|ten[0] , MODE1|KOR_day|ten[0], Digital_clock, 1
instance = comp, \MODE1|Mux5~5 , MODE1|Mux5~5, Digital_clock, 1
instance = comp, \MODE1|Mux5~6 , MODE1|Mux5~6, Digital_clock, 1
instance = comp, \MODE1|KOR_year|one~22 , MODE1|KOR_year|one~22, Digital_clock, 1
instance = comp, \MODE1|KOR_year|LessThan17~0 , MODE1|KOR_year|LessThan17~0, Digital_clock, 1
instance = comp, \MODE1|KOR_year|Add21~0 , MODE1|KOR_year|Add21~0, Digital_clock, 1
instance = comp, \MODE1|KOR_year|Add17~0 , MODE1|KOR_year|Add17~0, Digital_clock, 1
instance = comp, \MODE1|KOR_year|one~21 , MODE1|KOR_year|one~21, Digital_clock, 1
instance = comp, \MODE1|KOR_year|one~23 , MODE1|KOR_year|one~23, Digital_clock, 1
instance = comp, \MODE1|KOR_year|one~24 , MODE1|KOR_year|one~24, Digital_clock, 1
instance = comp, \MODE1|KOR_year|one~25 , MODE1|KOR_year|one~25, Digital_clock, 1
instance = comp, \MODE1|KOR_year|one~26 , MODE1|KOR_year|one~26, Digital_clock, 1
instance = comp, \MODE1|KOR_year|one~27 , MODE1|KOR_year|one~27, Digital_clock, 1
instance = comp, \MODE1|KOR_year|ten[0] , MODE1|KOR_year|ten[0], Digital_clock, 1
instance = comp, \MODE1|Mux5~3 , MODE1|Mux5~3, Digital_clock, 1
instance = comp, \MODE1|kor_day~1 , MODE1|kor_day~1, Digital_clock, 1
instance = comp, \MODE1|kor_day~6 , MODE1|kor_day~6, Digital_clock, 1
instance = comp, \MODE1|kor_day[0] , MODE1|kor_day[0], Digital_clock, 1
instance = comp, \MODE1|KOR_day|one[0] , MODE1|KOR_day|one[0], Digital_clock, 1
instance = comp, \MODE1|KOR_year|ten~25 , MODE1|KOR_year|ten~25, Digital_clock, 1
instance = comp, \MODE1|KOR_year|ten~24 , MODE1|KOR_year|ten~24, Digital_clock, 1
instance = comp, \MODE1|KOR_year|one~36 , MODE1|KOR_year|one~36, Digital_clock, 1
instance = comp, \MODE1|KOR_year|ten~23 , MODE1|KOR_year|ten~23, Digital_clock, 1
instance = comp, \MODE1|KOR_year|ten~26 , MODE1|KOR_year|ten~26, Digital_clock, 1
instance = comp, \MODE1|KOR_year|hun[0] , MODE1|KOR_year|hun[0], Digital_clock, 1
instance = comp, \MODE1|Mux5~2 , MODE1|Mux5~2, Digital_clock, 1
instance = comp, \MODE1|Mux5~4 , MODE1|Mux5~4, Digital_clock, 1
instance = comp, \MODE1|Mux5~7 , MODE1|Mux5~7, Digital_clock, 1
instance = comp, \MODE1|Mux5~9 , MODE1|Mux5~9, Digital_clock, 1
instance = comp, \MODE1|Mux5~18 , MODE1|Mux5~18, Digital_clock, 1
instance = comp, \MODE1|out[0] , MODE1|out[0], Digital_clock, 1
instance = comp, \M1|out[0]~0 , M1|out[0]~0, Digital_clock, 1
instance = comp, \M1|out[0]~1 , M1|out[0]~1, Digital_clock, 1
instance = comp, \M1|Decoder0~3 , M1|Decoder0~3, Digital_clock, 1
instance = comp, \M1|val.0100_179 , M1|val.0100_179, Digital_clock, 1
instance = comp, \M0|out2[3]~0 , M0|out2[3]~0, Digital_clock, 1
instance = comp, \DRV|Selector7~6 , DRV|Selector7~6, Digital_clock, 1
instance = comp, \M0|out2[3]~1 , M0|out2[3]~1, Digital_clock, 1
instance = comp, \M0|out2[3]~1clkctrl , M0|out2[3]~1clkctrl, Digital_clock, 1
instance = comp, \M0|out2[0] , M0|out2[0], Digital_clock, 1
instance = comp, \M0|out2[1] , M0|out2[1], Digital_clock, 1
instance = comp, \M0|out2[3] , M0|out2[3], Digital_clock, 1
instance = comp, \M0|out2[2] , M0|out2[2], Digital_clock, 1
instance = comp, \MODE2|Equal12~0 , MODE2|Equal12~0, Digital_clock, 1
instance = comp, \MODE2|sec_alarm[0]~10 , MODE2|sec_alarm[0]~10, Digital_clock, 1
instance = comp, \MODE2|always1~8 , MODE2|always1~8, Digital_clock, 1
instance = comp, \MODE2|always1~7 , MODE2|always1~7, Digital_clock, 1
instance = comp, \MODE2|always1~9 , MODE2|always1~9, Digital_clock, 1
instance = comp, \MODE2|location~1 , MODE2|location~1, Digital_clock, 1
instance = comp, \MODE2|location[1]~2 , MODE2|location[1]~2, Digital_clock, 1
instance = comp, \MODE2|location[1] , MODE2|location[1], Digital_clock, 1
instance = comp, \MODE2|Equal3~2 , MODE2|Equal3~2, Digital_clock, 1
instance = comp, \MODE2|location[0]~0 , MODE2|location[0]~0, Digital_clock, 1
instance = comp, \MODE2|location[0] , MODE2|location[0], Digital_clock, 1
instance = comp, \MODE2|location[2]~3 , MODE2|location[2]~3, Digital_clock, 1
instance = comp, \MODE2|location[2]~4 , MODE2|location[2]~4, Digital_clock, 1
instance = comp, \MODE2|location[2] , MODE2|location[2], Digital_clock, 1
instance = comp, \MODE2|Equal3~1 , MODE2|Equal3~1, Digital_clock, 1
instance = comp, \MODE2|Add3~4 , MODE2|Add3~4, Digital_clock, 1
instance = comp, \MODE2|Add3~6 , MODE2|Add3~6, Digital_clock, 1
instance = comp, \MODE2|LessThan9~1 , MODE2|LessThan9~1, Digital_clock, 1
instance = comp, \MODE2|hour_alarm[4]~0 , MODE2|hour_alarm[4]~0, Digital_clock, 1
instance = comp, \MODE2|hour_alarm[4]~1 , MODE2|hour_alarm[4]~1, Digital_clock, 1
instance = comp, \MODE2|Add14~0 , MODE2|Add14~0, Digital_clock, 1
instance = comp, \MODE2|Add14~2 , MODE2|Add14~2, Digital_clock, 1
instance = comp, \MODE2|Add14~4 , MODE2|Add14~4, Digital_clock, 1
instance = comp, \MODE2|Add14~6 , MODE2|Add14~6, Digital_clock, 1
instance = comp, \MODE2|Add14~24 , MODE2|Add14~24, Digital_clock, 1
instance = comp, \MODE2|Add14~25 , MODE2|Add14~25, Digital_clock, 1
instance = comp, \MODE2|LessThan15~0 , MODE2|LessThan15~0, Digital_clock, 1
instance = comp, \MODE2|Equal3~3 , MODE2|Equal3~3, Digital_clock, 1
instance = comp, \MODE2|hour_alarm[7]~5 , MODE2|hour_alarm[7]~5, Digital_clock, 1
instance = comp, \MODE2|month_alarm[0]~10 , MODE2|month_alarm[0]~10, Digital_clock, 1
instance = comp, \MODE2|Equal3~0 , MODE2|Equal3~0, Digital_clock, 1
instance = comp, \MODE2|always1~13 , MODE2|always1~13, Digital_clock, 1
instance = comp, \MODE2|month_alarm[7]~26 , MODE2|month_alarm[7]~26, Digital_clock, 1
instance = comp, \MODE2|month_alarm[7]~27 , MODE2|month_alarm[7]~27, Digital_clock, 1
instance = comp, \MODE2|month_alarm[7]~28 , MODE2|month_alarm[7]~28, Digital_clock, 1
instance = comp, \MODE2|year_alarm[0]~14 , MODE2|year_alarm[0]~14, Digital_clock, 1
instance = comp, \MODE2|year_alarm[1]~38 , MODE2|year_alarm[1]~38, Digital_clock, 1
instance = comp, \MODE2|LessThan6~2 , MODE2|LessThan6~2, Digital_clock, 1
instance = comp, \MODE2|LessThan12~1 , MODE2|LessThan12~1, Digital_clock, 1
instance = comp, \MODE2|LessThan12~0 , MODE2|LessThan12~0, Digital_clock, 1
instance = comp, \MODE2|year_alarm[12]~43 , MODE2|year_alarm[12]~43, Digital_clock, 1
instance = comp, \MODE2|year_alarm[13]~45 , MODE2|year_alarm[13]~45, Digital_clock, 1
instance = comp, \MODE2|day_alarm~2 , MODE2|day_alarm~2, Digital_clock, 1
instance = comp, \MODE2|Equal13~0 , MODE2|Equal13~0, Digital_clock, 1
instance = comp, \MODE2|year_alarm[11]~40 , MODE2|year_alarm[11]~40, Digital_clock, 1
instance = comp, \MODE2|year_alarm[11]~41 , MODE2|year_alarm[11]~41, Digital_clock, 1
instance = comp, \MODE2|year_alarm[11]~42 , MODE2|year_alarm[11]~42, Digital_clock, 1
instance = comp, \MODE2|year_alarm[13] , MODE2|year_alarm[13], Digital_clock, 1
instance = comp, \MODE2|LessThan12~2 , MODE2|LessThan12~2, Digital_clock, 1
instance = comp, \MODE2|year_alarm[1]~39 , MODE2|year_alarm[1]~39, Digital_clock, 1
instance = comp, \MODE2|year_alarm[0] , MODE2|year_alarm[0], Digital_clock, 1
instance = comp, \MODE2|year_alarm[1]~16 , MODE2|year_alarm[1]~16, Digital_clock, 1
instance = comp, \MODE2|year_alarm[1] , MODE2|year_alarm[1], Digital_clock, 1
instance = comp, \MODE2|year_alarm[2]~18 , MODE2|year_alarm[2]~18, Digital_clock, 1
instance = comp, \MODE2|year_alarm[2] , MODE2|year_alarm[2], Digital_clock, 1
instance = comp, \MODE2|year_alarm[3]~20 , MODE2|year_alarm[3]~20, Digital_clock, 1
instance = comp, \MODE2|year_alarm[3] , MODE2|year_alarm[3], Digital_clock, 1
instance = comp, \MODE2|year_alarm[4]~22 , MODE2|year_alarm[4]~22, Digital_clock, 1
instance = comp, \MODE2|year_alarm[4] , MODE2|year_alarm[4], Digital_clock, 1
instance = comp, \MODE2|year_alarm[5]~24 , MODE2|year_alarm[5]~24, Digital_clock, 1
instance = comp, \MODE2|year_alarm[5] , MODE2|year_alarm[5], Digital_clock, 1
instance = comp, \MODE2|year_alarm[6]~26 , MODE2|year_alarm[6]~26, Digital_clock, 1
instance = comp, \MODE2|year_alarm[6] , MODE2|year_alarm[6], Digital_clock, 1
instance = comp, \MODE2|year_alarm[7]~28 , MODE2|year_alarm[7]~28, Digital_clock, 1
instance = comp, \MODE2|year_alarm[7] , MODE2|year_alarm[7], Digital_clock, 1
instance = comp, \MODE2|year_alarm[8]~30 , MODE2|year_alarm[8]~30, Digital_clock, 1
instance = comp, \MODE2|year_alarm[8] , MODE2|year_alarm[8], Digital_clock, 1
instance = comp, \MODE2|year_alarm[9]~32 , MODE2|year_alarm[9]~32, Digital_clock, 1
instance = comp, \MODE2|year_alarm[9] , MODE2|year_alarm[9], Digital_clock, 1
instance = comp, \MODE2|year_alarm[10]~34 , MODE2|year_alarm[10]~34, Digital_clock, 1
instance = comp, \MODE2|year_alarm[10] , MODE2|year_alarm[10], Digital_clock, 1
instance = comp, \MODE2|year_alarm[11]~36 , MODE2|year_alarm[11]~36, Digital_clock, 1
instance = comp, \MODE2|year_alarm[11] , MODE2|year_alarm[11], Digital_clock, 1
instance = comp, \MODE2|year_alarm[12] , MODE2|year_alarm[12], Digital_clock, 1
instance = comp, \MODE2|LessThan6~1 , MODE2|LessThan6~1, Digital_clock, 1
instance = comp, \MODE2|LessThan6~0 , MODE2|LessThan6~0, Digital_clock, 1
instance = comp, \MODE2|LessThan6~3 , MODE2|LessThan6~3, Digital_clock, 1
instance = comp, \MODE2|LessThan6~4 , MODE2|LessThan6~4, Digital_clock, 1
instance = comp, \MODE2|always1~14 , MODE2|always1~14, Digital_clock, 1
instance = comp, \MODE2|min_alarm[1]~19 , MODE2|min_alarm[1]~19, Digital_clock, 1
instance = comp, \MODE2|month_alarm[7]~30 , MODE2|month_alarm[7]~30, Digital_clock, 1
instance = comp, \MODE2|month_alarm[7]~29 , MODE2|month_alarm[7]~29, Digital_clock, 1
instance = comp, \MODE2|month_alarm[0] , MODE2|month_alarm[0], Digital_clock, 1
instance = comp, \MODE2|month_alarm[1]~12 , MODE2|month_alarm[1]~12, Digital_clock, 1
instance = comp, \MODE2|month_alarm[1] , MODE2|month_alarm[1], Digital_clock, 1
instance = comp, \MODE2|month_alarm[2]~14 , MODE2|month_alarm[2]~14, Digital_clock, 1
instance = comp, \MODE2|month_alarm[2] , MODE2|month_alarm[2], Digital_clock, 1
instance = comp, \MODE2|month_alarm[3]~16 , MODE2|month_alarm[3]~16, Digital_clock, 1
instance = comp, \MODE2|month_alarm[3] , MODE2|month_alarm[3], Digital_clock, 1
instance = comp, \MODE2|month_alarm[4]~18 , MODE2|month_alarm[4]~18, Digital_clock, 1
instance = comp, \MODE2|month_alarm[4] , MODE2|month_alarm[4], Digital_clock, 1
instance = comp, \MODE2|month_alarm[5]~20 , MODE2|month_alarm[5]~20, Digital_clock, 1
instance = comp, \MODE2|month_alarm[5] , MODE2|month_alarm[5], Digital_clock, 1
instance = comp, \MODE2|month_alarm[6]~22 , MODE2|month_alarm[6]~22, Digital_clock, 1
instance = comp, \MODE2|month_alarm[6] , MODE2|month_alarm[6], Digital_clock, 1
instance = comp, \MODE2|month_alarm[7]~24 , MODE2|month_alarm[7]~24, Digital_clock, 1
instance = comp, \MODE2|month_alarm[7] , MODE2|month_alarm[7], Digital_clock, 1
instance = comp, \MODE2|Selector0~0 , MODE2|Selector0~0, Digital_clock, 1
instance = comp, \MODE2|LessThan13~0 , MODE2|LessThan13~0, Digital_clock, 1
instance = comp, \MODE2|day_alarm~3 , MODE2|day_alarm~3, Digital_clock, 1
instance = comp, \MODE2|Equal3~4 , MODE2|Equal3~4, Digital_clock, 1
instance = comp, \MODE2|Add1~0 , MODE2|Add1~0, Digital_clock, 1
instance = comp, \MODE2|Add13~0 , MODE2|Add13~0, Digital_clock, 1
instance = comp, \MODE2|Add13~30 , MODE2|Add13~30, Digital_clock, 1
instance = comp, \MODE2|WideOr0~0 , MODE2|WideOr0~0, Digital_clock, 1
instance = comp, \MODE2|WideOr0~1 , MODE2|WideOr0~1, Digital_clock, 1
instance = comp, \MODE2|max_date[2] , MODE2|max_date[2], Digital_clock, 1
instance = comp, \MODE2|WideOr1~0 , MODE2|WideOr1~0, Digital_clock, 1
instance = comp, \MODE2|WideOr1~1 , MODE2|WideOr1~1, Digital_clock, 1
instance = comp, \MODE2|max_date[1] , MODE2|max_date[1], Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~0 , MODE2|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~0, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~2 , MODE2|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~2, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~4 , MODE2|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~4, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~6 , MODE2|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~6, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~8 , MODE2|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~8, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10 , MODE2|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~10, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[88]~110 , MODE2|Mod1|auto_generated|divider|divider|StageOut[88]~110, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[88]~111 , MODE2|Mod1|auto_generated|divider|divider|StageOut[88]~111, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[87]~112 , MODE2|Mod1|auto_generated|divider|divider|StageOut[87]~112, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[87]~113 , MODE2|Mod1|auto_generated|divider|divider|StageOut[87]~113, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[86]~115 , MODE2|Mod1|auto_generated|divider|divider|StageOut[86]~115, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[86]~114 , MODE2|Mod1|auto_generated|divider|divider|StageOut[86]~114, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[85]~116 , MODE2|Mod1|auto_generated|divider|divider|StageOut[85]~116, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[85]~117 , MODE2|Mod1|auto_generated|divider|divider|StageOut[85]~117, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[84]~119 , MODE2|Mod1|auto_generated|divider|divider|StageOut[84]~119, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[84]~118 , MODE2|Mod1|auto_generated|divider|divider|StageOut[84]~118, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[83]~121 , MODE2|Mod1|auto_generated|divider|divider|StageOut[83]~121, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[83]~120 , MODE2|Mod1|auto_generated|divider|divider|StageOut[83]~120, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~0 , MODE2|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~0, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~2 , MODE2|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~2, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~4 , MODE2|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~4, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~6 , MODE2|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~6, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~8 , MODE2|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~8, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~11 , MODE2|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~11, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12 , MODE2|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~12, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[80]~149 , MODE2|Mod1|auto_generated|divider|divider|StageOut[80]~149, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[80]~148 , MODE2|Mod1|auto_generated|divider|divider|StageOut[80]~148, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18 , MODE2|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[98]~190 , MODE2|Mod1|auto_generated|divider|divider|StageOut[98]~190, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[98]~122 , MODE2|Mod1|auto_generated|divider|divider|StageOut[98]~122, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[97]~123 , MODE2|Mod1|auto_generated|divider|divider|StageOut[97]~123, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[97]~191 , MODE2|Mod1|auto_generated|divider|divider|StageOut[97]~191, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[96]~124 , MODE2|Mod1|auto_generated|divider|divider|StageOut[96]~124, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[96]~192 , MODE2|Mod1|auto_generated|divider|divider|StageOut[96]~192, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[95]~193 , MODE2|Mod1|auto_generated|divider|divider|StageOut[95]~193, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[95]~125 , MODE2|Mod1|auto_generated|divider|divider|StageOut[95]~125, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[94]~127 , MODE2|Mod1|auto_generated|divider|divider|StageOut[94]~127, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[94]~126 , MODE2|Mod1|auto_generated|divider|divider|StageOut[94]~126, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[93]~128 , MODE2|Mod1|auto_generated|divider|divider|StageOut[93]~128, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[82]~130 , MODE2|Mod1|auto_generated|divider|divider|StageOut[82]~130, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[82]~129 , MODE2|Mod1|auto_generated|divider|divider|StageOut[82]~129, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~14 , MODE2|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~14, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[93]~131 , MODE2|Mod1|auto_generated|divider|divider|StageOut[93]~131, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~0 , MODE2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~0, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~2 , MODE2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~2, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~4 , MODE2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~4, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~6 , MODE2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~6, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~8 , MODE2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~8, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~11 , MODE2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~11, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~12 , MODE2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~12, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[102]~197 , MODE2|Mod1|auto_generated|divider|divider|StageOut[102]~197, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[91]~147 , MODE2|Mod1|auto_generated|divider|divider|StageOut[91]~147, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[91]~150 , MODE2|Mod1|auto_generated|divider|divider|StageOut[91]~150, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~16 , MODE2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~16, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[102]~151 , MODE2|Mod1|auto_generated|divider|divider|StageOut[102]~151, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~14 , MODE2|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~14, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[108]~132 , MODE2|Mod1|auto_generated|divider|divider|StageOut[108]~132, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[108]~175 , MODE2|Mod1|auto_generated|divider|divider|StageOut[108]~175, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[107]~133 , MODE2|Mod1|auto_generated|divider|divider|StageOut[107]~133, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[107]~176 , MODE2|Mod1|auto_generated|divider|divider|StageOut[107]~176, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[106]~177 , MODE2|Mod1|auto_generated|divider|divider|StageOut[106]~177, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[106]~134 , MODE2|Mod1|auto_generated|divider|divider|StageOut[106]~134, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[105]~194 , MODE2|Mod1|auto_generated|divider|divider|StageOut[105]~194, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[105]~135 , MODE2|Mod1|auto_generated|divider|divider|StageOut[105]~135, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[104]~136 , MODE2|Mod1|auto_generated|divider|divider|StageOut[104]~136, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[104]~195 , MODE2|Mod1|auto_generated|divider|divider|StageOut[104]~195, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[81]~139 , MODE2|Mod1|auto_generated|divider|divider|StageOut[81]~139, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[81]~138 , MODE2|Mod1|auto_generated|divider|divider|StageOut[81]~138, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~16 , MODE2|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~16, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[92]~140 , MODE2|Mod1|auto_generated|divider|divider|StageOut[92]~140, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[92]~137 , MODE2|Mod1|auto_generated|divider|divider|StageOut[92]~137, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~14 , MODE2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~14, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[103]~141 , MODE2|Mod1|auto_generated|divider|divider|StageOut[103]~141, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[103]~196 , MODE2|Mod1|auto_generated|divider|divider|StageOut[103]~196, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~0 , MODE2|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~0, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~2 , MODE2|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~2, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~4 , MODE2|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~4, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~6 , MODE2|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~6, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~8 , MODE2|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~8, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~11 , MODE2|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~11, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~12 , MODE2|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~12, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[113]~183 , MODE2|Mod1|auto_generated|divider|divider|StageOut[113]~183, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[118]~178 , MODE2|Mod1|auto_generated|divider|divider|StageOut[118]~178, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[118]~142 , MODE2|Mod1|auto_generated|divider|divider|StageOut[118]~142, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[117]~179 , MODE2|Mod1|auto_generated|divider|divider|StageOut[117]~179, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[117]~143 , MODE2|Mod1|auto_generated|divider|divider|StageOut[117]~143, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[116]~180 , MODE2|Mod1|auto_generated|divider|divider|StageOut[116]~180, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[116]~144 , MODE2|Mod1|auto_generated|divider|divider|StageOut[116]~144, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[115]~145 , MODE2|Mod1|auto_generated|divider|divider|StageOut[115]~145, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[115]~181 , MODE2|Mod1|auto_generated|divider|divider|StageOut[115]~181, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[114]~146 , MODE2|Mod1|auto_generated|divider|divider|StageOut[114]~146, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[114]~182 , MODE2|Mod1|auto_generated|divider|divider|StageOut[114]~182, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[113]~152 , MODE2|Mod1|auto_generated|divider|divider|StageOut[113]~152, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~0 , MODE2|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~0, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~2 , MODE2|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~2, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~4 , MODE2|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~4, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~6 , MODE2|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~6, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~8 , MODE2|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~8, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~11 , MODE2|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~11, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~12 , MODE2|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~12, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[124]~185 , MODE2|Mod1|auto_generated|divider|divider|StageOut[124]~185, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[124]~154 , MODE2|Mod1|auto_generated|divider|divider|StageOut[124]~154, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[101]~155 , MODE2|Mod1|auto_generated|divider|divider|StageOut[101]~155, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[90]~156 , MODE2|Mod1|auto_generated|divider|divider|StageOut[90]~156, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[90]~157 , MODE2|Mod1|auto_generated|divider|divider|StageOut[90]~157, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~18 , MODE2|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~18, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[101]~158 , MODE2|Mod1|auto_generated|divider|divider|StageOut[101]~158, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~16 , MODE2|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~16, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[112]~198 , MODE2|Mod1|auto_generated|divider|divider|StageOut[112]~198, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[123]~186 , MODE2|Mod1|auto_generated|divider|divider|StageOut[123]~186, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[112]~159 , MODE2|Mod1|auto_generated|divider|divider|StageOut[112]~159, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~14 , MODE2|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~14, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[123]~160 , MODE2|Mod1|auto_generated|divider|divider|StageOut[123]~160, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~0 , MODE2|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~0, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~2 , MODE2|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~2, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[100]~166 , MODE2|Mod1|auto_generated|divider|divider|StageOut[100]~166, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[100]~165 , MODE2|Mod1|auto_generated|divider|divider|StageOut[100]~165, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~18 , MODE2|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~18, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[111]~167 , MODE2|Mod1|auto_generated|divider|divider|StageOut[111]~167, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[111]~164 , MODE2|Mod1|auto_generated|divider|divider|StageOut[111]~164, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~16 , MODE2|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~16, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[122]~168 , MODE2|Mod1|auto_generated|divider|divider|StageOut[122]~168, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[122]~199 , MODE2|Mod1|auto_generated|divider|divider|StageOut[122]~199, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~14 , MODE2|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~14, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[110]~171 , MODE2|Mod1|auto_generated|divider|divider|StageOut[110]~171, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[110]~170 , MODE2|Mod1|auto_generated|divider|divider|StageOut[110]~170, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~18 , MODE2|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~18, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[121]~172 , MODE2|Mod1|auto_generated|divider|divider|StageOut[121]~172, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[121]~169 , MODE2|Mod1|auto_generated|divider|divider|StageOut[121]~169, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~16 , MODE2|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~16, Digital_clock, 1
instance = comp, \MODE2|Selector0~2 , MODE2|Selector0~2, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[127]~162 , MODE2|Mod1|auto_generated|divider|divider|StageOut[127]~162, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[127]~188 , MODE2|Mod1|auto_generated|divider|divider|StageOut[127]~188, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[126]~161 , MODE2|Mod1|auto_generated|divider|divider|StageOut[126]~161, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[126]~187 , MODE2|Mod1|auto_generated|divider|divider|StageOut[126]~187, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[125]~153 , MODE2|Mod1|auto_generated|divider|divider|StageOut[125]~153, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[125]~184 , MODE2|Mod1|auto_generated|divider|divider|StageOut[125]~184, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~4 , MODE2|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~4, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~6 , MODE2|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~6, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~8 , MODE2|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~8, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[128]~189 , MODE2|Mod1|auto_generated|divider|divider|StageOut[128]~189, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[128]~163 , MODE2|Mod1|auto_generated|divider|divider|StageOut[128]~163, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~11 , MODE2|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~11, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~12 , MODE2|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~12, Digital_clock, 1
instance = comp, \MODE2|Selector0~1 , MODE2|Selector0~1, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[120]~174 , MODE2|Mod1|auto_generated|divider|divider|StageOut[120]~174, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|StageOut[120]~173 , MODE2|Mod1|auto_generated|divider|divider|StageOut[120]~173, Digital_clock, 1
instance = comp, \MODE2|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~18 , MODE2|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~18, Digital_clock, 1
instance = comp, \MODE2|Selector0~3 , MODE2|Selector0~3, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0 , MODE2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2 , MODE2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4 , MODE2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6 , MODE2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8 , MODE2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10 , MODE2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[54]~119 , MODE2|Mod0|auto_generated|divider|divider|StageOut[54]~119, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[54]~118 , MODE2|Mod0|auto_generated|divider|divider|StageOut[54]~118, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[53]~120 , MODE2|Mod0|auto_generated|divider|divider|StageOut[53]~120, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[53]~121 , MODE2|Mod0|auto_generated|divider|divider|StageOut[53]~121, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[52]~123 , MODE2|Mod0|auto_generated|divider|divider|StageOut[52]~123, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[52]~122 , MODE2|Mod0|auto_generated|divider|divider|StageOut[52]~122, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[51]~124 , MODE2|Mod0|auto_generated|divider|divider|StageOut[51]~124, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[51]~125 , MODE2|Mod0|auto_generated|divider|divider|StageOut[51]~125, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[50]~126 , MODE2|Mod0|auto_generated|divider|divider|StageOut[50]~126, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[50]~127 , MODE2|Mod0|auto_generated|divider|divider|StageOut[50]~127, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[49]~128 , MODE2|Mod0|auto_generated|divider|divider|StageOut[49]~128, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[49]~129 , MODE2|Mod0|auto_generated|divider|divider|StageOut[49]~129, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0 , MODE2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2 , MODE2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4 , MODE2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6 , MODE2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8 , MODE2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11 , MODE2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12 , MODE2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[57]~136 , MODE2|Mod0|auto_generated|divider|divider|StageOut[57]~136, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[48]~137 , MODE2|Mod0|auto_generated|divider|divider|StageOut[48]~137, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[48]~138 , MODE2|Mod0|auto_generated|divider|divider|StageOut[48]~138, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14 , MODE2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[57]~139 , MODE2|Mod0|auto_generated|divider|divider|StageOut[57]~139, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0 , MODE2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[62]~206 , MODE2|Mod0|auto_generated|divider|divider|StageOut[62]~206, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[62]~130 , MODE2|Mod0|auto_generated|divider|divider|StageOut[62]~130, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[61]~207 , MODE2|Mod0|auto_generated|divider|divider|StageOut[61]~207, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[61]~131 , MODE2|Mod0|auto_generated|divider|divider|StageOut[61]~131, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[60]~208 , MODE2|Mod0|auto_generated|divider|divider|StageOut[60]~208, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[60]~132 , MODE2|Mod0|auto_generated|divider|divider|StageOut[60]~132, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[59]~133 , MODE2|Mod0|auto_generated|divider|divider|StageOut[59]~133, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[59]~209 , MODE2|Mod0|auto_generated|divider|divider|StageOut[59]~209, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[58]~134 , MODE2|Mod0|auto_generated|divider|divider|StageOut[58]~134, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[58]~135 , MODE2|Mod0|auto_generated|divider|divider|StageOut[58]~135, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2 , MODE2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4 , MODE2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6 , MODE2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8 , MODE2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~11 , MODE2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~11, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12 , MODE2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[66]~144 , MODE2|Mod0|auto_generated|divider|divider|StageOut[66]~144, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[66]~211 , MODE2|Mod0|auto_generated|divider|divider|StageOut[66]~211, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[56]~146 , MODE2|Mod0|auto_generated|divider|divider|StageOut[56]~146, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[56]~147 , MODE2|Mod0|auto_generated|divider|divider|StageOut[56]~147, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~14 , MODE2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~14, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[65]~148 , MODE2|Mod0|auto_generated|divider|divider|StageOut[65]~148, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[65]~145 , MODE2|Mod0|auto_generated|divider|divider|StageOut[65]~145, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~0 , MODE2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~0, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~2 , MODE2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~2, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[70]~140 , MODE2|Mod0|auto_generated|divider|divider|StageOut[70]~140, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[70]~187 , MODE2|Mod0|auto_generated|divider|divider|StageOut[70]~187, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[69]~188 , MODE2|Mod0|auto_generated|divider|divider|StageOut[69]~188, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[69]~141 , MODE2|Mod0|auto_generated|divider|divider|StageOut[69]~141, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[68]~142 , MODE2|Mod0|auto_generated|divider|divider|StageOut[68]~142, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[68]~189 , MODE2|Mod0|auto_generated|divider|divider|StageOut[68]~189, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[67]~143 , MODE2|Mod0|auto_generated|divider|divider|StageOut[67]~143, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[67]~210 , MODE2|Mod0|auto_generated|divider|divider|StageOut[67]~210, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~4 , MODE2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~4, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~6 , MODE2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~6, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~8 , MODE2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~8, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~11 , MODE2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~11, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~12 , MODE2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~12, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[75]~152 , MODE2|Mod0|auto_generated|divider|divider|StageOut[75]~152, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[75]~193 , MODE2|Mod0|auto_generated|divider|divider|StageOut[75]~193, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[74]~153 , MODE2|Mod0|auto_generated|divider|divider|StageOut[74]~153, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[74]~212 , MODE2|Mod0|auto_generated|divider|divider|StageOut[74]~212, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[73]~154 , MODE2|Mod0|auto_generated|divider|divider|StageOut[73]~154, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[64]~156 , MODE2|Mod0|auto_generated|divider|divider|StageOut[64]~156, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[64]~155 , MODE2|Mod0|auto_generated|divider|divider|StageOut[64]~155, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~14 , MODE2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~14, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[73]~157 , MODE2|Mod0|auto_generated|divider|divider|StageOut[73]~157, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~0 , MODE2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~0, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~2 , MODE2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~2, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~4 , MODE2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~4, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[77]~191 , MODE2|Mod0|auto_generated|divider|divider|StageOut[77]~191, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[77]~150 , MODE2|Mod0|auto_generated|divider|divider|StageOut[77]~150, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[76]~192 , MODE2|Mod0|auto_generated|divider|divider|StageOut[76]~192, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[76]~151 , MODE2|Mod0|auto_generated|divider|divider|StageOut[76]~151, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~6 , MODE2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~6, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~8 , MODE2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~8, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[78]~190 , MODE2|Mod0|auto_generated|divider|divider|StageOut[78]~190, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[78]~149 , MODE2|Mod0|auto_generated|divider|divider|StageOut[78]~149, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~11 , MODE2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~11, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~12 , MODE2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~12, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[86]~158 , MODE2|Mod0|auto_generated|divider|divider|StageOut[86]~158, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[86]~194 , MODE2|Mod0|auto_generated|divider|divider|StageOut[86]~194, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[85]~195 , MODE2|Mod0|auto_generated|divider|divider|StageOut[85]~195, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[85]~159 , MODE2|Mod0|auto_generated|divider|divider|StageOut[85]~159, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[84]~196 , MODE2|Mod0|auto_generated|divider|divider|StageOut[84]~196, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[84]~160 , MODE2|Mod0|auto_generated|divider|divider|StageOut[84]~160, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[83]~161 , MODE2|Mod0|auto_generated|divider|divider|StageOut[83]~161, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[83]~197 , MODE2|Mod0|auto_generated|divider|divider|StageOut[83]~197, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[82]~213 , MODE2|Mod0|auto_generated|divider|divider|StageOut[82]~213, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[82]~162 , MODE2|Mod0|auto_generated|divider|divider|StageOut[82]~162, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[72]~164 , MODE2|Mod0|auto_generated|divider|divider|StageOut[72]~164, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[72]~165 , MODE2|Mod0|auto_generated|divider|divider|StageOut[72]~165, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~14 , MODE2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~14, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[81]~166 , MODE2|Mod0|auto_generated|divider|divider|StageOut[81]~166, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[81]~163 , MODE2|Mod0|auto_generated|divider|divider|StageOut[81]~163, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~0 , MODE2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~0, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~2 , MODE2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~2, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~4 , MODE2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~4, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~6 , MODE2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~6, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~8 , MODE2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~8, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~11 , MODE2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~11, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~12 , MODE2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~12, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[93]~199 , MODE2|Mod0|auto_generated|divider|divider|StageOut[93]~199, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[93]~168 , MODE2|Mod0|auto_generated|divider|divider|StageOut[93]~168, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[92]~200 , MODE2|Mod0|auto_generated|divider|divider|StageOut[92]~200, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[92]~169 , MODE2|Mod0|auto_generated|divider|divider|StageOut[92]~169, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[91]~170 , MODE2|Mod0|auto_generated|divider|divider|StageOut[91]~170, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[91]~201 , MODE2|Mod0|auto_generated|divider|divider|StageOut[91]~201, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[90]~214 , MODE2|Mod0|auto_generated|divider|divider|StageOut[90]~214, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[90]~171 , MODE2|Mod0|auto_generated|divider|divider|StageOut[90]~171, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[80]~174 , MODE2|Mod0|auto_generated|divider|divider|StageOut[80]~174, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[80]~173 , MODE2|Mod0|auto_generated|divider|divider|StageOut[80]~173, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~14 , MODE2|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~14, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[89]~175 , MODE2|Mod0|auto_generated|divider|divider|StageOut[89]~175, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[89]~172 , MODE2|Mod0|auto_generated|divider|divider|StageOut[89]~172, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~0 , MODE2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~0, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~2 , MODE2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~2, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~4 , MODE2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~4, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~6 , MODE2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~6, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~8 , MODE2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~8, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[94]~198 , MODE2|Mod0|auto_generated|divider|divider|StageOut[94]~198, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[94]~167 , MODE2|Mod0|auto_generated|divider|divider|StageOut[94]~167, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~11 , MODE2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~11, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~12 , MODE2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~12, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[102]~186 , MODE2|Mod0|auto_generated|divider|divider|StageOut[102]~186, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[102]~205 , MODE2|Mod0|auto_generated|divider|divider|StageOut[102]~205, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[101]~183 , MODE2|Mod0|auto_generated|divider|divider|StageOut[101]~183, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[101]~204 , MODE2|Mod0|auto_generated|divider|divider|StageOut[101]~204, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[100]~182 , MODE2|Mod0|auto_generated|divider|divider|StageOut[100]~182, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[100]~203 , MODE2|Mod0|auto_generated|divider|divider|StageOut[100]~203, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[99]~202 , MODE2|Mod0|auto_generated|divider|divider|StageOut[99]~202, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[99]~181 , MODE2|Mod0|auto_generated|divider|divider|StageOut[99]~181, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[98]~180 , MODE2|Mod0|auto_generated|divider|divider|StageOut[98]~180, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[98]~215 , MODE2|Mod0|auto_generated|divider|divider|StageOut[98]~215, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[88]~178 , MODE2|Mod0|auto_generated|divider|divider|StageOut[88]~178, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[88]~177 , MODE2|Mod0|auto_generated|divider|divider|StageOut[88]~177, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~14 , MODE2|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~14, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[97]~179 , MODE2|Mod0|auto_generated|divider|divider|StageOut[97]~179, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[97]~176 , MODE2|Mod0|auto_generated|divider|divider|StageOut[97]~176, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~0 , MODE2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~0, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~2 , MODE2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~2, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~4 , MODE2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~4, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~6 , MODE2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~6, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~8 , MODE2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~8, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~13 , MODE2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~13, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~14 , MODE2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~14, Digital_clock, 1
instance = comp, \MODE2|Selector0~11 , MODE2|Selector0~11, Digital_clock, 1
instance = comp, \MODE2|Selector0~12 , MODE2|Selector0~12, Digital_clock, 1
instance = comp, \MODE2|Selector0~13 , MODE2|Selector0~13, Digital_clock, 1
instance = comp, \MODE2|Selector0~9 , MODE2|Selector0~9, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[96]~185 , MODE2|Mod0|auto_generated|divider|divider|StageOut[96]~185, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|StageOut[96]~184 , MODE2|Mod0|auto_generated|divider|divider|StageOut[96]~184, Digital_clock, 1
instance = comp, \MODE2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~10 , MODE2|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~10, Digital_clock, 1
instance = comp, \MODE2|Selector0~10 , MODE2|Selector0~10, Digital_clock, 1
instance = comp, \MODE2|Selector0~14 , MODE2|Selector0~14, Digital_clock, 1
instance = comp, \MODE2|Selector0~4 , MODE2|Selector0~4, Digital_clock, 1
instance = comp, \MODE2|Selector0~5 , MODE2|Selector0~5, Digital_clock, 1
instance = comp, \MODE2|Selector0~6 , MODE2|Selector0~6, Digital_clock, 1
instance = comp, \MODE2|Selector0~7 , MODE2|Selector0~7, Digital_clock, 1
instance = comp, \MODE2|Selector0~8 , MODE2|Selector0~8, Digital_clock, 1
instance = comp, \MODE2|Selector0~15 , MODE2|Selector0~15, Digital_clock, 1
instance = comp, \MODE2|Selector0~16 , MODE2|Selector0~16, Digital_clock, 1
instance = comp, \MODE2|Selector0~17 , MODE2|Selector0~17, Digital_clock, 1
instance = comp, \MODE2|Selector0~18 , MODE2|Selector0~18, Digital_clock, 1
instance = comp, \MODE2|max_date[0] , MODE2|max_date[0], Digital_clock, 1
instance = comp, \MODE2|LessThan8~2 , MODE2|LessThan8~2, Digital_clock, 1
instance = comp, \MODE2|Add1~2 , MODE2|Add1~2, Digital_clock, 1
instance = comp, \MODE2|Add1~4 , MODE2|Add1~4, Digital_clock, 1
instance = comp, \MODE2|Add13~2 , MODE2|Add13~2, Digital_clock, 1
instance = comp, \MODE2|Add13~4 , MODE2|Add13~4, Digital_clock, 1
instance = comp, \MODE2|Add13~26 , MODE2|Add13~26, Digital_clock, 1
instance = comp, \MODE2|Add13~27 , MODE2|Add13~27, Digital_clock, 1
instance = comp, \MODE2|day_alarm~5 , MODE2|day_alarm~5, Digital_clock, 1
instance = comp, \MODE2|day_alarm[7]~6 , MODE2|day_alarm[7]~6, Digital_clock, 1
instance = comp, \MODE2|Add1~6 , MODE2|Add1~6, Digital_clock, 1
instance = comp, \MODE2|Add13~6 , MODE2|Add13~6, Digital_clock, 1
instance = comp, \MODE2|Add13~24 , MODE2|Add13~24, Digital_clock, 1
instance = comp, \MODE2|Add13~25 , MODE2|Add13~25, Digital_clock, 1
instance = comp, \MODE2|day_alarm[3] , MODE2|day_alarm[3], Digital_clock, 1
instance = comp, \MODE2|Add13~8 , MODE2|Add13~8, Digital_clock, 1
instance = comp, \MODE2|Add13~22 , MODE2|Add13~22, Digital_clock, 1
instance = comp, \MODE2|Add1~8 , MODE2|Add1~8, Digital_clock, 1
instance = comp, \MODE2|Add13~23 , MODE2|Add13~23, Digital_clock, 1
instance = comp, \MODE2|day_alarm[4] , MODE2|day_alarm[4], Digital_clock, 1
instance = comp, \MODE2|LessThan8~0 , MODE2|LessThan8~0, Digital_clock, 1
instance = comp, \MODE2|Add13~10 , MODE2|Add13~10, Digital_clock, 1
instance = comp, \MODE2|Add13~20 , MODE2|Add13~20, Digital_clock, 1
instance = comp, \MODE2|Add1~10 , MODE2|Add1~10, Digital_clock, 1
instance = comp, \MODE2|Add13~21 , MODE2|Add13~21, Digital_clock, 1
instance = comp, \MODE2|day_alarm[5] , MODE2|day_alarm[5], Digital_clock, 1
instance = comp, \MODE2|Add13~12 , MODE2|Add13~12, Digital_clock, 1
instance = comp, \MODE2|Add13~18 , MODE2|Add13~18, Digital_clock, 1
instance = comp, \MODE2|Add1~12 , MODE2|Add1~12, Digital_clock, 1
instance = comp, \MODE2|Add13~19 , MODE2|Add13~19, Digital_clock, 1
instance = comp, \MODE2|day_alarm[6] , MODE2|day_alarm[6], Digital_clock, 1
instance = comp, \MODE2|Add1~14 , MODE2|Add1~14, Digital_clock, 1
instance = comp, \MODE2|Add13~14 , MODE2|Add13~14, Digital_clock, 1
instance = comp, \MODE2|Add13~16 , MODE2|Add13~16, Digital_clock, 1
instance = comp, \MODE2|Add13~17 , MODE2|Add13~17, Digital_clock, 1
instance = comp, \MODE2|day_alarm[7] , MODE2|day_alarm[7], Digital_clock, 1
instance = comp, \MODE2|LessThan8~1 , MODE2|LessThan8~1, Digital_clock, 1
instance = comp, \MODE2|day_alarm[7]~7 , MODE2|day_alarm[7]~7, Digital_clock, 1
instance = comp, \MODE2|day_alarm[7]~8 , MODE2|day_alarm[7]~8, Digital_clock, 1
instance = comp, \MODE2|day_alarm[7]~9 , MODE2|day_alarm[7]~9, Digital_clock, 1
instance = comp, \MODE2|day_alarm[7]~10 , MODE2|day_alarm[7]~10, Digital_clock, 1
instance = comp, \MODE2|day_alarm[2] , MODE2|day_alarm[2], Digital_clock, 1
instance = comp, \MODE2|LessThan8~3 , MODE2|LessThan8~3, Digital_clock, 1
instance = comp, \MODE2|LessThan8~4 , MODE2|LessThan8~4, Digital_clock, 1
instance = comp, \MODE2|day_alarm[5]~4 , MODE2|day_alarm[5]~4, Digital_clock, 1
instance = comp, \MODE2|Add13~31 , MODE2|Add13~31, Digital_clock, 1
instance = comp, \MODE2|day_alarm[0] , MODE2|day_alarm[0], Digital_clock, 1
instance = comp, \MODE2|Add13~28 , MODE2|Add13~28, Digital_clock, 1
instance = comp, \MODE2|Add13~29 , MODE2|Add13~29, Digital_clock, 1
instance = comp, \MODE2|day_alarm[1] , MODE2|day_alarm[1], Digital_clock, 1
instance = comp, \MODE2|always1~11 , MODE2|always1~11, Digital_clock, 1
instance = comp, \MODE2|hour_alarm[7]~6 , MODE2|hour_alarm[7]~6, Digital_clock, 1
instance = comp, \MODE2|day_alarm[5]~11 , MODE2|day_alarm[5]~11, Digital_clock, 1
instance = comp, \MODE2|hour_alarm[7]~3 , MODE2|hour_alarm[7]~3, Digital_clock, 1
instance = comp, \MODE2|hour_alarm[7]~4 , MODE2|hour_alarm[7]~4, Digital_clock, 1
instance = comp, \MODE2|hour_alarm[7]~2 , MODE2|hour_alarm[7]~2, Digital_clock, 1
instance = comp, \MODE2|hour_alarm[7]~7 , MODE2|hour_alarm[7]~7, Digital_clock, 1
instance = comp, \MODE2|hour_alarm[7]~8 , MODE2|hour_alarm[7]~8, Digital_clock, 1
instance = comp, \MODE2|hour_alarm[3] , MODE2|hour_alarm[3], Digital_clock, 1
instance = comp, \MODE2|Add3~8 , MODE2|Add3~8, Digital_clock, 1
instance = comp, \MODE2|Add14~8 , MODE2|Add14~8, Digital_clock, 1
instance = comp, \MODE2|Add14~22 , MODE2|Add14~22, Digital_clock, 1
instance = comp, \MODE2|Add14~23 , MODE2|Add14~23, Digital_clock, 1
instance = comp, \MODE2|hour_alarm[4] , MODE2|hour_alarm[4], Digital_clock, 1
instance = comp, \MODE2|Add3~10 , MODE2|Add3~10, Digital_clock, 1
instance = comp, \MODE2|Add14~10 , MODE2|Add14~10, Digital_clock, 1
instance = comp, \MODE2|Add14~20 , MODE2|Add14~20, Digital_clock, 1
instance = comp, \MODE2|Add14~21 , MODE2|Add14~21, Digital_clock, 1
instance = comp, \MODE2|hour_alarm[5] , MODE2|hour_alarm[5], Digital_clock, 1
instance = comp, \MODE2|Add3~12 , MODE2|Add3~12, Digital_clock, 1
instance = comp, \MODE2|Add14~12 , MODE2|Add14~12, Digital_clock, 1
instance = comp, \MODE2|Add14~18 , MODE2|Add14~18, Digital_clock, 1
instance = comp, \MODE2|Add14~19 , MODE2|Add14~19, Digital_clock, 1
instance = comp, \MODE2|hour_alarm[6] , MODE2|hour_alarm[6], Digital_clock, 1
instance = comp, \MODE2|Add3~14 , MODE2|Add3~14, Digital_clock, 1
instance = comp, \MODE2|Add14~14 , MODE2|Add14~14, Digital_clock, 1
instance = comp, \MODE2|Add14~16 , MODE2|Add14~16, Digital_clock, 1
instance = comp, \MODE2|Add14~17 , MODE2|Add14~17, Digital_clock, 1
instance = comp, \MODE2|hour_alarm[7] , MODE2|hour_alarm[7], Digital_clock, 1
instance = comp, \MODE2|LessThan9~0 , MODE2|LessThan9~0, Digital_clock, 1
instance = comp, \MODE2|always1~12 , MODE2|always1~12, Digital_clock, 1
instance = comp, \MODE2|Add14~30 , MODE2|Add14~30, Digital_clock, 1
instance = comp, \MODE2|Add3~0 , MODE2|Add3~0, Digital_clock, 1
instance = comp, \MODE2|Add14~31 , MODE2|Add14~31, Digital_clock, 1
instance = comp, \MODE2|hour_alarm[0] , MODE2|hour_alarm[0], Digital_clock, 1
instance = comp, \MODE2|Add3~2 , MODE2|Add3~2, Digital_clock, 1
instance = comp, \MODE2|Add14~28 , MODE2|Add14~28, Digital_clock, 1
instance = comp, \MODE2|Add14~29 , MODE2|Add14~29, Digital_clock, 1
instance = comp, \MODE2|hour_alarm[1] , MODE2|hour_alarm[1], Digital_clock, 1
instance = comp, \MODE2|Add14~26 , MODE2|Add14~26, Digital_clock, 1
instance = comp, \MODE2|Add14~27 , MODE2|Add14~27, Digital_clock, 1
instance = comp, \MODE2|hour_alarm[2] , MODE2|hour_alarm[2], Digital_clock, 1
instance = comp, \MODE2|transfer_alarm[18] , MODE2|transfer_alarm[18], Digital_clock, 1
instance = comp, \MODE2|transfer_alarm[16] , MODE2|transfer_alarm[16], Digital_clock, 1
instance = comp, \MODE2|min_alarm[0]~12 , MODE2|min_alarm[0]~12, Digital_clock, 1
instance = comp, \MODE2|always1~10 , MODE2|always1~10, Digital_clock, 1
instance = comp, \MODE2|LessThan10~1 , MODE2|LessThan10~1, Digital_clock, 1
instance = comp, \MODE2|LessThan10~0 , MODE2|LessThan10~0, Digital_clock, 1
instance = comp, \MODE2|min_alarm[1]~36 , MODE2|min_alarm[1]~36, Digital_clock, 1
instance = comp, \MODE2|min_alarm[1]~17 , MODE2|min_alarm[1]~17, Digital_clock, 1
instance = comp, \MODE2|min_alarm[1]~16 , MODE2|min_alarm[1]~16, Digital_clock, 1
instance = comp, \MODE2|LessThan16~0 , MODE2|LessThan16~0, Digital_clock, 1
instance = comp, \MODE2|LessThan16~1 , MODE2|LessThan16~1, Digital_clock, 1
instance = comp, \MODE2|min_alarm[1]~18 , MODE2|min_alarm[1]~18, Digital_clock, 1
instance = comp, \MODE2|min_alarm[7]~37 , MODE2|min_alarm[7]~37, Digital_clock, 1
instance = comp, \MODE2|min_alarm[1]~20 , MODE2|min_alarm[1]~20, Digital_clock, 1
instance = comp, \MODE2|min_alarm[1]~21 , MODE2|min_alarm[1]~21, Digital_clock, 1
instance = comp, \MODE2|min_alarm[1]~22 , MODE2|min_alarm[1]~22, Digital_clock, 1
instance = comp, \MODE2|min_alarm[7]~23 , MODE2|min_alarm[7]~23, Digital_clock, 1
instance = comp, \MODE2|min_alarm[0] , MODE2|min_alarm[0], Digital_clock, 1
instance = comp, \MODE2|min_alarm[1]~14 , MODE2|min_alarm[1]~14, Digital_clock, 1
instance = comp, \MODE2|min_alarm[1] , MODE2|min_alarm[1], Digital_clock, 1
instance = comp, \MODE2|min_alarm[2]~24 , MODE2|min_alarm[2]~24, Digital_clock, 1
instance = comp, \MODE2|min_alarm[2] , MODE2|min_alarm[2], Digital_clock, 1
instance = comp, \MODE2|min_alarm[3]~26 , MODE2|min_alarm[3]~26, Digital_clock, 1
instance = comp, \MODE2|min_alarm[3] , MODE2|min_alarm[3], Digital_clock, 1
instance = comp, \MODE2|min_alarm[4]~28 , MODE2|min_alarm[4]~28, Digital_clock, 1
instance = comp, \MODE2|min_alarm[4] , MODE2|min_alarm[4], Digital_clock, 1
instance = comp, \MODE2|min_alarm[5]~30 , MODE2|min_alarm[5]~30, Digital_clock, 1
instance = comp, \MODE2|min_alarm[5] , MODE2|min_alarm[5], Digital_clock, 1
instance = comp, \MODE2|min_alarm[6]~32 , MODE2|min_alarm[6]~32, Digital_clock, 1
instance = comp, \MODE2|min_alarm[6] , MODE2|min_alarm[6], Digital_clock, 1
instance = comp, \MODE2|min_alarm[7]~34 , MODE2|min_alarm[7]~34, Digital_clock, 1
instance = comp, \MODE2|min_alarm[7] , MODE2|min_alarm[7], Digital_clock, 1
instance = comp, \MODE2|transfer_alarm[15] , MODE2|transfer_alarm[15], Digital_clock, 1
instance = comp, \MODE2|transfer_alarm[17]~feeder , MODE2|transfer_alarm[17]~feeder, Digital_clock, 1
instance = comp, \MODE2|transfer_alarm[17] , MODE2|transfer_alarm[17], Digital_clock, 1
instance = comp, \MODE0|LessThan7~12 , MODE0|LessThan7~12, Digital_clock, 1
instance = comp, \MODE2|transfer_alarm[13] , MODE2|transfer_alarm[13], Digital_clock, 1
instance = comp, \MODE2|transfer_alarm[12] , MODE2|transfer_alarm[12], Digital_clock, 1
instance = comp, \MODE2|transfer_alarm[11] , MODE2|transfer_alarm[11], Digital_clock, 1
instance = comp, \MODE2|transfer_alarm[14] , MODE2|transfer_alarm[14], Digital_clock, 1
instance = comp, \MODE0|LessThan7~13 , MODE0|LessThan7~13, Digital_clock, 1
instance = comp, \MODE2|sec_alarm[2]~19 , MODE2|sec_alarm[2]~19, Digital_clock, 1
instance = comp, \MODE2|sec_alarm[3]~21 , MODE2|sec_alarm[3]~21, Digital_clock, 1
instance = comp, \MODE2|LessThan11~0 , MODE2|LessThan11~0, Digital_clock, 1
instance = comp, \MODE2|KOR_second|ten~7 , MODE2|KOR_second|ten~7, Digital_clock, 1
instance = comp, \MODE2|sec_alarm[4]~13 , MODE2|sec_alarm[4]~13, Digital_clock, 1
instance = comp, \MODE2|sec_alarm[4]~12 , MODE2|sec_alarm[4]~12, Digital_clock, 1
instance = comp, \MODE2|KOR_second|one~14 , MODE2|KOR_second|one~14, Digital_clock, 1
instance = comp, \MODE2|LessThan17~0 , MODE2|LessThan17~0, Digital_clock, 1
instance = comp, \MODE2|LessThan17~1 , MODE2|LessThan17~1, Digital_clock, 1
instance = comp, \MODE2|sec_alarm[4]~15 , MODE2|sec_alarm[4]~15, Digital_clock, 1
instance = comp, \MODE2|sec_alarm[7]~31 , MODE2|sec_alarm[7]~31, Digital_clock, 1
instance = comp, \MODE2|sec_alarm[7]~16 , MODE2|sec_alarm[7]~16, Digital_clock, 1
instance = comp, \MODE2|sec_alarm[3] , MODE2|sec_alarm[3], Digital_clock, 1
instance = comp, \MODE2|sec_alarm[4]~23 , MODE2|sec_alarm[4]~23, Digital_clock, 1
instance = comp, \MODE2|sec_alarm[4] , MODE2|sec_alarm[4], Digital_clock, 1
instance = comp, \MODE2|sec_alarm[5]~25 , MODE2|sec_alarm[5]~25, Digital_clock, 1
instance = comp, \MODE2|sec_alarm[5] , MODE2|sec_alarm[5], Digital_clock, 1
instance = comp, \MODE2|sec_alarm[6]~27 , MODE2|sec_alarm[6]~27, Digital_clock, 1
instance = comp, \MODE2|sec_alarm[6] , MODE2|sec_alarm[6], Digital_clock, 1
instance = comp, \MODE2|sec_alarm[7]~29 , MODE2|sec_alarm[7]~29, Digital_clock, 1
instance = comp, \MODE2|sec_alarm[7] , MODE2|sec_alarm[7], Digital_clock, 1
instance = comp, \MODE2|transfer_alarm[7] , MODE2|transfer_alarm[7], Digital_clock, 1
instance = comp, \MODE2|transfer_alarm[10] , MODE2|transfer_alarm[10], Digital_clock, 1
instance = comp, \MODE2|transfer_alarm[6]~feeder , MODE2|transfer_alarm[6]~feeder, Digital_clock, 1
instance = comp, \MODE2|transfer_alarm[6] , MODE2|transfer_alarm[6], Digital_clock, 1
instance = comp, \MODE2|transfer_alarm[5]~feeder , MODE2|transfer_alarm[5]~feeder, Digital_clock, 1
instance = comp, \MODE2|transfer_alarm[5] , MODE2|transfer_alarm[5], Digital_clock, 1
instance = comp, \MODE0|LessThan7~14 , MODE0|LessThan7~14, Digital_clock, 1
instance = comp, \MODE2|transfer_alarm[20] , MODE2|transfer_alarm[20], Digital_clock, 1
instance = comp, \MODE2|transfer_alarm[21] , MODE2|transfer_alarm[21], Digital_clock, 1
instance = comp, \MODE2|transfer_alarm[19] , MODE2|transfer_alarm[19], Digital_clock, 1
instance = comp, \MODE2|transfer_alarm[22]~feeder , MODE2|transfer_alarm[22]~feeder, Digital_clock, 1
instance = comp, \MODE2|transfer_alarm[22] , MODE2|transfer_alarm[22], Digital_clock, 1
instance = comp, \MODE0|LessThan7~11 , MODE0|LessThan7~11, Digital_clock, 1
instance = comp, \MODE0|LessThan7~15 , MODE0|LessThan7~15, Digital_clock, 1
instance = comp, \MODE2|transfer_alarm[48] , MODE2|transfer_alarm[48], Digital_clock, 1
instance = comp, \MODE2|transfer_alarm[49] , MODE2|transfer_alarm[49], Digital_clock, 1
instance = comp, \MODE2|transfer_alarm[47] , MODE2|transfer_alarm[47], Digital_clock, 1
instance = comp, \MODE2|transfer_alarm[50] , MODE2|transfer_alarm[50], Digital_clock, 1
instance = comp, \MODE0|LessThan7~1 , MODE0|LessThan7~1, Digital_clock, 1
instance = comp, \MODE2|transfer_alarm[41] , MODE2|transfer_alarm[41], Digital_clock, 1
instance = comp, \MODE2|transfer_alarm[39] , MODE2|transfer_alarm[39], Digital_clock, 1
instance = comp, \MODE2|transfer_alarm[40] , MODE2|transfer_alarm[40], Digital_clock, 1
instance = comp, \MODE2|transfer_alarm[42] , MODE2|transfer_alarm[42], Digital_clock, 1
instance = comp, \MODE0|LessThan7~3 , MODE0|LessThan7~3, Digital_clock, 1
instance = comp, \MODE2|kor_min[0] , MODE2|kor_min[0], Digital_clock, 1
instance = comp, \MODE2|kor_min[1] , MODE2|kor_min[1], Digital_clock, 1
instance = comp, \MODE2|transfer_alarm[0] , MODE2|transfer_alarm[0], Digital_clock, 1
instance = comp, \MODE2|transfer_alarm[51]~feeder , MODE2|transfer_alarm[51]~feeder, Digital_clock, 1
instance = comp, \MODE2|transfer_alarm[51] , MODE2|transfer_alarm[51], Digital_clock, 1
instance = comp, \MODE0|LessThan7~0 , MODE0|LessThan7~0, Digital_clock, 1
instance = comp, \MODE2|transfer_alarm[43]~feeder , MODE2|transfer_alarm[43]~feeder, Digital_clock, 1
instance = comp, \MODE2|transfer_alarm[43] , MODE2|transfer_alarm[43], Digital_clock, 1
instance = comp, \MODE2|transfer_alarm[46] , MODE2|transfer_alarm[46], Digital_clock, 1
instance = comp, \MODE2|transfer_alarm[45] , MODE2|transfer_alarm[45], Digital_clock, 1
instance = comp, \MODE2|transfer_alarm[44] , MODE2|transfer_alarm[44], Digital_clock, 1
instance = comp, \MODE0|LessThan7~2 , MODE0|LessThan7~2, Digital_clock, 1
instance = comp, \MODE0|LessThan7~4 , MODE0|LessThan7~4, Digital_clock, 1
instance = comp, \MODE2|transfer_alarm[23] , MODE2|transfer_alarm[23], Digital_clock, 1
instance = comp, \MODE2|transfer_alarm[26] , MODE2|transfer_alarm[26], Digital_clock, 1
instance = comp, \MODE2|transfer_alarm[25] , MODE2|transfer_alarm[25], Digital_clock, 1
instance = comp, \MODE2|transfer_alarm[24]~feeder , MODE2|transfer_alarm[24]~feeder, Digital_clock, 1
instance = comp, \MODE2|transfer_alarm[24] , MODE2|transfer_alarm[24], Digital_clock, 1
instance = comp, \MODE0|LessThan7~8 , MODE0|LessThan7~8, Digital_clock, 1
instance = comp, \MODE2|transfer_alarm[33]~feeder , MODE2|transfer_alarm[33]~feeder, Digital_clock, 1
instance = comp, \MODE2|transfer_alarm[33] , MODE2|transfer_alarm[33], Digital_clock, 1
instance = comp, \MODE2|transfer_alarm[34]~feeder , MODE2|transfer_alarm[34]~feeder, Digital_clock, 1
instance = comp, \MODE2|transfer_alarm[34] , MODE2|transfer_alarm[34], Digital_clock, 1
instance = comp, \MODE2|transfer_alarm[31] , MODE2|transfer_alarm[31], Digital_clock, 1
instance = comp, \MODE2|transfer_alarm[32] , MODE2|transfer_alarm[32], Digital_clock, 1
instance = comp, \MODE0|LessThan7~6 , MODE0|LessThan7~6, Digital_clock, 1
instance = comp, \MODE2|transfer_alarm[27] , MODE2|transfer_alarm[27], Digital_clock, 1
instance = comp, \MODE2|transfer_alarm[30] , MODE2|transfer_alarm[30], Digital_clock, 1
instance = comp, \MODE2|transfer_alarm[28] , MODE2|transfer_alarm[28], Digital_clock, 1
instance = comp, \MODE2|transfer_alarm[29] , MODE2|transfer_alarm[29], Digital_clock, 1
instance = comp, \MODE0|LessThan7~7 , MODE0|LessThan7~7, Digital_clock, 1
instance = comp, \MODE2|transfer_alarm[36]~feeder , MODE2|transfer_alarm[36]~feeder, Digital_clock, 1
instance = comp, \MODE2|transfer_alarm[36] , MODE2|transfer_alarm[36], Digital_clock, 1
instance = comp, \MODE2|transfer_alarm[37] , MODE2|transfer_alarm[37], Digital_clock, 1
instance = comp, \MODE2|transfer_alarm[38] , MODE2|transfer_alarm[38], Digital_clock, 1
instance = comp, \MODE2|transfer_alarm[35]~feeder , MODE2|transfer_alarm[35]~feeder, Digital_clock, 1
instance = comp, \MODE2|transfer_alarm[35] , MODE2|transfer_alarm[35], Digital_clock, 1
instance = comp, \MODE0|LessThan7~5 , MODE0|LessThan7~5, Digital_clock, 1
instance = comp, \MODE0|LessThan7~9 , MODE0|LessThan7~9, Digital_clock, 1
instance = comp, \MODE2|transfer_alarm[4] , MODE2|transfer_alarm[4], Digital_clock, 1
instance = comp, \MODE2|transfer_alarm[3] , MODE2|transfer_alarm[3], Digital_clock, 1
instance = comp, \MODE2|transfer_alarm[2] , MODE2|transfer_alarm[2], Digital_clock, 1
instance = comp, \MODE2|transfer_alarm[1] , MODE2|transfer_alarm[1], Digital_clock, 1
instance = comp, \MODE0|LessThan7~10 , MODE0|LessThan7~10, Digital_clock, 1
instance = comp, \MODE0|LessThan7~16 , MODE0|LessThan7~16, Digital_clock, 1
instance = comp, \MODE0|current_time[51] , MODE0|current_time[51], Digital_clock, 1
instance = comp, \MODE0|current_time[50]~0 , MODE0|current_time[50]~0, Digital_clock, 1
instance = comp, \MODE0|current_time[50] , MODE0|current_time[50], Digital_clock, 1
instance = comp, \MODE0|current_time[49]~1 , MODE0|current_time[49]~1, Digital_clock, 1
instance = comp, \MODE0|current_time[49] , MODE0|current_time[49], Digital_clock, 1
instance = comp, \MODE0|current_time[48]~2 , MODE0|current_time[48]~2, Digital_clock, 1
instance = comp, \MODE0|current_time[48] , MODE0|current_time[48], Digital_clock, 1
instance = comp, \MODE0|current_time[47]~3 , MODE0|current_time[47]~3, Digital_clock, 1
instance = comp, \MODE0|current_time[47] , MODE0|current_time[47], Digital_clock, 1
instance = comp, \MODE0|current_time[46]~4 , MODE0|current_time[46]~4, Digital_clock, 1
instance = comp, \MODE0|current_time[46] , MODE0|current_time[46], Digital_clock, 1
instance = comp, \MODE0|current_time[45]~5 , MODE0|current_time[45]~5, Digital_clock, 1
instance = comp, \MODE0|current_time[45] , MODE0|current_time[45], Digital_clock, 1
instance = comp, \MODE0|current_time[44] , MODE0|current_time[44], Digital_clock, 1
instance = comp, \MODE0|current_time[43] , MODE0|current_time[43], Digital_clock, 1
instance = comp, \MODE0|current_time[42]~6 , MODE0|current_time[42]~6, Digital_clock, 1
instance = comp, \MODE0|current_time[42] , MODE0|current_time[42], Digital_clock, 1
instance = comp, \MODE0|current_time[41]~7 , MODE0|current_time[41]~7, Digital_clock, 1
instance = comp, \MODE0|current_time[41] , MODE0|current_time[41], Digital_clock, 1
instance = comp, \MODE0|current_time[40] , MODE0|current_time[40], Digital_clock, 1
instance = comp, \MODE0|current_time[39] , MODE0|current_time[39], Digital_clock, 1
instance = comp, \MODE0|current_time[38] , MODE0|current_time[38], Digital_clock, 1
instance = comp, \MODE0|current_time[37] , MODE0|current_time[37], Digital_clock, 1
instance = comp, \MODE0|current_time[36] , MODE0|current_time[36], Digital_clock, 1
instance = comp, \MODE0|current_time[35] , MODE0|current_time[35], Digital_clock, 1
instance = comp, \MODE0|current_time[34]~8 , MODE0|current_time[34]~8, Digital_clock, 1
instance = comp, \MODE0|current_time[34] , MODE0|current_time[34], Digital_clock, 1
instance = comp, \MODE0|current_time[33]~9 , MODE0|current_time[33]~9, Digital_clock, 1
instance = comp, \MODE0|current_time[33] , MODE0|current_time[33], Digital_clock, 1
instance = comp, \MODE0|current_time[32] , MODE0|current_time[32], Digital_clock, 1
instance = comp, \MODE0|current_time[31] , MODE0|current_time[31], Digital_clock, 1
instance = comp, \MODE0|current_time[30] , MODE0|current_time[30], Digital_clock, 1
instance = comp, \MODE0|current_time[29] , MODE0|current_time[29], Digital_clock, 1
instance = comp, \MODE0|current_time[28] , MODE0|current_time[28], Digital_clock, 1
instance = comp, \MODE0|current_time[27]~10 , MODE0|current_time[27]~10, Digital_clock, 1
instance = comp, \MODE0|current_time[27] , MODE0|current_time[27], Digital_clock, 1
instance = comp, \MODE0|current_time[26]~feeder , MODE0|current_time[26]~feeder, Digital_clock, 1
instance = comp, \MODE0|current_time[26] , MODE0|current_time[26], Digital_clock, 1
instance = comp, \MODE0|current_time[25] , MODE0|current_time[25], Digital_clock, 1
instance = comp, \MODE0|current_time[24]~11 , MODE0|current_time[24]~11, Digital_clock, 1
instance = comp, \MODE0|current_time[24] , MODE0|current_time[24], Digital_clock, 1
instance = comp, \MODE0|current_time[23] , MODE0|current_time[23], Digital_clock, 1
instance = comp, \MODE0|current_time[22] , MODE0|current_time[22], Digital_clock, 1
instance = comp, \MODE0|current_time[21] , MODE0|current_time[21], Digital_clock, 1
instance = comp, \MODE0|current_time[20] , MODE0|current_time[20], Digital_clock, 1
instance = comp, \MODE0|current_time[19]~12 , MODE0|current_time[19]~12, Digital_clock, 1
instance = comp, \MODE0|current_time[19] , MODE0|current_time[19], Digital_clock, 1
instance = comp, \MODE0|current_time[18] , MODE0|current_time[18], Digital_clock, 1
instance = comp, \MODE0|current_time[17]~13 , MODE0|current_time[17]~13, Digital_clock, 1
instance = comp, \MODE0|current_time[17] , MODE0|current_time[17], Digital_clock, 1
instance = comp, \MODE0|current_time[16]~14 , MODE0|current_time[16]~14, Digital_clock, 1
instance = comp, \MODE0|current_time[16] , MODE0|current_time[16], Digital_clock, 1
instance = comp, \MODE0|current_time[15] , MODE0|current_time[15], Digital_clock, 1
instance = comp, \MODE0|current_time[14] , MODE0|current_time[14], Digital_clock, 1
instance = comp, \MODE0|current_time[13] , MODE0|current_time[13], Digital_clock, 1
instance = comp, \MODE0|current_time[12]~15 , MODE0|current_time[12]~15, Digital_clock, 1
instance = comp, \MODE0|current_time[12] , MODE0|current_time[12], Digital_clock, 1
instance = comp, \MODE0|current_time[11]~16 , MODE0|current_time[11]~16, Digital_clock, 1
instance = comp, \MODE0|current_time[11] , MODE0|current_time[11], Digital_clock, 1
instance = comp, \MODE0|current_time[10]~17 , MODE0|current_time[10]~17, Digital_clock, 1
instance = comp, \MODE0|current_time[10] , MODE0|current_time[10], Digital_clock, 1
instance = comp, \MODE0|current_time[9]~18 , MODE0|current_time[9]~18, Digital_clock, 1
instance = comp, \MODE0|current_time[9] , MODE0|current_time[9], Digital_clock, 1
instance = comp, \MODE0|current_time[8] , MODE0|current_time[8], Digital_clock, 1
instance = comp, \MODE0|current_time[7] , MODE0|current_time[7], Digital_clock, 1
instance = comp, \MODE0|current_time[6] , MODE0|current_time[6], Digital_clock, 1
instance = comp, \MODE0|current_time[5] , MODE0|current_time[5], Digital_clock, 1
instance = comp, \MODE0|current_time[4]~19 , MODE0|current_time[4]~19, Digital_clock, 1
instance = comp, \MODE0|current_time[4] , MODE0|current_time[4], Digital_clock, 1
instance = comp, \MODE0|current_time[3]~20 , MODE0|current_time[3]~20, Digital_clock, 1
instance = comp, \MODE0|current_time[3] , MODE0|current_time[3], Digital_clock, 1
instance = comp, \MODE0|current_time[2]~21 , MODE0|current_time[2]~21, Digital_clock, 1
instance = comp, \MODE0|current_time[2] , MODE0|current_time[2], Digital_clock, 1
instance = comp, \MODE0|current_time[1]~22 , MODE0|current_time[1]~22, Digital_clock, 1
instance = comp, \MODE0|current_time[1] , MODE0|current_time[1], Digital_clock, 1
instance = comp, \MODE0|current_time[0] , MODE0|current_time[0], Digital_clock, 1
instance = comp, \MODE0|LessThan0~1 , MODE0|LessThan0~1, Digital_clock, 1
instance = comp, \MODE0|LessThan0~3 , MODE0|LessThan0~3, Digital_clock, 1
instance = comp, \MODE0|LessThan0~5 , MODE0|LessThan0~5, Digital_clock, 1
instance = comp, \MODE0|LessThan0~7 , MODE0|LessThan0~7, Digital_clock, 1
instance = comp, \MODE0|LessThan0~9 , MODE0|LessThan0~9, Digital_clock, 1
instance = comp, \MODE0|LessThan0~11 , MODE0|LessThan0~11, Digital_clock, 1
instance = comp, \MODE0|LessThan0~13 , MODE0|LessThan0~13, Digital_clock, 1
instance = comp, \MODE0|LessThan0~15 , MODE0|LessThan0~15, Digital_clock, 1
instance = comp, \MODE0|LessThan0~17 , MODE0|LessThan0~17, Digital_clock, 1
instance = comp, \MODE0|LessThan0~19 , MODE0|LessThan0~19, Digital_clock, 1
instance = comp, \MODE0|LessThan0~21 , MODE0|LessThan0~21, Digital_clock, 1
instance = comp, \MODE0|LessThan0~23 , MODE0|LessThan0~23, Digital_clock, 1
instance = comp, \MODE0|LessThan0~25 , MODE0|LessThan0~25, Digital_clock, 1
instance = comp, \MODE0|LessThan0~27 , MODE0|LessThan0~27, Digital_clock, 1
instance = comp, \MODE0|LessThan0~29 , MODE0|LessThan0~29, Digital_clock, 1
instance = comp, \MODE0|LessThan0~31 , MODE0|LessThan0~31, Digital_clock, 1
instance = comp, \MODE0|LessThan0~33 , MODE0|LessThan0~33, Digital_clock, 1
instance = comp, \MODE0|LessThan0~35 , MODE0|LessThan0~35, Digital_clock, 1
instance = comp, \MODE0|LessThan0~37 , MODE0|LessThan0~37, Digital_clock, 1
instance = comp, \MODE0|LessThan0~39 , MODE0|LessThan0~39, Digital_clock, 1
instance = comp, \MODE0|LessThan0~41 , MODE0|LessThan0~41, Digital_clock, 1
instance = comp, \MODE0|LessThan0~43 , MODE0|LessThan0~43, Digital_clock, 1
instance = comp, \MODE0|LessThan0~45 , MODE0|LessThan0~45, Digital_clock, 1
instance = comp, \MODE0|LessThan0~47 , MODE0|LessThan0~47, Digital_clock, 1
instance = comp, \MODE0|LessThan0~49 , MODE0|LessThan0~49, Digital_clock, 1
instance = comp, \MODE0|LessThan0~51 , MODE0|LessThan0~51, Digital_clock, 1
instance = comp, \MODE0|LessThan0~53 , MODE0|LessThan0~53, Digital_clock, 1
instance = comp, \MODE0|LessThan0~55 , MODE0|LessThan0~55, Digital_clock, 1
instance = comp, \MODE0|LessThan0~57 , MODE0|LessThan0~57, Digital_clock, 1
instance = comp, \MODE0|LessThan0~59 , MODE0|LessThan0~59, Digital_clock, 1
instance = comp, \MODE0|LessThan0~61 , MODE0|LessThan0~61, Digital_clock, 1
instance = comp, \MODE0|LessThan0~63 , MODE0|LessThan0~63, Digital_clock, 1
instance = comp, \MODE0|LessThan0~65 , MODE0|LessThan0~65, Digital_clock, 1
instance = comp, \MODE0|LessThan0~67 , MODE0|LessThan0~67, Digital_clock, 1
instance = comp, \MODE0|LessThan0~69 , MODE0|LessThan0~69, Digital_clock, 1
instance = comp, \MODE0|LessThan0~71 , MODE0|LessThan0~71, Digital_clock, 1
instance = comp, \MODE0|LessThan0~73 , MODE0|LessThan0~73, Digital_clock, 1
instance = comp, \MODE0|LessThan0~75 , MODE0|LessThan0~75, Digital_clock, 1
instance = comp, \MODE0|LessThan0~77 , MODE0|LessThan0~77, Digital_clock, 1
instance = comp, \MODE0|LessThan0~79 , MODE0|LessThan0~79, Digital_clock, 1
instance = comp, \MODE0|LessThan0~81 , MODE0|LessThan0~81, Digital_clock, 1
instance = comp, \MODE0|LessThan0~83 , MODE0|LessThan0~83, Digital_clock, 1
instance = comp, \MODE0|LessThan0~85 , MODE0|LessThan0~85, Digital_clock, 1
instance = comp, \MODE0|LessThan0~87 , MODE0|LessThan0~87, Digital_clock, 1
instance = comp, \MODE0|LessThan0~89 , MODE0|LessThan0~89, Digital_clock, 1
instance = comp, \MODE0|LessThan0~91 , MODE0|LessThan0~91, Digital_clock, 1
instance = comp, \MODE0|LessThan0~93 , MODE0|LessThan0~93, Digital_clock, 1
instance = comp, \MODE0|LessThan0~95 , MODE0|LessThan0~95, Digital_clock, 1
instance = comp, \MODE0|LessThan0~97 , MODE0|LessThan0~97, Digital_clock, 1
instance = comp, \MODE0|LessThan0~99 , MODE0|LessThan0~99, Digital_clock, 1
instance = comp, \MODE0|LessThan0~101 , MODE0|LessThan0~101, Digital_clock, 1
instance = comp, \MODE0|LessThan0~102 , MODE0|LessThan0~102, Digital_clock, 1
instance = comp, \M0|WideOr6~0 , M0|WideOr6~0, Digital_clock, 1
instance = comp, \M1|Decoder0~4 , M1|Decoder0~4, Digital_clock, 1
instance = comp, \M1|Decoder0~5 , M1|Decoder0~5, Digital_clock, 1
instance = comp, \M0|val.1000_754 , M0|val.1000_754, Digital_clock, 1
instance = comp, \M0|out0[3]~0 , M0|out0[3]~0, Digital_clock, 1
instance = comp, \M0|out0[3]~1 , M0|out0[3]~1, Digital_clock, 1
instance = comp, \M0|out0[3]~1clkctrl , M0|out0[3]~1clkctrl, Digital_clock, 1
instance = comp, \M0|out0[1] , M0|out0[1], Digital_clock, 1
instance = comp, \M0|out0[0] , M0|out0[0], Digital_clock, 1
instance = comp, \M0|out0[2] , M0|out0[2], Digital_clock, 1
instance = comp, \M0|out0[3] , M0|out0[3], Digital_clock, 1
instance = comp, \MODE0|always2~1 , MODE0|always2~1, Digital_clock, 1
instance = comp, \MODE0|always2~2 , MODE0|always2~2, Digital_clock, 1
instance = comp, \MODE0|rst_alarm , MODE0|rst_alarm, Digital_clock, 1
instance = comp, \MODE2|sec_alarm[4]~14 , MODE2|sec_alarm[4]~14, Digital_clock, 1
instance = comp, \MODE2|sec_alarm[0] , MODE2|sec_alarm[0], Digital_clock, 1
instance = comp, \MODE2|sec_alarm[1]~17 , MODE2|sec_alarm[1]~17, Digital_clock, 1
instance = comp, \MODE2|sec_alarm[1] , MODE2|sec_alarm[1], Digital_clock, 1
instance = comp, \MODE2|sec_alarm[2] , MODE2|sec_alarm[2], Digital_clock, 1
instance = comp, \MODE2|KOR_second|one~2 , MODE2|KOR_second|one~2, Digital_clock, 1
instance = comp, \MODE2|KOR_second|one~1 , MODE2|KOR_second|one~1, Digital_clock, 1
instance = comp, \MODE2|KOR_second|one~0 , MODE2|KOR_second|one~0, Digital_clock, 1
instance = comp, \MODE2|KOR_second|one~3 , MODE2|KOR_second|one~3, Digital_clock, 1
instance = comp, \MODE2|KOR_second|one~4 , MODE2|KOR_second|one~4, Digital_clock, 1
instance = comp, \MODE2|KOR_second|one~5 , MODE2|KOR_second|one~5, Digital_clock, 1
instance = comp, \MODE2|KOR_second|one~8 , MODE2|KOR_second|one~8, Digital_clock, 1
instance = comp, \MODE2|KOR_second|one~7 , MODE2|KOR_second|one~7, Digital_clock, 1
instance = comp, \MODE2|KOR_second|one~6 , MODE2|KOR_second|one~6, Digital_clock, 1
instance = comp, \MODE2|KOR_second|one~9 , MODE2|KOR_second|one~9, Digital_clock, 1
instance = comp, \MODE2|KOR_second|ten[0] , MODE2|KOR_second|ten[0], Digital_clock, 1
instance = comp, \MODE2|always1~5 , MODE2|always1~5, Digital_clock, 1
instance = comp, \MODE2|Mux5~9 , MODE2|Mux5~9, Digital_clock, 1
instance = comp, \MODE2|LessThan2~0 , MODE2|LessThan2~0, Digital_clock, 1
instance = comp, \MODE2|LessThan2~1 , MODE2|LessThan2~1, Digital_clock, 1
instance = comp, \MODE2|Add4~0 , MODE2|Add4~0, Digital_clock, 1
instance = comp, \MODE2|kor_hour[0]~2 , MODE2|kor_hour[0]~2, Digital_clock, 1
instance = comp, \MODE2|LessThan1~0 , MODE2|LessThan1~0, Digital_clock, 1
instance = comp, \MODE2|kor_hour[0] , MODE2|kor_hour[0], Digital_clock, 1
instance = comp, \MODE2|KOR_hour|one[0] , MODE2|KOR_hour|one[0], Digital_clock, 1
instance = comp, \MODE2|always1~2 , MODE2|always1~2, Digital_clock, 1
instance = comp, \MODE2|Mux5~0 , MODE2|Mux5~0, Digital_clock, 1
instance = comp, \MODE2|KOR_year|one~8 , MODE2|KOR_year|one~8, Digital_clock, 1
instance = comp, \MODE2|KOR_year|one~7 , MODE2|KOR_year|one~7, Digital_clock, 1
instance = comp, \MODE2|KOR_year|one~6 , MODE2|KOR_year|one~6, Digital_clock, 1
instance = comp, \MODE2|KOR_year|one~11 , MODE2|KOR_year|one~11, Digital_clock, 1
instance = comp, \MODE2|KOR_year|one~10 , MODE2|KOR_year|one~10, Digital_clock, 1
instance = comp, \MODE2|KOR_year|one~9 , MODE2|KOR_year|one~9, Digital_clock, 1
instance = comp, \MODE2|KOR_year|one~12 , MODE2|KOR_year|one~12, Digital_clock, 1
instance = comp, \MODE2|KOR_year|one~13 , MODE2|KOR_year|one~13, Digital_clock, 1
instance = comp, \MODE2|KOR_year|one~14 , MODE2|KOR_year|one~14, Digital_clock, 1
instance = comp, \MODE2|KOR_year|one~15 , MODE2|KOR_year|one~15, Digital_clock, 1
instance = comp, \MODE2|KOR_year|one~16 , MODE2|KOR_year|one~16, Digital_clock, 1
instance = comp, \MODE2|KOR_year|LessThan6~0 , MODE2|KOR_year|LessThan6~0, Digital_clock, 1
instance = comp, \MODE2|KOR_year|Add8~0 , MODE2|KOR_year|Add8~0, Digital_clock, 1
instance = comp, \MODE2|KOR_year|LessThan8~0 , MODE2|KOR_year|LessThan8~0, Digital_clock, 1
instance = comp, \MODE2|KOR_year|one~17 , MODE2|KOR_year|one~17, Digital_clock, 1
instance = comp, \MODE2|KOR_year|Add11~0 , MODE2|KOR_year|Add11~0, Digital_clock, 1
instance = comp, \MODE2|KOR_year|LessThan11~2 , MODE2|KOR_year|LessThan11~2, Digital_clock, 1
instance = comp, \MODE2|KOR_year|Add14~0 , MODE2|KOR_year|Add14~0, Digital_clock, 1
instance = comp, \MODE2|KOR_year|one~18 , MODE2|KOR_year|one~18, Digital_clock, 1
instance = comp, \MODE2|KOR_year|one~19 , MODE2|KOR_year|one~19, Digital_clock, 1
instance = comp, \MODE2|KOR_year|one~20 , MODE2|KOR_year|one~20, Digital_clock, 1
instance = comp, \MODE2|KOR_year|one~22 , MODE2|KOR_year|one~22, Digital_clock, 1
instance = comp, \MODE2|KOR_year|LessThan14~0 , MODE2|KOR_year|LessThan14~0, Digital_clock, 1
instance = comp, \MODE2|KOR_year|one~21 , MODE2|KOR_year|one~21, Digital_clock, 1
instance = comp, \MODE2|KOR_year|Add17~0 , MODE2|KOR_year|Add17~0, Digital_clock, 1
instance = comp, \MODE2|KOR_year|one~38 , MODE2|KOR_year|one~38, Digital_clock, 1
instance = comp, \MODE2|KOR_year|one~23 , MODE2|KOR_year|one~23, Digital_clock, 1
instance = comp, \MODE2|KOR_year|Add21~0 , MODE2|KOR_year|Add21~0, Digital_clock, 1
instance = comp, \MODE2|KOR_year|one~24 , MODE2|KOR_year|one~24, Digital_clock, 1
instance = comp, \MODE2|KOR_year|one~25 , MODE2|KOR_year|one~25, Digital_clock, 1
instance = comp, \MODE2|KOR_year|LessThan21~0 , MODE2|KOR_year|LessThan21~0, Digital_clock, 1
instance = comp, \MODE2|KOR_year|Add25~0 , MODE2|KOR_year|Add25~0, Digital_clock, 1
instance = comp, \MODE2|KOR_year|one~26 , MODE2|KOR_year|one~26, Digital_clock, 1
instance = comp, \MODE2|KOR_year|ten[0] , MODE2|KOR_year|ten[0], Digital_clock, 1
instance = comp, \MODE2|Mux5~2 , MODE2|Mux5~2, Digital_clock, 1
instance = comp, \MODE2|KOR_month|one[0] , MODE2|KOR_month|one[0], Digital_clock, 1
instance = comp, \MODE2|Mux5~1 , MODE2|Mux5~1, Digital_clock, 1
instance = comp, \MODE2|always1~3 , MODE2|always1~3, Digital_clock, 1
instance = comp, \MODE2|Mux5~3 , MODE2|Mux5~3, Digital_clock, 1
instance = comp, \MODE2|KOR_month|one~0 , MODE2|KOR_month|one~0, Digital_clock, 1
instance = comp, \MODE2|KOR_month|one~2 , MODE2|KOR_month|one~2, Digital_clock, 1
instance = comp, \MODE2|KOR_month|one~1 , MODE2|KOR_month|one~1, Digital_clock, 1
instance = comp, \MODE2|KOR_month|one~4 , MODE2|KOR_month|one~4, Digital_clock, 1
instance = comp, \MODE2|KOR_month|one~5 , MODE2|KOR_month|one~5, Digital_clock, 1
instance = comp, \MODE2|KOR_month|one~3 , MODE2|KOR_month|one~3, Digital_clock, 1
instance = comp, \MODE2|KOR_month|one~7 , MODE2|KOR_month|one~7, Digital_clock, 1
instance = comp, \MODE2|KOR_month|one~8 , MODE2|KOR_month|one~8, Digital_clock, 1
instance = comp, \MODE2|KOR_month|one~6 , MODE2|KOR_month|one~6, Digital_clock, 1
instance = comp, \MODE2|KOR_month|one~9 , MODE2|KOR_month|one~9, Digital_clock, 1
instance = comp, \MODE2|KOR_month|ten[0] , MODE2|KOR_month|ten[0], Digital_clock, 1
instance = comp, \MODE2|Mux5~6 , MODE2|Mux5~6, Digital_clock, 1
instance = comp, \MODE2|LessThan0~0 , MODE2|LessThan0~0, Digital_clock, 1
instance = comp, \MODE2|kor_day~8 , MODE2|kor_day~8, Digital_clock, 1
instance = comp, \MODE2|kor_day~9 , MODE2|kor_day~9, Digital_clock, 1
instance = comp, \MODE2|LessThan3~0 , MODE2|LessThan3~0, Digital_clock, 1
instance = comp, \MODE2|LessThan3~1 , MODE2|LessThan3~1, Digital_clock, 1
instance = comp, \MODE2|kor_day~10 , MODE2|kor_day~10, Digital_clock, 1
instance = comp, \MODE2|kor_day~11 , MODE2|kor_day~11, Digital_clock, 1
instance = comp, \MODE2|kor_day~12 , MODE2|kor_day~12, Digital_clock, 1
instance = comp, \MODE2|LessThan3~4 , MODE2|LessThan3~4, Digital_clock, 1
instance = comp, \MODE2|LessThan3~2 , MODE2|LessThan3~2, Digital_clock, 1
instance = comp, \MODE2|LessThan3~3 , MODE2|LessThan3~3, Digital_clock, 1
instance = comp, \MODE2|LessThan3~5 , MODE2|LessThan3~5, Digital_clock, 1
instance = comp, \MODE2|kor_day~13 , MODE2|kor_day~13, Digital_clock, 1
instance = comp, \MODE2|kor_day[0] , MODE2|kor_day[0], Digital_clock, 1
instance = comp, \MODE2|KOR_day|one[0] , MODE2|KOR_day|one[0], Digital_clock, 1
instance = comp, \MODE2|always1~4 , MODE2|always1~4, Digital_clock, 1
instance = comp, \MODE2|Mux5~5 , MODE2|Mux5~5, Digital_clock, 1
instance = comp, \MODE2|KOR_year|one~28 , MODE2|KOR_year|one~28, Digital_clock, 1
instance = comp, \MODE2|KOR_year|one~27 , MODE2|KOR_year|one~27, Digital_clock, 1
instance = comp, \MODE2|KOR_year|one~41 , MODE2|KOR_year|one~41, Digital_clock, 1
instance = comp, \MODE2|KOR_year|one~42 , MODE2|KOR_year|one~42, Digital_clock, 1
instance = comp, \MODE2|KOR_year|LessThan3~0 , MODE2|KOR_year|LessThan3~0, Digital_clock, 1
instance = comp, \MODE2|KOR_year|ten~6 , MODE2|KOR_year|ten~6, Digital_clock, 1
instance = comp, \MODE2|KOR_year|LessThan5~0 , MODE2|KOR_year|LessThan5~0, Digital_clock, 1
instance = comp, \MODE2|KOR_year|ten~7 , MODE2|KOR_year|ten~7, Digital_clock, 1
instance = comp, \MODE2|KOR_year|ten~8 , MODE2|KOR_year|ten~8, Digital_clock, 1
instance = comp, \MODE2|KOR_year|ten~3 , MODE2|KOR_year|ten~3, Digital_clock, 1
instance = comp, \MODE2|KOR_year|ten~35 , MODE2|KOR_year|ten~35, Digital_clock, 1
instance = comp, \MODE2|KOR_year|ten~9 , MODE2|KOR_year|ten~9, Digital_clock, 1
instance = comp, \MODE2|KOR_year|LessThan7~0 , MODE2|KOR_year|LessThan7~0, Digital_clock, 1
instance = comp, \MODE2|KOR_year|LessThan7~1 , MODE2|KOR_year|LessThan7~1, Digital_clock, 1
instance = comp, \MODE2|KOR_year|ten~11 , MODE2|KOR_year|ten~11, Digital_clock, 1
instance = comp, \MODE2|KOR_year|ten~12 , MODE2|KOR_year|ten~12, Digital_clock, 1
instance = comp, \MODE2|KOR_year|ten~10 , MODE2|KOR_year|ten~10, Digital_clock, 1
instance = comp, \MODE2|KOR_year|one~29 , MODE2|KOR_year|one~29, Digital_clock, 1
instance = comp, \MODE2|KOR_year|ten~13 , MODE2|KOR_year|ten~13, Digital_clock, 1
instance = comp, \MODE2|KOR_year|one~39 , MODE2|KOR_year|one~39, Digital_clock, 1
instance = comp, \MODE2|KOR_year|ten~15 , MODE2|KOR_year|ten~15, Digital_clock, 1
instance = comp, \MODE2|KOR_year|ten~14 , MODE2|KOR_year|ten~14, Digital_clock, 1
instance = comp, \MODE2|KOR_year|ten~18 , MODE2|KOR_year|ten~18, Digital_clock, 1
instance = comp, \MODE2|KOR_year|one~30 , MODE2|KOR_year|one~30, Digital_clock, 1
instance = comp, \MODE2|KOR_year|ten~17 , MODE2|KOR_year|ten~17, Digital_clock, 1
instance = comp, \MODE2|KOR_year|ten~16 , MODE2|KOR_year|ten~16, Digital_clock, 1
instance = comp, \MODE2|KOR_year|ten~21 , MODE2|KOR_year|ten~21, Digital_clock, 1
instance = comp, \MODE2|KOR_year|ten~20 , MODE2|KOR_year|ten~20, Digital_clock, 1
instance = comp, \MODE2|KOR_year|one~40 , MODE2|KOR_year|one~40, Digital_clock, 1
instance = comp, \MODE2|KOR_year|ten~19 , MODE2|KOR_year|ten~19, Digital_clock, 1
instance = comp, \MODE2|KOR_year|ten~23 , MODE2|KOR_year|ten~23, Digital_clock, 1
instance = comp, \MODE2|KOR_year|ten~24 , MODE2|KOR_year|ten~24, Digital_clock, 1
instance = comp, \MODE2|KOR_year|one~31 , MODE2|KOR_year|one~31, Digital_clock, 1
instance = comp, \MODE2|KOR_year|ten~22 , MODE2|KOR_year|ten~22, Digital_clock, 1
instance = comp, \MODE2|KOR_year|ten~25 , MODE2|KOR_year|ten~25, Digital_clock, 1
instance = comp, \MODE2|KOR_year|hun[0] , MODE2|KOR_year|hun[0], Digital_clock, 1
instance = comp, \MODE2|Mux5~4 , MODE2|Mux5~4, Digital_clock, 1
instance = comp, \MODE2|Mux5~7 , MODE2|Mux5~7, Digital_clock, 1
instance = comp, \MODE2|Mux5~8 , MODE2|Mux5~8, Digital_clock, 1
instance = comp, \MODE2|Mux5~10 , MODE2|Mux5~10, Digital_clock, 1
instance = comp, \MODE2|KOR_second|one[0] , MODE2|KOR_second|one[0], Digital_clock, 1
instance = comp, \MODE2|kor_day~16 , MODE2|kor_day~16, Digital_clock, 1
instance = comp, \MODE2|kor_day[1] , MODE2|kor_day[1], Digital_clock, 1
instance = comp, \MODE2|kor_day~15 , MODE2|kor_day~15, Digital_clock, 1
instance = comp, \MODE2|kor_day[2] , MODE2|kor_day[2], Digital_clock, 1
instance = comp, \MODE2|kor_day~17 , MODE2|kor_day~17, Digital_clock, 1
instance = comp, \MODE2|kor_day[3] , MODE2|kor_day[3], Digital_clock, 1
instance = comp, \MODE2|kor_day~14 , MODE2|kor_day~14, Digital_clock, 1
instance = comp, \MODE2|kor_day[4] , MODE2|kor_day[4], Digital_clock, 1
instance = comp, \MODE2|KOR_day|one~0 , MODE2|KOR_day|one~0, Digital_clock, 1
instance = comp, \MODE2|KOR_day|ten[0] , MODE2|KOR_day|ten[0], Digital_clock, 1
instance = comp, \MODE2|Mux5~18 , MODE2|Mux5~18, Digital_clock, 1
instance = comp, \MODE2|Mux5~19 , MODE2|Mux5~19, Digital_clock, 1
instance = comp, \MODE2|KOR_minute|one[0] , MODE2|KOR_minute|one[0], Digital_clock, 1
instance = comp, \MODE2|kor_min[2]~6 , MODE2|kor_min[2]~6, Digital_clock, 1
instance = comp, \MODE2|kor_min[3]~8 , MODE2|kor_min[3]~8, Digital_clock, 1
instance = comp, \MODE2|kor_min[3] , MODE2|kor_min[3], Digital_clock, 1
instance = comp, \MODE2|kor_min[4]~10 , MODE2|kor_min[4]~10, Digital_clock, 1
instance = comp, \MODE2|kor_min[5]~12 , MODE2|kor_min[5]~12, Digital_clock, 1
instance = comp, \MODE2|kor_min[6]~14 , MODE2|kor_min[6]~14, Digital_clock, 1
instance = comp, \MODE2|kor_min[7]~16 , MODE2|kor_min[7]~16, Digital_clock, 1
instance = comp, \MODE2|kor_min[7] , MODE2|kor_min[7], Digital_clock, 1
instance = comp, \MODE2|kor_min[5] , MODE2|kor_min[5], Digital_clock, 1
instance = comp, \MODE2|kor_min[4] , MODE2|kor_min[4], Digital_clock, 1
instance = comp, \MODE2|kor_min[6] , MODE2|kor_min[6], Digital_clock, 1
instance = comp, \MODE2|KOR_minute|one~1 , MODE2|KOR_minute|one~1, Digital_clock, 1
instance = comp, \MODE2|KOR_minute|one~2 , MODE2|KOR_minute|one~2, Digital_clock, 1
instance = comp, \MODE2|KOR_minute|one~0 , MODE2|KOR_minute|one~0, Digital_clock, 1
instance = comp, \MODE2|KOR_minute|one~4 , MODE2|KOR_minute|one~4, Digital_clock, 1
instance = comp, \MODE2|KOR_minute|one~3 , MODE2|KOR_minute|one~3, Digital_clock, 1
instance = comp, \MODE2|KOR_minute|one~5 , MODE2|KOR_minute|one~5, Digital_clock, 1
instance = comp, \MODE2|kor_min[2] , MODE2|kor_min[2], Digital_clock, 1
instance = comp, \MODE2|KOR_minute|one~7 , MODE2|KOR_minute|one~7, Digital_clock, 1
instance = comp, \MODE2|KOR_minute|one~6 , MODE2|KOR_minute|one~6, Digital_clock, 1
instance = comp, \MODE2|KOR_minute|one~8 , MODE2|KOR_minute|one~8, Digital_clock, 1
instance = comp, \MODE2|KOR_minute|one~9 , MODE2|KOR_minute|one~9, Digital_clock, 1
instance = comp, \MODE2|KOR_minute|ten[0] , MODE2|KOR_minute|ten[0], Digital_clock, 1
instance = comp, \MODE2|Mux5~12 , MODE2|Mux5~12, Digital_clock, 1
instance = comp, \MODE3|Mux2~14 , MODE3|Mux2~14, Digital_clock, 1
instance = comp, \MODE2|KOR_year|one[0] , MODE2|KOR_year|one[0], Digital_clock, 1
instance = comp, \MODE2|Mux5~11 , MODE2|Mux5~11, Digital_clock, 1
instance = comp, \MODE2|always1~6 , MODE2|always1~6, Digital_clock, 1
instance = comp, \MODE2|Mux5~13 , MODE2|Mux5~13, Digital_clock, 1
instance = comp, \MODE2|Mux5~14 , MODE2|Mux5~14, Digital_clock, 1
instance = comp, \MODE2|KOR_year|ten~29 , MODE2|KOR_year|ten~29, Digital_clock, 1
instance = comp, \MODE2|KOR_year|ten~27 , MODE2|KOR_year|ten~27, Digital_clock, 1
instance = comp, \MODE2|KOR_year|ten~26 , MODE2|KOR_year|ten~26, Digital_clock, 1
instance = comp, \MODE2|KOR_year|ten~28 , MODE2|KOR_year|ten~28, Digital_clock, 1
instance = comp, \MODE2|KOR_year|LessThan9~3 , MODE2|KOR_year|LessThan9~3, Digital_clock, 1
instance = comp, \MODE2|KOR_year|LessThan9~9 , MODE2|KOR_year|LessThan9~9, Digital_clock, 1
instance = comp, \MODE2|KOR_year|hun~2 , MODE2|KOR_year|hun~2, Digital_clock, 1
instance = comp, \MODE2|KOR_year|hun~0 , MODE2|KOR_year|hun~0, Digital_clock, 1
instance = comp, \MODE2|KOR_year|hun~1 , MODE2|KOR_year|hun~1, Digital_clock, 1
instance = comp, \MODE2|KOR_year|hun~3 , MODE2|KOR_year|hun~3, Digital_clock, 1
instance = comp, \MODE2|KOR_year|ten~30 , MODE2|KOR_year|ten~30, Digital_clock, 1
instance = comp, \MODE2|KOR_year|hun~5 , MODE2|KOR_year|hun~5, Digital_clock, 1
instance = comp, \MODE2|KOR_year|hun~4 , MODE2|KOR_year|hun~4, Digital_clock, 1
instance = comp, \MODE2|KOR_year|hun~6 , MODE2|KOR_year|hun~6, Digital_clock, 1
instance = comp, \MODE2|KOR_year|hun~7 , MODE2|KOR_year|hun~7, Digital_clock, 1
instance = comp, \MODE2|KOR_year|ten~31 , MODE2|KOR_year|ten~31, Digital_clock, 1
instance = comp, \MODE2|KOR_year|hun~8 , MODE2|KOR_year|hun~8, Digital_clock, 1
instance = comp, \MODE2|KOR_year|hun~9 , MODE2|KOR_year|hun~9, Digital_clock, 1
instance = comp, \MODE2|KOR_year|tho[0] , MODE2|KOR_year|tho[0], Digital_clock, 1
instance = comp, \MODE2|kor_hour[5]~3 , MODE2|kor_hour[5]~3, Digital_clock, 1
instance = comp, \MODE2|Add4~2 , MODE2|Add4~2, Digital_clock, 1
instance = comp, \MODE2|Add4~4 , MODE2|Add4~4, Digital_clock, 1
instance = comp, \MODE2|Add4~6 , MODE2|Add4~6, Digital_clock, 1
instance = comp, \MODE2|kor_hour~9 , MODE2|kor_hour~9, Digital_clock, 1
instance = comp, \MODE2|Add0~0 , MODE2|Add0~0, Digital_clock, 1
instance = comp, \MODE2|kor_hour~10 , MODE2|kor_hour~10, Digital_clock, 1
instance = comp, \MODE2|kor_hour[3] , MODE2|kor_hour[3], Digital_clock, 1
instance = comp, \MODE2|Add4~8 , MODE2|Add4~8, Digital_clock, 1
instance = comp, \MODE2|Add4~10 , MODE2|Add4~10, Digital_clock, 1
instance = comp, \MODE2|Add0~2 , MODE2|Add0~2, Digital_clock, 1
instance = comp, \MODE2|Add0~4 , MODE2|Add0~4, Digital_clock, 1
instance = comp, \MODE2|kor_hour~6 , MODE2|kor_hour~6, Digital_clock, 1
instance = comp, \MODE2|kor_hour[5] , MODE2|kor_hour[5], Digital_clock, 1
instance = comp, \MODE2|Add4~12 , MODE2|Add4~12, Digital_clock, 1
instance = comp, \MODE2|Add0~6 , MODE2|Add0~6, Digital_clock, 1
instance = comp, \MODE2|kor_hour~5 , MODE2|kor_hour~5, Digital_clock, 1
instance = comp, \MODE2|kor_hour[6] , MODE2|kor_hour[6], Digital_clock, 1
instance = comp, \MODE2|Add0~8 , MODE2|Add0~8, Digital_clock, 1
instance = comp, \MODE2|Add4~14 , MODE2|Add4~14, Digital_clock, 1
instance = comp, \MODE2|kor_hour~4 , MODE2|kor_hour~4, Digital_clock, 1
instance = comp, \MODE2|kor_hour[7] , MODE2|kor_hour[7], Digital_clock, 1
instance = comp, \MODE2|kor_hour~7 , MODE2|kor_hour~7, Digital_clock, 1
instance = comp, \MODE2|kor_hour~8 , MODE2|kor_hour~8, Digital_clock, 1
instance = comp, \MODE2|kor_hour[4] , MODE2|kor_hour[4], Digital_clock, 1
instance = comp, \MODE2|KOR_hour|one~2 , MODE2|KOR_hour|one~2, Digital_clock, 1
instance = comp, \MODE2|KOR_hour|one~1 , MODE2|KOR_hour|one~1, Digital_clock, 1
instance = comp, \MODE2|KOR_hour|one~0 , MODE2|KOR_hour|one~0, Digital_clock, 1
instance = comp, \MODE2|KOR_hour|one~4 , MODE2|KOR_hour|one~4, Digital_clock, 1
instance = comp, \MODE2|KOR_hour|one~3 , MODE2|KOR_hour|one~3, Digital_clock, 1
instance = comp, \MODE2|KOR_hour|one~5 , MODE2|KOR_hour|one~5, Digital_clock, 1
instance = comp, \MODE2|kor_hour[2]~0 , MODE2|kor_hour[2]~0, Digital_clock, 1
instance = comp, \MODE2|kor_hour[2] , MODE2|kor_hour[2], Digital_clock, 1
instance = comp, \MODE2|KOR_hour|one~7 , MODE2|KOR_hour|one~7, Digital_clock, 1
instance = comp, \MODE2|KOR_hour|one~6 , MODE2|KOR_hour|one~6, Digital_clock, 1
instance = comp, \MODE2|kor_hour[1]~1 , MODE2|kor_hour[1]~1, Digital_clock, 1
instance = comp, \MODE2|kor_hour[1] , MODE2|kor_hour[1], Digital_clock, 1
instance = comp, \MODE2|KOR_hour|one~8 , MODE2|KOR_hour|one~8, Digital_clock, 1
instance = comp, \MODE2|KOR_hour|one~9 , MODE2|KOR_hour|one~9, Digital_clock, 1
instance = comp, \MODE2|KOR_hour|ten[0] , MODE2|KOR_hour|ten[0], Digital_clock, 1
instance = comp, \MODE2|Mux5~15 , MODE2|Mux5~15, Digital_clock, 1
instance = comp, \MODE2|Mux5~16 , MODE2|Mux5~16, Digital_clock, 1
instance = comp, \MODE2|Mux5~17 , MODE2|Mux5~17, Digital_clock, 1
instance = comp, \MODE2|Mux5~20 , MODE2|Mux5~20, Digital_clock, 1
instance = comp, \MODE2|Mux5~21 , MODE2|Mux5~21, Digital_clock, 1
instance = comp, \MODE2|out[0] , MODE2|out[0], Digital_clock, 1
instance = comp, \MODE3|WideOr2~0 , MODE3|WideOr2~0, Digital_clock, 1
instance = comp, \MODE3|WideOr2~1 , MODE3|WideOr2~1, Digital_clock, 1
instance = comp, \M1|out[0]~2 , M1|out[0]~2, Digital_clock, 1
instance = comp, \M1|out[0]~3 , M1|out[0]~3, Digital_clock, 1
instance = comp, \M1|out[0]~4 , M1|out[0]~4, Digital_clock, 1
instance = comp, \M1|out[0]~5 , M1|out[0]~5, Digital_clock, 1
instance = comp, \M1|out[0]~6 , M1|out[0]~6, Digital_clock, 1
instance = comp, \MODE0|LessThan8~1 , MODE0|LessThan8~1, Digital_clock, 1
instance = comp, \MODE0|LessThan8~3 , MODE0|LessThan8~3, Digital_clock, 1
instance = comp, \MODE0|LessThan8~5 , MODE0|LessThan8~5, Digital_clock, 1
instance = comp, \MODE0|LessThan8~7 , MODE0|LessThan8~7, Digital_clock, 1
instance = comp, \MODE0|LessThan8~9 , MODE0|LessThan8~9, Digital_clock, 1
instance = comp, \MODE0|LessThan8~11 , MODE0|LessThan8~11, Digital_clock, 1
instance = comp, \MODE0|LessThan8~13 , MODE0|LessThan8~13, Digital_clock, 1
instance = comp, \MODE0|LessThan8~15 , MODE0|LessThan8~15, Digital_clock, 1
instance = comp, \MODE0|LessThan8~17 , MODE0|LessThan8~17, Digital_clock, 1
instance = comp, \MODE0|LessThan8~19 , MODE0|LessThan8~19, Digital_clock, 1
instance = comp, \MODE0|LessThan8~21 , MODE0|LessThan8~21, Digital_clock, 1
instance = comp, \MODE0|LessThan8~23 , MODE0|LessThan8~23, Digital_clock, 1
instance = comp, \MODE0|LessThan8~25 , MODE0|LessThan8~25, Digital_clock, 1
instance = comp, \MODE0|LessThan8~27 , MODE0|LessThan8~27, Digital_clock, 1
instance = comp, \MODE0|LessThan8~29 , MODE0|LessThan8~29, Digital_clock, 1
instance = comp, \MODE0|LessThan8~31 , MODE0|LessThan8~31, Digital_clock, 1
instance = comp, \MODE0|LessThan8~33 , MODE0|LessThan8~33, Digital_clock, 1
instance = comp, \MODE0|LessThan8~35 , MODE0|LessThan8~35, Digital_clock, 1
instance = comp, \MODE0|LessThan8~37 , MODE0|LessThan8~37, Digital_clock, 1
instance = comp, \MODE0|LessThan8~39 , MODE0|LessThan8~39, Digital_clock, 1
instance = comp, \MODE0|LessThan8~41 , MODE0|LessThan8~41, Digital_clock, 1
instance = comp, \MODE0|LessThan8~43 , MODE0|LessThan8~43, Digital_clock, 1
instance = comp, \MODE0|LessThan8~45 , MODE0|LessThan8~45, Digital_clock, 1
instance = comp, \MODE0|LessThan8~47 , MODE0|LessThan8~47, Digital_clock, 1
instance = comp, \MODE0|LessThan8~49 , MODE0|LessThan8~49, Digital_clock, 1
instance = comp, \MODE0|LessThan8~51 , MODE0|LessThan8~51, Digital_clock, 1
instance = comp, \MODE0|LessThan8~53 , MODE0|LessThan8~53, Digital_clock, 1
instance = comp, \MODE0|LessThan8~55 , MODE0|LessThan8~55, Digital_clock, 1
instance = comp, \MODE0|LessThan8~57 , MODE0|LessThan8~57, Digital_clock, 1
instance = comp, \MODE0|LessThan8~59 , MODE0|LessThan8~59, Digital_clock, 1
instance = comp, \MODE0|LessThan8~61 , MODE0|LessThan8~61, Digital_clock, 1
instance = comp, \MODE0|LessThan8~63 , MODE0|LessThan8~63, Digital_clock, 1
instance = comp, \MODE0|LessThan8~65 , MODE0|LessThan8~65, Digital_clock, 1
instance = comp, \MODE0|LessThan8~67 , MODE0|LessThan8~67, Digital_clock, 1
instance = comp, \MODE0|LessThan8~69 , MODE0|LessThan8~69, Digital_clock, 1
instance = comp, \MODE0|LessThan8~71 , MODE0|LessThan8~71, Digital_clock, 1
instance = comp, \MODE0|LessThan8~73 , MODE0|LessThan8~73, Digital_clock, 1
instance = comp, \MODE0|LessThan8~75 , MODE0|LessThan8~75, Digital_clock, 1
instance = comp, \MODE0|LessThan8~77 , MODE0|LessThan8~77, Digital_clock, 1
instance = comp, \MODE0|LessThan8~79 , MODE0|LessThan8~79, Digital_clock, 1
instance = comp, \MODE0|LessThan8~81 , MODE0|LessThan8~81, Digital_clock, 1
instance = comp, \MODE0|LessThan8~83 , MODE0|LessThan8~83, Digital_clock, 1
instance = comp, \MODE0|LessThan8~85 , MODE0|LessThan8~85, Digital_clock, 1
instance = comp, \MODE0|LessThan8~87 , MODE0|LessThan8~87, Digital_clock, 1
instance = comp, \MODE0|LessThan8~89 , MODE0|LessThan8~89, Digital_clock, 1
instance = comp, \MODE0|LessThan8~91 , MODE0|LessThan8~91, Digital_clock, 1
instance = comp, \MODE0|LessThan8~93 , MODE0|LessThan8~93, Digital_clock, 1
instance = comp, \MODE0|LessThan8~95 , MODE0|LessThan8~95, Digital_clock, 1
instance = comp, \MODE0|LessThan8~97 , MODE0|LessThan8~97, Digital_clock, 1
instance = comp, \MODE0|LessThan8~99 , MODE0|LessThan8~99, Digital_clock, 1
instance = comp, \MODE0|LessThan8~101 , MODE0|LessThan8~101, Digital_clock, 1
instance = comp, \MODE0|LessThan8~102 , MODE0|LessThan8~102, Digital_clock, 1
instance = comp, \MODE0|out~4 , MODE0|out~4, Digital_clock, 1
instance = comp, \MODE0|LessThan1~1 , MODE0|LessThan1~1, Digital_clock, 1
instance = comp, \MODE0|LessThan3~0 , MODE0|LessThan3~0, Digital_clock, 1
instance = comp, \MODE0|LessThan2~1 , MODE0|LessThan2~1, Digital_clock, 1
instance = comp, \MODE0|calweek~0 , MODE0|calweek~0, Digital_clock, 1
instance = comp, \MODE0|kor_day~2 , MODE0|kor_day~2, Digital_clock, 1
instance = comp, \MODE0|kor_day~3 , MODE0|kor_day~3, Digital_clock, 1
instance = comp, \MODE0|kor_day~1 , MODE0|kor_day~1, Digital_clock, 1
instance = comp, \MODE0|LessThan4~4 , MODE0|LessThan4~4, Digital_clock, 1
instance = comp, \MODE0|LessThan4~0 , MODE0|LessThan4~0, Digital_clock, 1
instance = comp, \MODE0|LessThan4~1 , MODE0|LessThan4~1, Digital_clock, 1
instance = comp, \MODE0|LessThan4~2 , MODE0|LessThan4~2, Digital_clock, 1
instance = comp, \MODE0|kor_day~0 , MODE0|kor_day~0, Digital_clock, 1
instance = comp, \MODE0|kor_day~4 , MODE0|kor_day~4, Digital_clock, 1
instance = comp, \MODE0|LessThan4~3 , MODE0|LessThan4~3, Digital_clock, 1
instance = comp, \MODE0|kor_day~5 , MODE0|kor_day~5, Digital_clock, 1
instance = comp, \MODE0|kor_day[0] , MODE0|kor_day[0], Digital_clock, 1
instance = comp, \MODE0|KOR_day|one[0] , MODE0|KOR_day|one[0], Digital_clock, 1
instance = comp, \MODE0|kor_day~9 , MODE0|kor_day~9, Digital_clock, 1
instance = comp, \MODE0|kor_day[3] , MODE0|kor_day[3], Digital_clock, 1
instance = comp, \MODE0|kor_day~8 , MODE0|kor_day~8, Digital_clock, 1
instance = comp, \MODE0|kor_day[1] , MODE0|kor_day[1], Digital_clock, 1
instance = comp, \MODE0|kor_day~7 , MODE0|kor_day~7, Digital_clock, 1
instance = comp, \MODE0|kor_day[2] , MODE0|kor_day[2], Digital_clock, 1
instance = comp, \MODE0|kor_day~6 , MODE0|kor_day~6, Digital_clock, 1
instance = comp, \MODE0|kor_day[4] , MODE0|kor_day[4], Digital_clock, 1
instance = comp, \MODE0|KOR_day|one~0 , MODE0|KOR_day|one~0, Digital_clock, 1
instance = comp, \MODE0|KOR_day|ten[0] , MODE0|KOR_day|ten[0], Digital_clock, 1
instance = comp, \MODE0|Mux6~9 , MODE0|Mux6~9, Digital_clock, 1
instance = comp, \MODE0|Mux6~10 , MODE0|Mux6~10, Digital_clock, 1
instance = comp, \MODE0|KOR_year|one~2 , MODE0|KOR_year|one~2, Digital_clock, 1
instance = comp, \MODE0|KOR_year|one~1 , MODE0|KOR_year|one~1, Digital_clock, 1
instance = comp, \MODE0|KOR_year|one~0 , MODE0|KOR_year|one~0, Digital_clock, 1
instance = comp, \MODE0|KOR_year|one~4 , MODE0|KOR_year|one~4, Digital_clock, 1
instance = comp, \MODE0|KOR_year|one~5 , MODE0|KOR_year|one~5, Digital_clock, 1
instance = comp, \MODE0|KOR_year|one~3 , MODE0|KOR_year|one~3, Digital_clock, 1
instance = comp, \MODE0|KOR_year|one~28 , MODE0|KOR_year|one~28, Digital_clock, 1
instance = comp, \MODE0|KOR_year|one~38 , MODE0|KOR_year|one~38, Digital_clock, 1
instance = comp, \MODE0|KOR_year|LessThan3~0 , MODE0|KOR_year|LessThan3~0, Digital_clock, 1
instance = comp, \MODE0|KOR_year|one~39 , MODE0|KOR_year|one~39, Digital_clock, 1
instance = comp, \MODE0|KOR_year|ten~6 , MODE0|KOR_year|ten~6, Digital_clock, 1
instance = comp, \MODE0|KOR_year|one~8 , MODE0|KOR_year|one~8, Digital_clock, 1
instance = comp, \MODE0|KOR_year|one~7 , MODE0|KOR_year|one~7, Digital_clock, 1
instance = comp, \MODE0|KOR_year|one~6 , MODE0|KOR_year|one~6, Digital_clock, 1
instance = comp, \MODE0|KOR_year|one~29 , MODE0|KOR_year|one~29, Digital_clock, 1
instance = comp, \MODE0|KOR_year|LessThan5~0 , MODE0|KOR_year|LessThan5~0, Digital_clock, 1
instance = comp, \MODE0|KOR_year|LessThan7~0 , MODE0|KOR_year|LessThan7~0, Digital_clock, 1
instance = comp, \MODE0|KOR_year|ten~7 , MODE0|KOR_year|ten~7, Digital_clock, 1
instance = comp, \MODE0|KOR_year|ten~8 , MODE0|KOR_year|ten~8, Digital_clock, 1
instance = comp, \MODE0|KOR_year|ten~3 , MODE0|KOR_year|ten~3, Digital_clock, 1
instance = comp, \MODE0|KOR_year|ten~35 , MODE0|KOR_year|ten~35, Digital_clock, 1
instance = comp, \MODE0|KOR_year|ten~9 , MODE0|KOR_year|ten~9, Digital_clock, 1
instance = comp, \MODE0|KOR_year|ten~28 , MODE0|KOR_year|ten~28, Digital_clock, 1
instance = comp, \MODE0|KOR_year|ten~12 , MODE0|KOR_year|ten~12, Digital_clock, 1
instance = comp, \MODE0|KOR_year|ten~10 , MODE0|KOR_year|ten~10, Digital_clock, 1
instance = comp, \MODE0|KOR_year|one~11 , MODE0|KOR_year|one~11, Digital_clock, 1
instance = comp, \MODE0|KOR_year|one~10 , MODE0|KOR_year|one~10, Digital_clock, 1
instance = comp, \MODE0|KOR_year|one~9 , MODE0|KOR_year|one~9, Digital_clock, 1
instance = comp, \MODE0|KOR_year|one~30 , MODE0|KOR_year|one~30, Digital_clock, 1
instance = comp, \MODE0|KOR_year|LessThan7~1 , MODE0|KOR_year|LessThan7~1, Digital_clock, 1
instance = comp, \MODE0|KOR_year|ten~11 , MODE0|KOR_year|ten~11, Digital_clock, 1
instance = comp, \MODE0|KOR_year|ten~26 , MODE0|KOR_year|ten~26, Digital_clock, 1
instance = comp, \MODE0|KOR_year|LessThan9~3 , MODE0|KOR_year|LessThan9~3, Digital_clock, 1
instance = comp, \MODE0|KOR_year|LessThan9~9 , MODE0|KOR_year|LessThan9~9, Digital_clock, 1
instance = comp, \MODE0|KOR_year|ten~27 , MODE0|KOR_year|ten~27, Digital_clock, 1
instance = comp, \MODE0|KOR_year|hun~0 , MODE0|KOR_year|hun~0, Digital_clock, 1
instance = comp, \MODE0|KOR_year|hun~2 , MODE0|KOR_year|hun~2, Digital_clock, 1
instance = comp, \MODE0|KOR_year|ten~14 , MODE0|KOR_year|ten~14, Digital_clock, 1
instance = comp, \MODE0|KOR_year|ten~15 , MODE0|KOR_year|ten~15, Digital_clock, 1
instance = comp, \MODE0|KOR_year|one~14 , MODE0|KOR_year|one~14, Digital_clock, 1
instance = comp, \MODE0|KOR_year|one~12 , MODE0|KOR_year|one~12, Digital_clock, 1
instance = comp, \MODE0|KOR_year|one~13 , MODE0|KOR_year|one~13, Digital_clock, 1
instance = comp, \MODE0|KOR_year|one~31 , MODE0|KOR_year|one~31, Digital_clock, 1
instance = comp, \MODE0|KOR_year|ten~13 , MODE0|KOR_year|ten~13, Digital_clock, 1
instance = comp, \MODE0|KOR_year|ten~29 , MODE0|KOR_year|ten~29, Digital_clock, 1
instance = comp, \MODE0|KOR_year|hun~1 , MODE0|KOR_year|hun~1, Digital_clock, 1
instance = comp, \MODE0|KOR_year|hun~4 , MODE0|KOR_year|hun~4, Digital_clock, 1
instance = comp, \MODE0|KOR_year|hun~3 , MODE0|KOR_year|hun~3, Digital_clock, 1
instance = comp, \MODE0|KOR_year|hun~5 , MODE0|KOR_year|hun~5, Digital_clock, 1
instance = comp, \MODE0|KOR_year|ten~18 , MODE0|KOR_year|ten~18, Digital_clock, 1
instance = comp, \MODE0|KOR_year|ten~17 , MODE0|KOR_year|ten~17, Digital_clock, 1
instance = comp, \MODE0|KOR_year|one~16 , MODE0|KOR_year|one~16, Digital_clock, 1
instance = comp, \MODE0|KOR_year|one~17 , MODE0|KOR_year|one~17, Digital_clock, 1
instance = comp, \MODE0|KOR_year|one~15 , MODE0|KOR_year|one~15, Digital_clock, 1
instance = comp, \MODE0|KOR_year|one~32 , MODE0|KOR_year|one~32, Digital_clock, 1
instance = comp, \MODE0|KOR_year|ten~16 , MODE0|KOR_year|ten~16, Digital_clock, 1
instance = comp, \MODE0|KOR_year|ten~30 , MODE0|KOR_year|ten~30, Digital_clock, 1
instance = comp, \MODE0|KOR_year|hun~6 , MODE0|KOR_year|hun~6, Digital_clock, 1
instance = comp, \MODE0|KOR_year|hun~8 , MODE0|KOR_year|hun~8, Digital_clock, 1
instance = comp, \MODE0|KOR_year|ten~19 , MODE0|KOR_year|ten~19, Digital_clock, 1
instance = comp, \MODE0|KOR_year|ten~21 , MODE0|KOR_year|ten~21, Digital_clock, 1
instance = comp, \MODE0|KOR_year|ten~20 , MODE0|KOR_year|ten~20, Digital_clock, 1
instance = comp, \MODE0|KOR_year|one~19 , MODE0|KOR_year|one~19, Digital_clock, 1
instance = comp, \MODE0|KOR_year|one~20 , MODE0|KOR_year|one~20, Digital_clock, 1
instance = comp, \MODE0|KOR_year|one~18 , MODE0|KOR_year|one~18, Digital_clock, 1
instance = comp, \MODE0|KOR_year|one~33 , MODE0|KOR_year|one~33, Digital_clock, 1
instance = comp, \MODE0|KOR_year|ten~31 , MODE0|KOR_year|ten~31, Digital_clock, 1
instance = comp, \MODE0|KOR_year|hun~7 , MODE0|KOR_year|hun~7, Digital_clock, 1
instance = comp, \MODE0|KOR_year|hun~9 , MODE0|KOR_year|hun~9, Digital_clock, 1
instance = comp, \MODE0|KOR_year|tho[0] , MODE0|KOR_year|tho[0], Digital_clock, 1
instance = comp, \MODE0|KOR_year|ten~23 , MODE0|KOR_year|ten~23, Digital_clock, 1
instance = comp, \MODE0|KOR_year|ten~24 , MODE0|KOR_year|ten~24, Digital_clock, 1
instance = comp, \MODE0|KOR_year|one~22 , MODE0|KOR_year|one~22, Digital_clock, 1
instance = comp, \MODE0|KOR_year|one~21 , MODE0|KOR_year|one~21, Digital_clock, 1
instance = comp, \MODE0|KOR_year|one~23 , MODE0|KOR_year|one~23, Digital_clock, 1
instance = comp, \MODE0|KOR_year|one~34 , MODE0|KOR_year|one~34, Digital_clock, 1
instance = comp, \MODE0|KOR_year|ten~22 , MODE0|KOR_year|ten~22, Digital_clock, 1
instance = comp, \MODE0|KOR_year|ten~25 , MODE0|KOR_year|ten~25, Digital_clock, 1
instance = comp, \MODE0|KOR_year|hun[0] , MODE0|KOR_year|hun[0], Digital_clock, 1
instance = comp, \MODE0|Mux6~12 , MODE0|Mux6~12, Digital_clock, 1
instance = comp, \MODE0|KOR_year|one[0] , MODE0|KOR_year|one[0], Digital_clock, 1
instance = comp, \MODE0|KOR_year|one~26 , MODE0|KOR_year|one~26, Digital_clock, 1
instance = comp, \MODE0|KOR_year|one~25 , MODE0|KOR_year|one~25, Digital_clock, 1
instance = comp, \MODE0|KOR_year|one~24 , MODE0|KOR_year|one~24, Digital_clock, 1
instance = comp, \MODE0|KOR_year|one~27 , MODE0|KOR_year|one~27, Digital_clock, 1
instance = comp, \MODE0|KOR_year|ten[0] , MODE0|KOR_year|ten[0], Digital_clock, 1
instance = comp, \MODE0|Mux6~13 , MODE0|Mux6~13, Digital_clock, 1
instance = comp, \MODE0|KOR_month|one~1 , MODE0|KOR_month|one~1, Digital_clock, 1
instance = comp, \MODE0|KOR_month|one~2 , MODE0|KOR_month|one~2, Digital_clock, 1
instance = comp, \MODE0|KOR_month|one~0 , MODE0|KOR_month|one~0, Digital_clock, 1
instance = comp, \MODE0|KOR_month|one~3 , MODE0|KOR_month|one~3, Digital_clock, 1
instance = comp, \MODE0|KOR_month|one~5 , MODE0|KOR_month|one~5, Digital_clock, 1
instance = comp, \MODE0|KOR_month|one~4 , MODE0|KOR_month|one~4, Digital_clock, 1
instance = comp, \MODE0|KOR_month|one~7 , MODE0|KOR_month|one~7, Digital_clock, 1
instance = comp, \MODE0|KOR_month|one~6 , MODE0|KOR_month|one~6, Digital_clock, 1
instance = comp, \MODE0|KOR_month|one~8 , MODE0|KOR_month|one~8, Digital_clock, 1
instance = comp, \MODE0|KOR_month|one~9 , MODE0|KOR_month|one~9, Digital_clock, 1
instance = comp, \MODE0|KOR_month|ten[0] , MODE0|KOR_month|ten[0], Digital_clock, 1
instance = comp, \MODE0|KOR_month|one[0] , MODE0|KOR_month|one[0], Digital_clock, 1
instance = comp, \MODE0|Mux6~11 , MODE0|Mux6~11, Digital_clock, 1
instance = comp, \MODE0|Mux6~14 , MODE0|Mux6~14, Digital_clock, 1
instance = comp, \TIME|always1~0 , TIME|always1~0, Digital_clock, 1
instance = comp, \TIME|Add6~0 , TIME|Add6~0, Digital_clock, 1
instance = comp, \TIME|Add6~2 , TIME|Add6~2, Digital_clock, 1
instance = comp, \TIME|Add6~4 , TIME|Add6~4, Digital_clock, 1
instance = comp, \TIME|Add6~6 , TIME|Add6~6, Digital_clock, 1
instance = comp, \TIME|Add6~8 , TIME|Add6~8, Digital_clock, 1
instance = comp, \TIME|Add6~10 , TIME|Add6~10, Digital_clock, 1
instance = comp, \TIME|Add6~12 , TIME|Add6~12, Digital_clock, 1
instance = comp, \TIME|Add6~14 , TIME|Add6~14, Digital_clock, 1
instance = comp, \TIME|Add6~16 , TIME|Add6~16, Digital_clock, 1
instance = comp, \TIME|Add6~18 , TIME|Add6~18, Digital_clock, 1
instance = comp, \TIME|Add6~20 , TIME|Add6~20, Digital_clock, 1
instance = comp, \TIME|Add6~22 , TIME|Add6~22, Digital_clock, 1
instance = comp, \TIME|Add6~24 , TIME|Add6~24, Digital_clock, 1
instance = comp, \TIME|Add6~26 , TIME|Add6~26, Digital_clock, 1
instance = comp, \TIME|Add6~28 , TIME|Add6~28, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_19_result_int[7]~1 , TIME|Div2|auto_generated|divider|divider|add_sub_19_result_int[7]~1, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_19_result_int[8]~2 , TIME|Div2|auto_generated|divider|divider|add_sub_19_result_int[8]~2, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_19_result_int[2]~4 , TIME|Div2|auto_generated|divider|divider|add_sub_19_result_int[2]~4, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_19_result_int[3]~6 , TIME|Div2|auto_generated|divider|divider|add_sub_19_result_int[3]~6, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_19_result_int[4]~8 , TIME|Div2|auto_generated|divider|divider|add_sub_19_result_int[4]~8, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_19_result_int[5]~10 , TIME|Div2|auto_generated|divider|divider|add_sub_19_result_int[5]~10, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_19_result_int[6]~12 , TIME|Div2|auto_generated|divider|divider|add_sub_19_result_int[6]~12, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[158]~194 , TIME|Div2|auto_generated|divider|divider|StageOut[158]~194, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[155]~195 , TIME|Div2|auto_generated|divider|divider|StageOut[155]~195, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[157]~196 , TIME|Div2|auto_generated|divider|divider|StageOut[157]~196, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[156]~197 , TIME|Div2|auto_generated|divider|divider|StageOut[156]~197, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[155]~198 , TIME|Div2|auto_generated|divider|divider|StageOut[155]~198, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[154]~199 , TIME|Div2|auto_generated|divider|divider|StageOut[154]~199, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[153]~201 , TIME|Div2|auto_generated|divider|divider|StageOut[153]~201, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[153]~200 , TIME|Div2|auto_generated|divider|divider|StageOut[153]~200, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_20_result_int[2]~0 , TIME|Div2|auto_generated|divider|divider|add_sub_20_result_int[2]~0, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_20_result_int[3]~2 , TIME|Div2|auto_generated|divider|divider|add_sub_20_result_int[3]~2, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_20_result_int[4]~4 , TIME|Div2|auto_generated|divider|divider|add_sub_20_result_int[4]~4, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_20_result_int[5]~6 , TIME|Div2|auto_generated|divider|divider|add_sub_20_result_int[5]~6, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_20_result_int[6]~8 , TIME|Div2|auto_generated|divider|divider|add_sub_20_result_int[6]~8, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_20_result_int[7]~11 , TIME|Div2|auto_generated|divider|divider|add_sub_20_result_int[7]~11, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_20_result_int[8]~12 , TIME|Div2|auto_generated|divider|divider|add_sub_20_result_int[8]~12, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[166]~313 , TIME|Div2|auto_generated|divider|divider|StageOut[166]~313, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[166]~202 , TIME|Div2|auto_generated|divider|divider|StageOut[166]~202, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[165]~203 , TIME|Div2|auto_generated|divider|divider|StageOut[165]~203, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[165]~282 , TIME|Div2|auto_generated|divider|divider|StageOut[165]~282, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[164]~314 , TIME|Div2|auto_generated|divider|divider|StageOut[164]~314, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[164]~204 , TIME|Div2|auto_generated|divider|divider|StageOut[164]~204, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[163]~205 , TIME|Div2|auto_generated|divider|divider|StageOut[163]~205, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[163]~206 , TIME|Div2|auto_generated|divider|divider|StageOut[163]~206, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[162]~207 , TIME|Div2|auto_generated|divider|divider|StageOut[162]~207, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[162]~208 , TIME|Div2|auto_generated|divider|divider|StageOut[162]~208, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[161]~210 , TIME|Div2|auto_generated|divider|divider|StageOut[161]~210, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[161]~209 , TIME|Div2|auto_generated|divider|divider|StageOut[161]~209, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_21_result_int[2]~0 , TIME|Div2|auto_generated|divider|divider|add_sub_21_result_int[2]~0, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_21_result_int[3]~2 , TIME|Div2|auto_generated|divider|divider|add_sub_21_result_int[3]~2, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_21_result_int[4]~4 , TIME|Div2|auto_generated|divider|divider|add_sub_21_result_int[4]~4, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_21_result_int[5]~6 , TIME|Div2|auto_generated|divider|divider|add_sub_21_result_int[5]~6, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_21_result_int[6]~8 , TIME|Div2|auto_generated|divider|divider|add_sub_21_result_int[6]~8, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_21_result_int[7]~11 , TIME|Div2|auto_generated|divider|divider|add_sub_21_result_int[7]~11, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_21_result_int[8]~12 , TIME|Div2|auto_generated|divider|divider|add_sub_21_result_int[8]~12, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[174]~211 , TIME|Div2|auto_generated|divider|divider|StageOut[174]~211, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[174]~283 , TIME|Div2|auto_generated|divider|divider|StageOut[174]~283, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[173]~284 , TIME|Div2|auto_generated|divider|divider|StageOut[173]~284, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[173]~212 , TIME|Div2|auto_generated|divider|divider|StageOut[173]~212, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[172]~213 , TIME|Div2|auto_generated|divider|divider|StageOut[172]~213, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[172]~285 , TIME|Div2|auto_generated|divider|divider|StageOut[172]~285, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[171]~215 , TIME|Div2|auto_generated|divider|divider|StageOut[171]~215, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[171]~214 , TIME|Div2|auto_generated|divider|divider|StageOut[171]~214, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[170]~315 , TIME|Div2|auto_generated|divider|divider|StageOut[170]~315, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[170]~216 , TIME|Div2|auto_generated|divider|divider|StageOut[170]~216, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[169]~217 , TIME|Div2|auto_generated|divider|divider|StageOut[169]~217, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[169]~218 , TIME|Div2|auto_generated|divider|divider|StageOut[169]~218, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_22_result_int[2]~0 , TIME|Div2|auto_generated|divider|divider|add_sub_22_result_int[2]~0, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_22_result_int[3]~2 , TIME|Div2|auto_generated|divider|divider|add_sub_22_result_int[3]~2, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_22_result_int[4]~4 , TIME|Div2|auto_generated|divider|divider|add_sub_22_result_int[4]~4, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_22_result_int[5]~6 , TIME|Div2|auto_generated|divider|divider|add_sub_22_result_int[5]~6, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_22_result_int[6]~8 , TIME|Div2|auto_generated|divider|divider|add_sub_22_result_int[6]~8, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_22_result_int[7]~11 , TIME|Div2|auto_generated|divider|divider|add_sub_22_result_int[7]~11, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_22_result_int[8]~12 , TIME|Div2|auto_generated|divider|divider|add_sub_22_result_int[8]~12, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[179]~325 , TIME|Div2|auto_generated|divider|divider|StageOut[179]~325, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[179]~222 , TIME|Div2|auto_generated|divider|divider|StageOut[179]~222, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[178]~223 , TIME|Div2|auto_generated|divider|divider|StageOut[178]~223, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[178]~316 , TIME|Div2|auto_generated|divider|divider|StageOut[178]~316, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[177]~225 , TIME|Div2|auto_generated|divider|divider|StageOut[177]~225, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[177]~224 , TIME|Div2|auto_generated|divider|divider|StageOut[177]~224, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_23_result_int[2]~0 , TIME|Div2|auto_generated|divider|divider|add_sub_23_result_int[2]~0, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_23_result_int[3]~2 , TIME|Div2|auto_generated|divider|divider|add_sub_23_result_int[3]~2, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_23_result_int[4]~4 , TIME|Div2|auto_generated|divider|divider|add_sub_23_result_int[4]~4, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[182]~286 , TIME|Div2|auto_generated|divider|divider|StageOut[182]~286, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[182]~219 , TIME|Div2|auto_generated|divider|divider|StageOut[182]~219, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[181]~220 , TIME|Div2|auto_generated|divider|divider|StageOut[181]~220, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[181]~287 , TIME|Div2|auto_generated|divider|divider|StageOut[181]~287, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[180]~288 , TIME|Div2|auto_generated|divider|divider|StageOut[180]~288, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[180]~221 , TIME|Div2|auto_generated|divider|divider|StageOut[180]~221, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_23_result_int[5]~6 , TIME|Div2|auto_generated|divider|divider|add_sub_23_result_int[5]~6, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_23_result_int[6]~8 , TIME|Div2|auto_generated|divider|divider|add_sub_23_result_int[6]~8, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_23_result_int[7]~11 , TIME|Div2|auto_generated|divider|divider|add_sub_23_result_int[7]~11, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_23_result_int[8]~12 , TIME|Div2|auto_generated|divider|divider|add_sub_23_result_int[8]~12, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[188]~291 , TIME|Div2|auto_generated|divider|divider|StageOut[188]~291, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[190]~289 , TIME|Div2|auto_generated|divider|divider|StageOut[190]~289, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[190]~226 , TIME|Div2|auto_generated|divider|divider|StageOut[190]~226, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[189]~227 , TIME|Div2|auto_generated|divider|divider|StageOut[189]~227, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[189]~290 , TIME|Div2|auto_generated|divider|divider|StageOut[189]~290, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[188]~228 , TIME|Div2|auto_generated|divider|divider|StageOut[188]~228, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[187]~229 , TIME|Div2|auto_generated|divider|divider|StageOut[187]~229, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[187]~326 , TIME|Div2|auto_generated|divider|divider|StageOut[187]~326, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[186]~317 , TIME|Div2|auto_generated|divider|divider|StageOut[186]~317, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[186]~230 , TIME|Div2|auto_generated|divider|divider|StageOut[186]~230, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[185]~232 , TIME|Div2|auto_generated|divider|divider|StageOut[185]~232, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[185]~231 , TIME|Div2|auto_generated|divider|divider|StageOut[185]~231, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_24_result_int[2]~0 , TIME|Div2|auto_generated|divider|divider|add_sub_24_result_int[2]~0, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_24_result_int[3]~2 , TIME|Div2|auto_generated|divider|divider|add_sub_24_result_int[3]~2, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_24_result_int[4]~4 , TIME|Div2|auto_generated|divider|divider|add_sub_24_result_int[4]~4, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_24_result_int[5]~6 , TIME|Div2|auto_generated|divider|divider|add_sub_24_result_int[5]~6, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_24_result_int[6]~8 , TIME|Div2|auto_generated|divider|divider|add_sub_24_result_int[6]~8, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_24_result_int[7]~11 , TIME|Div2|auto_generated|divider|divider|add_sub_24_result_int[7]~11, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_24_result_int[8]~12 , TIME|Div2|auto_generated|divider|divider|add_sub_24_result_int[8]~12, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[197]~293 , TIME|Div2|auto_generated|divider|divider|StageOut[197]~293, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[198]~292 , TIME|Div2|auto_generated|divider|divider|StageOut[198]~292, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[198]~233 , TIME|Div2|auto_generated|divider|divider|StageOut[198]~233, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[197]~234 , TIME|Div2|auto_generated|divider|divider|StageOut[197]~234, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[196]~294 , TIME|Div2|auto_generated|divider|divider|StageOut[196]~294, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[196]~235 , TIME|Div2|auto_generated|divider|divider|StageOut[196]~235, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[195]~236 , TIME|Div2|auto_generated|divider|divider|StageOut[195]~236, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[195]~327 , TIME|Div2|auto_generated|divider|divider|StageOut[195]~327, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[194]~237 , TIME|Div2|auto_generated|divider|divider|StageOut[194]~237, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[194]~318 , TIME|Div2|auto_generated|divider|divider|StageOut[194]~318, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[193]~238 , TIME|Div2|auto_generated|divider|divider|StageOut[193]~238, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[193]~239 , TIME|Div2|auto_generated|divider|divider|StageOut[193]~239, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_25_result_int[2]~0 , TIME|Div2|auto_generated|divider|divider|add_sub_25_result_int[2]~0, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_25_result_int[3]~2 , TIME|Div2|auto_generated|divider|divider|add_sub_25_result_int[3]~2, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_25_result_int[4]~4 , TIME|Div2|auto_generated|divider|divider|add_sub_25_result_int[4]~4, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_25_result_int[5]~6 , TIME|Div2|auto_generated|divider|divider|add_sub_25_result_int[5]~6, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_25_result_int[6]~8 , TIME|Div2|auto_generated|divider|divider|add_sub_25_result_int[6]~8, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_25_result_int[7]~11 , TIME|Div2|auto_generated|divider|divider|add_sub_25_result_int[7]~11, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_25_result_int[8]~12 , TIME|Div2|auto_generated|divider|divider|add_sub_25_result_int[8]~12, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[206]~295 , TIME|Div2|auto_generated|divider|divider|StageOut[206]~295, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[206]~240 , TIME|Div2|auto_generated|divider|divider|StageOut[206]~240, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[205]~296 , TIME|Div2|auto_generated|divider|divider|StageOut[205]~296, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[205]~241 , TIME|Div2|auto_generated|divider|divider|StageOut[205]~241, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[204]~242 , TIME|Div2|auto_generated|divider|divider|StageOut[204]~242, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[204]~297 , TIME|Div2|auto_generated|divider|divider|StageOut[204]~297, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[203]~328 , TIME|Div2|auto_generated|divider|divider|StageOut[203]~328, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[203]~243 , TIME|Div2|auto_generated|divider|divider|StageOut[203]~243, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[202]~244 , TIME|Div2|auto_generated|divider|divider|StageOut[202]~244, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[202]~319 , TIME|Div2|auto_generated|divider|divider|StageOut[202]~319, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[201]~246 , TIME|Div2|auto_generated|divider|divider|StageOut[201]~246, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[201]~245 , TIME|Div2|auto_generated|divider|divider|StageOut[201]~245, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_26_result_int[2]~0 , TIME|Div2|auto_generated|divider|divider|add_sub_26_result_int[2]~0, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_26_result_int[3]~2 , TIME|Div2|auto_generated|divider|divider|add_sub_26_result_int[3]~2, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_26_result_int[4]~4 , TIME|Div2|auto_generated|divider|divider|add_sub_26_result_int[4]~4, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_26_result_int[5]~6 , TIME|Div2|auto_generated|divider|divider|add_sub_26_result_int[5]~6, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_26_result_int[6]~8 , TIME|Div2|auto_generated|divider|divider|add_sub_26_result_int[6]~8, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_26_result_int[7]~11 , TIME|Div2|auto_generated|divider|divider|add_sub_26_result_int[7]~11, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_26_result_int[8]~12 , TIME|Div2|auto_generated|divider|divider|add_sub_26_result_int[8]~12, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[211]~250 , TIME|Div2|auto_generated|divider|divider|StageOut[211]~250, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[211]~329 , TIME|Div2|auto_generated|divider|divider|StageOut[211]~329, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[210]~320 , TIME|Div2|auto_generated|divider|divider|StageOut[210]~320, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[210]~251 , TIME|Div2|auto_generated|divider|divider|StageOut[210]~251, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[209]~253 , TIME|Div2|auto_generated|divider|divider|StageOut[209]~253, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[209]~252 , TIME|Div2|auto_generated|divider|divider|StageOut[209]~252, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_27_result_int[2]~0 , TIME|Div2|auto_generated|divider|divider|add_sub_27_result_int[2]~0, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_27_result_int[3]~2 , TIME|Div2|auto_generated|divider|divider|add_sub_27_result_int[3]~2, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_27_result_int[4]~4 , TIME|Div2|auto_generated|divider|divider|add_sub_27_result_int[4]~4, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[214]~247 , TIME|Div2|auto_generated|divider|divider|StageOut[214]~247, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[214]~298 , TIME|Div2|auto_generated|divider|divider|StageOut[214]~298, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[213]~299 , TIME|Div2|auto_generated|divider|divider|StageOut[213]~299, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[213]~248 , TIME|Div2|auto_generated|divider|divider|StageOut[213]~248, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[212]~249 , TIME|Div2|auto_generated|divider|divider|StageOut[212]~249, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[212]~300 , TIME|Div2|auto_generated|divider|divider|StageOut[212]~300, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_27_result_int[5]~6 , TIME|Div2|auto_generated|divider|divider|add_sub_27_result_int[5]~6, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_27_result_int[6]~8 , TIME|Div2|auto_generated|divider|divider|add_sub_27_result_int[6]~8, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_27_result_int[7]~11 , TIME|Div2|auto_generated|divider|divider|add_sub_27_result_int[7]~11, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_27_result_int[8]~12 , TIME|Div2|auto_generated|divider|divider|add_sub_27_result_int[8]~12, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[220]~303 , TIME|Div2|auto_generated|divider|divider|StageOut[220]~303, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[222]~254 , TIME|Div2|auto_generated|divider|divider|StageOut[222]~254, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[222]~301 , TIME|Div2|auto_generated|divider|divider|StageOut[222]~301, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[221]~255 , TIME|Div2|auto_generated|divider|divider|StageOut[221]~255, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[221]~302 , TIME|Div2|auto_generated|divider|divider|StageOut[221]~302, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[220]~256 , TIME|Div2|auto_generated|divider|divider|StageOut[220]~256, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[219]~257 , TIME|Div2|auto_generated|divider|divider|StageOut[219]~257, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[219]~330 , TIME|Div2|auto_generated|divider|divider|StageOut[219]~330, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[218]~321 , TIME|Div2|auto_generated|divider|divider|StageOut[218]~321, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[218]~258 , TIME|Div2|auto_generated|divider|divider|StageOut[218]~258, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[217]~259 , TIME|Div2|auto_generated|divider|divider|StageOut[217]~259, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[217]~260 , TIME|Div2|auto_generated|divider|divider|StageOut[217]~260, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_28_result_int[2]~0 , TIME|Div2|auto_generated|divider|divider|add_sub_28_result_int[2]~0, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_28_result_int[3]~2 , TIME|Div2|auto_generated|divider|divider|add_sub_28_result_int[3]~2, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_28_result_int[4]~4 , TIME|Div2|auto_generated|divider|divider|add_sub_28_result_int[4]~4, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_28_result_int[5]~6 , TIME|Div2|auto_generated|divider|divider|add_sub_28_result_int[5]~6, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_28_result_int[6]~8 , TIME|Div2|auto_generated|divider|divider|add_sub_28_result_int[6]~8, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_28_result_int[7]~11 , TIME|Div2|auto_generated|divider|divider|add_sub_28_result_int[7]~11, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_28_result_int[8]~12 , TIME|Div2|auto_generated|divider|divider|add_sub_28_result_int[8]~12, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[229]~305 , TIME|Div2|auto_generated|divider|divider|StageOut[229]~305, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[229]~262 , TIME|Div2|auto_generated|divider|divider|StageOut[229]~262, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[228]~306 , TIME|Div2|auto_generated|divider|divider|StageOut[228]~306, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[228]~263 , TIME|Div2|auto_generated|divider|divider|StageOut[228]~263, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[227]~264 , TIME|Div2|auto_generated|divider|divider|StageOut[227]~264, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[227]~331 , TIME|Div2|auto_generated|divider|divider|StageOut[227]~331, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[226]~322 , TIME|Div2|auto_generated|divider|divider|StageOut[226]~322, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[226]~265 , TIME|Div2|auto_generated|divider|divider|StageOut[226]~265, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[225]~267 , TIME|Div2|auto_generated|divider|divider|StageOut[225]~267, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[225]~266 , TIME|Div2|auto_generated|divider|divider|StageOut[225]~266, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_29_result_int[2]~0 , TIME|Div2|auto_generated|divider|divider|add_sub_29_result_int[2]~0, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_29_result_int[3]~2 , TIME|Div2|auto_generated|divider|divider|add_sub_29_result_int[3]~2, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_29_result_int[4]~4 , TIME|Div2|auto_generated|divider|divider|add_sub_29_result_int[4]~4, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_29_result_int[5]~6 , TIME|Div2|auto_generated|divider|divider|add_sub_29_result_int[5]~6, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_29_result_int[6]~8 , TIME|Div2|auto_generated|divider|divider|add_sub_29_result_int[6]~8, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[230]~304 , TIME|Div2|auto_generated|divider|divider|StageOut[230]~304, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[230]~261 , TIME|Div2|auto_generated|divider|divider|StageOut[230]~261, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_29_result_int[7]~11 , TIME|Div2|auto_generated|divider|divider|add_sub_29_result_int[7]~11, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_29_result_int[8]~12 , TIME|Div2|auto_generated|divider|divider|add_sub_29_result_int[8]~12, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[238]~268 , TIME|Div2|auto_generated|divider|divider|StageOut[238]~268, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[238]~307 , TIME|Div2|auto_generated|divider|divider|StageOut[238]~307, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[237]~269 , TIME|Div2|auto_generated|divider|divider|StageOut[237]~269, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[237]~308 , TIME|Div2|auto_generated|divider|divider|StageOut[237]~308, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[236]~309 , TIME|Div2|auto_generated|divider|divider|StageOut[236]~309, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[236]~270 , TIME|Div2|auto_generated|divider|divider|StageOut[236]~270, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[235]~332 , TIME|Div2|auto_generated|divider|divider|StageOut[235]~332, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[235]~271 , TIME|Div2|auto_generated|divider|divider|StageOut[235]~271, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[234]~323 , TIME|Div2|auto_generated|divider|divider|StageOut[234]~323, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[234]~272 , TIME|Div2|auto_generated|divider|divider|StageOut[234]~272, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[233]~274 , TIME|Div2|auto_generated|divider|divider|StageOut[233]~274, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[233]~273 , TIME|Div2|auto_generated|divider|divider|StageOut[233]~273, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_30_result_int[2]~0 , TIME|Div2|auto_generated|divider|divider|add_sub_30_result_int[2]~0, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_30_result_int[3]~2 , TIME|Div2|auto_generated|divider|divider|add_sub_30_result_int[3]~2, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_30_result_int[4]~4 , TIME|Div2|auto_generated|divider|divider|add_sub_30_result_int[4]~4, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_30_result_int[5]~6 , TIME|Div2|auto_generated|divider|divider|add_sub_30_result_int[5]~6, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_30_result_int[6]~8 , TIME|Div2|auto_generated|divider|divider|add_sub_30_result_int[6]~8, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_30_result_int[7]~11 , TIME|Div2|auto_generated|divider|divider|add_sub_30_result_int[7]~11, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_30_result_int[8]~12 , TIME|Div2|auto_generated|divider|divider|add_sub_30_result_int[8]~12, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[246]~275 , TIME|Div2|auto_generated|divider|divider|StageOut[246]~275, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[246]~310 , TIME|Div2|auto_generated|divider|divider|StageOut[246]~310, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[245]~311 , TIME|Div2|auto_generated|divider|divider|StageOut[245]~311, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[245]~276 , TIME|Div2|auto_generated|divider|divider|StageOut[245]~276, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[244]~277 , TIME|Div2|auto_generated|divider|divider|StageOut[244]~277, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[244]~312 , TIME|Div2|auto_generated|divider|divider|StageOut[244]~312, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[243]~333 , TIME|Div2|auto_generated|divider|divider|StageOut[243]~333, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[243]~278 , TIME|Div2|auto_generated|divider|divider|StageOut[243]~278, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[242]~279 , TIME|Div2|auto_generated|divider|divider|StageOut[242]~279, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[242]~324 , TIME|Div2|auto_generated|divider|divider|StageOut[242]~324, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[241]~281 , TIME|Div2|auto_generated|divider|divider|StageOut[241]~281, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|StageOut[241]~280 , TIME|Div2|auto_generated|divider|divider|StageOut[241]~280, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_31_result_int[2]~1 , TIME|Div2|auto_generated|divider|divider|add_sub_31_result_int[2]~1, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_31_result_int[3]~3 , TIME|Div2|auto_generated|divider|divider|add_sub_31_result_int[3]~3, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_31_result_int[4]~5 , TIME|Div2|auto_generated|divider|divider|add_sub_31_result_int[4]~5, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_31_result_int[5]~7 , TIME|Div2|auto_generated|divider|divider|add_sub_31_result_int[5]~7, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_31_result_int[6]~9 , TIME|Div2|auto_generated|divider|divider|add_sub_31_result_int[6]~9, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_31_result_int[7]~11 , TIME|Div2|auto_generated|divider|divider|add_sub_31_result_int[7]~11, Digital_clock, 1
instance = comp, \TIME|Div2|auto_generated|divider|divider|add_sub_31_result_int[8]~12 , TIME|Div2|auto_generated|divider|divider|add_sub_31_result_int[8]~12, Digital_clock, 1
instance = comp, \TIME|Add7~0 , TIME|Add7~0, Digital_clock, 1
instance = comp, \TIME|Add7~2 , TIME|Add7~2, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_19_result_int[9]~1 , TIME|Div3|auto_generated|divider|divider|add_sub_19_result_int[9]~1, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_19_result_int[10]~2 , TIME|Div3|auto_generated|divider|divider|add_sub_19_result_int[10]~2, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_19_result_int[4]~4 , TIME|Div3|auto_generated|divider|divider|add_sub_19_result_int[4]~4, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_19_result_int[5]~6 , TIME|Div3|auto_generated|divider|divider|add_sub_19_result_int[5]~6, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_19_result_int[6]~8 , TIME|Div3|auto_generated|divider|divider|add_sub_19_result_int[6]~8, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_19_result_int[7]~10 , TIME|Div3|auto_generated|divider|divider|add_sub_19_result_int[7]~10, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[197]~230 , TIME|Div3|auto_generated|divider|divider|StageOut[197]~230, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[196]~231 , TIME|Div3|auto_generated|divider|divider|StageOut[196]~231, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[195]~233 , TIME|Div3|auto_generated|divider|divider|StageOut[195]~233, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[195]~232 , TIME|Div3|auto_generated|divider|divider|StageOut[195]~232, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[194]~234 , TIME|Div3|auto_generated|divider|divider|StageOut[194]~234, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[193]~235 , TIME|Div3|auto_generated|divider|divider|StageOut[193]~235, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_20_result_int[4]~0 , TIME|Div3|auto_generated|divider|divider|add_sub_20_result_int[4]~0, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_20_result_int[5]~2 , TIME|Div3|auto_generated|divider|divider|add_sub_20_result_int[5]~2, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_20_result_int[6]~4 , TIME|Div3|auto_generated|divider|divider|add_sub_20_result_int[6]~4, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_20_result_int[7]~6 , TIME|Div3|auto_generated|divider|divider|add_sub_20_result_int[7]~6, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_20_result_int[8]~8 , TIME|Div3|auto_generated|divider|divider|add_sub_20_result_int[8]~8, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_20_result_int[9]~11 , TIME|Div3|auto_generated|divider|divider|add_sub_20_result_int[9]~11, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_20_result_int[10]~12 , TIME|Div3|auto_generated|divider|divider|add_sub_20_result_int[10]~12, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[208]~352 , TIME|Div3|auto_generated|divider|divider|StageOut[208]~352, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[208]~236 , TIME|Div3|auto_generated|divider|divider|StageOut[208]~236, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[207]~353 , TIME|Div3|auto_generated|divider|divider|StageOut[207]~353, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[207]~237 , TIME|Div3|auto_generated|divider|divider|StageOut[207]~237, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[206]~411 , TIME|Div3|auto_generated|divider|divider|StageOut[206]~411, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[206]~238 , TIME|Div3|auto_generated|divider|divider|StageOut[206]~238, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[205]~412 , TIME|Div3|auto_generated|divider|divider|StageOut[205]~412, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[205]~239 , TIME|Div3|auto_generated|divider|divider|StageOut[205]~239, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[204]~240 , TIME|Div3|auto_generated|divider|divider|StageOut[204]~240, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[204]~241 , TIME|Div3|auto_generated|divider|divider|StageOut[204]~241, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_20_result_int[3]~14 , TIME|Div3|auto_generated|divider|divider|add_sub_20_result_int[3]~14, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[203]~242 , TIME|Div3|auto_generated|divider|divider|StageOut[203]~242, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_21_result_int[4]~0 , TIME|Div3|auto_generated|divider|divider|add_sub_21_result_int[4]~0, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_21_result_int[5]~2 , TIME|Div3|auto_generated|divider|divider|add_sub_21_result_int[5]~2, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_21_result_int[6]~4 , TIME|Div3|auto_generated|divider|divider|add_sub_21_result_int[6]~4, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_21_result_int[7]~6 , TIME|Div3|auto_generated|divider|divider|add_sub_21_result_int[7]~6, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_21_result_int[8]~8 , TIME|Div3|auto_generated|divider|divider|add_sub_21_result_int[8]~8, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_21_result_int[9]~11 , TIME|Div3|auto_generated|divider|divider|add_sub_21_result_int[9]~11, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_21_result_int[10]~12 , TIME|Div3|auto_generated|divider|divider|add_sub_21_result_int[10]~12, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[217]~355 , TIME|Div3|auto_generated|divider|divider|StageOut[217]~355, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[218]~243 , TIME|Div3|auto_generated|divider|divider|StageOut[218]~243, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[218]~354 , TIME|Div3|auto_generated|divider|divider|StageOut[218]~354, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[217]~244 , TIME|Div3|auto_generated|divider|divider|StageOut[217]~244, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[216]~356 , TIME|Div3|auto_generated|divider|divider|StageOut[216]~356, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[216]~245 , TIME|Div3|auto_generated|divider|divider|StageOut[216]~245, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[215]~413 , TIME|Div3|auto_generated|divider|divider|StageOut[215]~413, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[215]~246 , TIME|Div3|auto_generated|divider|divider|StageOut[215]~246, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[214]~414 , TIME|Div3|auto_generated|divider|divider|StageOut[214]~414, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[214]~247 , TIME|Div3|auto_generated|divider|divider|StageOut[214]~247, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[191]~250 , TIME|Div3|auto_generated|divider|divider|StageOut[191]~250, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[191]~249 , TIME|Div3|auto_generated|divider|divider|StageOut[191]~249, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_20_result_int[2]~16 , TIME|Div3|auto_generated|divider|divider|add_sub_20_result_int[2]~16, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[202]~251 , TIME|Div3|auto_generated|divider|divider|StageOut[202]~251, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[202]~248 , TIME|Div3|auto_generated|divider|divider|StageOut[202]~248, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_21_result_int[3]~14 , TIME|Div3|auto_generated|divider|divider|add_sub_21_result_int[3]~14, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[213]~252 , TIME|Div3|auto_generated|divider|divider|StageOut[213]~252, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[213]~415 , TIME|Div3|auto_generated|divider|divider|StageOut[213]~415, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_22_result_int[4]~0 , TIME|Div3|auto_generated|divider|divider|add_sub_22_result_int[4]~0, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_22_result_int[5]~2 , TIME|Div3|auto_generated|divider|divider|add_sub_22_result_int[5]~2, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_22_result_int[6]~4 , TIME|Div3|auto_generated|divider|divider|add_sub_22_result_int[6]~4, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_22_result_int[7]~6 , TIME|Div3|auto_generated|divider|divider|add_sub_22_result_int[7]~6, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_22_result_int[8]~8 , TIME|Div3|auto_generated|divider|divider|add_sub_22_result_int[8]~8, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_22_result_int[9]~11 , TIME|Div3|auto_generated|divider|divider|add_sub_22_result_int[9]~11, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_22_result_int[10]~12 , TIME|Div3|auto_generated|divider|divider|add_sub_22_result_int[10]~12, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[228]~357 , TIME|Div3|auto_generated|divider|divider|StageOut[228]~357, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[228]~253 , TIME|Div3|auto_generated|divider|divider|StageOut[228]~253, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[227]~358 , TIME|Div3|auto_generated|divider|divider|StageOut[227]~358, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[227]~254 , TIME|Div3|auto_generated|divider|divider|StageOut[227]~254, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[226]~255 , TIME|Div3|auto_generated|divider|divider|StageOut[226]~255, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[226]~359 , TIME|Div3|auto_generated|divider|divider|StageOut[226]~359, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[225]~360 , TIME|Div3|auto_generated|divider|divider|StageOut[225]~360, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[225]~256 , TIME|Div3|auto_generated|divider|divider|StageOut[225]~256, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[224]~257 , TIME|Div3|auto_generated|divider|divider|StageOut[224]~257, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[224]~361 , TIME|Div3|auto_generated|divider|divider|StageOut[224]~361, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[201]~258 , TIME|Div3|auto_generated|divider|divider|StageOut[201]~258, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[190]~260 , TIME|Div3|auto_generated|divider|divider|StageOut[190]~260, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[190]~259 , TIME|Div3|auto_generated|divider|divider|StageOut[190]~259, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_20_result_int[1]~18 , TIME|Div3|auto_generated|divider|divider|add_sub_20_result_int[1]~18, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[201]~261 , TIME|Div3|auto_generated|divider|divider|StageOut[201]~261, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_21_result_int[2]~16 , TIME|Div3|auto_generated|divider|divider|add_sub_21_result_int[2]~16, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[212]~416 , TIME|Div3|auto_generated|divider|divider|StageOut[212]~416, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[223]~362 , TIME|Div3|auto_generated|divider|divider|StageOut[223]~362, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[212]~262 , TIME|Div3|auto_generated|divider|divider|StageOut[212]~262, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_22_result_int[3]~14 , TIME|Div3|auto_generated|divider|divider|add_sub_22_result_int[3]~14, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[223]~263 , TIME|Div3|auto_generated|divider|divider|StageOut[223]~263, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_23_result_int[4]~0 , TIME|Div3|auto_generated|divider|divider|add_sub_23_result_int[4]~0, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_23_result_int[5]~2 , TIME|Div3|auto_generated|divider|divider|add_sub_23_result_int[5]~2, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_23_result_int[6]~4 , TIME|Div3|auto_generated|divider|divider|add_sub_23_result_int[6]~4, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_23_result_int[7]~6 , TIME|Div3|auto_generated|divider|divider|add_sub_23_result_int[7]~6, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_23_result_int[8]~8 , TIME|Div3|auto_generated|divider|divider|add_sub_23_result_int[8]~8, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_23_result_int[9]~11 , TIME|Div3|auto_generated|divider|divider|add_sub_23_result_int[9]~11, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_23_result_int[10]~12 , TIME|Div3|auto_generated|divider|divider|add_sub_23_result_int[10]~12, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[238]~264 , TIME|Div3|auto_generated|divider|divider|StageOut[238]~264, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[238]~363 , TIME|Div3|auto_generated|divider|divider|StageOut[238]~363, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[237]~364 , TIME|Div3|auto_generated|divider|divider|StageOut[237]~364, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[237]~265 , TIME|Div3|auto_generated|divider|divider|StageOut[237]~265, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[236]~365 , TIME|Div3|auto_generated|divider|divider|StageOut[236]~365, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[236]~266 , TIME|Div3|auto_generated|divider|divider|StageOut[236]~266, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[235]~366 , TIME|Div3|auto_generated|divider|divider|StageOut[235]~366, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[235]~267 , TIME|Div3|auto_generated|divider|divider|StageOut[235]~267, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[234]~268 , TIME|Div3|auto_generated|divider|divider|StageOut[234]~268, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[234]~367 , TIME|Div3|auto_generated|divider|divider|StageOut[234]~367, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[200]~271 , TIME|Div3|auto_generated|divider|divider|StageOut[200]~271, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[200]~270 , TIME|Div3|auto_generated|divider|divider|StageOut[200]~270, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_21_result_int[1]~18 , TIME|Div3|auto_generated|divider|divider|add_sub_21_result_int[1]~18, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[222]~417 , TIME|Div3|auto_generated|divider|divider|StageOut[222]~417, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[211]~269 , TIME|Div3|auto_generated|divider|divider|StageOut[211]~269, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[211]~272 , TIME|Div3|auto_generated|divider|divider|StageOut[211]~272, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_22_result_int[2]~16 , TIME|Div3|auto_generated|divider|divider|add_sub_22_result_int[2]~16, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[222]~273 , TIME|Div3|auto_generated|divider|divider|StageOut[222]~273, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_23_result_int[3]~14 , TIME|Div3|auto_generated|divider|divider|add_sub_23_result_int[3]~14, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[233]~274 , TIME|Div3|auto_generated|divider|divider|StageOut[233]~274, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[233]~368 , TIME|Div3|auto_generated|divider|divider|StageOut[233]~368, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_24_result_int[4]~0 , TIME|Div3|auto_generated|divider|divider|add_sub_24_result_int[4]~0, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_24_result_int[5]~2 , TIME|Div3|auto_generated|divider|divider|add_sub_24_result_int[5]~2, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_24_result_int[6]~4 , TIME|Div3|auto_generated|divider|divider|add_sub_24_result_int[6]~4, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_24_result_int[7]~6 , TIME|Div3|auto_generated|divider|divider|add_sub_24_result_int[7]~6, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_24_result_int[8]~8 , TIME|Div3|auto_generated|divider|divider|add_sub_24_result_int[8]~8, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_24_result_int[9]~11 , TIME|Div3|auto_generated|divider|divider|add_sub_24_result_int[9]~11, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_24_result_int[10]~12 , TIME|Div3|auto_generated|divider|divider|add_sub_24_result_int[10]~12, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[248]~369 , TIME|Div3|auto_generated|divider|divider|StageOut[248]~369, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[248]~275 , TIME|Div3|auto_generated|divider|divider|StageOut[248]~275, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[247]~370 , TIME|Div3|auto_generated|divider|divider|StageOut[247]~370, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[247]~276 , TIME|Div3|auto_generated|divider|divider|StageOut[247]~276, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[246]~371 , TIME|Div3|auto_generated|divider|divider|StageOut[246]~371, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[246]~277 , TIME|Div3|auto_generated|divider|divider|StageOut[246]~277, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[245]~278 , TIME|Div3|auto_generated|divider|divider|StageOut[245]~278, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[245]~372 , TIME|Div3|auto_generated|divider|divider|StageOut[245]~372, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[244]~373 , TIME|Div3|auto_generated|divider|divider|StageOut[244]~373, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[244]~279 , TIME|Div3|auto_generated|divider|divider|StageOut[244]~279, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[221]~280 , TIME|Div3|auto_generated|divider|divider|StageOut[221]~280, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[210]~282 , TIME|Div3|auto_generated|divider|divider|StageOut[210]~282, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[210]~281 , TIME|Div3|auto_generated|divider|divider|StageOut[210]~281, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_22_result_int[1]~18 , TIME|Div3|auto_generated|divider|divider|add_sub_22_result_int[1]~18, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[221]~283 , TIME|Div3|auto_generated|divider|divider|StageOut[221]~283, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_23_result_int[2]~16 , TIME|Div3|auto_generated|divider|divider|add_sub_23_result_int[2]~16, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[232]~418 , TIME|Div3|auto_generated|divider|divider|StageOut[232]~418, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[243]~374 , TIME|Div3|auto_generated|divider|divider|StageOut[243]~374, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[232]~284 , TIME|Div3|auto_generated|divider|divider|StageOut[232]~284, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_24_result_int[3]~14 , TIME|Div3|auto_generated|divider|divider|add_sub_24_result_int[3]~14, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[243]~285 , TIME|Div3|auto_generated|divider|divider|StageOut[243]~285, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_25_result_int[4]~0 , TIME|Div3|auto_generated|divider|divider|add_sub_25_result_int[4]~0, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_25_result_int[5]~2 , TIME|Div3|auto_generated|divider|divider|add_sub_25_result_int[5]~2, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_25_result_int[6]~4 , TIME|Div3|auto_generated|divider|divider|add_sub_25_result_int[6]~4, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_25_result_int[7]~6 , TIME|Div3|auto_generated|divider|divider|add_sub_25_result_int[7]~6, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_25_result_int[8]~8 , TIME|Div3|auto_generated|divider|divider|add_sub_25_result_int[8]~8, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_25_result_int[9]~11 , TIME|Div3|auto_generated|divider|divider|add_sub_25_result_int[9]~11, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_25_result_int[10]~12 , TIME|Div3|auto_generated|divider|divider|add_sub_25_result_int[10]~12, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[254]~290 , TIME|Div3|auto_generated|divider|divider|StageOut[254]~290, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[254]~379 , TIME|Div3|auto_generated|divider|divider|StageOut[254]~379, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[220]~293 , TIME|Div3|auto_generated|divider|divider|StageOut[220]~293, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[220]~292 , TIME|Div3|auto_generated|divider|divider|StageOut[220]~292, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_23_result_int[1]~18 , TIME|Div3|auto_generated|divider|divider|add_sub_23_result_int[1]~18, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[242]~419 , TIME|Div3|auto_generated|divider|divider|StageOut[242]~419, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[231]~291 , TIME|Div3|auto_generated|divider|divider|StageOut[231]~291, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[231]~294 , TIME|Div3|auto_generated|divider|divider|StageOut[231]~294, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_24_result_int[2]~16 , TIME|Div3|auto_generated|divider|divider|add_sub_24_result_int[2]~16, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[242]~295 , TIME|Div3|auto_generated|divider|divider|StageOut[242]~295, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_25_result_int[3]~14 , TIME|Div3|auto_generated|divider|divider|add_sub_25_result_int[3]~14, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[253]~296 , TIME|Div3|auto_generated|divider|divider|StageOut[253]~296, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[253]~380 , TIME|Div3|auto_generated|divider|divider|StageOut[253]~380, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_26_result_int[4]~0 , TIME|Div3|auto_generated|divider|divider|add_sub_26_result_int[4]~0, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_26_result_int[5]~2 , TIME|Div3|auto_generated|divider|divider|add_sub_26_result_int[5]~2, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[258]~375 , TIME|Div3|auto_generated|divider|divider|StageOut[258]~375, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[258]~286 , TIME|Div3|auto_generated|divider|divider|StageOut[258]~286, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[257]~287 , TIME|Div3|auto_generated|divider|divider|StageOut[257]~287, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[257]~376 , TIME|Div3|auto_generated|divider|divider|StageOut[257]~376, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[256]~377 , TIME|Div3|auto_generated|divider|divider|StageOut[256]~377, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[256]~288 , TIME|Div3|auto_generated|divider|divider|StageOut[256]~288, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[255]~289 , TIME|Div3|auto_generated|divider|divider|StageOut[255]~289, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[255]~378 , TIME|Div3|auto_generated|divider|divider|StageOut[255]~378, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_26_result_int[6]~4 , TIME|Div3|auto_generated|divider|divider|add_sub_26_result_int[6]~4, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_26_result_int[7]~6 , TIME|Div3|auto_generated|divider|divider|add_sub_26_result_int[7]~6, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_26_result_int[8]~8 , TIME|Div3|auto_generated|divider|divider|add_sub_26_result_int[8]~8, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_26_result_int[9]~11 , TIME|Div3|auto_generated|divider|divider|add_sub_26_result_int[9]~11, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_26_result_int[10]~12 , TIME|Div3|auto_generated|divider|divider|add_sub_26_result_int[10]~12, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[265]~300 , TIME|Div3|auto_generated|divider|divider|StageOut[265]~300, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[265]~384 , TIME|Div3|auto_generated|divider|divider|StageOut[265]~384, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[264]~301 , TIME|Div3|auto_generated|divider|divider|StageOut[264]~301, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[264]~385 , TIME|Div3|auto_generated|divider|divider|StageOut[264]~385, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[230]~304 , TIME|Div3|auto_generated|divider|divider|StageOut[230]~304, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[230]~303 , TIME|Div3|auto_generated|divider|divider|StageOut[230]~303, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_24_result_int[1]~18 , TIME|Div3|auto_generated|divider|divider|add_sub_24_result_int[1]~18, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[252]~420 , TIME|Div3|auto_generated|divider|divider|StageOut[252]~420, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[241]~302 , TIME|Div3|auto_generated|divider|divider|StageOut[241]~302, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[241]~305 , TIME|Div3|auto_generated|divider|divider|StageOut[241]~305, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_25_result_int[2]~16 , TIME|Div3|auto_generated|divider|divider|add_sub_25_result_int[2]~16, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[252]~306 , TIME|Div3|auto_generated|divider|divider|StageOut[252]~306, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_26_result_int[3]~14 , TIME|Div3|auto_generated|divider|divider|add_sub_26_result_int[3]~14, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[263]~307 , TIME|Div3|auto_generated|divider|divider|StageOut[263]~307, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[263]~386 , TIME|Div3|auto_generated|divider|divider|StageOut[263]~386, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_27_result_int[4]~0 , TIME|Div3|auto_generated|divider|divider|add_sub_27_result_int[4]~0, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_27_result_int[5]~2 , TIME|Div3|auto_generated|divider|divider|add_sub_27_result_int[5]~2, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_27_result_int[6]~4 , TIME|Div3|auto_generated|divider|divider|add_sub_27_result_int[6]~4, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[268]~297 , TIME|Div3|auto_generated|divider|divider|StageOut[268]~297, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[268]~381 , TIME|Div3|auto_generated|divider|divider|StageOut[268]~381, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[267]~298 , TIME|Div3|auto_generated|divider|divider|StageOut[267]~298, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[267]~382 , TIME|Div3|auto_generated|divider|divider|StageOut[267]~382, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[266]~383 , TIME|Div3|auto_generated|divider|divider|StageOut[266]~383, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[266]~299 , TIME|Div3|auto_generated|divider|divider|StageOut[266]~299, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_27_result_int[7]~6 , TIME|Div3|auto_generated|divider|divider|add_sub_27_result_int[7]~6, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_27_result_int[8]~8 , TIME|Div3|auto_generated|divider|divider|add_sub_27_result_int[8]~8, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_27_result_int[9]~11 , TIME|Div3|auto_generated|divider|divider|add_sub_27_result_int[9]~11, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_27_result_int[10]~12 , TIME|Div3|auto_generated|divider|divider|add_sub_27_result_int[10]~12, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[276]~310 , TIME|Div3|auto_generated|divider|divider|StageOut[276]~310, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[276]~389 , TIME|Div3|auto_generated|divider|divider|StageOut[276]~389, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[275]~390 , TIME|Div3|auto_generated|divider|divider|StageOut[275]~390, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[275]~311 , TIME|Div3|auto_generated|divider|divider|StageOut[275]~311, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[274]~312 , TIME|Div3|auto_generated|divider|divider|StageOut[274]~312, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[274]~391 , TIME|Div3|auto_generated|divider|divider|StageOut[274]~391, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[240]~314 , TIME|Div3|auto_generated|divider|divider|StageOut[240]~314, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[240]~315 , TIME|Div3|auto_generated|divider|divider|StageOut[240]~315, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_25_result_int[1]~18 , TIME|Div3|auto_generated|divider|divider|add_sub_25_result_int[1]~18, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[262]~421 , TIME|Div3|auto_generated|divider|divider|StageOut[262]~421, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[251]~316 , TIME|Div3|auto_generated|divider|divider|StageOut[251]~316, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[251]~313 , TIME|Div3|auto_generated|divider|divider|StageOut[251]~313, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_26_result_int[2]~16 , TIME|Div3|auto_generated|divider|divider|add_sub_26_result_int[2]~16, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[262]~317 , TIME|Div3|auto_generated|divider|divider|StageOut[262]~317, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_27_result_int[3]~14 , TIME|Div3|auto_generated|divider|divider|add_sub_27_result_int[3]~14, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[273]~318 , TIME|Div3|auto_generated|divider|divider|StageOut[273]~318, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[273]~392 , TIME|Div3|auto_generated|divider|divider|StageOut[273]~392, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_28_result_int[4]~0 , TIME|Div3|auto_generated|divider|divider|add_sub_28_result_int[4]~0, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_28_result_int[5]~2 , TIME|Div3|auto_generated|divider|divider|add_sub_28_result_int[5]~2, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_28_result_int[6]~4 , TIME|Div3|auto_generated|divider|divider|add_sub_28_result_int[6]~4, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_28_result_int[7]~6 , TIME|Div3|auto_generated|divider|divider|add_sub_28_result_int[7]~6, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[278]~308 , TIME|Div3|auto_generated|divider|divider|StageOut[278]~308, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[278]~387 , TIME|Div3|auto_generated|divider|divider|StageOut[278]~387, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[277]~388 , TIME|Div3|auto_generated|divider|divider|StageOut[277]~388, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[277]~309 , TIME|Div3|auto_generated|divider|divider|StageOut[277]~309, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_28_result_int[8]~8 , TIME|Div3|auto_generated|divider|divider|add_sub_28_result_int[8]~8, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_28_result_int[9]~11 , TIME|Div3|auto_generated|divider|divider|add_sub_28_result_int[9]~11, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_28_result_int[10]~12 , TIME|Div3|auto_generated|divider|divider|add_sub_28_result_int[10]~12, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[287]~394 , TIME|Div3|auto_generated|divider|divider|StageOut[287]~394, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[288]~319 , TIME|Div3|auto_generated|divider|divider|StageOut[288]~319, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[288]~393 , TIME|Div3|auto_generated|divider|divider|StageOut[288]~393, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[287]~320 , TIME|Div3|auto_generated|divider|divider|StageOut[287]~320, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[286]~395 , TIME|Div3|auto_generated|divider|divider|StageOut[286]~395, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[286]~321 , TIME|Div3|auto_generated|divider|divider|StageOut[286]~321, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[285]~396 , TIME|Div3|auto_generated|divider|divider|StageOut[285]~396, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[285]~322 , TIME|Div3|auto_generated|divider|divider|StageOut[285]~322, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[284]~397 , TIME|Div3|auto_generated|divider|divider|StageOut[284]~397, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[284]~323 , TIME|Div3|auto_generated|divider|divider|StageOut[284]~323, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[250]~325 , TIME|Div3|auto_generated|divider|divider|StageOut[250]~325, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[250]~326 , TIME|Div3|auto_generated|divider|divider|StageOut[250]~326, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_26_result_int[1]~18 , TIME|Div3|auto_generated|divider|divider|add_sub_26_result_int[1]~18, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[261]~327 , TIME|Div3|auto_generated|divider|divider|StageOut[261]~327, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[261]~324 , TIME|Div3|auto_generated|divider|divider|StageOut[261]~324, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_27_result_int[2]~16 , TIME|Div3|auto_generated|divider|divider|add_sub_27_result_int[2]~16, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[272]~422 , TIME|Div3|auto_generated|divider|divider|StageOut[272]~422, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[283]~398 , TIME|Div3|auto_generated|divider|divider|StageOut[283]~398, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[272]~328 , TIME|Div3|auto_generated|divider|divider|StageOut[272]~328, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_28_result_int[3]~14 , TIME|Div3|auto_generated|divider|divider|add_sub_28_result_int[3]~14, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[283]~329 , TIME|Div3|auto_generated|divider|divider|StageOut[283]~329, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_29_result_int[4]~0 , TIME|Div3|auto_generated|divider|divider|add_sub_29_result_int[4]~0, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_29_result_int[5]~2 , TIME|Div3|auto_generated|divider|divider|add_sub_29_result_int[5]~2, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_29_result_int[6]~4 , TIME|Div3|auto_generated|divider|divider|add_sub_29_result_int[6]~4, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_29_result_int[7]~6 , TIME|Div3|auto_generated|divider|divider|add_sub_29_result_int[7]~6, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_29_result_int[8]~8 , TIME|Div3|auto_generated|divider|divider|add_sub_29_result_int[8]~8, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_29_result_int[9]~11 , TIME|Div3|auto_generated|divider|divider|add_sub_29_result_int[9]~11, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_29_result_int[10]~12 , TIME|Div3|auto_generated|divider|divider|add_sub_29_result_int[10]~12, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[298]~399 , TIME|Div3|auto_generated|divider|divider|StageOut[298]~399, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[298]~330 , TIME|Div3|auto_generated|divider|divider|StageOut[298]~330, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[297]~400 , TIME|Div3|auto_generated|divider|divider|StageOut[297]~400, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[297]~331 , TIME|Div3|auto_generated|divider|divider|StageOut[297]~331, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[296]~332 , TIME|Div3|auto_generated|divider|divider|StageOut[296]~332, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[296]~401 , TIME|Div3|auto_generated|divider|divider|StageOut[296]~401, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[295]~402 , TIME|Div3|auto_generated|divider|divider|StageOut[295]~402, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[295]~333 , TIME|Div3|auto_generated|divider|divider|StageOut[295]~333, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[294]~334 , TIME|Div3|auto_generated|divider|divider|StageOut[294]~334, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[294]~403 , TIME|Div3|auto_generated|divider|divider|StageOut[294]~403, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[260]~337 , TIME|Div3|auto_generated|divider|divider|StageOut[260]~337, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[260]~336 , TIME|Div3|auto_generated|divider|divider|StageOut[260]~336, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_27_result_int[1]~18 , TIME|Div3|auto_generated|divider|divider|add_sub_27_result_int[1]~18, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[282]~423 , TIME|Div3|auto_generated|divider|divider|StageOut[282]~423, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[271]~338 , TIME|Div3|auto_generated|divider|divider|StageOut[271]~338, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[271]~335 , TIME|Div3|auto_generated|divider|divider|StageOut[271]~335, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_28_result_int[2]~16 , TIME|Div3|auto_generated|divider|divider|add_sub_28_result_int[2]~16, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[282]~339 , TIME|Div3|auto_generated|divider|divider|StageOut[282]~339, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_29_result_int[3]~14 , TIME|Div3|auto_generated|divider|divider|add_sub_29_result_int[3]~14, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[293]~340 , TIME|Div3|auto_generated|divider|divider|StageOut[293]~340, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[293]~404 , TIME|Div3|auto_generated|divider|divider|StageOut[293]~404, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_30_result_int[4]~0 , TIME|Div3|auto_generated|divider|divider|add_sub_30_result_int[4]~0, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_30_result_int[5]~2 , TIME|Div3|auto_generated|divider|divider|add_sub_30_result_int[5]~2, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_30_result_int[6]~4 , TIME|Div3|auto_generated|divider|divider|add_sub_30_result_int[6]~4, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_30_result_int[7]~6 , TIME|Div3|auto_generated|divider|divider|add_sub_30_result_int[7]~6, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_30_result_int[8]~8 , TIME|Div3|auto_generated|divider|divider|add_sub_30_result_int[8]~8, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_30_result_int[9]~11 , TIME|Div3|auto_generated|divider|divider|add_sub_30_result_int[9]~11, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_30_result_int[10]~12 , TIME|Div3|auto_generated|divider|divider|add_sub_30_result_int[10]~12, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[308]~405 , TIME|Div3|auto_generated|divider|divider|StageOut[308]~405, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[308]~341 , TIME|Div3|auto_generated|divider|divider|StageOut[308]~341, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[307]~342 , TIME|Div3|auto_generated|divider|divider|StageOut[307]~342, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[307]~406 , TIME|Div3|auto_generated|divider|divider|StageOut[307]~406, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[306]~407 , TIME|Div3|auto_generated|divider|divider|StageOut[306]~407, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[306]~343 , TIME|Div3|auto_generated|divider|divider|StageOut[306]~343, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[305]~344 , TIME|Div3|auto_generated|divider|divider|StageOut[305]~344, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[305]~408 , TIME|Div3|auto_generated|divider|divider|StageOut[305]~408, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[304]~409 , TIME|Div3|auto_generated|divider|divider|StageOut[304]~409, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[304]~345 , TIME|Div3|auto_generated|divider|divider|StageOut[304]~345, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[270]~348 , TIME|Div3|auto_generated|divider|divider|StageOut[270]~348, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[270]~347 , TIME|Div3|auto_generated|divider|divider|StageOut[270]~347, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_28_result_int[1]~18 , TIME|Div3|auto_generated|divider|divider|add_sub_28_result_int[1]~18, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[292]~424 , TIME|Div3|auto_generated|divider|divider|StageOut[292]~424, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[281]~349 , TIME|Div3|auto_generated|divider|divider|StageOut[281]~349, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[281]~346 , TIME|Div3|auto_generated|divider|divider|StageOut[281]~346, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_29_result_int[2]~16 , TIME|Div3|auto_generated|divider|divider|add_sub_29_result_int[2]~16, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[292]~350 , TIME|Div3|auto_generated|divider|divider|StageOut[292]~350, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_30_result_int[3]~14 , TIME|Div3|auto_generated|divider|divider|add_sub_30_result_int[3]~14, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[303]~351 , TIME|Div3|auto_generated|divider|divider|StageOut[303]~351, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|StageOut[303]~410 , TIME|Div3|auto_generated|divider|divider|StageOut[303]~410, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_31_result_int[4]~1 , TIME|Div3|auto_generated|divider|divider|add_sub_31_result_int[4]~1, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_31_result_int[5]~3 , TIME|Div3|auto_generated|divider|divider|add_sub_31_result_int[5]~3, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_31_result_int[6]~5 , TIME|Div3|auto_generated|divider|divider|add_sub_31_result_int[6]~5, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_31_result_int[7]~7 , TIME|Div3|auto_generated|divider|divider|add_sub_31_result_int[7]~7, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_31_result_int[8]~9 , TIME|Div3|auto_generated|divider|divider|add_sub_31_result_int[8]~9, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_31_result_int[9]~11 , TIME|Div3|auto_generated|divider|divider|add_sub_31_result_int[9]~11, Digital_clock, 1
instance = comp, \TIME|Div3|auto_generated|divider|divider|add_sub_31_result_int[10]~12 , TIME|Div3|auto_generated|divider|divider|add_sub_31_result_int[10]~12, Digital_clock, 1
instance = comp, \TIME|Add8~0 , TIME|Add8~0, Digital_clock, 1
instance = comp, \TIME|Add8~2 , TIME|Add8~2, Digital_clock, 1
instance = comp, \TIME|Mult1|auto_generated|mac_mult1 , TIME|Mult1|auto_generated|mac_mult1, Digital_clock, 1
instance = comp, \TIME|Mult1|auto_generated|mac_out2 , TIME|Mult1|auto_generated|mac_out2, Digital_clock, 1
instance = comp, \TIME|Add2~0 , TIME|Add2~0, Digital_clock, 1
instance = comp, \TIME|Add2~2 , TIME|Add2~2, Digital_clock, 1
instance = comp, \TIME|WideOr13~0 , TIME|WideOr13~0, Digital_clock, 1
instance = comp, \TIME|WideOr13~1 , TIME|WideOr13~1, Digital_clock, 1
instance = comp, \TIME|WideOr17~2clkctrl , TIME|WideOr17~2clkctrl, Digital_clock, 1
instance = comp, \TIME|sum_day[1] , TIME|sum_day[1], Digital_clock, 1
instance = comp, \TIME|WideOr16~0 , TIME|WideOr16~0, Digital_clock, 1
instance = comp, \TIME|WideOr16~1 , TIME|WideOr16~1, Digital_clock, 1
instance = comp, \TIME|sum_day[0] , TIME|sum_day[0], Digital_clock, 1
instance = comp, \TIME|Add10~0 , TIME|Add10~0, Digital_clock, 1
instance = comp, \TIME|Add10~2 , TIME|Add10~2, Digital_clock, 1
instance = comp, \TIME|Add4~0 , TIME|Add4~0, Digital_clock, 1
instance = comp, \TIME|Add4~2 , TIME|Add4~2, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_23~0 , TIME|Mod2|auto_generated|divider|divider|op_23~0, Digital_clock, 1
instance = comp, \TIME|Add7~4 , TIME|Add7~4, Digital_clock, 1
instance = comp, \TIME|Add7~6 , TIME|Add7~6, Digital_clock, 1
instance = comp, \TIME|Add7~8 , TIME|Add7~8, Digital_clock, 1
instance = comp, \TIME|Add7~10 , TIME|Add7~10, Digital_clock, 1
instance = comp, \TIME|Add7~12 , TIME|Add7~12, Digital_clock, 1
instance = comp, \TIME|Add7~14 , TIME|Add7~14, Digital_clock, 1
instance = comp, \TIME|Add8~4 , TIME|Add8~4, Digital_clock, 1
instance = comp, \TIME|Add8~6 , TIME|Add8~6, Digital_clock, 1
instance = comp, \TIME|Add8~8 , TIME|Add8~8, Digital_clock, 1
instance = comp, \TIME|Add8~10 , TIME|Add8~10, Digital_clock, 1
instance = comp, \TIME|Add8~12 , TIME|Add8~12, Digital_clock, 1
instance = comp, \TIME|Add8~14 , TIME|Add8~14, Digital_clock, 1
instance = comp, \TIME|Add2~4 , TIME|Add2~4, Digital_clock, 1
instance = comp, \TIME|Add2~6 , TIME|Add2~6, Digital_clock, 1
instance = comp, \TIME|Add2~8 , TIME|Add2~8, Digital_clock, 1
instance = comp, \TIME|Add2~10 , TIME|Add2~10, Digital_clock, 1
instance = comp, \TIME|Add2~12 , TIME|Add2~12, Digital_clock, 1
instance = comp, \TIME|Add2~14 , TIME|Add2~14, Digital_clock, 1
instance = comp, \TIME|WideOr2~2 , TIME|WideOr2~2, Digital_clock, 1
instance = comp, \TIME|WideOr2~3 , TIME|WideOr2~3, Digital_clock, 1
instance = comp, \TIME|sum_day[7] , TIME|sum_day[7], Digital_clock, 1
instance = comp, \TIME|WideOr4~0 , TIME|WideOr4~0, Digital_clock, 1
instance = comp, \TIME|WideOr4~1 , TIME|WideOr4~1, Digital_clock, 1
instance = comp, \TIME|sum_day[6] , TIME|sum_day[6], Digital_clock, 1
instance = comp, \TIME|WideOr6~0 , TIME|WideOr6~0, Digital_clock, 1
instance = comp, \TIME|WideOr6~1 , TIME|WideOr6~1, Digital_clock, 1
instance = comp, \TIME|sum_day[5] , TIME|sum_day[5], Digital_clock, 1
instance = comp, \TIME|WideOr7~0 , TIME|WideOr7~0, Digital_clock, 1
instance = comp, \TIME|WideOr7~1 , TIME|WideOr7~1, Digital_clock, 1
instance = comp, \TIME|sum_day[4] , TIME|sum_day[4], Digital_clock, 1
instance = comp, \TIME|WideOr9~0 , TIME|WideOr9~0, Digital_clock, 1
instance = comp, \TIME|WideOr9~1 , TIME|WideOr9~1, Digital_clock, 1
instance = comp, \TIME|sum_day[3] , TIME|sum_day[3], Digital_clock, 1
instance = comp, \TIME|WideOr11~0 , TIME|WideOr11~0, Digital_clock, 1
instance = comp, \TIME|WideOr11~1 , TIME|WideOr11~1, Digital_clock, 1
instance = comp, \TIME|sum_day[2] , TIME|sum_day[2], Digital_clock, 1
instance = comp, \TIME|Add10~4 , TIME|Add10~4, Digital_clock, 1
instance = comp, \TIME|Add10~6 , TIME|Add10~6, Digital_clock, 1
instance = comp, \TIME|Add10~8 , TIME|Add10~8, Digital_clock, 1
instance = comp, \TIME|Add10~10 , TIME|Add10~10, Digital_clock, 1
instance = comp, \TIME|Add10~12 , TIME|Add10~12, Digital_clock, 1
instance = comp, \TIME|Add10~14 , TIME|Add10~14, Digital_clock, 1
instance = comp, \TIME|Add4~4 , TIME|Add4~4, Digital_clock, 1
instance = comp, \TIME|Add4~6 , TIME|Add4~6, Digital_clock, 1
instance = comp, \TIME|Add4~8 , TIME|Add4~8, Digital_clock, 1
instance = comp, \TIME|Add4~10 , TIME|Add4~10, Digital_clock, 1
instance = comp, \TIME|Add4~12 , TIME|Add4~12, Digital_clock, 1
instance = comp, \TIME|Add4~14 , TIME|Add4~14, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_16~0 , TIME|Mod2|auto_generated|divider|divider|op_16~0, Digital_clock, 1
instance = comp, \TIME|Add7~16 , TIME|Add7~16, Digital_clock, 1
instance = comp, \TIME|Add7~18 , TIME|Add7~18, Digital_clock, 1
instance = comp, \TIME|Add7~20 , TIME|Add7~20, Digital_clock, 1
instance = comp, \TIME|Add7~22 , TIME|Add7~22, Digital_clock, 1
instance = comp, \TIME|Add7~24 , TIME|Add7~24, Digital_clock, 1
instance = comp, \TIME|Add7~26 , TIME|Add7~26, Digital_clock, 1
instance = comp, \TIME|Add7~28 , TIME|Add7~28, Digital_clock, 1
instance = comp, \TIME|Add7~30 , TIME|Add7~30, Digital_clock, 1
instance = comp, \TIME|Add7~32 , TIME|Add7~32, Digital_clock, 1
instance = comp, \TIME|Add7~34 , TIME|Add7~34, Digital_clock, 1
instance = comp, \TIME|Add7~36 , TIME|Add7~36, Digital_clock, 1
instance = comp, \TIME|Add7~38 , TIME|Add7~38, Digital_clock, 1
instance = comp, \TIME|Add7~40 , TIME|Add7~40, Digital_clock, 1
instance = comp, \TIME|Add8~16 , TIME|Add8~16, Digital_clock, 1
instance = comp, \TIME|Add8~18 , TIME|Add8~18, Digital_clock, 1
instance = comp, \TIME|Add8~20 , TIME|Add8~20, Digital_clock, 1
instance = comp, \TIME|Add8~22 , TIME|Add8~22, Digital_clock, 1
instance = comp, \TIME|Add8~24 , TIME|Add8~24, Digital_clock, 1
instance = comp, \TIME|Add8~26 , TIME|Add8~26, Digital_clock, 1
instance = comp, \TIME|Add8~28 , TIME|Add8~28, Digital_clock, 1
instance = comp, \TIME|Add8~30 , TIME|Add8~30, Digital_clock, 1
instance = comp, \TIME|Add8~32 , TIME|Add8~32, Digital_clock, 1
instance = comp, \TIME|Add8~34 , TIME|Add8~34, Digital_clock, 1
instance = comp, \TIME|Add8~36 , TIME|Add8~36, Digital_clock, 1
instance = comp, \TIME|Add8~38 , TIME|Add8~38, Digital_clock, 1
instance = comp, \TIME|Add8~40 , TIME|Add8~40, Digital_clock, 1
instance = comp, \TIME|Mult1|auto_generated|mac_mult3 , TIME|Mult1|auto_generated|mac_mult3, Digital_clock, 1
instance = comp, \TIME|Mult1|auto_generated|mac_out4 , TIME|Mult1|auto_generated|mac_out4, Digital_clock, 1
instance = comp, \TIME|Mult1|auto_generated|op_1~0 , TIME|Mult1|auto_generated|op_1~0, Digital_clock, 1
instance = comp, \TIME|Mult1|auto_generated|op_1~2 , TIME|Mult1|auto_generated|op_1~2, Digital_clock, 1
instance = comp, \TIME|Mult1|auto_generated|op_1~4 , TIME|Mult1|auto_generated|op_1~4, Digital_clock, 1
instance = comp, \TIME|Add2~16 , TIME|Add2~16, Digital_clock, 1
instance = comp, \TIME|Add2~18 , TIME|Add2~18, Digital_clock, 1
instance = comp, \TIME|Add2~20 , TIME|Add2~20, Digital_clock, 1
instance = comp, \TIME|Add2~22 , TIME|Add2~22, Digital_clock, 1
instance = comp, \TIME|Add2~24 , TIME|Add2~24, Digital_clock, 1
instance = comp, \TIME|Add2~26 , TIME|Add2~26, Digital_clock, 1
instance = comp, \TIME|Add2~28 , TIME|Add2~28, Digital_clock, 1
instance = comp, \TIME|Add2~30 , TIME|Add2~30, Digital_clock, 1
instance = comp, \TIME|Add2~32 , TIME|Add2~32, Digital_clock, 1
instance = comp, \TIME|Add2~34 , TIME|Add2~34, Digital_clock, 1
instance = comp, \TIME|Add2~36 , TIME|Add2~36, Digital_clock, 1
instance = comp, \TIME|Add2~38 , TIME|Add2~38, Digital_clock, 1
instance = comp, \TIME|Add2~40 , TIME|Add2~40, Digital_clock, 1
instance = comp, \TIME|Add10~16 , TIME|Add10~16, Digital_clock, 1
instance = comp, \TIME|Add4~16 , TIME|Add4~16, Digital_clock, 1
instance = comp, \TIME|Add4~18 , TIME|Add4~18, Digital_clock, 1
instance = comp, \TIME|Add4~20 , TIME|Add4~20, Digital_clock, 1
instance = comp, \TIME|Add4~22 , TIME|Add4~22, Digital_clock, 1
instance = comp, \TIME|Add4~24 , TIME|Add4~24, Digital_clock, 1
instance = comp, \TIME|Add4~26 , TIME|Add4~26, Digital_clock, 1
instance = comp, \TIME|Add4~28 , TIME|Add4~28, Digital_clock, 1
instance = comp, \TIME|Add4~30 , TIME|Add4~30, Digital_clock, 1
instance = comp, \TIME|Add4~32 , TIME|Add4~32, Digital_clock, 1
instance = comp, \TIME|Add4~34 , TIME|Add4~34, Digital_clock, 1
instance = comp, \TIME|Add4~36 , TIME|Add4~36, Digital_clock, 1
instance = comp, \TIME|Add4~38 , TIME|Add4~38, Digital_clock, 1
instance = comp, \TIME|Add4~40 , TIME|Add4~40, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_2~0 , TIME|Mod2|auto_generated|divider|divider|op_2~0, Digital_clock, 1
instance = comp, \TIME|Add7~42 , TIME|Add7~42, Digital_clock, 1
instance = comp, \TIME|Add7~44 , TIME|Add7~44, Digital_clock, 1
instance = comp, \TIME|Add7~46 , TIME|Add7~46, Digital_clock, 1
instance = comp, \TIME|Add7~48 , TIME|Add7~48, Digital_clock, 1
instance = comp, \TIME|Add8~42 , TIME|Add8~42, Digital_clock, 1
instance = comp, \TIME|Add8~44 , TIME|Add8~44, Digital_clock, 1
instance = comp, \TIME|Add8~46 , TIME|Add8~46, Digital_clock, 1
instance = comp, \TIME|Add8~48 , TIME|Add8~48, Digital_clock, 1
instance = comp, \TIME|Mult1|auto_generated|op_1~6 , TIME|Mult1|auto_generated|op_1~6, Digital_clock, 1
instance = comp, \TIME|Mult1|auto_generated|op_1~8 , TIME|Mult1|auto_generated|op_1~8, Digital_clock, 1
instance = comp, \TIME|Mult1|auto_generated|op_1~10 , TIME|Mult1|auto_generated|op_1~10, Digital_clock, 1
instance = comp, \TIME|Mult1|auto_generated|op_1~12 , TIME|Mult1|auto_generated|op_1~12, Digital_clock, 1
instance = comp, \TIME|Add2~42 , TIME|Add2~42, Digital_clock, 1
instance = comp, \TIME|Add2~44 , TIME|Add2~44, Digital_clock, 1
instance = comp, \TIME|Add2~46 , TIME|Add2~46, Digital_clock, 1
instance = comp, \TIME|Add2~48 , TIME|Add2~48, Digital_clock, 1
instance = comp, \TIME|Add4~42 , TIME|Add4~42, Digital_clock, 1
instance = comp, \TIME|Add4~44 , TIME|Add4~44, Digital_clock, 1
instance = comp, \TIME|Add4~46 , TIME|Add4~46, Digital_clock, 1
instance = comp, \TIME|Add4~48 , TIME|Add4~48, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_28~0 , TIME|Mod2|auto_generated|divider|divider|op_28~0, Digital_clock, 1
instance = comp, \TIME|Mult1|auto_generated|op_1~14 , TIME|Mult1|auto_generated|op_1~14, Digital_clock, 1
instance = comp, \TIME|Mult1|auto_generated|op_1~16 , TIME|Mult1|auto_generated|op_1~16, Digital_clock, 1
instance = comp, \TIME|Mult1|auto_generated|op_1~18 , TIME|Mult1|auto_generated|op_1~18, Digital_clock, 1
instance = comp, \TIME|Add7~50 , TIME|Add7~50, Digital_clock, 1
instance = comp, \TIME|Add7~52 , TIME|Add7~52, Digital_clock, 1
instance = comp, \TIME|Add7~54 , TIME|Add7~54, Digital_clock, 1
instance = comp, \TIME|Add8~50 , TIME|Add8~50, Digital_clock, 1
instance = comp, \TIME|Add8~52 , TIME|Add8~52, Digital_clock, 1
instance = comp, \TIME|Add8~54 , TIME|Add8~54, Digital_clock, 1
instance = comp, \TIME|Add2~50 , TIME|Add2~50, Digital_clock, 1
instance = comp, \TIME|Add2~52 , TIME|Add2~52, Digital_clock, 1
instance = comp, \TIME|Add2~54 , TIME|Add2~54, Digital_clock, 1
instance = comp, \TIME|Add4~50 , TIME|Add4~50, Digital_clock, 1
instance = comp, \TIME|Add4~52 , TIME|Add4~52, Digital_clock, 1
instance = comp, \TIME|Add4~54 , TIME|Add4~54, Digital_clock, 1
instance = comp, \TIME|Mult1|auto_generated|op_1~20 , TIME|Mult1|auto_generated|op_1~20, Digital_clock, 1
instance = comp, \TIME|Mult1|auto_generated|op_1~22 , TIME|Mult1|auto_generated|op_1~22, Digital_clock, 1
instance = comp, \TIME|Mult1|auto_generated|op_1~24 , TIME|Mult1|auto_generated|op_1~24, Digital_clock, 1
instance = comp, \TIME|Mult1|auto_generated|op_1~26 , TIME|Mult1|auto_generated|op_1~26, Digital_clock, 1
instance = comp, \TIME|Add7~56 , TIME|Add7~56, Digital_clock, 1
instance = comp, \TIME|Add7~58 , TIME|Add7~58, Digital_clock, 1
instance = comp, \TIME|Add7~60 , TIME|Add7~60, Digital_clock, 1
instance = comp, \TIME|Add7~62 , TIME|Add7~62, Digital_clock, 1
instance = comp, \TIME|Add8~56 , TIME|Add8~56, Digital_clock, 1
instance = comp, \TIME|Add8~58 , TIME|Add8~58, Digital_clock, 1
instance = comp, \TIME|Add8~60 , TIME|Add8~60, Digital_clock, 1
instance = comp, \TIME|Add8~62 , TIME|Add8~62, Digital_clock, 1
instance = comp, \TIME|Add2~56 , TIME|Add2~56, Digital_clock, 1
instance = comp, \TIME|Add2~58 , TIME|Add2~58, Digital_clock, 1
instance = comp, \TIME|Add2~60 , TIME|Add2~60, Digital_clock, 1
instance = comp, \TIME|Add2~62 , TIME|Add2~62, Digital_clock, 1
instance = comp, \TIME|Add4~56 , TIME|Add4~56, Digital_clock, 1
instance = comp, \TIME|Add4~58 , TIME|Add4~58, Digital_clock, 1
instance = comp, \TIME|Add4~60 , TIME|Add4~60, Digital_clock, 1
instance = comp, \TIME|Add4~62 , TIME|Add4~62, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_11~0 , TIME|Mod2|auto_generated|divider|divider|op_11~0, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_11~2 , TIME|Mod2|auto_generated|divider|divider|op_11~2, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_11~4 , TIME|Mod2|auto_generated|divider|divider|op_11~4, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_11~6 , TIME|Mod2|auto_generated|divider|divider|op_11~6, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[10]~63 , TIME|Mod2|auto_generated|divider|divider|StageOut[10]~63, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[10]~62 , TIME|Mod2|auto_generated|divider|divider|StageOut[10]~62, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[9]~64 , TIME|Mod2|auto_generated|divider|divider|StageOut[9]~64, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[9]~65 , TIME|Mod2|auto_generated|divider|divider|StageOut[9]~65, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[8]~67 , TIME|Mod2|auto_generated|divider|divider|StageOut[8]~67, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[8]~66 , TIME|Mod2|auto_generated|divider|divider|StageOut[8]~66, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_22~0 , TIME|Mod2|auto_generated|divider|divider|op_22~0, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_22~2 , TIME|Mod2|auto_generated|divider|divider|op_22~2, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_22~4 , TIME|Mod2|auto_generated|divider|divider|op_22~4, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_22~7 , TIME|Mod2|auto_generated|divider|divider|op_22~7, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_22~8 , TIME|Mod2|auto_generated|divider|divider|op_22~8, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[14]~235 , TIME|Mod2|auto_generated|divider|divider|StageOut[14]~235, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[14]~68 , TIME|Mod2|auto_generated|divider|divider|StageOut[14]~68, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[13]~69 , TIME|Mod2|auto_generated|divider|divider|StageOut[13]~69, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[13]~70 , TIME|Mod2|auto_generated|divider|divider|StageOut[13]~70, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[12]~72 , TIME|Mod2|auto_generated|divider|divider|StageOut[12]~72, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[12]~71 , TIME|Mod2|auto_generated|divider|divider|StageOut[12]~71, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_25~0 , TIME|Mod2|auto_generated|divider|divider|op_25~0, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_25~2 , TIME|Mod2|auto_generated|divider|divider|op_25~2, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_25~4 , TIME|Mod2|auto_generated|divider|divider|op_25~4, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_25~7 , TIME|Mod2|auto_generated|divider|divider|op_25~7, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_25~8 , TIME|Mod2|auto_generated|divider|divider|op_25~8, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[18]~73 , TIME|Mod2|auto_generated|divider|divider|StageOut[18]~73, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[18]~208 , TIME|Mod2|auto_generated|divider|divider|StageOut[18]~208, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[17]~75 , TIME|Mod2|auto_generated|divider|divider|StageOut[17]~75, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[17]~74 , TIME|Mod2|auto_generated|divider|divider|StageOut[17]~74, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[16]~77 , TIME|Mod2|auto_generated|divider|divider|StageOut[16]~77, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[16]~76 , TIME|Mod2|auto_generated|divider|divider|StageOut[16]~76, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_26~0 , TIME|Mod2|auto_generated|divider|divider|op_26~0, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_26~2 , TIME|Mod2|auto_generated|divider|divider|op_26~2, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_26~4 , TIME|Mod2|auto_generated|divider|divider|op_26~4, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_26~7 , TIME|Mod2|auto_generated|divider|divider|op_26~7, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_26~8 , TIME|Mod2|auto_generated|divider|divider|op_26~8, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[21]~79 , TIME|Mod2|auto_generated|divider|divider|StageOut[21]~79, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[21]~80 , TIME|Mod2|auto_generated|divider|divider|StageOut[21]~80, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[20]~81 , TIME|Mod2|auto_generated|divider|divider|StageOut[20]~81, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[20]~82 , TIME|Mod2|auto_generated|divider|divider|StageOut[20]~82, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_27~0 , TIME|Mod2|auto_generated|divider|divider|op_27~0, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_27~2 , TIME|Mod2|auto_generated|divider|divider|op_27~2, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_27~4 , TIME|Mod2|auto_generated|divider|divider|op_27~4, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[22]~209 , TIME|Mod2|auto_generated|divider|divider|StageOut[22]~209, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[22]~78 , TIME|Mod2|auto_generated|divider|divider|StageOut[22]~78, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_27~7 , TIME|Mod2|auto_generated|divider|divider|op_27~7, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_27~8 , TIME|Mod2|auto_generated|divider|divider|op_27~8, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[26]~83 , TIME|Mod2|auto_generated|divider|divider|StageOut[26]~83, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[26]~210 , TIME|Mod2|auto_generated|divider|divider|StageOut[26]~210, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[25]~84 , TIME|Mod2|auto_generated|divider|divider|StageOut[25]~84, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[25]~85 , TIME|Mod2|auto_generated|divider|divider|StageOut[25]~85, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[24]~86 , TIME|Mod2|auto_generated|divider|divider|StageOut[24]~86, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[24]~87 , TIME|Mod2|auto_generated|divider|divider|StageOut[24]~87, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_28~2 , TIME|Mod2|auto_generated|divider|divider|op_28~2, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_28~4 , TIME|Mod2|auto_generated|divider|divider|op_28~4, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_28~7 , TIME|Mod2|auto_generated|divider|divider|op_28~7, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_28~8 , TIME|Mod2|auto_generated|divider|divider|op_28~8, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[30]~211 , TIME|Mod2|auto_generated|divider|divider|StageOut[30]~211, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[30]~88 , TIME|Mod2|auto_generated|divider|divider|StageOut[30]~88, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[29]~90 , TIME|Mod2|auto_generated|divider|divider|StageOut[29]~90, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[29]~89 , TIME|Mod2|auto_generated|divider|divider|StageOut[29]~89, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[28]~92 , TIME|Mod2|auto_generated|divider|divider|StageOut[28]~92, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[28]~91 , TIME|Mod2|auto_generated|divider|divider|StageOut[28]~91, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_29~0 , TIME|Mod2|auto_generated|divider|divider|op_29~0, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_29~2 , TIME|Mod2|auto_generated|divider|divider|op_29~2, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_29~4 , TIME|Mod2|auto_generated|divider|divider|op_29~4, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_29~7 , TIME|Mod2|auto_generated|divider|divider|op_29~7, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_29~8 , TIME|Mod2|auto_generated|divider|divider|op_29~8, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[33]~94 , TIME|Mod2|auto_generated|divider|divider|StageOut[33]~94, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[33]~95 , TIME|Mod2|auto_generated|divider|divider|StageOut[33]~95, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[32]~96 , TIME|Mod2|auto_generated|divider|divider|StageOut[32]~96, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[32]~97 , TIME|Mod2|auto_generated|divider|divider|StageOut[32]~97, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_30~0 , TIME|Mod2|auto_generated|divider|divider|op_30~0, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_30~2 , TIME|Mod2|auto_generated|divider|divider|op_30~2, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_30~4 , TIME|Mod2|auto_generated|divider|divider|op_30~4, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[34]~93 , TIME|Mod2|auto_generated|divider|divider|StageOut[34]~93, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[34]~212 , TIME|Mod2|auto_generated|divider|divider|StageOut[34]~212, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_30~7 , TIME|Mod2|auto_generated|divider|divider|op_30~7, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_30~8 , TIME|Mod2|auto_generated|divider|divider|op_30~8, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[38]~98 , TIME|Mod2|auto_generated|divider|divider|StageOut[38]~98, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[38]~213 , TIME|Mod2|auto_generated|divider|divider|StageOut[38]~213, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[37]~99 , TIME|Mod2|auto_generated|divider|divider|StageOut[37]~99, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[37]~100 , TIME|Mod2|auto_generated|divider|divider|StageOut[37]~100, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[36]~102 , TIME|Mod2|auto_generated|divider|divider|StageOut[36]~102, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[36]~101 , TIME|Mod2|auto_generated|divider|divider|StageOut[36]~101, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_1~0 , TIME|Mod2|auto_generated|divider|divider|op_1~0, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_1~2 , TIME|Mod2|auto_generated|divider|divider|op_1~2, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_1~4 , TIME|Mod2|auto_generated|divider|divider|op_1~4, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_1~7 , TIME|Mod2|auto_generated|divider|divider|op_1~7, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_1~8 , TIME|Mod2|auto_generated|divider|divider|op_1~8, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[42]~103 , TIME|Mod2|auto_generated|divider|divider|StageOut[42]~103, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[42]~214 , TIME|Mod2|auto_generated|divider|divider|StageOut[42]~214, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[41]~104 , TIME|Mod2|auto_generated|divider|divider|StageOut[41]~104, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[41]~105 , TIME|Mod2|auto_generated|divider|divider|StageOut[41]~105, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[40]~106 , TIME|Mod2|auto_generated|divider|divider|StageOut[40]~106, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[40]~107 , TIME|Mod2|auto_generated|divider|divider|StageOut[40]~107, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_2~2 , TIME|Mod2|auto_generated|divider|divider|op_2~2, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_2~4 , TIME|Mod2|auto_generated|divider|divider|op_2~4, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_2~7 , TIME|Mod2|auto_generated|divider|divider|op_2~7, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_2~8 , TIME|Mod2|auto_generated|divider|divider|op_2~8, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[46]~215 , TIME|Mod2|auto_generated|divider|divider|StageOut[46]~215, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[46]~108 , TIME|Mod2|auto_generated|divider|divider|StageOut[46]~108, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[45]~109 , TIME|Mod2|auto_generated|divider|divider|StageOut[45]~109, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[45]~110 , TIME|Mod2|auto_generated|divider|divider|StageOut[45]~110, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[44]~112 , TIME|Mod2|auto_generated|divider|divider|StageOut[44]~112, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[44]~111 , TIME|Mod2|auto_generated|divider|divider|StageOut[44]~111, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_3~0 , TIME|Mod2|auto_generated|divider|divider|op_3~0, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_3~2 , TIME|Mod2|auto_generated|divider|divider|op_3~2, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_3~4 , TIME|Mod2|auto_generated|divider|divider|op_3~4, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_3~7 , TIME|Mod2|auto_generated|divider|divider|op_3~7, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_3~8 , TIME|Mod2|auto_generated|divider|divider|op_3~8, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[49]~114 , TIME|Mod2|auto_generated|divider|divider|StageOut[49]~114, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[49]~115 , TIME|Mod2|auto_generated|divider|divider|StageOut[49]~115, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[48]~117 , TIME|Mod2|auto_generated|divider|divider|StageOut[48]~117, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[48]~116 , TIME|Mod2|auto_generated|divider|divider|StageOut[48]~116, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_4~0 , TIME|Mod2|auto_generated|divider|divider|op_4~0, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_4~2 , TIME|Mod2|auto_generated|divider|divider|op_4~2, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_4~4 , TIME|Mod2|auto_generated|divider|divider|op_4~4, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[50]~113 , TIME|Mod2|auto_generated|divider|divider|StageOut[50]~113, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[50]~216 , TIME|Mod2|auto_generated|divider|divider|StageOut[50]~216, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_4~7 , TIME|Mod2|auto_generated|divider|divider|op_4~7, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_4~8 , TIME|Mod2|auto_generated|divider|divider|op_4~8, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[54]~118 , TIME|Mod2|auto_generated|divider|divider|StageOut[54]~118, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[54]~217 , TIME|Mod2|auto_generated|divider|divider|StageOut[54]~217, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[53]~119 , TIME|Mod2|auto_generated|divider|divider|StageOut[53]~119, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[53]~120 , TIME|Mod2|auto_generated|divider|divider|StageOut[53]~120, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[52]~122 , TIME|Mod2|auto_generated|divider|divider|StageOut[52]~122, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[52]~121 , TIME|Mod2|auto_generated|divider|divider|StageOut[52]~121, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_5~0 , TIME|Mod2|auto_generated|divider|divider|op_5~0, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_5~2 , TIME|Mod2|auto_generated|divider|divider|op_5~2, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_5~4 , TIME|Mod2|auto_generated|divider|divider|op_5~4, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_5~7 , TIME|Mod2|auto_generated|divider|divider|op_5~7, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_5~8 , TIME|Mod2|auto_generated|divider|divider|op_5~8, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[56]~126 , TIME|Mod2|auto_generated|divider|divider|StageOut[56]~126, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[56]~127 , TIME|Mod2|auto_generated|divider|divider|StageOut[56]~127, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_6~0 , TIME|Mod2|auto_generated|divider|divider|op_6~0, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_6~2 , TIME|Mod2|auto_generated|divider|divider|op_6~2, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[58]~218 , TIME|Mod2|auto_generated|divider|divider|StageOut[58]~218, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[58]~123 , TIME|Mod2|auto_generated|divider|divider|StageOut[58]~123, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[57]~124 , TIME|Mod2|auto_generated|divider|divider|StageOut[57]~124, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[57]~125 , TIME|Mod2|auto_generated|divider|divider|StageOut[57]~125, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_6~4 , TIME|Mod2|auto_generated|divider|divider|op_6~4, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_6~7 , TIME|Mod2|auto_generated|divider|divider|op_6~7, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_6~8 , TIME|Mod2|auto_generated|divider|divider|op_6~8, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[61]~129 , TIME|Mod2|auto_generated|divider|divider|StageOut[61]~129, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[62]~219 , TIME|Mod2|auto_generated|divider|divider|StageOut[62]~219, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[62]~128 , TIME|Mod2|auto_generated|divider|divider|StageOut[62]~128, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[61]~130 , TIME|Mod2|auto_generated|divider|divider|StageOut[61]~130, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[60]~131 , TIME|Mod2|auto_generated|divider|divider|StageOut[60]~131, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[60]~132 , TIME|Mod2|auto_generated|divider|divider|StageOut[60]~132, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_7~0 , TIME|Mod2|auto_generated|divider|divider|op_7~0, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_7~2 , TIME|Mod2|auto_generated|divider|divider|op_7~2, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_7~4 , TIME|Mod2|auto_generated|divider|divider|op_7~4, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_7~7 , TIME|Mod2|auto_generated|divider|divider|op_7~7, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_7~8 , TIME|Mod2|auto_generated|divider|divider|op_7~8, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[66]~220 , TIME|Mod2|auto_generated|divider|divider|StageOut[66]~220, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[66]~133 , TIME|Mod2|auto_generated|divider|divider|StageOut[66]~133, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[65]~135 , TIME|Mod2|auto_generated|divider|divider|StageOut[65]~135, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[65]~134 , TIME|Mod2|auto_generated|divider|divider|StageOut[65]~134, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[64]~137 , TIME|Mod2|auto_generated|divider|divider|StageOut[64]~137, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[64]~136 , TIME|Mod2|auto_generated|divider|divider|StageOut[64]~136, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_8~0 , TIME|Mod2|auto_generated|divider|divider|op_8~0, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_8~2 , TIME|Mod2|auto_generated|divider|divider|op_8~2, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_8~4 , TIME|Mod2|auto_generated|divider|divider|op_8~4, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_8~7 , TIME|Mod2|auto_generated|divider|divider|op_8~7, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_8~8 , TIME|Mod2|auto_generated|divider|divider|op_8~8, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[68]~142 , TIME|Mod2|auto_generated|divider|divider|StageOut[68]~142, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[68]~141 , TIME|Mod2|auto_generated|divider|divider|StageOut[68]~141, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_9~0 , TIME|Mod2|auto_generated|divider|divider|op_9~0, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_9~2 , TIME|Mod2|auto_generated|divider|divider|op_9~2, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[70]~221 , TIME|Mod2|auto_generated|divider|divider|StageOut[70]~221, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[70]~138 , TIME|Mod2|auto_generated|divider|divider|StageOut[70]~138, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[69]~140 , TIME|Mod2|auto_generated|divider|divider|StageOut[69]~140, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[69]~139 , TIME|Mod2|auto_generated|divider|divider|StageOut[69]~139, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_9~4 , TIME|Mod2|auto_generated|divider|divider|op_9~4, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_9~7 , TIME|Mod2|auto_generated|divider|divider|op_9~7, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_9~8 , TIME|Mod2|auto_generated|divider|divider|op_9~8, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[73]~145 , TIME|Mod2|auto_generated|divider|divider|StageOut[73]~145, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[73]~144 , TIME|Mod2|auto_generated|divider|divider|StageOut[73]~144, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[72]~146 , TIME|Mod2|auto_generated|divider|divider|StageOut[72]~146, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[72]~147 , TIME|Mod2|auto_generated|divider|divider|StageOut[72]~147, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_10~0 , TIME|Mod2|auto_generated|divider|divider|op_10~0, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_10~2 , TIME|Mod2|auto_generated|divider|divider|op_10~2, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_10~4 , TIME|Mod2|auto_generated|divider|divider|op_10~4, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[74]~222 , TIME|Mod2|auto_generated|divider|divider|StageOut[74]~222, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[74]~143 , TIME|Mod2|auto_generated|divider|divider|StageOut[74]~143, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_10~7 , TIME|Mod2|auto_generated|divider|divider|op_10~7, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_10~8 , TIME|Mod2|auto_generated|divider|divider|op_10~8, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[78]~148 , TIME|Mod2|auto_generated|divider|divider|StageOut[78]~148, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[78]~223 , TIME|Mod2|auto_generated|divider|divider|StageOut[78]~223, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[77]~150 , TIME|Mod2|auto_generated|divider|divider|StageOut[77]~150, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[77]~149 , TIME|Mod2|auto_generated|divider|divider|StageOut[77]~149, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[76]~152 , TIME|Mod2|auto_generated|divider|divider|StageOut[76]~152, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[76]~151 , TIME|Mod2|auto_generated|divider|divider|StageOut[76]~151, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_12~0 , TIME|Mod2|auto_generated|divider|divider|op_12~0, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_12~2 , TIME|Mod2|auto_generated|divider|divider|op_12~2, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_12~4 , TIME|Mod2|auto_generated|divider|divider|op_12~4, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_12~7 , TIME|Mod2|auto_generated|divider|divider|op_12~7, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_12~8 , TIME|Mod2|auto_generated|divider|divider|op_12~8, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[81]~154 , TIME|Mod2|auto_generated|divider|divider|StageOut[81]~154, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[82]~224 , TIME|Mod2|auto_generated|divider|divider|StageOut[82]~224, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[82]~153 , TIME|Mod2|auto_generated|divider|divider|StageOut[82]~153, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[81]~155 , TIME|Mod2|auto_generated|divider|divider|StageOut[81]~155, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[80]~156 , TIME|Mod2|auto_generated|divider|divider|StageOut[80]~156, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[80]~157 , TIME|Mod2|auto_generated|divider|divider|StageOut[80]~157, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_13~0 , TIME|Mod2|auto_generated|divider|divider|op_13~0, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_13~2 , TIME|Mod2|auto_generated|divider|divider|op_13~2, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_13~4 , TIME|Mod2|auto_generated|divider|divider|op_13~4, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_13~7 , TIME|Mod2|auto_generated|divider|divider|op_13~7, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_13~8 , TIME|Mod2|auto_generated|divider|divider|op_13~8, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[86]~225 , TIME|Mod2|auto_generated|divider|divider|StageOut[86]~225, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[86]~158 , TIME|Mod2|auto_generated|divider|divider|StageOut[86]~158, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[85]~160 , TIME|Mod2|auto_generated|divider|divider|StageOut[85]~160, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[85]~159 , TIME|Mod2|auto_generated|divider|divider|StageOut[85]~159, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[84]~162 , TIME|Mod2|auto_generated|divider|divider|StageOut[84]~162, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[84]~161 , TIME|Mod2|auto_generated|divider|divider|StageOut[84]~161, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_14~0 , TIME|Mod2|auto_generated|divider|divider|op_14~0, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_14~2 , TIME|Mod2|auto_generated|divider|divider|op_14~2, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_14~4 , TIME|Mod2|auto_generated|divider|divider|op_14~4, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_14~7 , TIME|Mod2|auto_generated|divider|divider|op_14~7, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_14~8 , TIME|Mod2|auto_generated|divider|divider|op_14~8, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[88]~167 , TIME|Mod2|auto_generated|divider|divider|StageOut[88]~167, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[88]~166 , TIME|Mod2|auto_generated|divider|divider|StageOut[88]~166, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_15~0 , TIME|Mod2|auto_generated|divider|divider|op_15~0, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_15~2 , TIME|Mod2|auto_generated|divider|divider|op_15~2, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[90]~163 , TIME|Mod2|auto_generated|divider|divider|StageOut[90]~163, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[90]~226 , TIME|Mod2|auto_generated|divider|divider|StageOut[90]~226, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[89]~164 , TIME|Mod2|auto_generated|divider|divider|StageOut[89]~164, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[89]~165 , TIME|Mod2|auto_generated|divider|divider|StageOut[89]~165, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_15~4 , TIME|Mod2|auto_generated|divider|divider|op_15~4, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_15~7 , TIME|Mod2|auto_generated|divider|divider|op_15~7, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_15~8 , TIME|Mod2|auto_generated|divider|divider|op_15~8, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[94]~168 , TIME|Mod2|auto_generated|divider|divider|StageOut[94]~168, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[94]~227 , TIME|Mod2|auto_generated|divider|divider|StageOut[94]~227, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[93]~169 , TIME|Mod2|auto_generated|divider|divider|StageOut[93]~169, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[93]~170 , TIME|Mod2|auto_generated|divider|divider|StageOut[93]~170, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[92]~171 , TIME|Mod2|auto_generated|divider|divider|StageOut[92]~171, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[92]~172 , TIME|Mod2|auto_generated|divider|divider|StageOut[92]~172, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_16~2 , TIME|Mod2|auto_generated|divider|divider|op_16~2, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_16~4 , TIME|Mod2|auto_generated|divider|divider|op_16~4, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_16~7 , TIME|Mod2|auto_generated|divider|divider|op_16~7, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_16~8 , TIME|Mod2|auto_generated|divider|divider|op_16~8, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[98]~228 , TIME|Mod2|auto_generated|divider|divider|StageOut[98]~228, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[98]~173 , TIME|Mod2|auto_generated|divider|divider|StageOut[98]~173, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[97]~175 , TIME|Mod2|auto_generated|divider|divider|StageOut[97]~175, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[97]~174 , TIME|Mod2|auto_generated|divider|divider|StageOut[97]~174, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[96]~177 , TIME|Mod2|auto_generated|divider|divider|StageOut[96]~177, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[96]~176 , TIME|Mod2|auto_generated|divider|divider|StageOut[96]~176, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_17~0 , TIME|Mod2|auto_generated|divider|divider|op_17~0, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_17~2 , TIME|Mod2|auto_generated|divider|divider|op_17~2, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_17~4 , TIME|Mod2|auto_generated|divider|divider|op_17~4, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_17~7 , TIME|Mod2|auto_generated|divider|divider|op_17~7, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_17~8 , TIME|Mod2|auto_generated|divider|divider|op_17~8, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[101]~179 , TIME|Mod2|auto_generated|divider|divider|StageOut[101]~179, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[101]~180 , TIME|Mod2|auto_generated|divider|divider|StageOut[101]~180, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[100]~182 , TIME|Mod2|auto_generated|divider|divider|StageOut[100]~182, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[100]~181 , TIME|Mod2|auto_generated|divider|divider|StageOut[100]~181, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_18~0 , TIME|Mod2|auto_generated|divider|divider|op_18~0, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_18~2 , TIME|Mod2|auto_generated|divider|divider|op_18~2, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_18~4 , TIME|Mod2|auto_generated|divider|divider|op_18~4, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[102]~229 , TIME|Mod2|auto_generated|divider|divider|StageOut[102]~229, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[102]~178 , TIME|Mod2|auto_generated|divider|divider|StageOut[102]~178, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_18~7 , TIME|Mod2|auto_generated|divider|divider|op_18~7, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_18~8 , TIME|Mod2|auto_generated|divider|divider|op_18~8, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[106]~183 , TIME|Mod2|auto_generated|divider|divider|StageOut[106]~183, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[106]~230 , TIME|Mod2|auto_generated|divider|divider|StageOut[106]~230, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[105]~185 , TIME|Mod2|auto_generated|divider|divider|StageOut[105]~185, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[105]~184 , TIME|Mod2|auto_generated|divider|divider|StageOut[105]~184, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[104]~186 , TIME|Mod2|auto_generated|divider|divider|StageOut[104]~186, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[104]~187 , TIME|Mod2|auto_generated|divider|divider|StageOut[104]~187, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_19~0 , TIME|Mod2|auto_generated|divider|divider|op_19~0, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_19~2 , TIME|Mod2|auto_generated|divider|divider|op_19~2, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_19~4 , TIME|Mod2|auto_generated|divider|divider|op_19~4, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_19~7 , TIME|Mod2|auto_generated|divider|divider|op_19~7, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_19~8 , TIME|Mod2|auto_generated|divider|divider|op_19~8, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[109]~190 , TIME|Mod2|auto_generated|divider|divider|StageOut[109]~190, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[109]~189 , TIME|Mod2|auto_generated|divider|divider|StageOut[109]~189, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[108]~192 , TIME|Mod2|auto_generated|divider|divider|StageOut[108]~192, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[108]~191 , TIME|Mod2|auto_generated|divider|divider|StageOut[108]~191, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_20~0 , TIME|Mod2|auto_generated|divider|divider|op_20~0, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_20~2 , TIME|Mod2|auto_generated|divider|divider|op_20~2, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_20~4 , TIME|Mod2|auto_generated|divider|divider|op_20~4, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[110]~188 , TIME|Mod2|auto_generated|divider|divider|StageOut[110]~188, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[110]~231 , TIME|Mod2|auto_generated|divider|divider|StageOut[110]~231, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_20~7 , TIME|Mod2|auto_generated|divider|divider|op_20~7, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_20~8 , TIME|Mod2|auto_generated|divider|divider|op_20~8, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[114]~193 , TIME|Mod2|auto_generated|divider|divider|StageOut[114]~193, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[114]~232 , TIME|Mod2|auto_generated|divider|divider|StageOut[114]~232, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[113]~195 , TIME|Mod2|auto_generated|divider|divider|StageOut[113]~195, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[113]~194 , TIME|Mod2|auto_generated|divider|divider|StageOut[113]~194, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[112]~196 , TIME|Mod2|auto_generated|divider|divider|StageOut[112]~196, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[112]~197 , TIME|Mod2|auto_generated|divider|divider|StageOut[112]~197, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_21~0 , TIME|Mod2|auto_generated|divider|divider|op_21~0, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_21~2 , TIME|Mod2|auto_generated|divider|divider|op_21~2, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_21~4 , TIME|Mod2|auto_generated|divider|divider|op_21~4, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_21~7 , TIME|Mod2|auto_generated|divider|divider|op_21~7, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_21~8 , TIME|Mod2|auto_generated|divider|divider|op_21~8, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[118]~198 , TIME|Mod2|auto_generated|divider|divider|StageOut[118]~198, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[118]~233 , TIME|Mod2|auto_generated|divider|divider|StageOut[118]~233, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[117]~200 , TIME|Mod2|auto_generated|divider|divider|StageOut[117]~200, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[117]~199 , TIME|Mod2|auto_generated|divider|divider|StageOut[117]~199, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[116]~202 , TIME|Mod2|auto_generated|divider|divider|StageOut[116]~202, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[116]~201 , TIME|Mod2|auto_generated|divider|divider|StageOut[116]~201, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_23~2 , TIME|Mod2|auto_generated|divider|divider|op_23~2, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_23~4 , TIME|Mod2|auto_generated|divider|divider|op_23~4, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_23~7 , TIME|Mod2|auto_generated|divider|divider|op_23~7, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_23~8 , TIME|Mod2|auto_generated|divider|divider|op_23~8, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[120]~206 , TIME|Mod2|auto_generated|divider|divider|StageOut[120]~206, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[120]~205 , TIME|Mod2|auto_generated|divider|divider|StageOut[120]~205, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_24~0 , TIME|Mod2|auto_generated|divider|divider|op_24~0, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_24~2 , TIME|Mod2|auto_generated|divider|divider|op_24~2, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[122]~234 , TIME|Mod2|auto_generated|divider|divider|StageOut[122]~234, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[122]~207 , TIME|Mod2|auto_generated|divider|divider|StageOut[122]~207, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[121]~203 , TIME|Mod2|auto_generated|divider|divider|StageOut[121]~203, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|StageOut[121]~204 , TIME|Mod2|auto_generated|divider|divider|StageOut[121]~204, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_24~4 , TIME|Mod2|auto_generated|divider|divider|op_24~4, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_24~7 , TIME|Mod2|auto_generated|divider|divider|op_24~7, Digital_clock, 1
instance = comp, \TIME|Mod2|auto_generated|divider|divider|op_24~8 , TIME|Mod2|auto_generated|divider|divider|op_24~8, Digital_clock, 1
instance = comp, \TIME|week[1]~3 , TIME|week[1]~3, Digital_clock, 1
instance = comp, \TIME|Add9~0 , TIME|Add9~0, Digital_clock, 1
instance = comp, \TIME|Add9~2 , TIME|Add9~2, Digital_clock, 1
instance = comp, \TIME|Add11~0 , TIME|Add11~0, Digital_clock, 1
instance = comp, \TIME|Add11~2 , TIME|Add11~2, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_23~0 , TIME|Mod3|auto_generated|divider|divider|op_23~0, Digital_clock, 1
instance = comp, \TIME|Add9~4 , TIME|Add9~4, Digital_clock, 1
instance = comp, \TIME|Add9~6 , TIME|Add9~6, Digital_clock, 1
instance = comp, \TIME|Add9~8 , TIME|Add9~8, Digital_clock, 1
instance = comp, \TIME|Add11~4 , TIME|Add11~4, Digital_clock, 1
instance = comp, \TIME|Add11~6 , TIME|Add11~6, Digital_clock, 1
instance = comp, \TIME|Add11~8 , TIME|Add11~8, Digital_clock, 1
instance = comp, \TIME|Add9~10 , TIME|Add9~10, Digital_clock, 1
instance = comp, \TIME|Add9~12 , TIME|Add9~12, Digital_clock, 1
instance = comp, \TIME|Add9~14 , TIME|Add9~14, Digital_clock, 1
instance = comp, \TIME|Add11~10 , TIME|Add11~10, Digital_clock, 1
instance = comp, \TIME|Add11~12 , TIME|Add11~12, Digital_clock, 1
instance = comp, \TIME|Add11~14 , TIME|Add11~14, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_16~0 , TIME|Mod3|auto_generated|divider|divider|op_16~0, Digital_clock, 1
instance = comp, \TIME|Add9~16 , TIME|Add9~16, Digital_clock, 1
instance = comp, \TIME|Add9~18 , TIME|Add9~18, Digital_clock, 1
instance = comp, \TIME|Add9~20 , TIME|Add9~20, Digital_clock, 1
instance = comp, \TIME|Add11~16 , TIME|Add11~16, Digital_clock, 1
instance = comp, \TIME|Add11~18 , TIME|Add11~18, Digital_clock, 1
instance = comp, \TIME|Add11~20 , TIME|Add11~20, Digital_clock, 1
instance = comp, \TIME|Add9~22 , TIME|Add9~22, Digital_clock, 1
instance = comp, \TIME|Add9~24 , TIME|Add9~24, Digital_clock, 1
instance = comp, \TIME|Add9~26 , TIME|Add9~26, Digital_clock, 1
instance = comp, \TIME|Add11~22 , TIME|Add11~22, Digital_clock, 1
instance = comp, \TIME|Add11~24 , TIME|Add11~24, Digital_clock, 1
instance = comp, \TIME|Add11~26 , TIME|Add11~26, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_9~0 , TIME|Mod3|auto_generated|divider|divider|op_9~0, Digital_clock, 1
instance = comp, \TIME|Add9~28 , TIME|Add9~28, Digital_clock, 1
instance = comp, \TIME|Add9~30 , TIME|Add9~30, Digital_clock, 1
instance = comp, \TIME|Add9~32 , TIME|Add9~32, Digital_clock, 1
instance = comp, \TIME|Add11~28 , TIME|Add11~28, Digital_clock, 1
instance = comp, \TIME|Add11~30 , TIME|Add11~30, Digital_clock, 1
instance = comp, \TIME|Add11~32 , TIME|Add11~32, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_6~0 , TIME|Mod3|auto_generated|divider|divider|op_6~0, Digital_clock, 1
instance = comp, \TIME|Add9~34 , TIME|Add9~34, Digital_clock, 1
instance = comp, \TIME|Add9~36 , TIME|Add9~36, Digital_clock, 1
instance = comp, \TIME|Add9~38 , TIME|Add9~38, Digital_clock, 1
instance = comp, \TIME|Add11~34 , TIME|Add11~34, Digital_clock, 1
instance = comp, \TIME|Add11~36 , TIME|Add11~36, Digital_clock, 1
instance = comp, \TIME|Add11~38 , TIME|Add11~38, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_3~0 , TIME|Mod3|auto_generated|divider|divider|op_3~0, Digital_clock, 1
instance = comp, \TIME|Add9~40 , TIME|Add9~40, Digital_clock, 1
instance = comp, \TIME|Add9~42 , TIME|Add9~42, Digital_clock, 1
instance = comp, \TIME|Add9~44 , TIME|Add9~44, Digital_clock, 1
instance = comp, \TIME|Add9~46 , TIME|Add9~46, Digital_clock, 1
instance = comp, \TIME|Add9~48 , TIME|Add9~48, Digital_clock, 1
instance = comp, \TIME|Add11~40 , TIME|Add11~40, Digital_clock, 1
instance = comp, \TIME|Add11~42 , TIME|Add11~42, Digital_clock, 1
instance = comp, \TIME|Add11~44 , TIME|Add11~44, Digital_clock, 1
instance = comp, \TIME|Add11~46 , TIME|Add11~46, Digital_clock, 1
instance = comp, \TIME|Add11~48 , TIME|Add11~48, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_28~0 , TIME|Mod3|auto_generated|divider|divider|op_28~0, Digital_clock, 1
instance = comp, \TIME|Add9~50 , TIME|Add9~50, Digital_clock, 1
instance = comp, \TIME|Add9~52 , TIME|Add9~52, Digital_clock, 1
instance = comp, \TIME|Add9~54 , TIME|Add9~54, Digital_clock, 1
instance = comp, \TIME|Add9~56 , TIME|Add9~56, Digital_clock, 1
instance = comp, \TIME|Add11~50 , TIME|Add11~50, Digital_clock, 1
instance = comp, \TIME|Add11~52 , TIME|Add11~52, Digital_clock, 1
instance = comp, \TIME|Add11~54 , TIME|Add11~54, Digital_clock, 1
instance = comp, \TIME|Add11~56 , TIME|Add11~56, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_22~0 , TIME|Mod3|auto_generated|divider|divider|op_22~0, Digital_clock, 1
instance = comp, \TIME|Add9~58 , TIME|Add9~58, Digital_clock, 1
instance = comp, \TIME|Add9~60 , TIME|Add9~60, Digital_clock, 1
instance = comp, \TIME|Add9~62 , TIME|Add9~62, Digital_clock, 1
instance = comp, \TIME|Add11~58 , TIME|Add11~58, Digital_clock, 1
instance = comp, \TIME|Add11~60 , TIME|Add11~60, Digital_clock, 1
instance = comp, \TIME|Add11~62 , TIME|Add11~62, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_11~0 , TIME|Mod3|auto_generated|divider|divider|op_11~0, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_11~2 , TIME|Mod3|auto_generated|divider|divider|op_11~2, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_11~4 , TIME|Mod3|auto_generated|divider|divider|op_11~4, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_11~6 , TIME|Mod3|auto_generated|divider|divider|op_11~6, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[10]~63 , TIME|Mod3|auto_generated|divider|divider|StageOut[10]~63, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[10]~62 , TIME|Mod3|auto_generated|divider|divider|StageOut[10]~62, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[9]~64 , TIME|Mod3|auto_generated|divider|divider|StageOut[9]~64, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[9]~65 , TIME|Mod3|auto_generated|divider|divider|StageOut[9]~65, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[8]~67 , TIME|Mod3|auto_generated|divider|divider|StageOut[8]~67, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[8]~66 , TIME|Mod3|auto_generated|divider|divider|StageOut[8]~66, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_22~2 , TIME|Mod3|auto_generated|divider|divider|op_22~2, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_22~4 , TIME|Mod3|auto_generated|divider|divider|op_22~4, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_22~7 , TIME|Mod3|auto_generated|divider|divider|op_22~7, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_22~8 , TIME|Mod3|auto_generated|divider|divider|op_22~8, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[12]~72 , TIME|Mod3|auto_generated|divider|divider|StageOut[12]~72, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[12]~71 , TIME|Mod3|auto_generated|divider|divider|StageOut[12]~71, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_25~0 , TIME|Mod3|auto_generated|divider|divider|op_25~0, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_25~2 , TIME|Mod3|auto_generated|divider|divider|op_25~2, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[14]~68 , TIME|Mod3|auto_generated|divider|divider|StageOut[14]~68, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[14]~235 , TIME|Mod3|auto_generated|divider|divider|StageOut[14]~235, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[13]~70 , TIME|Mod3|auto_generated|divider|divider|StageOut[13]~70, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[13]~69 , TIME|Mod3|auto_generated|divider|divider|StageOut[13]~69, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_25~4 , TIME|Mod3|auto_generated|divider|divider|op_25~4, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_25~7 , TIME|Mod3|auto_generated|divider|divider|op_25~7, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_25~8 , TIME|Mod3|auto_generated|divider|divider|op_25~8, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[18]~73 , TIME|Mod3|auto_generated|divider|divider|StageOut[18]~73, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[18]~208 , TIME|Mod3|auto_generated|divider|divider|StageOut[18]~208, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[17]~74 , TIME|Mod3|auto_generated|divider|divider|StageOut[17]~74, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[17]~75 , TIME|Mod3|auto_generated|divider|divider|StageOut[17]~75, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[16]~77 , TIME|Mod3|auto_generated|divider|divider|StageOut[16]~77, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[16]~76 , TIME|Mod3|auto_generated|divider|divider|StageOut[16]~76, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_26~0 , TIME|Mod3|auto_generated|divider|divider|op_26~0, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_26~2 , TIME|Mod3|auto_generated|divider|divider|op_26~2, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_26~4 , TIME|Mod3|auto_generated|divider|divider|op_26~4, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_26~7 , TIME|Mod3|auto_generated|divider|divider|op_26~7, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_26~8 , TIME|Mod3|auto_generated|divider|divider|op_26~8, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[22]~209 , TIME|Mod3|auto_generated|divider|divider|StageOut[22]~209, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[22]~78 , TIME|Mod3|auto_generated|divider|divider|StageOut[22]~78, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[21]~79 , TIME|Mod3|auto_generated|divider|divider|StageOut[21]~79, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[21]~80 , TIME|Mod3|auto_generated|divider|divider|StageOut[21]~80, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[20]~82 , TIME|Mod3|auto_generated|divider|divider|StageOut[20]~82, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[20]~81 , TIME|Mod3|auto_generated|divider|divider|StageOut[20]~81, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_27~0 , TIME|Mod3|auto_generated|divider|divider|op_27~0, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_27~2 , TIME|Mod3|auto_generated|divider|divider|op_27~2, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_27~4 , TIME|Mod3|auto_generated|divider|divider|op_27~4, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_27~7 , TIME|Mod3|auto_generated|divider|divider|op_27~7, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_27~8 , TIME|Mod3|auto_generated|divider|divider|op_27~8, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[25]~85 , TIME|Mod3|auto_generated|divider|divider|StageOut[25]~85, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[25]~84 , TIME|Mod3|auto_generated|divider|divider|StageOut[25]~84, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[24]~86 , TIME|Mod3|auto_generated|divider|divider|StageOut[24]~86, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[24]~87 , TIME|Mod3|auto_generated|divider|divider|StageOut[24]~87, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_28~2 , TIME|Mod3|auto_generated|divider|divider|op_28~2, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_28~4 , TIME|Mod3|auto_generated|divider|divider|op_28~4, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[26]~83 , TIME|Mod3|auto_generated|divider|divider|StageOut[26]~83, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[26]~210 , TIME|Mod3|auto_generated|divider|divider|StageOut[26]~210, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_28~7 , TIME|Mod3|auto_generated|divider|divider|op_28~7, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_28~8 , TIME|Mod3|auto_generated|divider|divider|op_28~8, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[30]~88 , TIME|Mod3|auto_generated|divider|divider|StageOut[30]~88, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[30]~211 , TIME|Mod3|auto_generated|divider|divider|StageOut[30]~211, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[29]~90 , TIME|Mod3|auto_generated|divider|divider|StageOut[29]~90, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[29]~89 , TIME|Mod3|auto_generated|divider|divider|StageOut[29]~89, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[28]~91 , TIME|Mod3|auto_generated|divider|divider|StageOut[28]~91, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[28]~92 , TIME|Mod3|auto_generated|divider|divider|StageOut[28]~92, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_29~0 , TIME|Mod3|auto_generated|divider|divider|op_29~0, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_29~2 , TIME|Mod3|auto_generated|divider|divider|op_29~2, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_29~4 , TIME|Mod3|auto_generated|divider|divider|op_29~4, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_29~7 , TIME|Mod3|auto_generated|divider|divider|op_29~7, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_29~8 , TIME|Mod3|auto_generated|divider|divider|op_29~8, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[33]~94 , TIME|Mod3|auto_generated|divider|divider|StageOut[33]~94, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[33]~95 , TIME|Mod3|auto_generated|divider|divider|StageOut[33]~95, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[32]~96 , TIME|Mod3|auto_generated|divider|divider|StageOut[32]~96, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[32]~97 , TIME|Mod3|auto_generated|divider|divider|StageOut[32]~97, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_30~0 , TIME|Mod3|auto_generated|divider|divider|op_30~0, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_30~2 , TIME|Mod3|auto_generated|divider|divider|op_30~2, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_30~4 , TIME|Mod3|auto_generated|divider|divider|op_30~4, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[34]~212 , TIME|Mod3|auto_generated|divider|divider|StageOut[34]~212, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[34]~93 , TIME|Mod3|auto_generated|divider|divider|StageOut[34]~93, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_30~7 , TIME|Mod3|auto_generated|divider|divider|op_30~7, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_30~8 , TIME|Mod3|auto_generated|divider|divider|op_30~8, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[38]~98 , TIME|Mod3|auto_generated|divider|divider|StageOut[38]~98, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[38]~213 , TIME|Mod3|auto_generated|divider|divider|StageOut[38]~213, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[37]~100 , TIME|Mod3|auto_generated|divider|divider|StageOut[37]~100, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[37]~99 , TIME|Mod3|auto_generated|divider|divider|StageOut[37]~99, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[36]~101 , TIME|Mod3|auto_generated|divider|divider|StageOut[36]~101, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[36]~102 , TIME|Mod3|auto_generated|divider|divider|StageOut[36]~102, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_1~0 , TIME|Mod3|auto_generated|divider|divider|op_1~0, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_1~2 , TIME|Mod3|auto_generated|divider|divider|op_1~2, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_1~4 , TIME|Mod3|auto_generated|divider|divider|op_1~4, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_1~7 , TIME|Mod3|auto_generated|divider|divider|op_1~7, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_1~8 , TIME|Mod3|auto_generated|divider|divider|op_1~8, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[41]~105 , TIME|Mod3|auto_generated|divider|divider|StageOut[41]~105, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[41]~104 , TIME|Mod3|auto_generated|divider|divider|StageOut[41]~104, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[40]~106 , TIME|Mod3|auto_generated|divider|divider|StageOut[40]~106, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[40]~107 , TIME|Mod3|auto_generated|divider|divider|StageOut[40]~107, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_2~0 , TIME|Mod3|auto_generated|divider|divider|op_2~0, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_2~2 , TIME|Mod3|auto_generated|divider|divider|op_2~2, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_2~4 , TIME|Mod3|auto_generated|divider|divider|op_2~4, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[42]~214 , TIME|Mod3|auto_generated|divider|divider|StageOut[42]~214, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[42]~103 , TIME|Mod3|auto_generated|divider|divider|StageOut[42]~103, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_2~7 , TIME|Mod3|auto_generated|divider|divider|op_2~7, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_2~8 , TIME|Mod3|auto_generated|divider|divider|op_2~8, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[46]~108 , TIME|Mod3|auto_generated|divider|divider|StageOut[46]~108, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[46]~215 , TIME|Mod3|auto_generated|divider|divider|StageOut[46]~215, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[45]~109 , TIME|Mod3|auto_generated|divider|divider|StageOut[45]~109, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[45]~110 , TIME|Mod3|auto_generated|divider|divider|StageOut[45]~110, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[44]~111 , TIME|Mod3|auto_generated|divider|divider|StageOut[44]~111, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[44]~112 , TIME|Mod3|auto_generated|divider|divider|StageOut[44]~112, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_3~2 , TIME|Mod3|auto_generated|divider|divider|op_3~2, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_3~4 , TIME|Mod3|auto_generated|divider|divider|op_3~4, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_3~7 , TIME|Mod3|auto_generated|divider|divider|op_3~7, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_3~8 , TIME|Mod3|auto_generated|divider|divider|op_3~8, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[48]~117 , TIME|Mod3|auto_generated|divider|divider|StageOut[48]~117, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[48]~116 , TIME|Mod3|auto_generated|divider|divider|StageOut[48]~116, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_4~0 , TIME|Mod3|auto_generated|divider|divider|op_4~0, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_4~2 , TIME|Mod3|auto_generated|divider|divider|op_4~2, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[50]~113 , TIME|Mod3|auto_generated|divider|divider|StageOut[50]~113, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[50]~216 , TIME|Mod3|auto_generated|divider|divider|StageOut[50]~216, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[49]~114 , TIME|Mod3|auto_generated|divider|divider|StageOut[49]~114, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[49]~115 , TIME|Mod3|auto_generated|divider|divider|StageOut[49]~115, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_4~4 , TIME|Mod3|auto_generated|divider|divider|op_4~4, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_4~7 , TIME|Mod3|auto_generated|divider|divider|op_4~7, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_4~8 , TIME|Mod3|auto_generated|divider|divider|op_4~8, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[53]~119 , TIME|Mod3|auto_generated|divider|divider|StageOut[53]~119, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[54]~217 , TIME|Mod3|auto_generated|divider|divider|StageOut[54]~217, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[54]~118 , TIME|Mod3|auto_generated|divider|divider|StageOut[54]~118, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[53]~120 , TIME|Mod3|auto_generated|divider|divider|StageOut[53]~120, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[52]~121 , TIME|Mod3|auto_generated|divider|divider|StageOut[52]~121, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[52]~122 , TIME|Mod3|auto_generated|divider|divider|StageOut[52]~122, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_5~0 , TIME|Mod3|auto_generated|divider|divider|op_5~0, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_5~2 , TIME|Mod3|auto_generated|divider|divider|op_5~2, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_5~4 , TIME|Mod3|auto_generated|divider|divider|op_5~4, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_5~7 , TIME|Mod3|auto_generated|divider|divider|op_5~7, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_5~8 , TIME|Mod3|auto_generated|divider|divider|op_5~8, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[58]~218 , TIME|Mod3|auto_generated|divider|divider|StageOut[58]~218, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[58]~123 , TIME|Mod3|auto_generated|divider|divider|StageOut[58]~123, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[57]~125 , TIME|Mod3|auto_generated|divider|divider|StageOut[57]~125, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[57]~124 , TIME|Mod3|auto_generated|divider|divider|StageOut[57]~124, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[56]~126 , TIME|Mod3|auto_generated|divider|divider|StageOut[56]~126, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[56]~127 , TIME|Mod3|auto_generated|divider|divider|StageOut[56]~127, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_6~2 , TIME|Mod3|auto_generated|divider|divider|op_6~2, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_6~4 , TIME|Mod3|auto_generated|divider|divider|op_6~4, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_6~7 , TIME|Mod3|auto_generated|divider|divider|op_6~7, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_6~8 , TIME|Mod3|auto_generated|divider|divider|op_6~8, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[62]~219 , TIME|Mod3|auto_generated|divider|divider|StageOut[62]~219, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[62]~128 , TIME|Mod3|auto_generated|divider|divider|StageOut[62]~128, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[61]~129 , TIME|Mod3|auto_generated|divider|divider|StageOut[61]~129, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[61]~130 , TIME|Mod3|auto_generated|divider|divider|StageOut[61]~130, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[60]~132 , TIME|Mod3|auto_generated|divider|divider|StageOut[60]~132, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[60]~131 , TIME|Mod3|auto_generated|divider|divider|StageOut[60]~131, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_7~0 , TIME|Mod3|auto_generated|divider|divider|op_7~0, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_7~2 , TIME|Mod3|auto_generated|divider|divider|op_7~2, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_7~4 , TIME|Mod3|auto_generated|divider|divider|op_7~4, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_7~7 , TIME|Mod3|auto_generated|divider|divider|op_7~7, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_7~8 , TIME|Mod3|auto_generated|divider|divider|op_7~8, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[65]~134 , TIME|Mod3|auto_generated|divider|divider|StageOut[65]~134, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[66]~220 , TIME|Mod3|auto_generated|divider|divider|StageOut[66]~220, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[66]~133 , TIME|Mod3|auto_generated|divider|divider|StageOut[66]~133, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[65]~135 , TIME|Mod3|auto_generated|divider|divider|StageOut[65]~135, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[64]~137 , TIME|Mod3|auto_generated|divider|divider|StageOut[64]~137, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[64]~136 , TIME|Mod3|auto_generated|divider|divider|StageOut[64]~136, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_8~0 , TIME|Mod3|auto_generated|divider|divider|op_8~0, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_8~2 , TIME|Mod3|auto_generated|divider|divider|op_8~2, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_8~4 , TIME|Mod3|auto_generated|divider|divider|op_8~4, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_8~7 , TIME|Mod3|auto_generated|divider|divider|op_8~7, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_8~8 , TIME|Mod3|auto_generated|divider|divider|op_8~8, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[70]~221 , TIME|Mod3|auto_generated|divider|divider|StageOut[70]~221, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[70]~138 , TIME|Mod3|auto_generated|divider|divider|StageOut[70]~138, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[69]~139 , TIME|Mod3|auto_generated|divider|divider|StageOut[69]~139, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[69]~140 , TIME|Mod3|auto_generated|divider|divider|StageOut[69]~140, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[68]~142 , TIME|Mod3|auto_generated|divider|divider|StageOut[68]~142, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[68]~141 , TIME|Mod3|auto_generated|divider|divider|StageOut[68]~141, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_9~2 , TIME|Mod3|auto_generated|divider|divider|op_9~2, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_9~4 , TIME|Mod3|auto_generated|divider|divider|op_9~4, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_9~7 , TIME|Mod3|auto_generated|divider|divider|op_9~7, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_9~8 , TIME|Mod3|auto_generated|divider|divider|op_9~8, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[74]~222 , TIME|Mod3|auto_generated|divider|divider|StageOut[74]~222, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[74]~143 , TIME|Mod3|auto_generated|divider|divider|StageOut[74]~143, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[73]~144 , TIME|Mod3|auto_generated|divider|divider|StageOut[73]~144, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[73]~145 , TIME|Mod3|auto_generated|divider|divider|StageOut[73]~145, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[72]~147 , TIME|Mod3|auto_generated|divider|divider|StageOut[72]~147, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[72]~146 , TIME|Mod3|auto_generated|divider|divider|StageOut[72]~146, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_10~0 , TIME|Mod3|auto_generated|divider|divider|op_10~0, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_10~2 , TIME|Mod3|auto_generated|divider|divider|op_10~2, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_10~4 , TIME|Mod3|auto_generated|divider|divider|op_10~4, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_10~7 , TIME|Mod3|auto_generated|divider|divider|op_10~7, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_10~8 , TIME|Mod3|auto_generated|divider|divider|op_10~8, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[77]~149 , TIME|Mod3|auto_generated|divider|divider|StageOut[77]~149, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[77]~150 , TIME|Mod3|auto_generated|divider|divider|StageOut[77]~150, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[76]~152 , TIME|Mod3|auto_generated|divider|divider|StageOut[76]~152, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[76]~151 , TIME|Mod3|auto_generated|divider|divider|StageOut[76]~151, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_12~0 , TIME|Mod3|auto_generated|divider|divider|op_12~0, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_12~2 , TIME|Mod3|auto_generated|divider|divider|op_12~2, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_12~4 , TIME|Mod3|auto_generated|divider|divider|op_12~4, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[78]~148 , TIME|Mod3|auto_generated|divider|divider|StageOut[78]~148, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[78]~223 , TIME|Mod3|auto_generated|divider|divider|StageOut[78]~223, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_12~7 , TIME|Mod3|auto_generated|divider|divider|op_12~7, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_12~8 , TIME|Mod3|auto_generated|divider|divider|op_12~8, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[82]~153 , TIME|Mod3|auto_generated|divider|divider|StageOut[82]~153, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[82]~224 , TIME|Mod3|auto_generated|divider|divider|StageOut[82]~224, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[81]~155 , TIME|Mod3|auto_generated|divider|divider|StageOut[81]~155, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[81]~154 , TIME|Mod3|auto_generated|divider|divider|StageOut[81]~154, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[80]~157 , TIME|Mod3|auto_generated|divider|divider|StageOut[80]~157, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[80]~156 , TIME|Mod3|auto_generated|divider|divider|StageOut[80]~156, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_13~0 , TIME|Mod3|auto_generated|divider|divider|op_13~0, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_13~2 , TIME|Mod3|auto_generated|divider|divider|op_13~2, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_13~4 , TIME|Mod3|auto_generated|divider|divider|op_13~4, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_13~7 , TIME|Mod3|auto_generated|divider|divider|op_13~7, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_13~8 , TIME|Mod3|auto_generated|divider|divider|op_13~8, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[84]~161 , TIME|Mod3|auto_generated|divider|divider|StageOut[84]~161, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[84]~162 , TIME|Mod3|auto_generated|divider|divider|StageOut[84]~162, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_14~0 , TIME|Mod3|auto_generated|divider|divider|op_14~0, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_14~2 , TIME|Mod3|auto_generated|divider|divider|op_14~2, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[86]~225 , TIME|Mod3|auto_generated|divider|divider|StageOut[86]~225, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[86]~158 , TIME|Mod3|auto_generated|divider|divider|StageOut[86]~158, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[85]~159 , TIME|Mod3|auto_generated|divider|divider|StageOut[85]~159, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[85]~160 , TIME|Mod3|auto_generated|divider|divider|StageOut[85]~160, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_14~4 , TIME|Mod3|auto_generated|divider|divider|op_14~4, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_14~7 , TIME|Mod3|auto_generated|divider|divider|op_14~7, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_14~8 , TIME|Mod3|auto_generated|divider|divider|op_14~8, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[89]~164 , TIME|Mod3|auto_generated|divider|divider|StageOut[89]~164, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[90]~226 , TIME|Mod3|auto_generated|divider|divider|StageOut[90]~226, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[90]~163 , TIME|Mod3|auto_generated|divider|divider|StageOut[90]~163, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[89]~165 , TIME|Mod3|auto_generated|divider|divider|StageOut[89]~165, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[88]~166 , TIME|Mod3|auto_generated|divider|divider|StageOut[88]~166, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[88]~167 , TIME|Mod3|auto_generated|divider|divider|StageOut[88]~167, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_15~0 , TIME|Mod3|auto_generated|divider|divider|op_15~0, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_15~2 , TIME|Mod3|auto_generated|divider|divider|op_15~2, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_15~4 , TIME|Mod3|auto_generated|divider|divider|op_15~4, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_15~7 , TIME|Mod3|auto_generated|divider|divider|op_15~7, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_15~8 , TIME|Mod3|auto_generated|divider|divider|op_15~8, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[94]~227 , TIME|Mod3|auto_generated|divider|divider|StageOut[94]~227, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[94]~168 , TIME|Mod3|auto_generated|divider|divider|StageOut[94]~168, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[93]~169 , TIME|Mod3|auto_generated|divider|divider|StageOut[93]~169, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[93]~170 , TIME|Mod3|auto_generated|divider|divider|StageOut[93]~170, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[92]~171 , TIME|Mod3|auto_generated|divider|divider|StageOut[92]~171, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[92]~172 , TIME|Mod3|auto_generated|divider|divider|StageOut[92]~172, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_16~2 , TIME|Mod3|auto_generated|divider|divider|op_16~2, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_16~4 , TIME|Mod3|auto_generated|divider|divider|op_16~4, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_16~7 , TIME|Mod3|auto_generated|divider|divider|op_16~7, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_16~8 , TIME|Mod3|auto_generated|divider|divider|op_16~8, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[96]~177 , TIME|Mod3|auto_generated|divider|divider|StageOut[96]~177, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[96]~176 , TIME|Mod3|auto_generated|divider|divider|StageOut[96]~176, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_17~0 , TIME|Mod3|auto_generated|divider|divider|op_17~0, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_17~2 , TIME|Mod3|auto_generated|divider|divider|op_17~2, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[98]~228 , TIME|Mod3|auto_generated|divider|divider|StageOut[98]~228, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[98]~173 , TIME|Mod3|auto_generated|divider|divider|StageOut[98]~173, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[97]~174 , TIME|Mod3|auto_generated|divider|divider|StageOut[97]~174, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[97]~175 , TIME|Mod3|auto_generated|divider|divider|StageOut[97]~175, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_17~4 , TIME|Mod3|auto_generated|divider|divider|op_17~4, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_17~7 , TIME|Mod3|auto_generated|divider|divider|op_17~7, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_17~8 , TIME|Mod3|auto_generated|divider|divider|op_17~8, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[101]~180 , TIME|Mod3|auto_generated|divider|divider|StageOut[101]~180, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[101]~179 , TIME|Mod3|auto_generated|divider|divider|StageOut[101]~179, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[100]~181 , TIME|Mod3|auto_generated|divider|divider|StageOut[100]~181, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[100]~182 , TIME|Mod3|auto_generated|divider|divider|StageOut[100]~182, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_18~0 , TIME|Mod3|auto_generated|divider|divider|op_18~0, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_18~2 , TIME|Mod3|auto_generated|divider|divider|op_18~2, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_18~4 , TIME|Mod3|auto_generated|divider|divider|op_18~4, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[102]~229 , TIME|Mod3|auto_generated|divider|divider|StageOut[102]~229, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[102]~178 , TIME|Mod3|auto_generated|divider|divider|StageOut[102]~178, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_18~7 , TIME|Mod3|auto_generated|divider|divider|op_18~7, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_18~8 , TIME|Mod3|auto_generated|divider|divider|op_18~8, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[106]~183 , TIME|Mod3|auto_generated|divider|divider|StageOut[106]~183, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[106]~230 , TIME|Mod3|auto_generated|divider|divider|StageOut[106]~230, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[105]~185 , TIME|Mod3|auto_generated|divider|divider|StageOut[105]~185, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[105]~184 , TIME|Mod3|auto_generated|divider|divider|StageOut[105]~184, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[104]~186 , TIME|Mod3|auto_generated|divider|divider|StageOut[104]~186, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[104]~187 , TIME|Mod3|auto_generated|divider|divider|StageOut[104]~187, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_19~0 , TIME|Mod3|auto_generated|divider|divider|op_19~0, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_19~2 , TIME|Mod3|auto_generated|divider|divider|op_19~2, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_19~4 , TIME|Mod3|auto_generated|divider|divider|op_19~4, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_19~7 , TIME|Mod3|auto_generated|divider|divider|op_19~7, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_19~8 , TIME|Mod3|auto_generated|divider|divider|op_19~8, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[108]~191 , TIME|Mod3|auto_generated|divider|divider|StageOut[108]~191, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[108]~192 , TIME|Mod3|auto_generated|divider|divider|StageOut[108]~192, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_20~0 , TIME|Mod3|auto_generated|divider|divider|op_20~0, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_20~2 , TIME|Mod3|auto_generated|divider|divider|op_20~2, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[110]~188 , TIME|Mod3|auto_generated|divider|divider|StageOut[110]~188, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[110]~231 , TIME|Mod3|auto_generated|divider|divider|StageOut[110]~231, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[109]~189 , TIME|Mod3|auto_generated|divider|divider|StageOut[109]~189, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[109]~190 , TIME|Mod3|auto_generated|divider|divider|StageOut[109]~190, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_20~4 , TIME|Mod3|auto_generated|divider|divider|op_20~4, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_20~7 , TIME|Mod3|auto_generated|divider|divider|op_20~7, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_20~8 , TIME|Mod3|auto_generated|divider|divider|op_20~8, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[113]~194 , TIME|Mod3|auto_generated|divider|divider|StageOut[113]~194, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[114]~193 , TIME|Mod3|auto_generated|divider|divider|StageOut[114]~193, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[114]~232 , TIME|Mod3|auto_generated|divider|divider|StageOut[114]~232, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[113]~195 , TIME|Mod3|auto_generated|divider|divider|StageOut[113]~195, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[112]~196 , TIME|Mod3|auto_generated|divider|divider|StageOut[112]~196, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[112]~197 , TIME|Mod3|auto_generated|divider|divider|StageOut[112]~197, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_21~0 , TIME|Mod3|auto_generated|divider|divider|op_21~0, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_21~2 , TIME|Mod3|auto_generated|divider|divider|op_21~2, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_21~4 , TIME|Mod3|auto_generated|divider|divider|op_21~4, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_21~7 , TIME|Mod3|auto_generated|divider|divider|op_21~7, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_21~8 , TIME|Mod3|auto_generated|divider|divider|op_21~8, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[118]~233 , TIME|Mod3|auto_generated|divider|divider|StageOut[118]~233, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[118]~198 , TIME|Mod3|auto_generated|divider|divider|StageOut[118]~198, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[117]~200 , TIME|Mod3|auto_generated|divider|divider|StageOut[117]~200, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[117]~199 , TIME|Mod3|auto_generated|divider|divider|StageOut[117]~199, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[116]~201 , TIME|Mod3|auto_generated|divider|divider|StageOut[116]~201, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[116]~202 , TIME|Mod3|auto_generated|divider|divider|StageOut[116]~202, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_23~2 , TIME|Mod3|auto_generated|divider|divider|op_23~2, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_23~4 , TIME|Mod3|auto_generated|divider|divider|op_23~4, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_23~7 , TIME|Mod3|auto_generated|divider|divider|op_23~7, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_23~8 , TIME|Mod3|auto_generated|divider|divider|op_23~8, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[120]~206 , TIME|Mod3|auto_generated|divider|divider|StageOut[120]~206, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[120]~205 , TIME|Mod3|auto_generated|divider|divider|StageOut[120]~205, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_24~0 , TIME|Mod3|auto_generated|divider|divider|op_24~0, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_24~2 , TIME|Mod3|auto_generated|divider|divider|op_24~2, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[122]~207 , TIME|Mod3|auto_generated|divider|divider|StageOut[122]~207, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[122]~234 , TIME|Mod3|auto_generated|divider|divider|StageOut[122]~234, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[121]~204 , TIME|Mod3|auto_generated|divider|divider|StageOut[121]~204, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|StageOut[121]~203 , TIME|Mod3|auto_generated|divider|divider|StageOut[121]~203, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_24~4 , TIME|Mod3|auto_generated|divider|divider|op_24~4, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_24~7 , TIME|Mod3|auto_generated|divider|divider|op_24~7, Digital_clock, 1
instance = comp, \TIME|Mod3|auto_generated|divider|divider|op_24~8 , TIME|Mod3|auto_generated|divider|divider|op_24~8, Digital_clock, 1
instance = comp, \TIME|week[1]~4 , TIME|week[1]~4, Digital_clock, 1
instance = comp, \TIME|week[1]~5 , TIME|week[1]~5, Digital_clock, 1
instance = comp, \TIME|week[2]~0 , TIME|week[2]~0, Digital_clock, 1
instance = comp, \TIME|week[2]~1 , TIME|week[2]~1, Digital_clock, 1
instance = comp, \TIME|week[2]~2 , TIME|week[2]~2, Digital_clock, 1
instance = comp, \TIME|week[0]~7 , TIME|week[0]~7, Digital_clock, 1
instance = comp, \TIME|week[0]~6 , TIME|week[0]~6, Digital_clock, 1
instance = comp, \TIME|week[0]~8 , TIME|week[0]~8, Digital_clock, 1
instance = comp, \MODE0|Mux6~15 , MODE0|Mux6~15, Digital_clock, 1
instance = comp, \MODE0|Mux6~16 , MODE0|Mux6~16, Digital_clock, 1
instance = comp, \MODE0|Mux6~17 , MODE0|Mux6~17, Digital_clock, 1
instance = comp, \MODE0|Mux6~18 , MODE0|Mux6~18, Digital_clock, 1
instance = comp, \MODE0|Mux6~19 , MODE0|Mux6~19, Digital_clock, 1
instance = comp, \MODE0|KOR_second|one[0] , MODE0|KOR_second|one[0], Digital_clock, 1
instance = comp, \MODE0|KOR_second|one~2 , MODE0|KOR_second|one~2, Digital_clock, 1
instance = comp, \MODE0|KOR_second|one~1 , MODE0|KOR_second|one~1, Digital_clock, 1
instance = comp, \MODE0|KOR_second|one~0 , MODE0|KOR_second|one~0, Digital_clock, 1
instance = comp, \MODE0|KOR_second|one~5 , MODE0|KOR_second|one~5, Digital_clock, 1
instance = comp, \MODE0|KOR_second|one~3 , MODE0|KOR_second|one~3, Digital_clock, 1
instance = comp, \MODE0|KOR_second|one~4 , MODE0|KOR_second|one~4, Digital_clock, 1
instance = comp, \MODE0|KOR_second|one~8 , MODE0|KOR_second|one~8, Digital_clock, 1
instance = comp, \MODE0|KOR_second|one~7 , MODE0|KOR_second|one~7, Digital_clock, 1
instance = comp, \MODE0|KOR_second|one~6 , MODE0|KOR_second|one~6, Digital_clock, 1
instance = comp, \MODE0|KOR_second|one~9 , MODE0|KOR_second|one~9, Digital_clock, 1
instance = comp, \MODE0|KOR_second|ten[0] , MODE0|KOR_second|ten[0], Digital_clock, 1
instance = comp, \MODE0|Mux6~7 , MODE0|Mux6~7, Digital_clock, 1
instance = comp, \MODE0|kor_min[2]~6 , MODE0|kor_min[2]~6, Digital_clock, 1
instance = comp, \MODE0|kor_min[3]~8 , MODE0|kor_min[3]~8, Digital_clock, 1
instance = comp, \MODE0|kor_min[3] , MODE0|kor_min[3], Digital_clock, 1
instance = comp, \MODE0|kor_min[4]~10 , MODE0|kor_min[4]~10, Digital_clock, 1
instance = comp, \MODE0|kor_min[5]~12 , MODE0|kor_min[5]~12, Digital_clock, 1
instance = comp, \MODE0|kor_min[5] , MODE0|kor_min[5], Digital_clock, 1
instance = comp, \MODE0|kor_min[6]~14 , MODE0|kor_min[6]~14, Digital_clock, 1
instance = comp, \MODE0|kor_min[6] , MODE0|kor_min[6], Digital_clock, 1
instance = comp, \MODE0|kor_min[4] , MODE0|kor_min[4], Digital_clock, 1
instance = comp, \MODE0|kor_min[7]~16 , MODE0|kor_min[7]~16, Digital_clock, 1
instance = comp, \MODE0|kor_min[7] , MODE0|kor_min[7], Digital_clock, 1
instance = comp, \MODE0|KOR_minute|one~0 , MODE0|KOR_minute|one~0, Digital_clock, 1
instance = comp, \MODE0|KOR_minute|one~1 , MODE0|KOR_minute|one~1, Digital_clock, 1
instance = comp, \MODE0|KOR_minute|one~2 , MODE0|KOR_minute|one~2, Digital_clock, 1
instance = comp, \MODE0|KOR_minute|one~5 , MODE0|KOR_minute|one~5, Digital_clock, 1
instance = comp, \MODE0|KOR_minute|one~4 , MODE0|KOR_minute|one~4, Digital_clock, 1
instance = comp, \MODE0|kor_min[2] , MODE0|kor_min[2], Digital_clock, 1
instance = comp, \MODE0|KOR_minute|one~3 , MODE0|KOR_minute|one~3, Digital_clock, 1
instance = comp, \MODE0|KOR_minute|one~8 , MODE0|KOR_minute|one~8, Digital_clock, 1
instance = comp, \MODE0|KOR_minute|one~7 , MODE0|KOR_minute|one~7, Digital_clock, 1
instance = comp, \MODE0|KOR_minute|one~6 , MODE0|KOR_minute|one~6, Digital_clock, 1
instance = comp, \MODE0|KOR_minute|one~9 , MODE0|KOR_minute|one~9, Digital_clock, 1
instance = comp, \MODE0|KOR_minute|ten[0] , MODE0|KOR_minute|ten[0], Digital_clock, 1
instance = comp, \MODE0|KOR_minute|one[0] , MODE0|KOR_minute|one[0], Digital_clock, 1
instance = comp, \MODE0|Mux6~2 , MODE0|Mux6~2, Digital_clock, 1
instance = comp, \MODE0|Equal4~0 , MODE0|Equal4~0, Digital_clock, 1
instance = comp, \MODE0|h12or24~0 , MODE0|h12or24~0, Digital_clock, 1
instance = comp, \MODE0|h12or24~feeder , MODE0|h12or24~feeder, Digital_clock, 1
instance = comp, \MODE0|h12or24 , MODE0|h12or24, Digital_clock, 1
instance = comp, \MODE0|kor_hour~6 , MODE0|kor_hour~6, Digital_clock, 1
instance = comp, \MODE0|kor_hour~7 , MODE0|kor_hour~7, Digital_clock, 1
instance = comp, \MODE0|Add5~0 , MODE0|Add5~0, Digital_clock, 1
instance = comp, \MODE0|Add5~2 , MODE0|Add5~2, Digital_clock, 1
instance = comp, \MODE0|Add5~4 , MODE0|Add5~4, Digital_clock, 1
instance = comp, \MODE0|Add5~6 , MODE0|Add5~6, Digital_clock, 1
instance = comp, \MODE0|Add0~0 , MODE0|Add0~0, Digital_clock, 1
instance = comp, \MODE0|kor_hour~8 , MODE0|kor_hour~8, Digital_clock, 1
instance = comp, \MODE0|kor_hour~9 , MODE0|kor_hour~9, Digital_clock, 1
instance = comp, \MODE0|kor_hour~10 , MODE0|kor_hour~10, Digital_clock, 1
instance = comp, \MODE0|kor_hour~16 , MODE0|kor_hour~16, Digital_clock, 1
instance = comp, \MODE0|kor_hour~17 , MODE0|kor_hour~17, Digital_clock, 1
instance = comp, \MODE0|kor_hour~18 , MODE0|kor_hour~18, Digital_clock, 1
instance = comp, \MODE0|kor_hour~19 , MODE0|kor_hour~19, Digital_clock, 1
instance = comp, \MODE0|kor_hour~20 , MODE0|kor_hour~20, Digital_clock, 1
instance = comp, \MODE0|kor_hour~13 , MODE0|kor_hour~13, Digital_clock, 1
instance = comp, \MODE0|Add0~2 , MODE0|Add0~2, Digital_clock, 1
instance = comp, \MODE0|Add5~8 , MODE0|Add5~8, Digital_clock, 1
instance = comp, \MODE0|kor_hour~14 , MODE0|kor_hour~14, Digital_clock, 1
instance = comp, \MODE0|Add0~4 , MODE0|Add0~4, Digital_clock, 1
instance = comp, \MODE0|Add0~6 , MODE0|Add0~6, Digital_clock, 1
instance = comp, \MODE0|Add0~8 , MODE0|Add0~8, Digital_clock, 1
instance = comp, \MODE0|Add5~10 , MODE0|Add5~10, Digital_clock, 1
instance = comp, \MODE0|Add5~12 , MODE0|Add5~12, Digital_clock, 1
instance = comp, \MODE0|Add5~14 , MODE0|Add5~14, Digital_clock, 1
instance = comp, \MODE0|kor_hour~15 , MODE0|kor_hour~15, Digital_clock, 1
instance = comp, \MODE0|kor_hour~12 , MODE0|kor_hour~12, Digital_clock, 1
instance = comp, \MODE0|kor_hour~11 , MODE0|kor_hour~11, Digital_clock, 1
instance = comp, \MODE0|LessThan5~0 , MODE0|LessThan5~0, Digital_clock, 1
instance = comp, \MODE0|kor_hour~21 , MODE0|kor_hour~21, Digital_clock, 1
instance = comp, \MODE0|kor_hour[2]~22 , MODE0|kor_hour[2]~22, Digital_clock, 1
instance = comp, \MODE0|kor_hour[3]~24 , MODE0|kor_hour[3]~24, Digital_clock, 1
instance = comp, \MODE0|kor_hour[4]~26 , MODE0|kor_hour[4]~26, Digital_clock, 1
instance = comp, \MODE0|kor_hour[5]~28 , MODE0|kor_hour[5]~28, Digital_clock, 1
instance = comp, \MODE0|kor_hour[5] , MODE0|kor_hour[5], Digital_clock, 1
instance = comp, \MODE0|kor_hour[6]~30 , MODE0|kor_hour[6]~30, Digital_clock, 1
instance = comp, \MODE0|kor_hour[6] , MODE0|kor_hour[6], Digital_clock, 1
instance = comp, \MODE0|kor_hour[7]~32 , MODE0|kor_hour[7]~32, Digital_clock, 1
instance = comp, \MODE0|kor_hour[7] , MODE0|kor_hour[7], Digital_clock, 1
instance = comp, \MODE0|kor_hour[4] , MODE0|kor_hour[4], Digital_clock, 1
instance = comp, \MODE0|KOR_hour|one~1 , MODE0|KOR_hour|one~1, Digital_clock, 1
instance = comp, \MODE0|KOR_hour|one~2 , MODE0|KOR_hour|one~2, Digital_clock, 1
instance = comp, \MODE0|kor_hour[3] , MODE0|kor_hour[3], Digital_clock, 1
instance = comp, \MODE0|KOR_hour|one~0 , MODE0|KOR_hour|one~0, Digital_clock, 1
instance = comp, \MODE0|KOR_hour|one~4 , MODE0|KOR_hour|one~4, Digital_clock, 1
instance = comp, \MODE0|KOR_hour|one~5 , MODE0|KOR_hour|one~5, Digital_clock, 1
instance = comp, \MODE0|kor_hour[2] , MODE0|kor_hour[2], Digital_clock, 1
instance = comp, \MODE0|KOR_hour|one~3 , MODE0|KOR_hour|one~3, Digital_clock, 1
instance = comp, \MODE0|KOR_hour|one~7 , MODE0|KOR_hour|one~7, Digital_clock, 1
instance = comp, \MODE0|KOR_hour|one~8 , MODE0|KOR_hour|one~8, Digital_clock, 1
instance = comp, \MODE0|kor_hour[1] , MODE0|kor_hour[1], Digital_clock, 1
instance = comp, \MODE0|KOR_hour|one~6 , MODE0|KOR_hour|one~6, Digital_clock, 1
instance = comp, \MODE0|KOR_hour|one~9 , MODE0|KOR_hour|one~9, Digital_clock, 1
instance = comp, \MODE0|KOR_hour|ten[0] , MODE0|KOR_hour|ten[0], Digital_clock, 1
instance = comp, \MODE0|kor_hour[0] , MODE0|kor_hour[0], Digital_clock, 1
instance = comp, \MODE0|KOR_hour|one[0] , MODE0|KOR_hour|one[0], Digital_clock, 1
instance = comp, \MODE0|Mux6~3 , MODE0|Mux6~3, Digital_clock, 1
instance = comp, \MODE0|Mux6~4 , MODE0|Mux6~4, Digital_clock, 1
instance = comp, \MODE0|LessThan5~1 , MODE0|LessThan5~1, Digital_clock, 1
instance = comp, \MODE0|HmodeChar[0]~1 , MODE0|HmodeChar[0]~1, Digital_clock, 1
instance = comp, \MODE0|HmodeChar[4]~0 , MODE0|HmodeChar[4]~0, Digital_clock, 1
instance = comp, \MODE0|HmodeChar[0] , MODE0|HmodeChar[0], Digital_clock, 1
instance = comp, \MODE0|Mux6~5 , MODE0|Mux6~5, Digital_clock, 1
instance = comp, \MODE0|Mux6~6 , MODE0|Mux6~6, Digital_clock, 1
instance = comp, \MODE0|Mux6~8 , MODE0|Mux6~8, Digital_clock, 1
instance = comp, \MODE0|out~5 , MODE0|out~5, Digital_clock, 1
instance = comp, \MODE0|out[0] , MODE0|out[0], Digital_clock, 1
instance = comp, \M1|out[0]~7 , M1|out[0]~7, Digital_clock, 1
instance = comp, \DRV|Selector8~0 , DRV|Selector8~0, Digital_clock, 1
instance = comp, \DRV|data_bus[0] , DRV|data_bus[0], Digital_clock, 1
instance = comp, \MODE2|KOR_day|one~1 , MODE2|KOR_day|one~1, Digital_clock, 1
instance = comp, \MODE2|KOR_day|one[1] , MODE2|KOR_day|one[1], Digital_clock, 1
instance = comp, \MODE3|Mux2~50 , MODE3|Mux2~50, Digital_clock, 1
instance = comp, \MODE2|KOR_second|ten~1 , MODE2|KOR_second|ten~1, Digital_clock, 1
instance = comp, \MODE2|KOR_second|one~13 , MODE2|KOR_second|one~13, Digital_clock, 1
instance = comp, \MODE2|KOR_second|ten~2 , MODE2|KOR_second|ten~2, Digital_clock, 1
instance = comp, \MODE2|KOR_second|one~12 , MODE2|KOR_second|one~12, Digital_clock, 1
instance = comp, \MODE2|KOR_second|ten~3 , MODE2|KOR_second|ten~3, Digital_clock, 1
instance = comp, \MODE2|KOR_second|one~11 , MODE2|KOR_second|one~11, Digital_clock, 1
instance = comp, \MODE2|KOR_second|ten~0 , MODE2|KOR_second|ten~0, Digital_clock, 1
instance = comp, \MODE2|KOR_second|ten~4 , MODE2|KOR_second|ten~4, Digital_clock, 1
instance = comp, \MODE2|KOR_second|ten[1] , MODE2|KOR_second|ten[1], Digital_clock, 1
instance = comp, \MODE2|KOR_month|one~10 , MODE2|KOR_month|one~10, Digital_clock, 1
instance = comp, \MODE2|KOR_month|one[1] , MODE2|KOR_month|one[1], Digital_clock, 1
instance = comp, \MODE2|KOR_month|one~14 , MODE2|KOR_month|one~14, Digital_clock, 1
instance = comp, \MODE2|KOR_month|one~13 , MODE2|KOR_month|one~13, Digital_clock, 1
instance = comp, \MODE2|KOR_month|ten~1 , MODE2|KOR_month|ten~1, Digital_clock, 1
instance = comp, \MODE2|KOR_month|ten~2 , MODE2|KOR_month|ten~2, Digital_clock, 1
instance = comp, \MODE2|KOR_month|one~12 , MODE2|KOR_month|one~12, Digital_clock, 1
instance = comp, \MODE2|KOR_month|ten~0 , MODE2|KOR_month|ten~0, Digital_clock, 1
instance = comp, \MODE2|KOR_month|one~11 , MODE2|KOR_month|one~11, Digital_clock, 1
instance = comp, \MODE2|KOR_month|ten~3 , MODE2|KOR_month|ten~3, Digital_clock, 1
instance = comp, \MODE2|KOR_month|ten~4 , MODE2|KOR_month|ten~4, Digital_clock, 1
instance = comp, \MODE2|KOR_month|ten[1] , MODE2|KOR_month|ten[1], Digital_clock, 1
instance = comp, \MODE3|Mux2~47 , MODE3|Mux2~47, Digital_clock, 1
instance = comp, \MODE3|Mux2~48 , MODE3|Mux2~48, Digital_clock, 1
instance = comp, \MODE3|Mux2~87 , MODE3|Mux2~87, Digital_clock, 1
instance = comp, \MODE3|Mux2~49 , MODE3|Mux2~49, Digital_clock, 1
instance = comp, \MODE3|Mux2~51 , MODE3|Mux2~51, Digital_clock, 1
instance = comp, \MODE3|Mux2~52 , MODE3|Mux2~52, Digital_clock, 1
instance = comp, \MODE2|KOR_hour|one~13 , MODE2|KOR_hour|one~13, Digital_clock, 1
instance = comp, \MODE2|KOR_hour|one~14 , MODE2|KOR_hour|one~14, Digital_clock, 1
instance = comp, \MODE2|KOR_hour|one~12 , MODE2|KOR_hour|one~12, Digital_clock, 1
instance = comp, \MODE2|KOR_hour|ten~3 , MODE2|KOR_hour|ten~3, Digital_clock, 1
instance = comp, \MODE2|KOR_hour|one~11 , MODE2|KOR_hour|one~11, Digital_clock, 1
instance = comp, \MODE2|KOR_hour|ten~1 , MODE2|KOR_hour|ten~1, Digital_clock, 1
instance = comp, \MODE2|KOR_hour|ten~2 , MODE2|KOR_hour|ten~2, Digital_clock, 1
instance = comp, \MODE2|KOR_hour|ten~0 , MODE2|KOR_hour|ten~0, Digital_clock, 1
instance = comp, \MODE2|KOR_hour|ten~4 , MODE2|KOR_hour|ten~4, Digital_clock, 1
instance = comp, \MODE2|KOR_hour|ten[1] , MODE2|KOR_hour|ten[1], Digital_clock, 1
instance = comp, \MODE2|KOR_year|hun~12 , MODE2|KOR_year|hun~12, Digital_clock, 1
instance = comp, \MODE2|KOR_year|hun~13 , MODE2|KOR_year|hun~13, Digital_clock, 1
instance = comp, \MODE2|KOR_year|hun~14 , MODE2|KOR_year|hun~14, Digital_clock, 1
instance = comp, \MODE2|KOR_year|tho~2 , MODE2|KOR_year|tho~2, Digital_clock, 1
instance = comp, \MODE2|KOR_year|hun~11 , MODE2|KOR_year|hun~11, Digital_clock, 1
instance = comp, \MODE2|KOR_year|tho~1 , MODE2|KOR_year|tho~1, Digital_clock, 1
instance = comp, \MODE2|KOR_year|tho~0 , MODE2|KOR_year|tho~0, Digital_clock, 1
instance = comp, \MODE2|KOR_year|tho~3 , MODE2|KOR_year|tho~3, Digital_clock, 1
instance = comp, \MODE2|KOR_year|tho[1] , MODE2|KOR_year|tho[1], Digital_clock, 1
instance = comp, \MODE3|Mux2~45 , MODE3|Mux2~45, Digital_clock, 1
instance = comp, \MODE2|Mux4~0 , MODE2|Mux4~0, Digital_clock, 1
instance = comp, \MODE3|Mux2~28 , MODE3|Mux2~28, Digital_clock, 1
instance = comp, \DRV|Equal0~0 , DRV|Equal0~0, Digital_clock, 1
instance = comp, \MODE3|Mux2~46 , MODE3|Mux2~46, Digital_clock, 1
instance = comp, \MODE2|KOR_year|hun~10 , MODE2|KOR_year|hun~10, Digital_clock, 1
instance = comp, \MODE2|KOR_year|hun[1] , MODE2|KOR_year|hun[1], Digital_clock, 1
instance = comp, \MODE2|Mux5~22 , MODE2|Mux5~22, Digital_clock, 1
instance = comp, \MODE2|KOR_year|ten~32 , MODE2|KOR_year|ten~32, Digital_clock, 1
instance = comp, \MODE2|KOR_year|ten[1] , MODE2|KOR_year|ten[1], Digital_clock, 1
instance = comp, \MODE3|Mux2~43 , MODE3|Mux2~43, Digital_clock, 1
instance = comp, \MODE2|KOR_hour|one~10 , MODE2|KOR_hour|one~10, Digital_clock, 1
instance = comp, \MODE2|KOR_hour|one[1] , MODE2|KOR_hour|one[1], Digital_clock, 1
instance = comp, \MODE3|Mux2~86 , MODE3|Mux2~86, Digital_clock, 1
instance = comp, \MODE3|Mux2~44 , MODE3|Mux2~44, Digital_clock, 1
instance = comp, \MODE2|Mux4~1 , MODE2|Mux4~1, Digital_clock, 1
instance = comp, \MODE2|KOR_year|one~32 , MODE2|KOR_year|one~32, Digital_clock, 1
instance = comp, \MODE2|KOR_year|one~33 , MODE2|KOR_year|one~33, Digital_clock, 1
instance = comp, \MODE2|KOR_year|one[1] , MODE2|KOR_year|one[1], Digital_clock, 1
instance = comp, \MODE2|KOR_day|LessThan4~0 , MODE2|KOR_day|LessThan4~0, Digital_clock, 1
instance = comp, \MODE2|KOR_day|ten[1] , MODE2|KOR_day|ten[1], Digital_clock, 1
instance = comp, \MODE3|Mux2~39 , MODE3|Mux2~39, Digital_clock, 1
instance = comp, \MODE3|Mux2~40 , MODE3|Mux2~40, Digital_clock, 1
instance = comp, \MODE3|Mux2~21 , MODE3|Mux2~21, Digital_clock, 1
instance = comp, \MODE2|KOR_minute|one~11 , MODE2|KOR_minute|one~11, Digital_clock, 1
instance = comp, \MODE2|KOR_minute|ten~1 , MODE2|KOR_minute|ten~1, Digital_clock, 1
instance = comp, \MODE2|KOR_minute|one~14 , MODE2|KOR_minute|one~14, Digital_clock, 1
instance = comp, \MODE2|KOR_minute|one~12 , MODE2|KOR_minute|one~12, Digital_clock, 1
instance = comp, \MODE2|KOR_minute|ten~2 , MODE2|KOR_minute|ten~2, Digital_clock, 1
instance = comp, \MODE2|KOR_minute|one~13 , MODE2|KOR_minute|one~13, Digital_clock, 1
instance = comp, \MODE2|KOR_minute|ten~3 , MODE2|KOR_minute|ten~3, Digital_clock, 1
instance = comp, \MODE2|KOR_minute|ten~0 , MODE2|KOR_minute|ten~0, Digital_clock, 1
instance = comp, \MODE2|KOR_minute|ten~4 , MODE2|KOR_minute|ten~4, Digital_clock, 1
instance = comp, \MODE2|KOR_minute|ten[1] , MODE2|KOR_minute|ten[1], Digital_clock, 1
instance = comp, \MODE2|KOR_minute|one~10 , MODE2|KOR_minute|one~10, Digital_clock, 1
instance = comp, \MODE2|KOR_minute|one[1] , MODE2|KOR_minute|one[1], Digital_clock, 1
instance = comp, \MODE3|Mux2~37 , MODE3|Mux2~37, Digital_clock, 1
instance = comp, \MODE2|KOR_second|one~10 , MODE2|KOR_second|one~10, Digital_clock, 1
instance = comp, \MODE2|KOR_second|one[1] , MODE2|KOR_second|one[1], Digital_clock, 1
instance = comp, \MODE3|Mux2~36 , MODE3|Mux2~36, Digital_clock, 1
instance = comp, \MODE3|Mux2~38 , MODE3|Mux2~38, Digital_clock, 1
instance = comp, \MODE3|Mux2~41 , MODE3|Mux2~41, Digital_clock, 1
instance = comp, \MODE2|Mux4~2 , MODE2|Mux4~2, Digital_clock, 1
instance = comp, \MODE2|out[1] , MODE2|out[1], Digital_clock, 1
instance = comp, \MODE1|KOR_day|one~1 , MODE1|KOR_day|one~1, Digital_clock, 1
instance = comp, \MODE1|KOR_day|one[1] , MODE1|KOR_day|one[1], Digital_clock, 1
instance = comp, \MODE3|Mux2~31 , MODE3|Mux2~31, Digital_clock, 1
instance = comp, \MODE1|KOR_month|one~10 , MODE1|KOR_month|one~10, Digital_clock, 1
instance = comp, \MODE1|KOR_month|one[1] , MODE1|KOR_month|one[1], Digital_clock, 1
instance = comp, \MODE1|KOR_month|one~13 , MODE1|KOR_month|one~13, Digital_clock, 1
instance = comp, \MODE1|KOR_month|one~12 , MODE1|KOR_month|one~12, Digital_clock, 1
instance = comp, \MODE1|KOR_month|one~14 , MODE1|KOR_month|one~14, Digital_clock, 1
instance = comp, \MODE1|KOR_month|ten~3 , MODE1|KOR_month|ten~3, Digital_clock, 1
instance = comp, \MODE1|KOR_month|ten~1 , MODE1|KOR_month|ten~1, Digital_clock, 1
instance = comp, \MODE1|KOR_month|ten~2 , MODE1|KOR_month|ten~2, Digital_clock, 1
instance = comp, \MODE1|KOR_month|one~11 , MODE1|KOR_month|one~11, Digital_clock, 1
instance = comp, \MODE1|KOR_month|ten~0 , MODE1|KOR_month|ten~0, Digital_clock, 1
instance = comp, \MODE1|KOR_month|ten~4 , MODE1|KOR_month|ten~4, Digital_clock, 1
instance = comp, \MODE1|KOR_month|ten[1] , MODE1|KOR_month|ten[1], Digital_clock, 1
instance = comp, \MODE3|Mux2~33 , MODE3|Mux2~33, Digital_clock, 1
instance = comp, \MODE1|KOR_second|one~12 , MODE1|KOR_second|one~12, Digital_clock, 1
instance = comp, \MODE1|KOR_second|one~14 , MODE1|KOR_second|one~14, Digital_clock, 1
instance = comp, \MODE1|KOR_second|one~13 , MODE1|KOR_second|one~13, Digital_clock, 1
instance = comp, \MODE1|KOR_second|ten~0 , MODE1|KOR_second|ten~0, Digital_clock, 1
instance = comp, \MODE1|KOR_second|ten~1 , MODE1|KOR_second|ten~1, Digital_clock, 1
instance = comp, \MODE1|KOR_second|ten~2 , MODE1|KOR_second|ten~2, Digital_clock, 1
instance = comp, \MODE1|KOR_second|ten~3 , MODE1|KOR_second|ten~3, Digital_clock, 1
instance = comp, \MODE1|KOR_second|one~11 , MODE1|KOR_second|one~11, Digital_clock, 1
instance = comp, \MODE1|KOR_second|ten~4 , MODE1|KOR_second|ten~4, Digital_clock, 1
instance = comp, \MODE1|KOR_second|ten[1] , MODE1|KOR_second|ten[1], Digital_clock, 1
instance = comp, \MODE3|Mux2~85 , MODE3|Mux2~85, Digital_clock, 1
instance = comp, \MODE3|Mux2~34 , MODE3|Mux2~34, Digital_clock, 1
instance = comp, \MODE3|Mux2~30 , MODE3|Mux2~30, Digital_clock, 1
instance = comp, \MODE3|Mux2~35 , MODE3|Mux2~35, Digital_clock, 1
instance = comp, \MODE1|KOR_hour|one~10 , MODE1|KOR_hour|one~10, Digital_clock, 1
instance = comp, \MODE1|KOR_hour|one[1] , MODE1|KOR_hour|one[1], Digital_clock, 1
instance = comp, \MODE1|KOR_year|ten~33 , MODE1|KOR_year|ten~33, Digital_clock, 1
instance = comp, \MODE1|KOR_year|ten[1] , MODE1|KOR_year|ten[1], Digital_clock, 1
instance = comp, \MODE1|KOR_year|hun~10 , MODE1|KOR_year|hun~10, Digital_clock, 1
instance = comp, \MODE1|KOR_year|hun[1] , MODE1|KOR_year|hun[1], Digital_clock, 1
instance = comp, \MODE3|Mux2~23 , MODE3|Mux2~23, Digital_clock, 1
instance = comp, \MODE3|Mux2~24 , MODE3|Mux2~24, Digital_clock, 1
instance = comp, \MODE3|Mux2~25 , MODE3|Mux2~25, Digital_clock, 1
instance = comp, \MODE1|KOR_hour|ten~1 , MODE1|KOR_hour|ten~1, Digital_clock, 1
instance = comp, \MODE1|KOR_hour|one~12 , MODE1|KOR_hour|one~12, Digital_clock, 1
instance = comp, \MODE1|KOR_hour|one~14 , MODE1|KOR_hour|one~14, Digital_clock, 1
instance = comp, \MODE1|KOR_hour|ten~2 , MODE1|KOR_hour|ten~2, Digital_clock, 1
instance = comp, \MODE1|KOR_hour|one~11 , MODE1|KOR_hour|one~11, Digital_clock, 1
instance = comp, \MODE1|KOR_hour|one~13 , MODE1|KOR_hour|one~13, Digital_clock, 1
instance = comp, \MODE1|KOR_hour|ten~3 , MODE1|KOR_hour|ten~3, Digital_clock, 1
instance = comp, \MODE1|KOR_hour|ten~0 , MODE1|KOR_hour|ten~0, Digital_clock, 1
instance = comp, \MODE1|KOR_hour|ten~4 , MODE1|KOR_hour|ten~4, Digital_clock, 1
instance = comp, \MODE1|KOR_hour|ten[1] , MODE1|KOR_hour|ten[1], Digital_clock, 1
instance = comp, \MODE1|KOR_year|hun~11 , MODE1|KOR_year|hun~11, Digital_clock, 1
instance = comp, \MODE1|KOR_year|hun~13 , MODE1|KOR_year|hun~13, Digital_clock, 1
instance = comp, \MODE1|KOR_year|hun~12 , MODE1|KOR_year|hun~12, Digital_clock, 1
instance = comp, \MODE1|KOR_year|hun~14 , MODE1|KOR_year|hun~14, Digital_clock, 1
instance = comp, \MODE1|KOR_year|tho~1 , MODE1|KOR_year|tho~1, Digital_clock, 1
instance = comp, \MODE1|KOR_year|tho~0 , MODE1|KOR_year|tho~0, Digital_clock, 1
instance = comp, \MODE1|KOR_year|tho~2 , MODE1|KOR_year|tho~2, Digital_clock, 1
instance = comp, \MODE1|KOR_year|tho~3 , MODE1|KOR_year|tho~3, Digital_clock, 1
instance = comp, \MODE1|KOR_year|tho[1] , MODE1|KOR_year|tho[1], Digital_clock, 1
instance = comp, \MODE3|Mux2~26 , MODE3|Mux2~26, Digital_clock, 1
instance = comp, \MODE3|Mux2~27 , MODE3|Mux2~27, Digital_clock, 1
instance = comp, \MODE3|Mux2~29 , MODE3|Mux2~29, Digital_clock, 1
instance = comp, \MODE1|Mux4~0 , MODE1|Mux4~0, Digital_clock, 1
instance = comp, \MODE1|KOR_year|one~37 , MODE1|KOR_year|one~37, Digital_clock, 1
instance = comp, \MODE1|KOR_year|one[1] , MODE1|KOR_year|one[1], Digital_clock, 1
instance = comp, \MODE1|KOR_day|LessThan4~0 , MODE1|KOR_day|LessThan4~0, Digital_clock, 1
instance = comp, \MODE1|KOR_day|ten[1] , MODE1|KOR_day|ten[1], Digital_clock, 1
instance = comp, \MODE3|Mux2~19 , MODE3|Mux2~19, Digital_clock, 1
instance = comp, \MODE3|Mux2~20 , MODE3|Mux2~20, Digital_clock, 1
instance = comp, \MODE1|KOR_minute|one~12 , MODE1|KOR_minute|one~12, Digital_clock, 1
instance = comp, \MODE1|KOR_minute|one~14 , MODE1|KOR_minute|one~14, Digital_clock, 1
instance = comp, \MODE1|KOR_minute|one~13 , MODE1|KOR_minute|one~13, Digital_clock, 1
instance = comp, \MODE1|KOR_minute|ten~3 , MODE1|KOR_minute|ten~3, Digital_clock, 1
instance = comp, \MODE1|KOR_minute|ten~1 , MODE1|KOR_minute|ten~1, Digital_clock, 1
instance = comp, \MODE1|KOR_minute|ten~2 , MODE1|KOR_minute|ten~2, Digital_clock, 1
instance = comp, \MODE1|KOR_minute|one~11 , MODE1|KOR_minute|one~11, Digital_clock, 1
instance = comp, \MODE1|KOR_minute|ten~0 , MODE1|KOR_minute|ten~0, Digital_clock, 1
instance = comp, \MODE1|KOR_minute|ten~4 , MODE1|KOR_minute|ten~4, Digital_clock, 1
instance = comp, \MODE1|KOR_minute|ten[1] , MODE1|KOR_minute|ten[1], Digital_clock, 1
instance = comp, \MODE1|KOR_minute|one~10 , MODE1|KOR_minute|one~10, Digital_clock, 1
instance = comp, \MODE1|KOR_minute|one[1] , MODE1|KOR_minute|one[1], Digital_clock, 1
instance = comp, \MODE3|Mux2~17 , MODE3|Mux2~17, Digital_clock, 1
instance = comp, \MODE1|KOR_second|one~10 , MODE1|KOR_second|one~10, Digital_clock, 1
instance = comp, \MODE1|KOR_second|one[1] , MODE1|KOR_second|one[1], Digital_clock, 1
instance = comp, \MODE3|Mux2~16 , MODE3|Mux2~16, Digital_clock, 1
instance = comp, \MODE3|Mux2~18 , MODE3|Mux2~18, Digital_clock, 1
instance = comp, \MODE3|Mux2~22 , MODE3|Mux2~22, Digital_clock, 1
instance = comp, \MODE1|Mux4~1 , MODE1|Mux4~1, Digital_clock, 1
instance = comp, \MODE1|out[1] , MODE1|out[1], Digital_clock, 1
instance = comp, \DRV|Selector7~1 , DRV|Selector7~1, Digital_clock, 1
instance = comp, \DRV|Selector7~2 , DRV|Selector7~2, Digital_clock, 1
instance = comp, \DRV|Selector7~3 , DRV|Selector7~3, Digital_clock, 1
instance = comp, \DRV|Selector7~4 , DRV|Selector7~4, Digital_clock, 1
instance = comp, \DRV|Selector7~5 , DRV|Selector7~5, Digital_clock, 1
instance = comp, \DRV|Selector7~7 , DRV|Selector7~7, Digital_clock, 1
instance = comp, \DRV|Selector5~0 , DRV|Selector5~0, Digital_clock, 1
instance = comp, \MODE0|KOR_second|one~12 , MODE0|KOR_second|one~12, Digital_clock, 1
instance = comp, \MODE0|KOR_second|one~14 , MODE0|KOR_second|one~14, Digital_clock, 1
instance = comp, \MODE0|KOR_second|one~13 , MODE0|KOR_second|one~13, Digital_clock, 1
instance = comp, \MODE0|KOR_second|ten~0 , MODE0|KOR_second|ten~0, Digital_clock, 1
instance = comp, \MODE0|KOR_second|ten~3 , MODE0|KOR_second|ten~3, Digital_clock, 1
instance = comp, \MODE0|KOR_second|one~11 , MODE0|KOR_second|one~11, Digital_clock, 1
instance = comp, \MODE0|KOR_second|ten~1 , MODE0|KOR_second|ten~1, Digital_clock, 1
instance = comp, \MODE0|KOR_second|ten~2 , MODE0|KOR_second|ten~2, Digital_clock, 1
instance = comp, \MODE0|KOR_second|ten~4 , MODE0|KOR_second|ten~4, Digital_clock, 1
instance = comp, \MODE0|KOR_second|ten[1] , MODE0|KOR_second|ten[1], Digital_clock, 1
instance = comp, \MODE0|KOR_second|one~10 , MODE0|KOR_second|one~10, Digital_clock, 1
instance = comp, \MODE0|KOR_second|one[1] , MODE0|KOR_second|one[1], Digital_clock, 1
instance = comp, \MODE0|Mux5~1 , MODE0|Mux5~1, Digital_clock, 1
instance = comp, \MODE0|KOR_minute|one~13 , MODE0|KOR_minute|one~13, Digital_clock, 1
instance = comp, \MODE0|KOR_minute|one~14 , MODE0|KOR_minute|one~14, Digital_clock, 1
instance = comp, \MODE0|KOR_minute|one~12 , MODE0|KOR_minute|one~12, Digital_clock, 1
instance = comp, \MODE0|KOR_minute|ten~3 , MODE0|KOR_minute|ten~3, Digital_clock, 1
instance = comp, \MODE0|KOR_minute|ten~1 , MODE0|KOR_minute|ten~1, Digital_clock, 1
instance = comp, \MODE0|KOR_minute|ten~2 , MODE0|KOR_minute|ten~2, Digital_clock, 1
instance = comp, \MODE0|KOR_minute|ten~0 , MODE0|KOR_minute|ten~0, Digital_clock, 1
instance = comp, \MODE0|KOR_minute|one~11 , MODE0|KOR_minute|one~11, Digital_clock, 1
instance = comp, \MODE0|KOR_minute|ten~4 , MODE0|KOR_minute|ten~4, Digital_clock, 1
instance = comp, \MODE0|KOR_minute|ten[1] , MODE0|KOR_minute|ten[1], Digital_clock, 1
instance = comp, \MODE0|KOR_minute|one~10 , MODE0|KOR_minute|one~10, Digital_clock, 1
instance = comp, \MODE0|KOR_minute|one[1] , MODE0|KOR_minute|one[1], Digital_clock, 1
instance = comp, \MODE0|Mux5~0 , MODE0|Mux5~0, Digital_clock, 1
instance = comp, \MODE0|Mux5~2 , MODE0|Mux5~2, Digital_clock, 1
instance = comp, \MODE0|KOR_hour|one~14 , MODE0|KOR_hour|one~14, Digital_clock, 1
instance = comp, \MODE0|KOR_hour|ten~1 , MODE0|KOR_hour|ten~1, Digital_clock, 1
instance = comp, \MODE0|KOR_hour|one~12 , MODE0|KOR_hour|one~12, Digital_clock, 1
instance = comp, \MODE0|KOR_hour|ten~2 , MODE0|KOR_hour|ten~2, Digital_clock, 1
instance = comp, \MODE0|KOR_hour|one~11 , MODE0|KOR_hour|one~11, Digital_clock, 1
instance = comp, \MODE0|KOR_hour|one~13 , MODE0|KOR_hour|one~13, Digital_clock, 1
instance = comp, \MODE0|KOR_hour|ten~3 , MODE0|KOR_hour|ten~3, Digital_clock, 1
instance = comp, \MODE0|KOR_hour|ten~0 , MODE0|KOR_hour|ten~0, Digital_clock, 1
instance = comp, \MODE0|KOR_hour|ten~4 , MODE0|KOR_hour|ten~4, Digital_clock, 1
instance = comp, \MODE0|KOR_hour|ten[1] , MODE0|KOR_hour|ten[1], Digital_clock, 1
instance = comp, \MODE0|KOR_hour|one~10 , MODE0|KOR_hour|one~10, Digital_clock, 1
instance = comp, \MODE0|KOR_hour|one[1] , MODE0|KOR_hour|one[1], Digital_clock, 1
instance = comp, \MODE0|Mux5~3 , MODE0|Mux5~3, Digital_clock, 1
instance = comp, \MODE0|out~14 , MODE0|out~14, Digital_clock, 1
instance = comp, \MODE0|KOR_day|one~1 , MODE0|KOR_day|one~1, Digital_clock, 1
instance = comp, \MODE0|KOR_day|one[1] , MODE0|KOR_day|one[1], Digital_clock, 1
instance = comp, \MODE0|KOR_day|LessThan4~0 , MODE0|KOR_day|LessThan4~0, Digital_clock, 1
instance = comp, \MODE0|KOR_day|ten[1] , MODE0|KOR_day|ten[1], Digital_clock, 1
instance = comp, \MODE0|Mux6~20 , MODE0|Mux6~20, Digital_clock, 1
instance = comp, \MODE0|Mux6~21 , MODE0|Mux6~21, Digital_clock, 1
instance = comp, \MODE0|out~6 , MODE0|out~6, Digital_clock, 1
instance = comp, \MODE0|KOR_year|hun~10 , MODE0|KOR_year|hun~10, Digital_clock, 1
instance = comp, \MODE0|KOR_year|hun[1] , MODE0|KOR_year|hun[1], Digital_clock, 1
instance = comp, \MODE0|KOR_year|hun~12 , MODE0|KOR_year|hun~12, Digital_clock, 1
instance = comp, \MODE0|KOR_year|hun~13 , MODE0|KOR_year|hun~13, Digital_clock, 1
instance = comp, \MODE0|KOR_year|hun~14 , MODE0|KOR_year|hun~14, Digital_clock, 1
instance = comp, \MODE0|KOR_year|tho~1 , MODE0|KOR_year|tho~1, Digital_clock, 1
instance = comp, \MODE0|KOR_year|tho~0 , MODE0|KOR_year|tho~0, Digital_clock, 1
instance = comp, \MODE0|KOR_year|tho~2 , MODE0|KOR_year|tho~2, Digital_clock, 1
instance = comp, \MODE0|KOR_year|hun~11 , MODE0|KOR_year|hun~11, Digital_clock, 1
instance = comp, \MODE0|KOR_year|tho~3 , MODE0|KOR_year|tho~3, Digital_clock, 1
instance = comp, \MODE0|KOR_year|tho[1] , MODE0|KOR_year|tho[1], Digital_clock, 1
instance = comp, \MODE0|Mux6~23 , MODE0|Mux6~23, Digital_clock, 1
instance = comp, \MODE0|KOR_year|one~35 , MODE0|KOR_year|one~35, Digital_clock, 1
instance = comp, \MODE0|KOR_year|one[1] , MODE0|KOR_year|one[1], Digital_clock, 1
instance = comp, \MODE0|KOR_year|ten~32 , MODE0|KOR_year|ten~32, Digital_clock, 1
instance = comp, \MODE0|KOR_year|ten[1] , MODE0|KOR_year|ten[1], Digital_clock, 1
instance = comp, \MODE0|Mux6~24 , MODE0|Mux6~24, Digital_clock, 1
instance = comp, \MODE0|KOR_month|one~14 , MODE0|KOR_month|one~14, Digital_clock, 1
instance = comp, \MODE0|KOR_month|one~13 , MODE0|KOR_month|one~13, Digital_clock, 1
instance = comp, \MODE0|KOR_month|one~10 , MODE0|KOR_month|one~10, Digital_clock, 1
instance = comp, \MODE0|KOR_month|ten~0 , MODE0|KOR_month|ten~0, Digital_clock, 1
instance = comp, \MODE0|KOR_month|ten~3 , MODE0|KOR_month|ten~3, Digital_clock, 1
instance = comp, \MODE0|KOR_month|one~12 , MODE0|KOR_month|one~12, Digital_clock, 1
instance = comp, \MODE0|KOR_month|ten~1 , MODE0|KOR_month|ten~1, Digital_clock, 1
instance = comp, \MODE0|KOR_month|ten~2 , MODE0|KOR_month|ten~2, Digital_clock, 1
instance = comp, \MODE0|KOR_month|ten~4 , MODE0|KOR_month|ten~4, Digital_clock, 1
instance = comp, \MODE0|KOR_month|ten[1] , MODE0|KOR_month|ten[1], Digital_clock, 1
instance = comp, \MODE0|KOR_month|one~11 , MODE0|KOR_month|one~11, Digital_clock, 1
instance = comp, \MODE0|KOR_month|one[1] , MODE0|KOR_month|one[1], Digital_clock, 1
instance = comp, \MODE0|Mux6~22 , MODE0|Mux6~22, Digital_clock, 1
instance = comp, \MODE0|out~7 , MODE0|out~7, Digital_clock, 1
instance = comp, \MODE0|out~8 , MODE0|out~8, Digital_clock, 1
instance = comp, \MODE0|out~9 , MODE0|out~9, Digital_clock, 1
instance = comp, \MODE0|out~10 , MODE0|out~10, Digital_clock, 1
instance = comp, \MODE0|out~29 , MODE0|out~29, Digital_clock, 1
instance = comp, \MODE0|out~30 , MODE0|out~30, Digital_clock, 1
instance = comp, \MODE0|out~11 , MODE0|out~11, Digital_clock, 1
instance = comp, \MODE0|out~12 , MODE0|out~12, Digital_clock, 1
instance = comp, \MODE0|out~13 , MODE0|out~13, Digital_clock, 1
instance = comp, \MODE0|out~15 , MODE0|out~15, Digital_clock, 1
instance = comp, \MODE0|out[1] , MODE0|out[1], Digital_clock, 1
instance = comp, \DRV|Selector7~0 , DRV|Selector7~0, Digital_clock, 1
instance = comp, \DRV|Selector7~8 , DRV|Selector7~8, Digital_clock, 1
instance = comp, \DRV|data_bus[1] , DRV|data_bus[1], Digital_clock, 1
instance = comp, \MODE3|Mux2~32 , MODE3|Mux2~32, Digital_clock, 1
instance = comp, \MODE3|Mux2~42 , MODE3|Mux2~42, Digital_clock, 1
instance = comp, \MODE2|KOR_second|ten~5 , MODE2|KOR_second|ten~5, Digital_clock, 1
instance = comp, \MODE2|KOR_second|ten[2] , MODE2|KOR_second|ten[2], Digital_clock, 1
instance = comp, \MODE3|Mux2~66 , MODE3|Mux2~66, Digital_clock, 1
instance = comp, \MODE2|KOR_month|ten~5 , MODE2|KOR_month|ten~5, Digital_clock, 1
instance = comp, \MODE2|KOR_month|ten[2] , MODE2|KOR_month|ten[2], Digital_clock, 1
instance = comp, \MODE2|KOR_month|one~15 , MODE2|KOR_month|one~15, Digital_clock, 1
instance = comp, \MODE2|KOR_month|one[2] , MODE2|KOR_month|one[2], Digital_clock, 1
instance = comp, \MODE3|Mux2~61 , MODE3|Mux2~61, Digital_clock, 1
instance = comp, \MODE3|Mux2~62 , MODE3|Mux2~62, Digital_clock, 1
instance = comp, \MODE2|KOR_day|one~2 , MODE2|KOR_day|one~2, Digital_clock, 1
instance = comp, \MODE2|KOR_day|one[2] , MODE2|KOR_day|one[2], Digital_clock, 1
instance = comp, \MODE3|Mux2~63 , MODE3|Mux2~63, Digital_clock, 1
instance = comp, \MODE3|Mux2~64 , MODE3|Mux2~64, Digital_clock, 1
instance = comp, \MODE3|Mux2~65 , MODE3|Mux2~65, Digital_clock, 1
instance = comp, \MODE3|Mux2~67 , MODE3|Mux2~67, Digital_clock, 1
instance = comp, \MODE2|KOR_minute|ten~5 , MODE2|KOR_minute|ten~5, Digital_clock, 1
instance = comp, \MODE2|KOR_minute|ten[2] , MODE2|KOR_minute|ten[2], Digital_clock, 1
instance = comp, \MODE2|KOR_minute|one~15 , MODE2|KOR_minute|one~15, Digital_clock, 1
instance = comp, \MODE2|KOR_minute|one[2] , MODE2|KOR_minute|one[2], Digital_clock, 1
instance = comp, \MODE3|Mux2~55 , MODE3|Mux2~55, Digital_clock, 1
instance = comp, \MODE2|KOR_year|one~34 , MODE2|KOR_year|one~34, Digital_clock, 1
instance = comp, \MODE2|KOR_year|one~35 , MODE2|KOR_year|one~35, Digital_clock, 1
instance = comp, \MODE2|KOR_year|one[2] , MODE2|KOR_year|one[2], Digital_clock, 1
instance = comp, \MODE2|KOR_second|one~15 , MODE2|KOR_second|one~15, Digital_clock, 1
instance = comp, \MODE2|KOR_second|one[2] , MODE2|KOR_second|one[2], Digital_clock, 1
instance = comp, \MODE3|Mux2~53 , MODE3|Mux2~53, Digital_clock, 1
instance = comp, \MODE3|Mux2~54 , MODE3|Mux2~54, Digital_clock, 1
instance = comp, \MODE3|Mux2~88 , MODE3|Mux2~88, Digital_clock, 1
instance = comp, \MODE2|KOR_year|tho~4 , MODE2|KOR_year|tho~4, Digital_clock, 1
instance = comp, \MODE2|KOR_year|tho[2] , MODE2|KOR_year|tho[2], Digital_clock, 1
instance = comp, \MODE3|Mux2~58 , MODE3|Mux2~58, Digital_clock, 1
instance = comp, \MODE2|KOR_hour|ten~5 , MODE2|KOR_hour|ten~5, Digital_clock, 1
instance = comp, \MODE2|KOR_hour|ten[2] , MODE2|KOR_hour|ten[2], Digital_clock, 1
instance = comp, \MODE3|Mux2~59 , MODE3|Mux2~59, Digital_clock, 1
instance = comp, \MODE3|Mux2~60 , MODE3|Mux2~60, Digital_clock, 1
instance = comp, \MODE2|KOR_hour|one~15 , MODE2|KOR_hour|one~15, Digital_clock, 1
instance = comp, \MODE2|KOR_hour|one[2] , MODE2|KOR_hour|one[2], Digital_clock, 1
instance = comp, \MODE3|Mux2~89 , MODE3|Mux2~89, Digital_clock, 1
instance = comp, \MODE2|KOR_year|hun~15 , MODE2|KOR_year|hun~15, Digital_clock, 1
instance = comp, \MODE2|KOR_year|hun[2] , MODE2|KOR_year|hun[2], Digital_clock, 1
instance = comp, \MODE2|KOR_year|ten~33 , MODE2|KOR_year|ten~33, Digital_clock, 1
instance = comp, \MODE2|KOR_year|ten[2] , MODE2|KOR_year|ten[2], Digital_clock, 1
instance = comp, \MODE3|Mux2~56 , MODE3|Mux2~56, Digital_clock, 1
instance = comp, \MODE3|Mux2~57 , MODE3|Mux2~57, Digital_clock, 1
instance = comp, \MODE2|Mux3~0 , MODE2|Mux3~0, Digital_clock, 1
instance = comp, \MODE2|Mux3~1 , MODE2|Mux3~1, Digital_clock, 1
instance = comp, \MODE2|out[2] , MODE2|out[2], Digital_clock, 1
instance = comp, \MODE0|KOR_second|one~15 , MODE0|KOR_second|one~15, Digital_clock, 1
instance = comp, \MODE0|KOR_second|one[2] , MODE0|KOR_second|one[2], Digital_clock, 1
instance = comp, \MODE0|KOR_second|ten~5 , MODE0|KOR_second|ten~5, Digital_clock, 1
instance = comp, \MODE0|KOR_second|ten[2] , MODE0|KOR_second|ten[2], Digital_clock, 1
instance = comp, \MODE0|Mux6~28 , MODE0|Mux6~28, Digital_clock, 1
instance = comp, \MODE0|KOR_minute|one~15 , MODE0|KOR_minute|one~15, Digital_clock, 1
instance = comp, \MODE0|KOR_minute|one[2] , MODE0|KOR_minute|one[2], Digital_clock, 1
instance = comp, \MODE0|KOR_minute|ten~5 , MODE0|KOR_minute|ten~5, Digital_clock, 1
instance = comp, \MODE0|KOR_minute|ten[2] , MODE0|KOR_minute|ten[2], Digital_clock, 1
instance = comp, \MODE0|Mux6~25 , MODE0|Mux6~25, Digital_clock, 1
instance = comp, \MODE0|KOR_hour|one~15 , MODE0|KOR_hour|one~15, Digital_clock, 1
instance = comp, \MODE0|KOR_hour|one[2] , MODE0|KOR_hour|one[2], Digital_clock, 1
instance = comp, \MODE0|KOR_hour|ten~5 , MODE0|KOR_hour|ten~5, Digital_clock, 1
instance = comp, \MODE0|KOR_hour|ten[2] , MODE0|KOR_hour|ten[2], Digital_clock, 1
instance = comp, \MODE0|Mux6~26 , MODE0|Mux6~26, Digital_clock, 1
instance = comp, \MODE0|Mux6~27 , MODE0|Mux6~27, Digital_clock, 1
instance = comp, \MODE0|Mux4~0 , MODE0|Mux4~0, Digital_clock, 1
instance = comp, \MODE0|Mux4~1 , MODE0|Mux4~1, Digital_clock, 1
instance = comp, \MODE0|KOR_day|one~2 , MODE0|KOR_day|one~2, Digital_clock, 1
instance = comp, \MODE0|KOR_day|one[2] , MODE0|KOR_day|one[2], Digital_clock, 1
instance = comp, \MODE0|Mux6~29 , MODE0|Mux6~29, Digital_clock, 1
instance = comp, \MODE0|KOR_year|ten~33 , MODE0|KOR_year|ten~33, Digital_clock, 1
instance = comp, \MODE0|KOR_year|ten[2] , MODE0|KOR_year|ten[2], Digital_clock, 1
instance = comp, \MODE0|KOR_year|one~36 , MODE0|KOR_year|one~36, Digital_clock, 1
instance = comp, \MODE0|KOR_year|one[2] , MODE0|KOR_year|one[2], Digital_clock, 1
instance = comp, \MODE0|KOR_year|hun~15 , MODE0|KOR_year|hun~15, Digital_clock, 1
instance = comp, \MODE0|KOR_year|hun[2] , MODE0|KOR_year|hun[2], Digital_clock, 1
instance = comp, \MODE0|KOR_year|tho~4 , MODE0|KOR_year|tho~4, Digital_clock, 1
instance = comp, \MODE0|KOR_year|tho[2] , MODE0|KOR_year|tho[2], Digital_clock, 1
instance = comp, \MODE0|Mux6~31 , MODE0|Mux6~31, Digital_clock, 1
instance = comp, \MODE0|Mux6~32 , MODE0|Mux6~32, Digital_clock, 1
instance = comp, \MODE0|KOR_month|ten~5 , MODE0|KOR_month|ten~5, Digital_clock, 1
instance = comp, \MODE0|KOR_month|ten[2] , MODE0|KOR_month|ten[2], Digital_clock, 1
instance = comp, \MODE0|KOR_month|one~15 , MODE0|KOR_month|one~15, Digital_clock, 1
instance = comp, \MODE0|KOR_month|one[2] , MODE0|KOR_month|one[2], Digital_clock, 1
instance = comp, \MODE0|Mux6~30 , MODE0|Mux6~30, Digital_clock, 1
instance = comp, \MODE0|Mux4~2 , MODE0|Mux4~2, Digital_clock, 1
instance = comp, \MODE0|out~16 , MODE0|out~16, Digital_clock, 1
instance = comp, \MODE0|out~18 , MODE0|out~18, Digital_clock, 1
instance = comp, \MODE0|out~17 , MODE0|out~17, Digital_clock, 1
instance = comp, \MODE0|Mux6~33 , MODE0|Mux6~33, Digital_clock, 1
instance = comp, \MODE0|Mux6~34 , MODE0|Mux6~34, Digital_clock, 1
instance = comp, \MODE0|Mux4~3 , MODE0|Mux4~3, Digital_clock, 1
instance = comp, \MODE0|out~19 , MODE0|out~19, Digital_clock, 1
instance = comp, \MODE0|out[2] , MODE0|out[2], Digital_clock, 1
instance = comp, \M1|Mux5~1 , M1|Mux5~1, Digital_clock, 1
instance = comp, \MODE1|Mux3~7 , MODE1|Mux3~7, Digital_clock, 1
instance = comp, \MODE1|out[2]~16 , MODE1|out[2]~16, Digital_clock, 1
instance = comp, \MODE1|KOR_hour|ten~5 , MODE1|KOR_hour|ten~5, Digital_clock, 1
instance = comp, \MODE1|KOR_hour|ten[2] , MODE1|KOR_hour|ten[2], Digital_clock, 1
instance = comp, \MODE1|KOR_year|tho~4 , MODE1|KOR_year|tho~4, Digital_clock, 1
instance = comp, \MODE1|KOR_year|tho[2] , MODE1|KOR_year|tho[2], Digital_clock, 1
instance = comp, \MODE1|Mux3~0 , MODE1|Mux3~0, Digital_clock, 1
instance = comp, \MODE3|Mux0~0 , MODE3|Mux0~0, Digital_clock, 1
instance = comp, \MODE2|Mux5~23 , MODE2|Mux5~23, Digital_clock, 1
instance = comp, \MODE1|out[2]~10 , MODE1|out[2]~10, Digital_clock, 1
instance = comp, \MODE1|out[2]~11 , MODE1|out[2]~11, Digital_clock, 1
instance = comp, \MODE1|KOR_hour|one~15 , MODE1|KOR_hour|one~15, Digital_clock, 1
instance = comp, \MODE1|KOR_hour|one[2] , MODE1|KOR_hour|one[2], Digital_clock, 1
instance = comp, \MODE1|KOR_year|hun~15 , MODE1|KOR_year|hun~15, Digital_clock, 1
instance = comp, \MODE1|KOR_year|hun[2] , MODE1|KOR_year|hun[2], Digital_clock, 1
instance = comp, \MODE1|Mux3~1 , MODE1|Mux3~1, Digital_clock, 1
instance = comp, \MODE1|KOR_year|ten~34 , MODE1|KOR_year|ten~34, Digital_clock, 1
instance = comp, \MODE1|KOR_year|ten[2] , MODE1|KOR_year|ten[2], Digital_clock, 1
instance = comp, \MODE1|Mux3~2 , MODE1|Mux3~2, Digital_clock, 1
instance = comp, \MODE1|Mux3~3 , MODE1|Mux3~3, Digital_clock, 1
instance = comp, \MODE1|Mux3~4 , MODE1|Mux3~4, Digital_clock, 1
instance = comp, \MODE1|Mux3~5 , MODE1|Mux3~5, Digital_clock, 1
instance = comp, \MODE1|Mux3~6 , MODE1|Mux3~6, Digital_clock, 1
instance = comp, \MODE1|Mux4~2 , MODE1|Mux4~2, Digital_clock, 1
instance = comp, \MODE1|out[2]~15 , MODE1|out[2]~15, Digital_clock, 1
instance = comp, \MODE1|KOR_second|ten~5 , MODE1|KOR_second|ten~5, Digital_clock, 1
instance = comp, \MODE1|KOR_second|ten[2] , MODE1|KOR_second|ten[2], Digital_clock, 1
instance = comp, \MODE1|KOR_month|one~15 , MODE1|KOR_month|one~15, Digital_clock, 1
instance = comp, \MODE1|KOR_month|one[2] , MODE1|KOR_month|one[2], Digital_clock, 1
instance = comp, \MODE1|Mux3~8 , MODE1|Mux3~8, Digital_clock, 1
instance = comp, \MODE1|out[2]~12 , MODE1|out[2]~12, Digital_clock, 1
instance = comp, \MODE1|out[2]~13 , MODE1|out[2]~13, Digital_clock, 1
instance = comp, \MODE1|KOR_day|one~2 , MODE1|KOR_day|one~2, Digital_clock, 1
instance = comp, \MODE1|KOR_day|one[2] , MODE1|KOR_day|one[2], Digital_clock, 1
instance = comp, \MODE1|Mux3~9 , MODE1|Mux3~9, Digital_clock, 1
instance = comp, \MODE1|KOR_month|ten~5 , MODE1|KOR_month|ten~5, Digital_clock, 1
instance = comp, \MODE1|KOR_month|ten[2] , MODE1|KOR_month|ten[2], Digital_clock, 1
instance = comp, \MODE1|Mux3~10 , MODE1|Mux3~10, Digital_clock, 1
instance = comp, \MODE1|Mux3~11 , MODE1|Mux3~11, Digital_clock, 1
instance = comp, \MODE1|Mux3~12 , MODE1|Mux3~12, Digital_clock, 1
instance = comp, \MODE1|KOR_year|one~38 , MODE1|KOR_year|one~38, Digital_clock, 1
instance = comp, \MODE1|KOR_year|one[2] , MODE1|KOR_year|one[2], Digital_clock, 1
instance = comp, \MODE1|Mux3~13 , MODE1|Mux3~13, Digital_clock, 1
instance = comp, \MODE1|KOR_minute|ten~5 , MODE1|KOR_minute|ten~5, Digital_clock, 1
instance = comp, \MODE1|KOR_minute|ten[2] , MODE1|KOR_minute|ten[2], Digital_clock, 1
instance = comp, \MODE1|out[2]~17 , MODE1|out[2]~17, Digital_clock, 1
instance = comp, \MODE1|out[2]~14 , MODE1|out[2]~14, Digital_clock, 1
instance = comp, \MODE1|KOR_minute|one~15 , MODE1|KOR_minute|one~15, Digital_clock, 1
instance = comp, \MODE1|KOR_minute|one[2] , MODE1|KOR_minute|one[2], Digital_clock, 1
instance = comp, \MODE1|Mux3~15 , MODE1|Mux3~15, Digital_clock, 1
instance = comp, \MODE1|KOR_second|one~15 , MODE1|KOR_second|one~15, Digital_clock, 1
instance = comp, \MODE1|KOR_second|one[2] , MODE1|KOR_second|one[2], Digital_clock, 1
instance = comp, \MODE1|Mux3~14 , MODE1|Mux3~14, Digital_clock, 1
instance = comp, \MODE1|Mux3~16 , MODE1|Mux3~16, Digital_clock, 1
instance = comp, \MODE1|Mux3~17 , MODE1|Mux3~17, Digital_clock, 1
instance = comp, \MODE1|Mux3~18 , MODE1|Mux3~18, Digital_clock, 1
instance = comp, \MODE1|Mux3~19 , MODE1|Mux3~19, Digital_clock, 1
instance = comp, \MODE1|Mux3~20 , MODE1|Mux3~20, Digital_clock, 1
instance = comp, \MODE1|out[2] , MODE1|out[2], Digital_clock, 1
instance = comp, \M1|Mux5~0 , M1|Mux5~0, Digital_clock, 1
instance = comp, \DRV|Selector6~3 , DRV|Selector6~3, Digital_clock, 1
instance = comp, \DRV|Selector6~4 , DRV|Selector6~4, Digital_clock, 1
instance = comp, \DRV|Selector6~5 , DRV|Selector6~5, Digital_clock, 1
instance = comp, \DRV|Selector6~7 , DRV|Selector6~7, Digital_clock, 1
instance = comp, \M1|Mux5~2 , M1|Mux5~2, Digital_clock, 1
instance = comp, \M1|Mux5~3 , M1|Mux5~3, Digital_clock, 1
instance = comp, \DRV|Selector6~6 , DRV|Selector6~6, Digital_clock, 1
instance = comp, \DRV|Selector6~8 , DRV|Selector6~8, Digital_clock, 1
instance = comp, \DRV|Selector6~11 , DRV|Selector6~11, Digital_clock, 1
instance = comp, \DRV|Selector6~9 , DRV|Selector6~9, Digital_clock, 1
instance = comp, \DRV|Selector6~2 , DRV|Selector6~2, Digital_clock, 1
instance = comp, \DRV|Selector6~10 , DRV|Selector6~10, Digital_clock, 1
instance = comp, \DRV|data_bus[2] , DRV|data_bus[2], Digital_clock, 1
instance = comp, \MODE1|KOR_hour|ten~6 , MODE1|KOR_hour|ten~6, Digital_clock, 1
instance = comp, \MODE1|KOR_hour|ten[3] , MODE1|KOR_hour|ten[3], Digital_clock, 1
instance = comp, \MODE1|KOR_year|tho~5 , MODE1|KOR_year|tho~5, Digital_clock, 1
instance = comp, \MODE1|KOR_year|tho[3] , MODE1|KOR_year|tho[3], Digital_clock, 1
instance = comp, \MODE1|Mux2~0 , MODE1|Mux2~0, Digital_clock, 1
instance = comp, \MODE1|KOR_year|hun~16 , MODE1|KOR_year|hun~16, Digital_clock, 1
instance = comp, \MODE1|KOR_year|hun[3] , MODE1|KOR_year|hun[3], Digital_clock, 1
instance = comp, \MODE1|Mux2~1 , MODE1|Mux2~1, Digital_clock, 1
instance = comp, \MODE1|KOR_hour|one~16 , MODE1|KOR_hour|one~16, Digital_clock, 1
instance = comp, \MODE1|KOR_hour|one[3] , MODE1|KOR_hour|one[3], Digital_clock, 1
instance = comp, \MODE1|KOR_year|ten~35 , MODE1|KOR_year|ten~35, Digital_clock, 1
instance = comp, \MODE1|KOR_year|ten[3] , MODE1|KOR_year|ten[3], Digital_clock, 1
instance = comp, \MODE1|Mux2~2 , MODE1|Mux2~2, Digital_clock, 1
instance = comp, \MODE1|Mux2~3 , MODE1|Mux2~3, Digital_clock, 1
instance = comp, \MODE1|Mux2~4 , MODE1|Mux2~4, Digital_clock, 1
instance = comp, \MODE1|Mux2~5 , MODE1|Mux2~5, Digital_clock, 1
instance = comp, \MODE1|Mux2~6 , MODE1|Mux2~6, Digital_clock, 1
instance = comp, \MODE1|Mux4~3 , MODE1|Mux4~3, Digital_clock, 1
instance = comp, \MODE1|KOR_month|one~16 , MODE1|KOR_month|one~16, Digital_clock, 1
instance = comp, \MODE1|KOR_month|one[3] , MODE1|KOR_month|one[3], Digital_clock, 1
instance = comp, \MODE1|Mux2~7 , MODE1|Mux2~7, Digital_clock, 1
instance = comp, \MODE1|KOR_second|ten~6 , MODE1|KOR_second|ten~6, Digital_clock, 1
instance = comp, \MODE1|KOR_second|ten[3] , MODE1|KOR_second|ten[3], Digital_clock, 1
instance = comp, \MODE1|KOR_day|one~3 , MODE1|KOR_day|one~3, Digital_clock, 1
instance = comp, \MODE1|KOR_day|one[3] , MODE1|KOR_day|one[3], Digital_clock, 1
instance = comp, \MODE1|Mux2~8 , MODE1|Mux2~8, Digital_clock, 1
instance = comp, \MODE1|KOR_month|ten~6 , MODE1|KOR_month|ten~6, Digital_clock, 1
instance = comp, \MODE1|KOR_month|ten[3] , MODE1|KOR_month|ten[3], Digital_clock, 1
instance = comp, \MODE1|Mux2~9 , MODE1|Mux2~9, Digital_clock, 1
instance = comp, \MODE1|Mux2~10 , MODE1|Mux2~10, Digital_clock, 1
instance = comp, \MODE1|Mux2~11 , MODE1|Mux2~11, Digital_clock, 1
instance = comp, \MODE1|KOR_year|one~39 , MODE1|KOR_year|one~39, Digital_clock, 1
instance = comp, \MODE1|KOR_year|one[3] , MODE1|KOR_year|one[3], Digital_clock, 1
instance = comp, \MODE1|Mux2~12 , MODE1|Mux2~12, Digital_clock, 1
instance = comp, \MODE1|KOR_minute|ten~6 , MODE1|KOR_minute|ten~6, Digital_clock, 1
instance = comp, \MODE1|KOR_minute|ten[3] , MODE1|KOR_minute|ten[3], Digital_clock, 1
instance = comp, \MODE1|KOR_second|one~16 , MODE1|KOR_second|one~16, Digital_clock, 1
instance = comp, \MODE1|KOR_second|one[3] , MODE1|KOR_second|one[3], Digital_clock, 1
instance = comp, \MODE1|Mux2~13 , MODE1|Mux2~13, Digital_clock, 1
instance = comp, \MODE1|KOR_minute|one~16 , MODE1|KOR_minute|one~16, Digital_clock, 1
instance = comp, \MODE1|KOR_minute|one[3] , MODE1|KOR_minute|one[3], Digital_clock, 1
instance = comp, \MODE1|Mux2~14 , MODE1|Mux2~14, Digital_clock, 1
instance = comp, \MODE1|Mux2~15 , MODE1|Mux2~15, Digital_clock, 1
instance = comp, \MODE1|Mux2~16 , MODE1|Mux2~16, Digital_clock, 1
instance = comp, \MODE1|Mux2~17 , MODE1|Mux2~17, Digital_clock, 1
instance = comp, \MODE1|Mux2~18 , MODE1|Mux2~18, Digital_clock, 1
instance = comp, \MODE1|Mux2~19 , MODE1|Mux2~19, Digital_clock, 1
instance = comp, \MODE1|out[3] , MODE1|out[3], Digital_clock, 1
instance = comp, \DRV|Selector5~3 , DRV|Selector5~3, Digital_clock, 1
instance = comp, \DRV|Selector5~4 , DRV|Selector5~4, Digital_clock, 1
instance = comp, \MODE3|Mux2~75 , MODE3|Mux2~75, Digital_clock, 1
instance = comp, \MODE2|KOR_hour|ten~6 , MODE2|KOR_hour|ten~6, Digital_clock, 1
instance = comp, \MODE2|KOR_hour|ten[3] , MODE2|KOR_hour|ten[3], Digital_clock, 1
instance = comp, \MODE2|KOR_year|tho~5 , MODE2|KOR_year|tho~5, Digital_clock, 1
instance = comp, \MODE2|KOR_year|tho[3] , MODE2|KOR_year|tho[3], Digital_clock, 1
instance = comp, \MODE3|Mux2~76 , MODE3|Mux2~76, Digital_clock, 1
instance = comp, \MODE3|Mux2~77 , MODE3|Mux2~77, Digital_clock, 1
instance = comp, \MODE2|KOR_year|ten~34 , MODE2|KOR_year|ten~34, Digital_clock, 1
instance = comp, \MODE2|KOR_year|ten[3] , MODE2|KOR_year|ten[3], Digital_clock, 1
instance = comp, \MODE2|KOR_year|hun~16 , MODE2|KOR_year|hun~16, Digital_clock, 1
instance = comp, \MODE2|KOR_year|hun[3] , MODE2|KOR_year|hun[3], Digital_clock, 1
instance = comp, \MODE3|Mux2~73 , MODE3|Mux2~73, Digital_clock, 1
instance = comp, \MODE2|KOR_hour|one~16 , MODE2|KOR_hour|one~16, Digital_clock, 1
instance = comp, \MODE2|KOR_hour|one[3] , MODE2|KOR_hour|one[3], Digital_clock, 1
instance = comp, \MODE3|Mux2~72 , MODE3|Mux2~72, Digital_clock, 1
instance = comp, \MODE3|Mux2~74 , MODE3|Mux2~74, Digital_clock, 1
instance = comp, \MODE2|Mux2~0 , MODE2|Mux2~0, Digital_clock, 1
instance = comp, \MODE2|KOR_day|one~3 , MODE2|KOR_day|one~3, Digital_clock, 1
instance = comp, \MODE2|KOR_day|one[3] , MODE2|KOR_day|one[3], Digital_clock, 1
instance = comp, \MODE3|Mux2~78 , MODE3|Mux2~78, Digital_clock, 1
instance = comp, \MODE2|KOR_month|ten~6 , MODE2|KOR_month|ten~6, Digital_clock, 1
instance = comp, \MODE2|KOR_month|ten[3] , MODE2|KOR_month|ten[3], Digital_clock, 1
instance = comp, \MODE2|KOR_month|one~16 , MODE2|KOR_month|one~16, Digital_clock, 1
instance = comp, \MODE2|KOR_month|one[3] , MODE2|KOR_month|one[3], Digital_clock, 1
instance = comp, \MODE3|Mux2~79 , MODE3|Mux2~79, Digital_clock, 1
instance = comp, \MODE2|KOR_second|ten~6 , MODE2|KOR_second|ten~6, Digital_clock, 1
instance = comp, \MODE2|KOR_second|ten[3] , MODE2|KOR_second|ten[3], Digital_clock, 1
instance = comp, \MODE3|Mux2~80 , MODE3|Mux2~80, Digital_clock, 1
instance = comp, \MODE3|Mux2~81 , MODE3|Mux2~81, Digital_clock, 1
instance = comp, \MODE2|KOR_minute|ten~6 , MODE2|KOR_minute|ten~6, Digital_clock, 1
instance = comp, \MODE2|KOR_minute|ten[3] , MODE2|KOR_minute|ten[3], Digital_clock, 1
instance = comp, \MODE2|KOR_minute|one~16 , MODE2|KOR_minute|one~16, Digital_clock, 1
instance = comp, \MODE2|KOR_minute|one[3] , MODE2|KOR_minute|one[3], Digital_clock, 1
instance = comp, \MODE3|Mux2~70 , MODE3|Mux2~70, Digital_clock, 1
instance = comp, \MODE2|KOR_year|one~36 , MODE2|KOR_year|one~36, Digital_clock, 1
instance = comp, \MODE2|KOR_year|one~37 , MODE2|KOR_year|one~37, Digital_clock, 1
instance = comp, \MODE2|KOR_year|one[3] , MODE2|KOR_year|one[3], Digital_clock, 1
instance = comp, \MODE2|KOR_second|one~16 , MODE2|KOR_second|one~16, Digital_clock, 1
instance = comp, \MODE2|KOR_second|one[3] , MODE2|KOR_second|one[3], Digital_clock, 1
instance = comp, \MODE3|Mux2~68 , MODE3|Mux2~68, Digital_clock, 1
instance = comp, \MODE3|Mux2~69 , MODE3|Mux2~69, Digital_clock, 1
instance = comp, \MODE3|Mux2~71 , MODE3|Mux2~71, Digital_clock, 1
instance = comp, \MODE2|Mux2~1 , MODE2|Mux2~1, Digital_clock, 1
instance = comp, \MODE2|out[3] , MODE2|out[3], Digital_clock, 1
instance = comp, \DRV|Selector5~5 , DRV|Selector5~5, Digital_clock, 1
instance = comp, \DRV|Selector5~6 , DRV|Selector5~6, Digital_clock, 1
instance = comp, \DRV|Selector5~7 , DRV|Selector5~7, Digital_clock, 1
instance = comp, \DRV|Selector5~8 , DRV|Selector5~8, Digital_clock, 1
instance = comp, \MODE0|KOR_minute|ten~6 , MODE0|KOR_minute|ten~6, Digital_clock, 1
instance = comp, \MODE0|KOR_minute|ten[3] , MODE0|KOR_minute|ten[3], Digital_clock, 1
instance = comp, \MODE0|KOR_minute|one~16 , MODE0|KOR_minute|one~16, Digital_clock, 1
instance = comp, \MODE0|KOR_minute|one[3] , MODE0|KOR_minute|one[3], Digital_clock, 1
instance = comp, \MODE0|Mux6~35 , MODE0|Mux6~35, Digital_clock, 1
instance = comp, \MODE0|KOR_second|ten~6 , MODE0|KOR_second|ten~6, Digital_clock, 1
instance = comp, \MODE0|KOR_second|ten[3] , MODE0|KOR_second|ten[3], Digital_clock, 1
instance = comp, \MODE0|KOR_second|one~16 , MODE0|KOR_second|one~16, Digital_clock, 1
instance = comp, \MODE0|KOR_second|one[3] , MODE0|KOR_second|one[3], Digital_clock, 1
instance = comp, \MODE0|Mux6~38 , MODE0|Mux6~38, Digital_clock, 1
instance = comp, \MODE0|KOR_hour|ten~6 , MODE0|KOR_hour|ten~6, Digital_clock, 1
instance = comp, \MODE0|KOR_hour|ten[3] , MODE0|KOR_hour|ten[3], Digital_clock, 1
instance = comp, \MODE0|KOR_hour|one~16 , MODE0|KOR_hour|one~16, Digital_clock, 1
instance = comp, \MODE0|KOR_hour|one[3] , MODE0|KOR_hour|one[3], Digital_clock, 1
instance = comp, \MODE0|Mux6~36 , MODE0|Mux6~36, Digital_clock, 1
instance = comp, \MODE0|Mux6~37 , MODE0|Mux6~37, Digital_clock, 1
instance = comp, \MODE0|Mux3~0 , MODE0|Mux3~0, Digital_clock, 1
instance = comp, \MODE0|Mux3~1 , MODE0|Mux3~1, Digital_clock, 1
instance = comp, \MODE0|KOR_day|one~3 , MODE0|KOR_day|one~3, Digital_clock, 1
instance = comp, \MODE0|KOR_day|one[3] , MODE0|KOR_day|one[3], Digital_clock, 1
instance = comp, \MODE0|Mux6~48 , MODE0|Mux6~48, Digital_clock, 1
instance = comp, \MODE0|KOR_month|ten~6 , MODE0|KOR_month|ten~6, Digital_clock, 1
instance = comp, \MODE0|KOR_month|ten[3] , MODE0|KOR_month|ten[3], Digital_clock, 1
instance = comp, \MODE0|KOR_month|one~16 , MODE0|KOR_month|one~16, Digital_clock, 1
instance = comp, \MODE0|KOR_month|one[3] , MODE0|KOR_month|one[3], Digital_clock, 1
instance = comp, \MODE0|Mux6~39 , MODE0|Mux6~39, Digital_clock, 1
instance = comp, \MODE0|KOR_year|hun~16 , MODE0|KOR_year|hun~16, Digital_clock, 1
instance = comp, \MODE0|KOR_year|hun[3] , MODE0|KOR_year|hun[3], Digital_clock, 1
instance = comp, \MODE0|KOR_year|tho~5 , MODE0|KOR_year|tho~5, Digital_clock, 1
instance = comp, \MODE0|KOR_year|tho[3] , MODE0|KOR_year|tho[3], Digital_clock, 1
instance = comp, \MODE0|Mux6~40 , MODE0|Mux6~40, Digital_clock, 1
instance = comp, \MODE0|KOR_year|one~37 , MODE0|KOR_year|one~37, Digital_clock, 1
instance = comp, \MODE0|KOR_year|one[3] , MODE0|KOR_year|one[3], Digital_clock, 1
instance = comp, \MODE0|KOR_year|ten~34 , MODE0|KOR_year|ten~34, Digital_clock, 1
instance = comp, \MODE0|KOR_year|ten[3] , MODE0|KOR_year|ten[3], Digital_clock, 1
instance = comp, \MODE0|Mux6~41 , MODE0|Mux6~41, Digital_clock, 1
instance = comp, \MODE0|Mux3~2 , MODE0|Mux3~2, Digital_clock, 1
instance = comp, \MODE0|Mux6~42 , MODE0|Mux6~42, Digital_clock, 1
instance = comp, \MODE0|Mux6~43 , MODE0|Mux6~43, Digital_clock, 1
instance = comp, \MODE0|Mux6~44 , MODE0|Mux6~44, Digital_clock, 1
instance = comp, \MODE0|Mux6~45 , MODE0|Mux6~45, Digital_clock, 1
instance = comp, \MODE0|Mux3~3 , MODE0|Mux3~3, Digital_clock, 1
instance = comp, \MODE0|out~20 , MODE0|out~20, Digital_clock, 1
instance = comp, \MODE0|out[3] , MODE0|out[3], Digital_clock, 1
instance = comp, \DRV|Selector5~2 , DRV|Selector5~2, Digital_clock, 1
instance = comp, \DRV|Selector5~1 , DRV|Selector5~1, Digital_clock, 1
instance = comp, \DRV|Selector5~9 , DRV|Selector5~9, Digital_clock, 1
instance = comp, \DRV|data_bus[3] , DRV|data_bus[3], Digital_clock, 1
instance = comp, \MODE2|out[4]~7 , MODE2|out[4]~7, Digital_clock, 1
instance = comp, \MODE2|out[4]~6 , MODE2|out[4]~6, Digital_clock, 1
instance = comp, \MODE3|Mux2~82 , MODE3|Mux2~82, Digital_clock, 1
instance = comp, \MODE2|out[4]~0 , MODE2|out[4]~0, Digital_clock, 1
instance = comp, \MODE2|out[4]~5 , MODE2|out[4]~5, Digital_clock, 1
instance = comp, \MODE2|out[4]~4 , MODE2|out[4]~4, Digital_clock, 1
instance = comp, \MODE2|out[4]~1 , MODE2|out[4]~1, Digital_clock, 1
instance = comp, \MODE1|Mux1~11 , MODE1|Mux1~11, Digital_clock, 1
instance = comp, \MODE2|out[4]~3 , MODE2|out[4]~3, Digital_clock, 1
instance = comp, \MODE2|out[4]~2 , MODE2|out[4]~2, Digital_clock, 1
instance = comp, \MODE1|Mux1~12 , MODE1|Mux1~12, Digital_clock, 1
instance = comp, \MODE1|Mux1~6 , MODE1|Mux1~6, Digital_clock, 1
instance = comp, \MODE1|Mux1~7 , MODE1|Mux1~7, Digital_clock, 1
instance = comp, \MODE1|Mux1~8 , MODE1|Mux1~8, Digital_clock, 1
instance = comp, \MODE1|Mux1~9 , MODE1|Mux1~9, Digital_clock, 1
instance = comp, \MODE1|Mux1~13 , MODE1|Mux1~13, Digital_clock, 1
instance = comp, \MODE1|Mux1~10 , MODE1|Mux1~10, Digital_clock, 1
instance = comp, \MODE1|out[4] , MODE1|out[4], Digital_clock, 1
instance = comp, \MODE3|WideOr1~0 , MODE3|WideOr1~0, Digital_clock, 1
instance = comp, \MODE3|WideOr1~1 , MODE3|WideOr1~1, Digital_clock, 1
instance = comp, \MODE0|HmodeChar[4] , MODE0|HmodeChar[4], Digital_clock, 1
instance = comp, \MODE0|out~23 , MODE0|out~23, Digital_clock, 1
instance = comp, \MODE0|out~24 , MODE0|out~24, Digital_clock, 1
instance = comp, \MODE0|out~25 , MODE0|out~25, Digital_clock, 1
instance = comp, \MODE0|Mux2~1 , MODE0|Mux2~1, Digital_clock, 1
instance = comp, \MODE0|Mux2~2 , MODE0|Mux2~2, Digital_clock, 1
instance = comp, \MODE0|out~21 , MODE0|out~21, Digital_clock, 1
instance = comp, \MODE0|out~22 , MODE0|out~22, Digital_clock, 1
instance = comp, \MODE0|Mux6~46 , MODE0|Mux6~46, Digital_clock, 1
instance = comp, \MODE0|Mux6~47 , MODE0|Mux6~47, Digital_clock, 1
instance = comp, \MODE0|Mux2~0 , MODE0|Mux2~0, Digital_clock, 1
instance = comp, \MODE0|out~26 , MODE0|out~26, Digital_clock, 1
instance = comp, \MODE0|out[4] , MODE0|out[4], Digital_clock, 1
instance = comp, \MODE2|Mux1~6 , MODE2|Mux1~6, Digital_clock, 1
instance = comp, \MODE2|Mux1~13 , MODE2|Mux1~13, Digital_clock, 1
instance = comp, \MODE2|Mux4~3 , MODE2|Mux4~3, Digital_clock, 1
instance = comp, \MODE2|Mux1~7 , MODE2|Mux1~7, Digital_clock, 1
instance = comp, \MODE2|Mux1~14 , MODE2|Mux1~14, Digital_clock, 1
instance = comp, \MODE2|Mux1~8 , MODE2|Mux1~8, Digital_clock, 1
instance = comp, \MODE2|Mux1~9 , MODE2|Mux1~9, Digital_clock, 1
instance = comp, \MODE2|Mux1~10 , MODE2|Mux1~10, Digital_clock, 1
instance = comp, \MODE2|Mux1~11 , MODE2|Mux1~11, Digital_clock, 1
instance = comp, \MODE2|Mux1~15 , MODE2|Mux1~15, Digital_clock, 1
instance = comp, \MODE2|Mux1~12 , MODE2|Mux1~12, Digital_clock, 1
instance = comp, \MODE2|out[4] , MODE2|out[4], Digital_clock, 1
instance = comp, \M1|out[4]~8 , M1|out[4]~8, Digital_clock, 1
instance = comp, \M1|out[4]~9 , M1|out[4]~9, Digital_clock, 1
instance = comp, \DRV|Selector4~0 , DRV|Selector4~0, Digital_clock, 1
instance = comp, \DRV|data_bus[4] , DRV|data_bus[4], Digital_clock, 1
instance = comp, \MODE1|WideOr4~1 , MODE1|WideOr4~1, Digital_clock, 1
instance = comp, \MODE1|WideOr4~0 , MODE1|WideOr4~0, Digital_clock, 1
instance = comp, \MODE1|WideOr4~2 , MODE1|WideOr4~2, Digital_clock, 1
instance = comp, \MODE1|out[5] , MODE1|out[5], Digital_clock, 1
instance = comp, \MODE3|WideOr0~0 , MODE3|WideOr0~0, Digital_clock, 1
instance = comp, \MODE3|WideOr0~1 , MODE3|WideOr0~1, Digital_clock, 1
instance = comp, \MODE2|WideOr4~0 , MODE2|WideOr4~0, Digital_clock, 1
instance = comp, \MODE2|WideOr4~1 , MODE2|WideOr4~1, Digital_clock, 1
instance = comp, \MODE2|WideOr4~2 , MODE2|WideOr4~2, Digital_clock, 1
instance = comp, \MODE2|out[5] , MODE2|out[5], Digital_clock, 1
instance = comp, \M1|out[5]~10 , M1|out[5]~10, Digital_clock, 1
instance = comp, \MODE0|Mux1~3 , MODE0|Mux1~3, Digital_clock, 1
instance = comp, \MODE0|Mux1~4 , MODE0|Mux1~4, Digital_clock, 1
instance = comp, \MODE0|Mux1~5 , MODE0|Mux1~5, Digital_clock, 1
instance = comp, \MODE0|Mux1~6 , MODE0|Mux1~6, Digital_clock, 1
instance = comp, \MODE0|Mux1~7 , MODE0|Mux1~7, Digital_clock, 1
instance = comp, \MODE0|Mux1~1 , MODE0|Mux1~1, Digital_clock, 1
instance = comp, \MODE0|Mux1~0 , MODE0|Mux1~0, Digital_clock, 1
instance = comp, \MODE0|Mux1~2 , MODE0|Mux1~2, Digital_clock, 1
instance = comp, \MODE0|Mux1~8 , MODE0|Mux1~8, Digital_clock, 1
instance = comp, \MODE0|out[5] , MODE0|out[5], Digital_clock, 1
instance = comp, \M1|out[5]~11 , M1|out[5]~11, Digital_clock, 1
instance = comp, \DRV|Selector3~0 , DRV|Selector3~0, Digital_clock, 1
instance = comp, \DRV|data_bus[5] , DRV|data_bus[5], Digital_clock, 1
instance = comp, \MODE3|Mux2~91 , MODE3|Mux2~91, Digital_clock, 1
instance = comp, \MODE3|Mux2~84 , MODE3|Mux2~84, Digital_clock, 1
instance = comp, \MODE1|Mux0~0 , MODE1|Mux0~0, Digital_clock, 1
instance = comp, \MODE3|Mux2~83 , MODE3|Mux2~83, Digital_clock, 1
instance = comp, \MODE1|Mux0~1 , MODE1|Mux0~1, Digital_clock, 1
instance = comp, \MODE1|out[6] , MODE1|out[6], Digital_clock, 1
instance = comp, \MODE0|out~28 , MODE0|out~28, Digital_clock, 1
instance = comp, \MODE0|out~27 , MODE0|out~27, Digital_clock, 1
instance = comp, \MODE0|Mux0~1 , MODE0|Mux0~1, Digital_clock, 1
instance = comp, \MODE0|Mux0~0 , MODE0|Mux0~0, Digital_clock, 1
instance = comp, \MODE0|Mux0~2 , MODE0|Mux0~2, Digital_clock, 1
instance = comp, \MODE0|out~31 , MODE0|out~31, Digital_clock, 1
instance = comp, \MODE0|out~32 , MODE0|out~32, Digital_clock, 1
instance = comp, \MODE0|out[6] , MODE0|out[6], Digital_clock, 1
instance = comp, \MODE2|Mux0~1 , MODE2|Mux0~1, Digital_clock, 1
instance = comp, \MODE2|Mux0~2 , MODE2|Mux0~2, Digital_clock, 1
instance = comp, \MODE3|Mux2~90 , MODE3|Mux2~90, Digital_clock, 1
instance = comp, \MODE2|Mux0~0 , MODE2|Mux0~0, Digital_clock, 1
instance = comp, \MODE2|out[6] , MODE2|out[6], Digital_clock, 1
instance = comp, \M1|out[6]~12 , M1|out[6]~12, Digital_clock, 1
instance = comp, \M1|out[6]~13 , M1|out[6]~13, Digital_clock, 1
instance = comp, \DRV|Selector2~0 , DRV|Selector2~0, Digital_clock, 1
instance = comp, \DRV|data_bus[6] , DRV|data_bus[6], Digital_clock, 1
instance = comp, \DRV|Selector1~0 , DRV|Selector1~0, Digital_clock, 1
instance = comp, \DRV|data_bus[7] , DRV|data_bus[7], Digital_clock, 1
instance = comp, \E3|always0~0 , E3|always0~0, Digital_clock, 1
instance = comp, \MODE0|always2~0 , MODE0|always2~0, Digital_clock, 1
instance = comp, \MODE0|ring_alarm , MODE0|ring_alarm, Digital_clock, 1
instance = comp, \E3|always0~1 , E3|always0~1, Digital_clock, 1
instance = comp, \E3|cnt_clk[0]~16 , E3|cnt_clk[0]~16, Digital_clock, 1
instance = comp, \E3|bit_index[0]~1 , E3|bit_index[0]~1, Digital_clock, 1
instance = comp, \E3|bit_index[0] , E3|bit_index[0], Digital_clock, 1
instance = comp, \E3|bit_index[1]~0 , E3|bit_index[1]~0, Digital_clock, 1
instance = comp, \E3|bit_index[1] , E3|bit_index[1], Digital_clock, 1
instance = comp, \E3|bit_index[2]~2 , E3|bit_index[2]~2, Digital_clock, 1
instance = comp, \E3|bit_index[2]~3 , E3|bit_index[2]~3, Digital_clock, 1
instance = comp, \E3|bit_index[2] , E3|bit_index[2], Digital_clock, 1
instance = comp, \E3|always2~0 , E3|always2~0, Digital_clock, 1
instance = comp, \E3|state.STOP_TX~0 , E3|state.STOP_TX~0, Digital_clock, 1
instance = comp, \E3|state.STOP_TX , E3|state.STOP_TX, Digital_clock, 1
instance = comp, \E3|Selector1~1 , E3|Selector1~1, Digital_clock, 1
instance = comp, \E0|Add0~1 , E0|Add0~1, Digital_clock, 1
instance = comp, \E0|Add0~3 , E0|Add0~3, Digital_clock, 1
instance = comp, \E0|Add0~5 , E0|Add0~5, Digital_clock, 1
instance = comp, \E0|Add0~7 , E0|Add0~7, Digital_clock, 1
instance = comp, \E0|Add0~8 , E0|Add0~8, Digital_clock, 1
instance = comp, \E0|cnt_en_sig~11 , E0|cnt_en_sig~11, Digital_clock, 1
instance = comp, \E0|cnt_en_sig[5] , E0|cnt_en_sig[5], Digital_clock, 1
instance = comp, \E0|Add0~10 , E0|Add0~10, Digital_clock, 1
instance = comp, \E0|cnt_en_sig[6] , E0|cnt_en_sig[6], Digital_clock, 1
instance = comp, \E0|Add0~12 , E0|Add0~12, Digital_clock, 1
instance = comp, \E0|cnt_en_sig[7] , E0|cnt_en_sig[7], Digital_clock, 1
instance = comp, \E0|Add0~14 , E0|Add0~14, Digital_clock, 1
instance = comp, \E0|cnt_en_sig[8] , E0|cnt_en_sig[8], Digital_clock, 1
instance = comp, \E0|Add0~16 , E0|Add0~16, Digital_clock, 1
instance = comp, \E0|cnt_en_sig[9] , E0|cnt_en_sig[9], Digital_clock, 1
instance = comp, \E0|Add0~18 , E0|Add0~18, Digital_clock, 1
instance = comp, \E0|cnt_en_sig~10 , E0|cnt_en_sig~10, Digital_clock, 1
instance = comp, \E0|cnt_en_sig[10] , E0|cnt_en_sig[10], Digital_clock, 1
instance = comp, \E0|Add0~20 , E0|Add0~20, Digital_clock, 1
instance = comp, \E0|cnt_en_sig~9 , E0|cnt_en_sig~9, Digital_clock, 1
instance = comp, \E0|cnt_en_sig[11] , E0|cnt_en_sig[11], Digital_clock, 1
instance = comp, \E0|Add0~22 , E0|Add0~22, Digital_clock, 1
instance = comp, \E0|cnt_en_sig~8 , E0|cnt_en_sig~8, Digital_clock, 1
instance = comp, \E0|cnt_en_sig[12] , E0|cnt_en_sig[12], Digital_clock, 1
instance = comp, \E0|Add0~24 , E0|Add0~24, Digital_clock, 1
instance = comp, \E0|cnt_en_sig~7 , E0|cnt_en_sig~7, Digital_clock, 1
instance = comp, \E0|cnt_en_sig[13] , E0|cnt_en_sig[13], Digital_clock, 1
instance = comp, \E0|Add0~26 , E0|Add0~26, Digital_clock, 1
instance = comp, \E0|cnt_en_sig[14] , E0|cnt_en_sig[14], Digital_clock, 1
instance = comp, \E0|Add0~28 , E0|Add0~28, Digital_clock, 1
instance = comp, \E0|cnt_en_sig~6 , E0|cnt_en_sig~6, Digital_clock, 1
instance = comp, \E0|cnt_en_sig[15] , E0|cnt_en_sig[15], Digital_clock, 1
instance = comp, \E0|Add0~30 , E0|Add0~30, Digital_clock, 1
instance = comp, \E0|cnt_en_sig[16] , E0|cnt_en_sig[16], Digital_clock, 1
instance = comp, \E0|Add0~32 , E0|Add0~32, Digital_clock, 1
instance = comp, \E0|cnt_en_sig~5 , E0|cnt_en_sig~5, Digital_clock, 1
instance = comp, \E0|cnt_en_sig[17] , E0|cnt_en_sig[17], Digital_clock, 1
instance = comp, \E0|Add0~34 , E0|Add0~34, Digital_clock, 1
instance = comp, \E0|cnt_en_sig~4 , E0|cnt_en_sig~4, Digital_clock, 1
instance = comp, \E0|cnt_en_sig[18] , E0|cnt_en_sig[18], Digital_clock, 1
instance = comp, \E0|Add0~36 , E0|Add0~36, Digital_clock, 1
instance = comp, \E0|cnt_en_sig~3 , E0|cnt_en_sig~3, Digital_clock, 1
instance = comp, \E0|cnt_en_sig[19] , E0|cnt_en_sig[19], Digital_clock, 1
instance = comp, \E0|Add0~38 , E0|Add0~38, Digital_clock, 1
instance = comp, \E0|cnt_en_sig~2 , E0|cnt_en_sig~2, Digital_clock, 1
instance = comp, \E0|cnt_en_sig[20] , E0|cnt_en_sig[20], Digital_clock, 1
instance = comp, \E0|Equal0~1 , E0|Equal0~1, Digital_clock, 1
instance = comp, \E0|Add0~40 , E0|Add0~40, Digital_clock, 1
instance = comp, \E0|cnt_en_sig~1 , E0|cnt_en_sig~1, Digital_clock, 1
instance = comp, \E0|cnt_en_sig[21] , E0|cnt_en_sig[21], Digital_clock, 1
instance = comp, \E0|Add0~42 , E0|Add0~42, Digital_clock, 1
instance = comp, \E0|cnt_en_sig[22] , E0|cnt_en_sig[22], Digital_clock, 1
instance = comp, \E0|Add0~44 , E0|Add0~44, Digital_clock, 1
instance = comp, \E0|cnt_en_sig~0 , E0|cnt_en_sig~0, Digital_clock, 1
instance = comp, \E0|cnt_en_sig[23] , E0|cnt_en_sig[23], Digital_clock, 1
instance = comp, \E0|Add0~46 , E0|Add0~46, Digital_clock, 1
instance = comp, \E0|cnt_en_sig[24] , E0|cnt_en_sig[24], Digital_clock, 1
instance = comp, \E0|Equal0~0 , E0|Equal0~0, Digital_clock, 1
instance = comp, \E0|Equal0~2 , E0|Equal0~2, Digital_clock, 1
instance = comp, \E0|Equal0~4 , E0|Equal0~4, Digital_clock, 1
instance = comp, \E0|Equal0~3 , E0|Equal0~3, Digital_clock, 1
instance = comp, \E0|Equal0~5 , E0|Equal0~5, Digital_clock, 1
instance = comp, \E0|Equal0~6 , E0|Equal0~6, Digital_clock, 1
instance = comp, \E0|en_sig~feeder , E0|en_sig~feeder, Digital_clock, 1
instance = comp, \E0|en_sig , E0|en_sig, Digital_clock, 1
instance = comp, \E3|Selector1~0 , E3|Selector1~0, Digital_clock, 1
instance = comp, \E3|Selector1~2 , E3|Selector1~2, Digital_clock, 1
instance = comp, \E3|state.START_TX , E3|state.START_TX, Digital_clock, 1
instance = comp, \E3|Selector29~1 , E3|Selector29~1, Digital_clock, 1
instance = comp, \E3|Selector29~0 , E3|Selector29~0, Digital_clock, 1
instance = comp, \E3|Selector29~2 , E3|Selector29~2, Digital_clock, 1
instance = comp, \E3|tx_rdy , E3|tx_rdy, Digital_clock, 1
instance = comp, \E3|Selector0~0 , E3|Selector0~0, Digital_clock, 1
instance = comp, \E3|Selector0~1 , E3|Selector0~1, Digital_clock, 1
instance = comp, \E3|state.IDLE_TX , E3|state.IDLE_TX, Digital_clock, 1
instance = comp, \E3|cnt_clk[0] , E3|cnt_clk[0], Digital_clock, 1
instance = comp, \E3|cnt_clk[1]~18 , E3|cnt_clk[1]~18, Digital_clock, 1
instance = comp, \E3|cnt_clk[1] , E3|cnt_clk[1], Digital_clock, 1
instance = comp, \E3|cnt_clk[2]~20 , E3|cnt_clk[2]~20, Digital_clock, 1
instance = comp, \E3|cnt_clk[2] , E3|cnt_clk[2], Digital_clock, 1
instance = comp, \E3|cnt_clk[3]~22 , E3|cnt_clk[3]~22, Digital_clock, 1
instance = comp, \E3|cnt_clk[3] , E3|cnt_clk[3], Digital_clock, 1
instance = comp, \E3|cnt_clk[4]~24 , E3|cnt_clk[4]~24, Digital_clock, 1
instance = comp, \E3|cnt_clk[4] , E3|cnt_clk[4], Digital_clock, 1
instance = comp, \E3|cnt_clk[5]~26 , E3|cnt_clk[5]~26, Digital_clock, 1
instance = comp, \E3|cnt_clk[5] , E3|cnt_clk[5], Digital_clock, 1
instance = comp, \E3|cnt_clk[6]~28 , E3|cnt_clk[6]~28, Digital_clock, 1
instance = comp, \E3|cnt_clk[6] , E3|cnt_clk[6], Digital_clock, 1
instance = comp, \E3|LessThan1~0 , E3|LessThan1~0, Digital_clock, 1
instance = comp, \E3|LessThan1~1 , E3|LessThan1~1, Digital_clock, 1
instance = comp, \E3|cnt_clk[7]~30 , E3|cnt_clk[7]~30, Digital_clock, 1
instance = comp, \E3|cnt_clk[7] , E3|cnt_clk[7], Digital_clock, 1
instance = comp, \E3|cnt_clk[8]~32 , E3|cnt_clk[8]~32, Digital_clock, 1
instance = comp, \E3|cnt_clk[8] , E3|cnt_clk[8], Digital_clock, 1
instance = comp, \E3|cnt_clk[9]~34 , E3|cnt_clk[9]~34, Digital_clock, 1
instance = comp, \E3|cnt_clk[9] , E3|cnt_clk[9], Digital_clock, 1
instance = comp, \E3|LessThan1~2 , E3|LessThan1~2, Digital_clock, 1
instance = comp, \E3|cnt_clk[10]~36 , E3|cnt_clk[10]~36, Digital_clock, 1
instance = comp, \E3|cnt_clk[10] , E3|cnt_clk[10], Digital_clock, 1
instance = comp, \E3|cnt_clk[11]~38 , E3|cnt_clk[11]~38, Digital_clock, 1
instance = comp, \E3|cnt_clk[11] , E3|cnt_clk[11], Digital_clock, 1
instance = comp, \E3|cnt_clk[12]~40 , E3|cnt_clk[12]~40, Digital_clock, 1
instance = comp, \E3|cnt_clk[12] , E3|cnt_clk[12], Digital_clock, 1
instance = comp, \E3|LessThan1~3 , E3|LessThan1~3, Digital_clock, 1
instance = comp, \E3|cnt_clk[13]~42 , E3|cnt_clk[13]~42, Digital_clock, 1
instance = comp, \E3|cnt_clk[13] , E3|cnt_clk[13], Digital_clock, 1
instance = comp, \E3|cnt_clk[14]~44 , E3|cnt_clk[14]~44, Digital_clock, 1
instance = comp, \E3|cnt_clk[14] , E3|cnt_clk[14], Digital_clock, 1
instance = comp, \E3|cnt_clk[15]~46 , E3|cnt_clk[15]~46, Digital_clock, 1
instance = comp, \E3|cnt_clk[15] , E3|cnt_clk[15], Digital_clock, 1
instance = comp, \E3|LessThan1~4 , E3|LessThan1~4, Digital_clock, 1
instance = comp, \E3|Selector2~0 , E3|Selector2~0, Digital_clock, 1
instance = comp, \E3|state.DATA_TX , E3|state.DATA_TX, Digital_clock, 1
instance = comp, \E1|cnt_bcd~3 , E1|cnt_bcd~3, Digital_clock, 1
instance = comp, \E1|cnt_bcd[3] , E1|cnt_bcd[3], Digital_clock, 1
instance = comp, \E1|cnt_bcd~0 , E1|cnt_bcd~0, Digital_clock, 1
instance = comp, \E1|cnt_bcd[0] , E1|cnt_bcd[0], Digital_clock, 1
instance = comp, \E1|cnt_bcd[1]~1 , E1|cnt_bcd[1]~1, Digital_clock, 1
instance = comp, \E1|cnt_bcd[1] , E1|cnt_bcd[1], Digital_clock, 1
instance = comp, \E1|cnt_bcd[2]~2 , E1|cnt_bcd[2]~2, Digital_clock, 1
instance = comp, \E1|cnt_bcd[2] , E1|cnt_bcd[2], Digital_clock, 1
instance = comp, \E2|WideOr2~0 , E2|WideOr2~0, Digital_clock, 1
instance = comp, \E2|bcd_ascii[4] , E2|bcd_ascii[4], Digital_clock, 1
instance = comp, \E3|rdata~0 , E3|rdata~0, Digital_clock, 1
instance = comp, \E3|Selector7~0 , E3|Selector7~0, Digital_clock, 1
instance = comp, \E3|rdata[4] , E3|rdata[4], Digital_clock, 1
instance = comp, \E2|WideOr1~0 , E2|WideOr1~0, Digital_clock, 1
instance = comp, \E2|bcd_ascii[5] , E2|bcd_ascii[5], Digital_clock, 1
instance = comp, \E3|Selector6~0 , E3|Selector6~0, Digital_clock, 1
instance = comp, \E3|rdata[5] , E3|rdata[5], Digital_clock, 1
instance = comp, \E3|Selector28~0 , E3|Selector28~0, Digital_clock, 1
instance = comp, \E2|Decoder1~0 , E2|Decoder1~0, Digital_clock, 1
instance = comp, \E2|bcd_ascii[1] , E2|bcd_ascii[1], Digital_clock, 1
instance = comp, \E3|Selector10~0 , E3|Selector10~0, Digital_clock, 1
instance = comp, \E3|rdata[1] , E3|rdata[1], Digital_clock, 1
instance = comp, \E2|WideOr4~0 , E2|WideOr4~0, Digital_clock, 1
instance = comp, \E2|bcd_ascii[0] , E2|bcd_ascii[0], Digital_clock, 1
instance = comp, \E3|Selector11~0 , E3|Selector11~0, Digital_clock, 1
instance = comp, \E3|rdata[0] , E3|rdata[0], Digital_clock, 1
instance = comp, \E3|Mux0~0 , E3|Mux0~0, Digital_clock, 1
instance = comp, \E2|bcd_ascii~0 , E2|bcd_ascii~0, Digital_clock, 1
instance = comp, \E2|bcd_ascii[3] , E2|bcd_ascii[3], Digital_clock, 1
instance = comp, \E3|Selector8~0 , E3|Selector8~0, Digital_clock, 1
instance = comp, \E3|rdata[3] , E3|rdata[3], Digital_clock, 1
instance = comp, \E2|WideOr3~0 , E2|WideOr3~0, Digital_clock, 1
instance = comp, \E2|bcd_ascii[2] , E2|bcd_ascii[2], Digital_clock, 1
instance = comp, \E3|Selector9~0 , E3|Selector9~0, Digital_clock, 1
instance = comp, \E3|rdata[2] , E3|rdata[2], Digital_clock, 1
instance = comp, \E3|Mux0~1 , E3|Mux0~1, Digital_clock, 1
instance = comp, \E2|WideOr0~0 , E2|WideOr0~0, Digital_clock, 1
instance = comp, \E2|bcd_ascii[6] , E2|bcd_ascii[6], Digital_clock, 1
instance = comp, \E3|Selector5~0 , E3|Selector5~0, Digital_clock, 1
instance = comp, \E3|rdata[6] , E3|rdata[6], Digital_clock, 1
instance = comp, \E3|Selector28~1 , E3|Selector28~1, Digital_clock, 1
instance = comp, \E3|Selector28~2 , E3|Selector28~2, Digital_clock, 1
instance = comp, \E3|Selector28~3 , E3|Selector28~3, Digital_clock, 1
instance = comp, \E3|Selector28~4 , E3|Selector28~4, Digital_clock, 1
instance = comp, \E3|tx , E3|tx, Digital_clock, 1
instance = comp, \E3|Selector30~0 , E3|Selector30~0, Digital_clock, 1
instance = comp, \E3|Selector30~1 , E3|Selector30~1, Digital_clock, 1
instance = comp, \E3|tx_busy , E3|tx_busy, Digital_clock, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
