{C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/ALU_tb.sv} {1 {vlog -work work -vopt -sv -stats=none {C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/ALU_tb.sv}
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module ALU_tb

Top level modules:
	ALU_tb

} {} {}} {C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/ProgCtr.sv} {1 {vlog -work work -vopt -sv -stats=none {C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/ProgCtr.sv}
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module ProgCtr

Top level modules:
	ProgCtr

} {} {}} {C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/ALU.sv} {1 {vlog -work work -vopt -sv -stats=none {C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/ALU.sv}
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling package ALU_sv_unit
-- Importing package Definitions
-- Compiling module ALU

Top level modules:
	ALU

} {} {}} {C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/FinalSubmission_tb.sv} {1 {vlog -work work -vopt -sv -stats=none {C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/FinalSubmission_tb.sv}
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module FinalSubmission_tb

Top level modules:
	FinalSubmission_tb

} {} {}} {C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/Ctrl.sv} {1 {vlog -work work -vopt -sv -stats=none {C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/Ctrl.sv}
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling package Ctrl_sv_unit
-- Importing package Definitions
-- Compiling module Ctrl

Top level modules:
	Ctrl

} {} {}} {C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/LUT.sv} {1 {vlog -work work -vopt -sv -stats=none {C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/LUT.sv}
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module LUT

Top level modules:
	LUT

} {} {}} {C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/RegFile.sv} {1 {vlog -work work -vopt -sv -stats=none {C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/RegFile.sv}
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module RegFile

Top level modules:
	RegFile

} {} {}} {C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/ProgCtr_tb.sv} {1 {vlog -work work -vopt -sv -stats=none {C:\Users\jeann\Desktop\141LTermProject\basic processor Verilog\ProgCtr_tb.sv}
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module ProgCtr_tb

Top level modules:
	ProgCtr_tb

} {} {}} {C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/TopLevel_tb.sv} {1 {vlog -work work -vopt -sv -stats=none {C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/TopLevel_tb.sv}
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module TopLevel_tb

Top level modules:
	TopLevel_tb

} {} {}} {C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/DataMem.sv} {1 {vlog -work work -vopt -sv -stats=none {C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/DataMem.sv}
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module DataMem

Top level modules:
	DataMem

} {} {}} {C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/Definitions.sv} {1 {vlog -work work -vopt -sv -stats=none {C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/Definitions.sv}
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling package Definitions

Top level modules:
	--none--

} {} {}}
