

================================================================
== Vivado HLS Report for 'first_counter'
================================================================
* Date:           Tue Jan 28 15:33:11 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CustomClocks2
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     0.797|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    3|    0|    3|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (first_counter_ssd)
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.79>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clock), !map !187"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !191"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %enable), !map !195"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %out_counter), !map !199"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %first_counter_count_V), !map !203"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @p_str17, [14 x i8]* @p_str17) nounwind" [/home/shubham/HLS_Exercises/CustomClocks2/counter1.h:40]   --->   Operation 8 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%first_counter_ssd = load i1* @first_counter_ssdm_thread_M_increment, align 1" [/home/shubham/HLS_Exercises/CustomClocks2/counter1.h:41]   --->   Operation 9 'load' 'first_counter_ssd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "br i1 %first_counter_ssd, label %1, label %2" [/home/shubham/HLS_Exercises/CustomClocks2/counter1.h:41]   --->   Operation 10 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProcessDecl([14 x i8]* @p_str17, i32 2, [10 x i8]* @p_str18) nounwind" [/home/shubham/HLS_Exercises/CustomClocks2/counter1.h:41]   --->   Operation 11 'specprocessdecl' <Predicate = (!first_counter_ssd)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecSensitive([10 x i8]* @p_str18, [6 x i8]* @p_str19, i1* %clock, i32 1) nounwind" [/home/shubham/HLS_Exercises/CustomClocks2/counter1.h:42]   --->   Operation 12 'specsensitive' <Predicate = (!first_counter_ssd)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecSensitive([10 x i8]* @p_str18, [6 x i8]* @p_str9, i1* %reset, i32 3) nounwind" [/home/shubham/HLS_Exercises/CustomClocks2/counter1.h:43]   --->   Operation 13 'specsensitive' <Predicate = (!first_counter_ssd)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([14 x i8]* @p_str17, i32 3, [5 x i8]* @p_str20, [6 x i8]* @p_str19, i32 0, i32 0, i1* %clock) nounwind" [/home/shubham/HLS_Exercises/CustomClocks2/counter1.h:44]   --->   Operation 14 'specport' <Predicate = (!first_counter_ssd)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([14 x i8]* @p_str17, i32 0, [7 x i8]* @p_str6, [6 x i8]* @p_str9, i32 0, i32 0, i1* %reset) nounwind" [/home/shubham/HLS_Exercises/CustomClocks2/counter1.h:45]   --->   Operation 15 'specport' <Predicate = (!first_counter_ssd)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([14 x i8]* @p_str17, i32 0, [7 x i8]* @p_str6, [7 x i8]* @p_str10, i32 0, i32 0, i1* %enable) nounwind" [/home/shubham/HLS_Exercises/CustomClocks2/counter1.h:46]   --->   Operation 16 'specport' <Predicate = (!first_counter_ssd)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([14 x i8]* @p_str17, i32 1, [13 x i8]* @p_str11, [12 x i8]* @p_str21, i32 0, i32 0, i4* %out_counter) nounwind" [/home/shubham/HLS_Exercises/CustomClocks2/counter1.h:47]   --->   Operation 17 'specport' <Predicate = (!first_counter_ssd)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "ret void" [/home/shubham/HLS_Exercises/CustomClocks2/counter1.h:49]   --->   Operation 18 'ret' <Predicate = (!first_counter_ssd)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (0.79ns)   --->   "call void @"first_counter::increment"(i1* %clock, i1* %reset, i1* %enable, i4* %out_counter, i4* %first_counter_count_V)" [/home/shubham/HLS_Exercises/CustomClocks2/counter1.h:41]   --->   Operation 19 'call' <Predicate = (first_counter_ssd)> <Delay = 0.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.79>
ST_2 : Operation 20 [1/2] (0.79ns)   --->   "call void @"first_counter::increment"(i1* %clock, i1* %reset, i1* %enable, i4* %out_counter, i4* %first_counter_count_V)" [/home/shubham/HLS_Exercises/CustomClocks2/counter1.h:41]   --->   Operation 20 'call' <Predicate = true> <Delay = 0.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "unreachable"   --->   Operation 21 'unreachable' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.797ns
The critical path consists of the following:
	'call' operation (/home/shubham/HLS_Exercises/CustomClocks2/counter1.h:41) to 'first_counter::increment' [25]  (0.797 ns)

 <State 2>: 0.797ns
The critical path consists of the following:
	'call' operation (/home/shubham/HLS_Exercises/CustomClocks2/counter1.h:41) to 'first_counter::increment' [25]  (0.797 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
