// Seed: 1406908971
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wor id_4, id_5, id_6, id_7;
  always if (-1);
  wire id_8;
  id_9(
      id_7, id_7 - -1, id_7
  );
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign id_3 = 1'b0 * id_3;
  assign id_4[-1] = 1;
  wire id_5, id_6, id_7;
  wire id_8;
  tri  id_9 = 1;
  module_0 modCall_1 (
      id_5,
      id_9,
      id_5
  );
endmodule
