INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:30:27 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : get_tanh
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.128ns  (required time - arrival time)
  Source:                 mulf1/operator/sigProdExt_c2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.400ns period=6.800ns})
  Destination:            mulf2/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.400ns period=6.800ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.800ns  (clk rise@6.800ns - clk rise@0.000ns)
  Data Path Delay:        6.644ns  (logic 3.575ns (53.809%)  route 3.069ns (46.191%))
  Logic Levels:           15  (CARRY4=7 DSP48E1=1 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.283 - 6.800 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1877, unset)         0.508     0.508    mulf1/operator/clk
    SLICE_X15Y115        FDRE                                         r  mulf1/operator/sigProdExt_c2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y115        FDRE (Prop_fdre_C_Q)         0.198     0.706 r  mulf1/operator/sigProdExt_c2_reg[9]/Q
                         net (fo=1, routed)           0.504     1.210    mulf1/operator/SignificandMultiplication/tile_0_mult/sigProdExt_c2[8]
    SLICE_X15Y116        LUT6 (Prop_lut6_I2_O)        0.121     1.331 r  mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_31__0/O
                         net (fo=1, routed)           0.297     1.628    mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_31__0_n_0
    SLICE_X13Y115        LUT5 (Prop_lut5_I4_O)        0.043     1.671 r  mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_25__0/O
                         net (fo=1, routed)           0.000     1.671    mulf1/operator/RoundingAdder/S[0]
    SLICE_X13Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.922 r  mulf1/operator/RoundingAdder/Mfull_c0_i_21__0/CO[3]
                         net (fo=1, routed)           0.000     1.922    mulf1/operator/RoundingAdder/Mfull_c0_i_21__0_n_0
    SLICE_X13Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.971 r  mulf1/operator/RoundingAdder/Mfull_c0_i_20__0/CO[3]
                         net (fo=1, routed)           0.000     1.971    mulf1/operator/RoundingAdder/Mfull_c0_i_20__0_n_0
    SLICE_X13Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.020 r  mulf1/operator/RoundingAdder/Mfull_c0_i_19__0/CO[3]
                         net (fo=1, routed)           0.000     2.020    mulf1/operator/RoundingAdder/Mfull_c0_i_19__0_n_0
    SLICE_X13Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.069 r  mulf1/operator/RoundingAdder/Mfull_c0_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     2.069    mulf1/operator/RoundingAdder/Mfull_c0_i_18__0_n_0
    SLICE_X13Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.118 r  mulf1/operator/RoundingAdder/g0_b2__47_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.118    mulf1/operator/RoundingAdder/g0_b2__47_i_6_n_0
    SLICE_X13Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.167 r  mulf1/operator/RoundingAdder/g0_b2__47_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.167    mulf1/operator/RoundingAdder/g0_b2__47_i_8_n_0
    SLICE_X13Y121        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     2.312 f  mulf1/operator/RoundingAdder/minusOp_carry_i_9/O[3]
                         net (fo=3, routed)           0.547     2.860    mulf1/operator/RoundingAdder/ip_result__0[27]
    SLICE_X12Y123        LUT5 (Prop_lut5_I0_O)        0.120     2.980 f  mulf1/operator/RoundingAdder/minusOp_carry__0_i_4__0/O
                         net (fo=3, routed)           0.410     3.389    mulf1/operator/RoundingAdder/exc_c2_reg[1][4]
    SLICE_X13Y124        LUT5 (Prop_lut5_I0_O)        0.043     3.432 r  mulf1/operator/RoundingAdder/Mfull_c0_i_23__0/O
                         net (fo=3, routed)           0.093     3.525    mulf1/operator/RoundingAdder/mulf2/ieee2nfloat_0/eqOp1_in
    SLICE_X13Y124        LUT4 (Prop_lut4_I0_O)        0.043     3.568 r  mulf1/operator/RoundingAdder/g0_b2__47_i_7/O
                         net (fo=22, routed)          0.417     3.985    mulf1/operator/RoundingAdder/mulf2/ieee2nfloat_0/sfracX1__0
    SLICE_X11Y121        LUT6 (Prop_lut6_I1_O)        0.043     4.028 r  mulf1/operator/RoundingAdder/Mfull_c0_i_10__0/O
                         net (fo=1, routed)           0.199     4.228    mulf2/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_1[7]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_B[7]_P[23])
                                                      2.280     6.508 r  mulf2/operator/SignificandMultiplication/tile_0_mult/Mfull_c0/P[23]
                         net (fo=3, routed)           0.601     7.109    mulf1/operator/RoundingAdder/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1_reg[2][6]
    SLICE_X11Y121        LUT5 (Prop_lut5_I4_O)        0.043     7.152 r  mulf1/operator/RoundingAdder/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1[2]_i_1__1/O
                         net (fo=1, routed)           0.000     7.152    mulf2/operator/SignificandMultiplication/D[1]
    SLICE_X11Y121        FDRE                                         r  mulf2/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.800     6.800 r  
                                                      0.000     6.800 r  clk (IN)
                         net (fo=1877, unset)         0.483     7.283    mulf2/operator/SignificandMultiplication/clk
    SLICE_X11Y121        FDRE                                         r  mulf2/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1_reg[2]/C
                         clock pessimism              0.000     7.283    
                         clock uncertainty           -0.035     7.247    
    SLICE_X11Y121        FDRE (Setup_fdre_C_D)        0.033     7.280    mulf2/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1_reg[2]
  -------------------------------------------------------------------
                         required time                          7.280    
                         arrival time                          -7.152    
  -------------------------------------------------------------------
                         slack                                  0.128    




