<profile>
    <ReportVersion>
        <Version>2022.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>runge_kutta_45</TopModelName>
        <TargetClockPeriod>50.00</TargetClockPeriod>
        <ClockUncertainty>13.50</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <main_loop>
                <TripCount>
                    <range>
                        <min>0</min>
                        <max>1000000</max>
                    </range>
                </TripCount>
                <Latency>
                    <range>
                        <min>9519</min>
                        <max>22005999999</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>475950</min>
                        <max>1100299999950</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>9520</min>
                        <max>22006</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
                <k_outer>
                    <TripCount>5</TripCount>
                    <Latency>
                        <range>
                            <min>6659</min>
                            <max>6839</max>
                        </range>
                    </Latency>
                    <AbsoluteTimeLatency>
                        <range>
                            <min>332950</min>
                            <max>341950</max>
                        </range>
                    </AbsoluteTimeLatency>
                    <IterationLatency>
                        <range>
                            <min>1332</min>
                            <max>1368</max>
                        </range>
                    </IterationLatency>
                    <InstanceList/>
                    <k_middle>
                        <TripCount>6</TripCount>
                        <Latency>
                            <range>
                                <min>11</min>
                                <max>47</max>
                            </range>
                        </Latency>
                        <AbsoluteTimeLatency>
                            <range>
                                <min>550</min>
                                <max>2350</max>
                            </range>
                        </AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>2</min>
                                <max>8</max>
                            </range>
                        </IterationLatency>
                        <InstanceList/>
                        <k_inner>
                            <TripCount>
                                <range>
                                    <min>1</min>
                                    <max>5</max>
                                </range>
                            </TripCount>
                            <Latency>
                                <range>
                                    <min>1</min>
                                    <max>5</max>
                                </range>
                            </Latency>
                            <AbsoluteTimeLatency>
                                <range>
                                    <min>50</min>
                                    <max>250</max>
                                </range>
                            </AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>2</PipelineDepth>
                            <InstanceList/>
                        </k_inner>
                    </k_middle>
                </k_outer>
                <y_new_outer>
                    <TripCount>6</TripCount>
                    <Latency>59</Latency>
                    <AbsoluteTimeLatency>2950</AbsoluteTimeLatency>
                    <IterationLatency>10</IterationLatency>
                    <InstanceList/>
                    <y_new_inner>
                        <TripCount>7</TripCount>
                        <Latency>7</Latency>
                        <AbsoluteTimeLatency>350</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <InstanceList/>
                    </y_new_inner>
                </y_new_outer>
                <err_outer>
                    <TripCount>6</TripCount>
                    <Latency>59</Latency>
                    <AbsoluteTimeLatency>2950</AbsoluteTimeLatency>
                    <IterationLatency>10</IterationLatency>
                    <InstanceList/>
                    <err_inner>
                        <TripCount>7</TripCount>
                        <Latency>7</Latency>
                        <AbsoluteTimeLatency>350</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <InstanceList/>
                    </err_inner>
                </err_outer>
            </main_loop>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>94</BRAM_18K>
            <DSP>92</DSP>
            <FF>15059</FF>
            <LUT>38589</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>runge_kutta_45</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>runge_kutta_45</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>runge_kutta_45</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_X_BUS_AWVALID</name>
            <Object>X_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_X_BUS_AWREADY</name>
            <Object>X_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_X_BUS_AWADDR</name>
            <Object>X_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_X_BUS_AWID</name>
            <Object>X_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_X_BUS_AWLEN</name>
            <Object>X_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_X_BUS_AWSIZE</name>
            <Object>X_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_X_BUS_AWBURST</name>
            <Object>X_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_X_BUS_AWLOCK</name>
            <Object>X_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_X_BUS_AWCACHE</name>
            <Object>X_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_X_BUS_AWPROT</name>
            <Object>X_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_X_BUS_AWQOS</name>
            <Object>X_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_X_BUS_AWREGION</name>
            <Object>X_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_X_BUS_AWUSER</name>
            <Object>X_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_X_BUS_WVALID</name>
            <Object>X_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_X_BUS_WREADY</name>
            <Object>X_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_X_BUS_WDATA</name>
            <Object>X_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_X_BUS_WSTRB</name>
            <Object>X_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_X_BUS_WLAST</name>
            <Object>X_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_X_BUS_WID</name>
            <Object>X_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_X_BUS_WUSER</name>
            <Object>X_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_X_BUS_ARVALID</name>
            <Object>X_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_X_BUS_ARREADY</name>
            <Object>X_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_X_BUS_ARADDR</name>
            <Object>X_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_X_BUS_ARID</name>
            <Object>X_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_X_BUS_ARLEN</name>
            <Object>X_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_X_BUS_ARSIZE</name>
            <Object>X_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_X_BUS_ARBURST</name>
            <Object>X_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_X_BUS_ARLOCK</name>
            <Object>X_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_X_BUS_ARCACHE</name>
            <Object>X_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_X_BUS_ARPROT</name>
            <Object>X_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_X_BUS_ARQOS</name>
            <Object>X_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_X_BUS_ARREGION</name>
            <Object>X_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_X_BUS_ARUSER</name>
            <Object>X_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_X_BUS_RVALID</name>
            <Object>X_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_X_BUS_RREADY</name>
            <Object>X_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_X_BUS_RDATA</name>
            <Object>X_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_X_BUS_RLAST</name>
            <Object>X_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_X_BUS_RID</name>
            <Object>X_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_X_BUS_RUSER</name>
            <Object>X_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_X_BUS_RRESP</name>
            <Object>X_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_X_BUS_BVALID</name>
            <Object>X_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_X_BUS_BREADY</name>
            <Object>X_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_X_BUS_BRESP</name>
            <Object>X_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_X_BUS_BID</name>
            <Object>X_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_X_BUS_BUSER</name>
            <Object>X_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_T_BUS_AWVALID</name>
            <Object>T_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_T_BUS_AWREADY</name>
            <Object>T_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_T_BUS_AWADDR</name>
            <Object>T_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_T_BUS_AWID</name>
            <Object>T_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_T_BUS_AWLEN</name>
            <Object>T_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_T_BUS_AWSIZE</name>
            <Object>T_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_T_BUS_AWBURST</name>
            <Object>T_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_T_BUS_AWLOCK</name>
            <Object>T_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_T_BUS_AWCACHE</name>
            <Object>T_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_T_BUS_AWPROT</name>
            <Object>T_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_T_BUS_AWQOS</name>
            <Object>T_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_T_BUS_AWREGION</name>
            <Object>T_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_T_BUS_AWUSER</name>
            <Object>T_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_T_BUS_WVALID</name>
            <Object>T_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_T_BUS_WREADY</name>
            <Object>T_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_T_BUS_WDATA</name>
            <Object>T_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_T_BUS_WSTRB</name>
            <Object>T_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_T_BUS_WLAST</name>
            <Object>T_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_T_BUS_WID</name>
            <Object>T_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_T_BUS_WUSER</name>
            <Object>T_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_T_BUS_ARVALID</name>
            <Object>T_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_T_BUS_ARREADY</name>
            <Object>T_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_T_BUS_ARADDR</name>
            <Object>T_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_T_BUS_ARID</name>
            <Object>T_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_T_BUS_ARLEN</name>
            <Object>T_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_T_BUS_ARSIZE</name>
            <Object>T_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_T_BUS_ARBURST</name>
            <Object>T_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_T_BUS_ARLOCK</name>
            <Object>T_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_T_BUS_ARCACHE</name>
            <Object>T_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_T_BUS_ARPROT</name>
            <Object>T_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_T_BUS_ARQOS</name>
            <Object>T_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_T_BUS_ARREGION</name>
            <Object>T_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_T_BUS_ARUSER</name>
            <Object>T_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_T_BUS_RVALID</name>
            <Object>T_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_T_BUS_RREADY</name>
            <Object>T_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_T_BUS_RDATA</name>
            <Object>T_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_T_BUS_RLAST</name>
            <Object>T_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_T_BUS_RID</name>
            <Object>T_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_T_BUS_RUSER</name>
            <Object>T_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_T_BUS_RRESP</name>
            <Object>T_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_T_BUS_BVALID</name>
            <Object>T_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_T_BUS_BREADY</name>
            <Object>T_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_T_BUS_BRESP</name>
            <Object>T_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_T_BUS_BID</name>
            <Object>T_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_T_BUS_BUSER</name>
            <Object>T_BUS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>runge_kutta_45</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_ap_fixed_base_fu_989</InstName>
                    <ModuleName>ap_fixed_base</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>989</ID>
                    <BindInstances>man_V_11_fu_88_p2 F2_fu_108_p2 add_ln616_fu_120_p2 sub_ln616_fu_126_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>atol_loc_V_ap_fixed_base_fu_994</InstName>
                    <ModuleName>ap_fixed_base</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>994</ID>
                    <BindInstances>man_V_11_fu_88_p2 F2_fu_108_p2 add_ln616_fu_120_p2 sub_ln616_fu_126_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>tf_loc_V_ap_fixed_base_fu_999</InstName>
                    <ModuleName>ap_fixed_base</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>999</ID>
                    <BindInstances>man_V_11_fu_88_p2 F2_fu_108_p2 add_ln616_fu_120_p2 sub_ln616_fu_126_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005</InstName>
                    <ModuleName>runge_kutta_45_Pipeline_VITIS_LOOP_160_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1005</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>ref_tmp1_ap_fixed_base_fu_136</InstName>
                            <ModuleName>ap_fixed_base</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>136</ID>
                            <BindInstances>man_V_11_fu_88_p2 F2_fu_108_p2 add_ln616_fu_120_p2 sub_ln616_fu_126_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln160_fu_161_p2 add_ln161_fu_193_p2 add_ln161_1_fu_209_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014</InstName>
                    <ModuleName>runge_kutta_45_Pipeline_VITIS_LOOP_177_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1014</ID>
                    <BindInstances>add_ln177_fu_184_p2 tmp_V_fu_229_p2 NZeros_10_fu_295_p2 sub_ln1095_fu_309_p2 lsb_index_fu_315_p2 sub_ln1098_fu_341_p2 add_ln1105_fu_423_p2 sub_ln1106_fu_439_p2 m_13_fu_475_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022</InstName>
                    <ModuleName>runge_kutta_45_Pipeline_VITIS_LOOP_180_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1022</ID>
                    <BindInstances>add_ln180_fu_184_p2 tmp_V_fu_229_p2 NZeros_7_fu_295_p2 sub_ln1095_fu_309_p2 lsb_index_fu_315_p2 sub_ln1098_fu_341_p2 add_ln1105_fu_423_p2 sub_ln1106_fu_439_p2 m_9_fu_475_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_ode_fpga_fu_868</InstName>
                    <ModuleName>ode_fpga</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>868</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_vel_der_fu_208</InstName>
                            <ModuleName>vel_der</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>208</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_vel_der_Pipeline_VITIS_LOOP_70_1_fu_112</InstName>
                                    <ModuleName>vel_der_Pipeline_VITIS_LOOP_70_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>112</ID>
                                    <BindInstances>add_ln70_fu_135_p2 r_in_V_1_4_fu_165_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_vel_der_Pipeline_sq_sum_loop_fu_131</InstName>
                                    <ModuleName>vel_der_Pipeline_sq_sum_loop</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>131</ID>
                                    <BindInstances>add_ln75_fu_92_p2 mul_80s_80s_160_1_1_U25 p_Val2_s_fu_124_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_vel_der_Pipeline_sqrt_loop_fu_139</InstName>
                                    <ModuleName>vel_der_Pipeline_sqrt_loop</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>139</ID>
                                    <BindInstances>i_2_fu_122_p2 T_V_fu_177_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_division_fu_145</InstName>
                                    <ModuleName>division</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>145</ID>
                                </Instance>
                            </InstancesList>
                            <BindInstances>r_V_3_fu_202_p1 mul_140s_140s_140_1_1_U38</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ode_fpga_Pipeline_1_fu_220</InstName>
                            <ModuleName>ode_fpga_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_73_fu_93_p2 empty_74_fu_116_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ode_fpga_Pipeline_2_fu_230</InstName>
                            <ModuleName>ode_fpga_Pipeline_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>230</ID>
                            <BindInstances>empty_71_fu_95_p2 add_ptr53_sum_fu_118_p2 empty_72_fu_128_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>empty_76_fu_264_p2 empty_77_fu_288_p2 empty_78_fu_294_p2 empty_79_fu_341_p2 add_ptr_sum_fu_347_p2 empty_80_fu_357_p2 empty_81_fu_405_p2 empty_82_fu_448_p2 sum2_fu_454_p2 add_ln101_fu_499_p2 r_out_V_0_fu_610_p2 empty_85_fu_563_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_macply_fu_900</InstName>
                    <ModuleName>macply</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>900</ID>
                    <BindInstances>mul_80s_80s_140_1_1_U68 ret_V_fu_58_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_multiply_fu_962</InstName>
                    <ModuleName>multiply</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>962</ID>
                    <BindInstances>mul_80s_80s_160_1_1_U73</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1030</InstName>
                    <ModuleName>runge_kutta_45_Pipeline_sq_sum_loop</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1030</ID>
                    <BindInstances>add_ln244_fu_81_p2 mul_80s_80s_160_1_1_U76 p_Val2_s_fu_114_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1036</InstName>
                    <ModuleName>runge_kutta_45_Pipeline_sqrt_loop</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1036</ID>
                    <BindInstances>i_4_fu_118_p2 T_V_fu_173_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_runge_kutta_45_Pipeline_update_fu_1042</InstName>
                    <ModuleName>runge_kutta_45_Pipeline_update</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1042</ID>
                    <BindInstances>add_ln253_fu_104_p2 add_ln859_fu_119_p2 add_ln254_fu_130_p2 yy_loc_V_d0</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051</InstName>
                    <ModuleName>runge_kutta_45_Pipeline_last_copy_y</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1051</ID>
                    <BindInstances>add_ln276_fu_221_p2 tmp_V_fu_312_p2 NZeros_1_fu_378_p2 sub_ln1095_fu_392_p2 lsb_index_fu_398_p2 sub_ln1098_fu_424_p2 add_ln1105_fu_506_p2 sub_ln1106_fu_522_p2 m_1_fu_558_p2 add_ln277_1_fu_657_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062</InstName>
                    <ModuleName>runge_kutta_45_Pipeline_last_copy_t</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1062</ID>
                    <BindInstances>add_ln279_fu_204_p2 tmp_V_fu_272_p2 NZeros_4_fu_338_p2 sub_ln1095_fu_352_p2 lsb_index_fu_358_p2 sub_ln1098_fu_384_p2 add_ln1105_fu_466_p2 sub_ln1106_fu_482_p2 m_5_fu_518_p2 add_ln280_1_fu_609_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>k_V_U yy_loc_V_U tt_loc_V_U c_V_U e_V_U man_V_2_fu_1159_p2 F2_fu_1179_p2 add_ln616_fu_1191_p2 sub_ln616_fu_1197_p2 man_V_6_fu_1432_p2 F2_1_fu_1452_p2 add_ln616_1_fu_1464_p2 sub_ln616_1_fu_1470_p2 man_V_7_fu_1705_p2 F2_2_fu_1725_p2 add_ln616_2_fu_1737_p2 sub_ln616_2_fu_1743_p2 add_ln189_fu_1994_p2 y_gap_1_fu_2024_p2 add_ln177_fu_2042_p2 add_ln180_fu_2069_p2 cycles_1_fu_2104_p2 ret_V_fu_2118_p2 h_loc_fu_2129_p2 add_ln209_fu_2170_p2 n_fu_2182_p2 add_ln209_1_fu_2192_p2 j_fu_2243_p2 i_fu_2271_p2 n_2_fu_2283_p2 j_1_fu_2335_p2 n_3_fu_2371_p2 j_2_fu_2440_p2 sub_ln254_fu_2510_p2 add_ln859_fu_2517_p2 mul_61ns_80s_140_1_1_U97 sub_ln859_fu_2552_p2 y_gap_fu_2642_p2 add382_fu_2682_p2 size A_U B_U E1_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>ap_fixed_base</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>17.470</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>0</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <LUT>984</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_11_fu_88_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="man_V_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_fu_108_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:610" URAM="0" VARIABLE="F2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln616_fu_120_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:616" URAM="0" VARIABLE="add_ln616"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln616_fu_126_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:616" URAM="0" VARIABLE="sub_ln616"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>runge_kutta_45_Pipeline_VITIS_LOOP_160_1</Name>
            <Loops>
                <VITIS_LOOP_160_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16</Best-caseLatency>
                    <Average-caseLatency>16</Average-caseLatency>
                    <Worst-caseLatency>16</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.800 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.800 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.800 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_160_1>
                        <Name>VITIS_LOOP_160_1</Name>
                        <TripCount>6</TripCount>
                        <Latency>14</Latency>
                        <AbsoluteTimeLatency>0.700 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>ref_tmp1_ap_fixed_base_fu_136</Instance>
                        </InstanceList>
                    </VITIS_LOOP_160_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>923</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2492</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_160_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln160_fu_161_p2" SOURCE="src/runge_kutta_45.cpp:160" URAM="0" VARIABLE="add_ln160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_160_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_fu_193_p2" SOURCE="src/runge_kutta_45.cpp:161" URAM="0" VARIABLE="add_ln161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_160_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_1_fu_209_p2" SOURCE="src/runge_kutta_45.cpp:161" URAM="0" VARIABLE="add_ln161_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>runge_kutta_45_Pipeline_VITIS_LOOP_177_2</Name>
            <Loops>
                <VITIS_LOOP_177_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12291</Best-caseLatency>
                    <Average-caseLatency>12291</Average-caseLatency>
                    <Worst-caseLatency>12291</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.615 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.615 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.615 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12291</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_177_2>
                        <Name>VITIS_LOOP_177_2</Name>
                        <TripCount>12288</TripCount>
                        <Latency>12289</Latency>
                        <AbsoluteTimeLatency>0.614 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_177_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>534</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2142</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln177_fu_184_p2" SOURCE="src/runge_kutta_45.cpp:177" URAM="0" VARIABLE="add_ln177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_2" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_V_fu_229_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1090" URAM="0" VARIABLE="tmp_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_2" OPTYPE="add" PRAGMA="" RTLNAME="NZeros_10_fu_295_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1269" URAM="0" VARIABLE="NZeros_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1095_fu_309_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1095" URAM="0" VARIABLE="sub_ln1095"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_2" OPTYPE="add" PRAGMA="" RTLNAME="lsb_index_fu_315_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1095" URAM="0" VARIABLE="lsb_index"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1098_fu_341_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1098" URAM="0" VARIABLE="sub_ln1098"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1105_fu_423_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1105" URAM="0" VARIABLE="add_ln1105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1106_fu_439_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1106" URAM="0" VARIABLE="sub_ln1106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_2" OPTYPE="add" PRAGMA="" RTLNAME="m_13_fu_475_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1112" URAM="0" VARIABLE="m_13"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>runge_kutta_45_Pipeline_VITIS_LOOP_180_3</Name>
            <Loops>
                <VITIS_LOOP_180_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2051</Best-caseLatency>
                    <Average-caseLatency>2051</Average-caseLatency>
                    <Worst-caseLatency>2051</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.103 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.103 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.103 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2051</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_180_3>
                        <Name>VITIS_LOOP_180_3</Name>
                        <TripCount>2048</TripCount>
                        <Latency>2049</Latency>
                        <AbsoluteTimeLatency>0.102 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_180_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>532</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2137</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_fu_184_p2" SOURCE="src/runge_kutta_45.cpp:180" URAM="0" VARIABLE="add_ln180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_V_fu_229_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1090" URAM="0" VARIABLE="tmp_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="add" PRAGMA="" RTLNAME="NZeros_7_fu_295_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1269" URAM="0" VARIABLE="NZeros_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1095_fu_309_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1095" URAM="0" VARIABLE="sub_ln1095"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="add" PRAGMA="" RTLNAME="lsb_index_fu_315_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1095" URAM="0" VARIABLE="lsb_index"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1098_fu_341_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1098" URAM="0" VARIABLE="sub_ln1098"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1105_fu_423_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1105" URAM="0" VARIABLE="add_ln1105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1106_fu_439_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1106" URAM="0" VARIABLE="sub_ln1106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_180_3" OPTYPE="add" PRAGMA="" RTLNAME="m_9_fu_475_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1112" URAM="0" VARIABLE="m_9"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>vel_der_Pipeline_VITIS_LOOP_70_1</Name>
            <Loops>
                <VITIS_LOOP_70_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>5.685</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_70_1>
                        <Name>VITIS_LOOP_70_1</Name>
                        <TripCount>3</TripCount>
                        <Latency>3</Latency>
                        <AbsoluteTimeLatency>0.150 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_70_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>244</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>160</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_135_p2" SOURCE="src/runge_kutta_45.cpp:70" URAM="0" VARIABLE="add_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="r_in_V_1_4_fu_165_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="r_in_V_1_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>vel_der_Pipeline_sq_sum_loop</Name>
            <Loops>
                <sq_sum_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>23.745</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sq_sum_loop>
                        <Name>sq_sum_loop</Name>
                        <TripCount>3</TripCount>
                        <Latency>3</Latency>
                        <AbsoluteTimeLatency>0.150 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </sq_sum_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>15</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>166</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>329</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sq_sum_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_92_p2" SOURCE="src/runge_kutta_45.cpp:75" URAM="0" VARIABLE="add_ln75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="15" ID="" IMPL="auto" LATENCY="0" LOOP="sq_sum_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_80s_80s_160_1_1_U25" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sq_sum_loop" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_s_fu_124_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="p_Val2_s"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>vel_der_Pipeline_sqrt_loop</Name>
            <Loops>
                <sqrt_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>9.219</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>83</Best-caseLatency>
                    <Average-caseLatency>83</Average-caseLatency>
                    <Worst-caseLatency>83</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.150 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.150 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.150 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>83</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sqrt_loop>
                        <Name>sqrt_loop</Name>
                        <TripCount>81</TripCount>
                        <Latency>81</Latency>
                        <AbsoluteTimeLatency>4.050 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </sqrt_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>413</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>490</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sqrt_loop" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_122_p2" SOURCE="src/headers/fxp_sqrt.h:85" URAM="0" VARIABLE="i_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sqrt_loop" OPTYPE="sub" PRAGMA="" RTLNAME="T_V_fu_177_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="T_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>division</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>5.071</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>203</Best-caseLatency>
                    <Average-caseLatency>203</Average-caseLatency>
                    <Worst-caseLatency>203</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.150 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.150 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.150 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>203</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1123</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1570</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>vel_der</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>31.057</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>423</Best-caseLatency>
                    <Average-caseLatency>423</Average-caseLatency>
                    <Worst-caseLatency>423</Worst-caseLatency>
                    <Best-caseRealTimeLatency>21.150 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>21.150 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>21.150 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>423</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>36</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>16</UTIL_DSP>
                    <FF>2339</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>6639</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>12</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_3_fu_202_p1" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1454" URAM="0" VARIABLE="r_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="21" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_140s_140s_140_1_1_U38" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ode_fpga_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>5.079</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>3</TripCount>
                        <Latency>3</Latency>
                        <AbsoluteTimeLatency>0.150 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>73</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_73_fu_93_p2" SOURCE="" URAM="0" VARIABLE="empty_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_74_fu_116_p2" SOURCE="" URAM="0" VARIABLE="empty_74"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ode_fpga_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>6.729</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>3</TripCount>
                        <Latency>3</Latency>
                        <AbsoluteTimeLatency>0.150 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>84</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_71_fu_95_p2" SOURCE="" URAM="0" VARIABLE="empty_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ptr53_sum_fu_118_p2" SOURCE="" URAM="0" VARIABLE="add_ptr53_sum"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_72_fu_128_p2" SOURCE="" URAM="0" VARIABLE="empty_72"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ode_fpga</Name>
            <Loops>
                <Loop1/>
                <Loop2/>
                <Loop3/>
                <Loop4/>
                <update_vel_pos/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>31.057</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1317</Best-caseLatency>
                    <Average-caseLatency>1317</Average-caseLatency>
                    <Worst-caseLatency>1317</Worst-caseLatency>
                    <Best-caseRealTimeLatency>65.850 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>65.850 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>65.850 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1317</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>3</TripCount>
                        <Latency>6</Latency>
                        <AbsoluteTimeLatency>0.300 us</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </Loop1>
                    <Loop2>
                        <Name>Loop 2</Name>
                        <TripCount>3</TripCount>
                        <Latency>6</Latency>
                        <AbsoluteTimeLatency>0.300 us</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </Loop2>
                    <Loop3>
                        <Name>Loop 3</Name>
                        <TripCount>3</TripCount>
                        <Latency>6</Latency>
                        <AbsoluteTimeLatency>0.300 us</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </Loop3>
                    <Loop4>
                        <Name>Loop 4</Name>
                        <TripCount>3</TripCount>
                        <Latency>6</Latency>
                        <AbsoluteTimeLatency>0.300 us</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </Loop4>
                    <update_vel_pos>
                        <Name>update_vel_pos</Name>
                        <TripCount>3</TripCount>
                        <Latency>1275</Latency>
                        <AbsoluteTimeLatency>63.750 us</AbsoluteTimeLatency>
                        <IterationLatency>425</IterationLatency>
                        <PipelineDepth>425</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_vel_der_fu_208</Instance>
                        </InstanceList>
                    </update_vel_pos>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>36</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>16</UTIL_DSP>
                    <FF>3852</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>7282</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>13</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="empty_76_fu_264_p2" SOURCE="" URAM="0" VARIABLE="empty_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_77_fu_288_p2" SOURCE="" URAM="0" VARIABLE="empty_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_78_fu_294_p2" SOURCE="" URAM="0" VARIABLE="empty_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 2" OPTYPE="add" PRAGMA="" RTLNAME="empty_79_fu_341_p2" SOURCE="" URAM="0" VARIABLE="empty_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 2" OPTYPE="add" PRAGMA="" RTLNAME="add_ptr_sum_fu_347_p2" SOURCE="" URAM="0" VARIABLE="add_ptr_sum"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 2" OPTYPE="add" PRAGMA="" RTLNAME="empty_80_fu_357_p2" SOURCE="" URAM="0" VARIABLE="empty_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 3" OPTYPE="add" PRAGMA="" RTLNAME="empty_81_fu_405_p2" SOURCE="" URAM="0" VARIABLE="empty_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 4" OPTYPE="add" PRAGMA="" RTLNAME="empty_82_fu_448_p2" SOURCE="" URAM="0" VARIABLE="empty_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 4" OPTYPE="add" PRAGMA="" RTLNAME="sum2_fu_454_p2" SOURCE="" URAM="0" VARIABLE="sum2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="update_vel_pos" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_fu_499_p2" SOURCE="src/runge_kutta_45.cpp:101" URAM="0" VARIABLE="add_ln101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="update_vel_pos" OPTYPE="add" PRAGMA="" RTLNAME="r_out_V_0_fu_610_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="r_out_V_0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="empty_85_fu_563_p2" SOURCE="" URAM="0" VARIABLE="empty_85"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>macply</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>19.834</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>15</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>0</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <LUT>238</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="15" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_80s_80s_140_1_1_U68" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_58_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>multiply</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>14.130</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>15</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>0</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <LUT>91</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="15" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_80s_80s_160_1_1_U73" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>runge_kutta_45_Pipeline_sq_sum_loop</Name>
            <Loops>
                <sq_sum_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>24.380</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8</Best-caseLatency>
                    <Average-caseLatency>8</Average-caseLatency>
                    <Worst-caseLatency>8</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.400 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.400 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.400 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sq_sum_loop>
                        <Name>sq_sum_loop</Name>
                        <TripCount>6</TripCount>
                        <Latency>6</Latency>
                        <AbsoluteTimeLatency>0.300 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </sq_sum_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>15</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>168</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>326</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sq_sum_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln244_fu_81_p2" SOURCE="src/runge_kutta_45.cpp:244" URAM="0" VARIABLE="add_ln244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="15" ID="" IMPL="auto" LATENCY="0" LOOP="sq_sum_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_80s_80s_160_1_1_U76" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sq_sum_loop" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_s_fu_114_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="p_Val2_s"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>runge_kutta_45_Pipeline_sqrt_loop</Name>
            <Loops>
                <sqrt_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>9.219</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>83</Best-caseLatency>
                    <Average-caseLatency>83</Average-caseLatency>
                    <Worst-caseLatency>83</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.150 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.150 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.150 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>83</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sqrt_loop>
                        <Name>sqrt_loop</Name>
                        <TripCount>81</TripCount>
                        <Latency>81</Latency>
                        <AbsoluteTimeLatency>4.050 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </sqrt_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>413</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>490</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sqrt_loop" OPTYPE="add" PRAGMA="" RTLNAME="i_4_fu_118_p2" SOURCE="src/headers/fxp_sqrt.h:85" URAM="0" VARIABLE="i_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sqrt_loop" OPTYPE="sub" PRAGMA="" RTLNAME="T_V_fu_173_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="T_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>runge_kutta_45_Pipeline_update</Name>
            <Loops>
                <update/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>10.486</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8</Best-caseLatency>
                    <Average-caseLatency>8</Average-caseLatency>
                    <Worst-caseLatency>8</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.400 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.400 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.400 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <update>
                        <Name>update</Name>
                        <TripCount>6</TripCount>
                        <Latency>6</Latency>
                        <AbsoluteTimeLatency>0.300 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </update>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>20</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>178</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="update" OPTYPE="add" PRAGMA="" RTLNAME="add_ln253_fu_104_p2" SOURCE="src/runge_kutta_45.cpp:253" URAM="0" VARIABLE="add_ln253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="update" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_fu_119_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="update" OPTYPE="add" PRAGMA="" RTLNAME="add_ln254_fu_130_p2" SOURCE="src/runge_kutta_45.cpp:254" URAM="0" VARIABLE="add_ln254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="update" OPTYPE="add" PRAGMA="" RTLNAME="yy_loc_V_d0" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>runge_kutta_45_Pipeline_last_copy_y</Name>
            <Loops>
                <last_copy_y/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <last_copy_y>
                        <Name>last_copy_y</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </last_copy_y>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>812</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4329</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>8</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="last_copy_y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln276_fu_221_p2" SOURCE="src/runge_kutta_45.cpp:276" URAM="0" VARIABLE="add_ln276"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="last_copy_y" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_V_fu_312_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1090" URAM="0" VARIABLE="tmp_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="last_copy_y" OPTYPE="add" PRAGMA="" RTLNAME="NZeros_1_fu_378_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1269" URAM="0" VARIABLE="NZeros_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="last_copy_y" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1095_fu_392_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1095" URAM="0" VARIABLE="sub_ln1095"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="last_copy_y" OPTYPE="add" PRAGMA="" RTLNAME="lsb_index_fu_398_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1095" URAM="0" VARIABLE="lsb_index"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="last_copy_y" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1098_fu_424_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1098" URAM="0" VARIABLE="sub_ln1098"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="last_copy_y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1105_fu_506_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1105" URAM="0" VARIABLE="add_ln1105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="last_copy_y" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1106_fu_522_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1106" URAM="0" VARIABLE="sub_ln1106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="last_copy_y" OPTYPE="add" PRAGMA="" RTLNAME="m_1_fu_558_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1112" URAM="0" VARIABLE="m_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="last_copy_y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln277_1_fu_657_p2" SOURCE="src/runge_kutta_45.cpp:277" URAM="0" VARIABLE="add_ln277_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>runge_kutta_45_Pipeline_last_copy_t</Name>
            <Loops>
                <last_copy_t/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <last_copy_t>
                        <Name>last_copy_t</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </last_copy_t>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>684</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4218</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>7</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="last_copy_t" OPTYPE="add" PRAGMA="" RTLNAME="add_ln279_fu_204_p2" SOURCE="src/runge_kutta_45.cpp:279" URAM="0" VARIABLE="add_ln279"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="last_copy_t" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_V_fu_272_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1090" URAM="0" VARIABLE="tmp_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="last_copy_t" OPTYPE="add" PRAGMA="" RTLNAME="NZeros_4_fu_338_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1269" URAM="0" VARIABLE="NZeros_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="last_copy_t" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1095_fu_352_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1095" URAM="0" VARIABLE="sub_ln1095"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="last_copy_t" OPTYPE="add" PRAGMA="" RTLNAME="lsb_index_fu_358_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1095" URAM="0" VARIABLE="lsb_index"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="last_copy_t" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1098_fu_384_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1098" URAM="0" VARIABLE="sub_ln1098"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="last_copy_t" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1105_fu_466_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1105" URAM="0" VARIABLE="add_ln1105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="last_copy_t" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1106_fu_482_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1106" URAM="0" VARIABLE="sub_ln1106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="last_copy_t" OPTYPE="add" PRAGMA="" RTLNAME="m_5_fu_518_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1112" URAM="0" VARIABLE="m_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="last_copy_t" OPTYPE="add" PRAGMA="" RTLNAME="add_ln280_1_fu_609_p2" SOURCE="src/runge_kutta_45.cpp:280" URAM="0" VARIABLE="add_ln280_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>runge_kutta_45</Name>
            <Loops>
                <main_loop>
                    <k_outer>
                        <k_middle>
                            <k_inner/>
                        </k_middle>
                    </k_outer>
                    <y_new_outer>
                        <y_new_inner/>
                    </y_new_outer>
                    <err_outer>
                        <err_inner/>
                    </err_outer>
                </main_loop>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>50.00</TargetClockPeriod>
                    <ClockUncertainty>13.50</ClockUncertainty>
                    <EstimatedClockPeriod>36.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <main_loop>
                        <Name>main_loop</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>1000000</max>
                            </range>
                        </TripCount>
                        <Latency>9519 ~ 22005999999</Latency>
                        <AbsoluteTimeLatency>0.476 ms ~ 1.1e+03 sec</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>9520</min>
                                <max>22006</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>9520 ~ 22006</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_ode_fpga_fu_868</Instance>
                            <Instance>grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014</Instance>
                            <Instance>grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022</Instance>
                            <Instance>grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1030</Instance>
                            <Instance>grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1036</Instance>
                            <Instance>grp_runge_kutta_45_Pipeline_update_fu_1042</Instance>
                        </InstanceList>
                        <k_outer>
                            <Name>k_outer</Name>
                            <TripCount>5</TripCount>
                            <Latency>6659 ~ 6839</Latency>
                            <AbsoluteTimeLatency>0.333 ms ~ 0.342 ms</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>1332</min>
                                    <max>1368</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>1332 ~ 1368</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <k_middle>
                                <Name>k_middle</Name>
                                <TripCount>6</TripCount>
                                <Latency>11 ~ 47</Latency>
                                <AbsoluteTimeLatency>0.550 us ~ 2.350 us</AbsoluteTimeLatency>
                                <IterationLatency>
                                    <range>
                                        <min>2</min>
                                        <max>8</max>
                                    </range>
                                </IterationLatency>
                                <PipelineDepth>2 ~ 8</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList>
                                    <Instance>grp_multiply_fu_962</Instance>
                                </InstanceList>
                                <k_inner>
                                    <Name>k_inner</Name>
                                    <TripCount>
                                        <range>
                                            <min>1</min>
                                            <max>5</max>
                                        </range>
                                    </TripCount>
                                    <Latency>1 ~ 5</Latency>
                                    <AbsoluteTimeLatency>50.000 ns ~ 0.250 us</AbsoluteTimeLatency>
                                    <PipelineII>1</PipelineII>
                                    <PipelineDepth>2</PipelineDepth>
                                    <PipelineType>yes</PipelineType>
                                    <InstanceList>
                                        <Instance>grp_macply_fu_900</Instance>
                                    </InstanceList>
                                </k_inner>
                            </k_middle>
                        </k_outer>
                        <y_new_outer>
                            <Name>y_new_outer</Name>
                            <TripCount>6</TripCount>
                            <Latency>59</Latency>
                            <AbsoluteTimeLatency>2.950 us</AbsoluteTimeLatency>
                            <IterationLatency>10</IterationLatency>
                            <PipelineDepth>10</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <y_new_inner>
                                <Name>y_new_inner</Name>
                                <TripCount>7</TripCount>
                                <Latency>7</Latency>
                                <AbsoluteTimeLatency>0.350 us</AbsoluteTimeLatency>
                                <PipelineII>1</PipelineII>
                                <PipelineDepth>2</PipelineDepth>
                                <PipelineType>yes</PipelineType>
                                <InstanceList/>
                            </y_new_inner>
                        </y_new_outer>
                        <err_outer>
                            <Name>err_outer</Name>
                            <TripCount>6</TripCount>
                            <Latency>59</Latency>
                            <AbsoluteTimeLatency>2.950 us</AbsoluteTimeLatency>
                            <IterationLatency>10</IterationLatency>
                            <PipelineDepth>10</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <err_inner>
                                <Name>err_inner</Name>
                                <TripCount>7</TripCount>
                                <Latency>7</Latency>
                                <AbsoluteTimeLatency>0.350 us</AbsoluteTimeLatency>
                                <PipelineII>1</PipelineII>
                                <PipelineDepth>2</PipelineDepth>
                                <PipelineType>yes</PipelineType>
                                <InstanceList/>
                            </err_inner>
                        </err_outer>
                    </main_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>94</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>33</UTIL_BRAM>
                    <DSP>92</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>41</UTIL_DSP>
                    <FF>15059</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>14</UTIL_FF>
                    <LUT>38589</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>72</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="k_V_U" SOURCE="src/runge_kutta_45.cpp:153" URAM="0" VARIABLE="k_V"/>
                <BindNode BINDTYPE="storage" BRAM="80" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="yy_loc_V_U" SOURCE="src/runge_kutta_45.cpp:157" URAM="0" VARIABLE="yy_loc_V"/>
                <BindNode BINDTYPE="storage" BRAM="9" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tt_loc_V_U" SOURCE="src/runge_kutta_45.cpp:158" URAM="0" VARIABLE="tt_loc_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="c_V_U" SOURCE="src/runge_kutta_45.cpp:196" URAM="0" VARIABLE="c_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="e_V_U" SOURCE="src/runge_kutta_45.cpp:232" URAM="0" VARIABLE="e_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_2_fu_1159_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="man_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_fu_1179_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:610" URAM="0" VARIABLE="F2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln616_fu_1191_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:616" URAM="0" VARIABLE="add_ln616"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln616_fu_1197_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:616" URAM="0" VARIABLE="sub_ln616"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_6_fu_1432_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="man_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_1_fu_1452_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:610" URAM="0" VARIABLE="F2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln616_1_fu_1464_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:616" URAM="0" VARIABLE="add_ln616_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln616_1_fu_1470_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:616" URAM="0" VARIABLE="sub_ln616_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_7_fu_1705_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="man_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_2_fu_1725_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:610" URAM="0" VARIABLE="F2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln616_2_fu_1737_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:616" URAM="0" VARIABLE="add_ln616_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln616_2_fu_1743_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:616" URAM="0" VARIABLE="sub_ln616_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln189_fu_1994_p2" SOURCE="src/runge_kutta_45.cpp:189" URAM="0" VARIABLE="add_ln189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop" OPTYPE="sub" PRAGMA="" RTLNAME="y_gap_1_fu_2024_p2" SOURCE="src/runge_kutta_45.cpp:175" URAM="0" VARIABLE="y_gap_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln177_fu_2042_p2" SOURCE="src/runge_kutta_45.cpp:177" URAM="0" VARIABLE="add_ln177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_fu_2069_p2" SOURCE="src/runge_kutta_45.cpp:180" URAM="0" VARIABLE="add_ln180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop" OPTYPE="add" PRAGMA="" RTLNAME="cycles_1_fu_2104_p2" SOURCE="src/runge_kutta_45.cpp:185" URAM="0" VARIABLE="cycles_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_2118_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop" OPTYPE="sub" PRAGMA="" RTLNAME="h_loc_fu_2129_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="h_loc"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="k_outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln209_fu_2170_p2" SOURCE="src/runge_kutta_45.cpp:209" URAM="0" VARIABLE="add_ln209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="k_middle" OPTYPE="add" PRAGMA="" RTLNAME="n_fu_2182_p2" SOURCE="src/runge_kutta_45.cpp:202" URAM="0" VARIABLE="n"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="k_inner" OPTYPE="add" PRAGMA="" RTLNAME="add_ln209_1_fu_2192_p2" SOURCE="src/runge_kutta_45.cpp:209" URAM="0" VARIABLE="add_ln209_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="k_inner" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_2243_p2" SOURCE="src/runge_kutta_45.cpp:205" URAM="0" VARIABLE="j"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="k_outer" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_2271_p2" SOURCE="src/runge_kutta_45.cpp:200" URAM="0" VARIABLE="i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="y_new_outer" OPTYPE="add" PRAGMA="" RTLNAME="n_2_fu_2283_p2" SOURCE="src/runge_kutta_45.cpp:219" URAM="0" VARIABLE="n_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="y_new_inner" OPTYPE="add" PRAGMA="" RTLNAME="j_1_fu_2335_p2" SOURCE="src/runge_kutta_45.cpp:222" URAM="0" VARIABLE="j_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="err_outer" OPTYPE="add" PRAGMA="" RTLNAME="n_3_fu_2371_p2" SOURCE="src/runge_kutta_45.cpp:233" URAM="0" VARIABLE="n_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="err_inner" OPTYPE="add" PRAGMA="" RTLNAME="j_2_fu_2440_p2" SOURCE="src/runge_kutta_45.cpp:234" URAM="0" VARIABLE="j_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln254_fu_2510_p2" SOURCE="src/runge_kutta_45.cpp:254" URAM="0" VARIABLE="sub_ln254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_fu_2517_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="11" ID="" IMPL="auto" LATENCY="0" LOOP="main_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_61ns_80s_140_1_1_U97" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln859_fu_2552_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="sub_ln859"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="y_gap_fu_2642_p2" SOURCE="src/runge_kutta_45.cpp:274" URAM="0" VARIABLE="y_gap"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add382_fu_2682_p2" SOURCE="src/runge_kutta_45.cpp:188" URAM="0" VARIABLE="add382"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="size" SOURCE="src/runge_kutta_45.cpp:282" URAM="0" VARIABLE="add_ln282"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="A_U" SOURCE="" URAM="0" VARIABLE="A"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="B_U" SOURCE="" URAM="0" VARIABLE="B"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="E1_U" SOURCE="" URAM="0" VARIABLE="E1"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
        <config_interface m_axi_alignment_byte_size="64"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="yy" index="0" direction="inout" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_X_BUS" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="yy_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="yy_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="tt" index="1" direction="inout" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_T_BUS" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="tt_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="tt_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="tf" index="2" direction="in" srcType="double const " srcSize="64">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="tf_1" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="tf_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="h0" index="3" direction="in" srcType="double const " srcSize="64">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="h0_1" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="h0_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="atol" index="4" direction="in" srcType="double const " srcSize="64">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="atol_1" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="atol_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="h_max" index="5" direction="in" srcType="double const " srcSize="64">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="h_max_1" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="h_max_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="h_min" index="6" direction="in" srcType="double const " srcSize="64">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="h_min_1" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="h_min_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="mu" index="7" direction="in" srcType="double const " srcSize="64">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="mu_1" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="mu_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="size" index="8" direction="out" srcType="unsigned int&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="size" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="size_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="R" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="R" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="yy_1" access="W" description="Data signal of yy" range="32">
                    <fields>
                        <field offset="0" width="32" name="yy" access="W" description="Bit 31 to 0 of yy"/>
                    </fields>
                </register>
                <register offset="0x14" name="yy_2" access="W" description="Data signal of yy" range="32">
                    <fields>
                        <field offset="0" width="32" name="yy" access="W" description="Bit 63 to 32 of yy"/>
                    </fields>
                </register>
                <register offset="0x1c" name="tt_1" access="W" description="Data signal of tt" range="32">
                    <fields>
                        <field offset="0" width="32" name="tt" access="W" description="Bit 31 to 0 of tt"/>
                    </fields>
                </register>
                <register offset="0x20" name="tt_2" access="W" description="Data signal of tt" range="32">
                    <fields>
                        <field offset="0" width="32" name="tt" access="W" description="Bit 63 to 32 of tt"/>
                    </fields>
                </register>
                <register offset="0x28" name="tf_1" access="W" description="Data signal of tf" range="32">
                    <fields>
                        <field offset="0" width="32" name="tf" access="W" description="Bit 31 to 0 of tf"/>
                    </fields>
                </register>
                <register offset="0x2c" name="tf_2" access="W" description="Data signal of tf" range="32">
                    <fields>
                        <field offset="0" width="32" name="tf" access="W" description="Bit 63 to 32 of tf"/>
                    </fields>
                </register>
                <register offset="0x34" name="h0_1" access="W" description="Data signal of h0" range="32">
                    <fields>
                        <field offset="0" width="32" name="h0" access="W" description="Bit 31 to 0 of h0"/>
                    </fields>
                </register>
                <register offset="0x38" name="h0_2" access="W" description="Data signal of h0" range="32">
                    <fields>
                        <field offset="0" width="32" name="h0" access="W" description="Bit 63 to 32 of h0"/>
                    </fields>
                </register>
                <register offset="0x40" name="atol_1" access="W" description="Data signal of atol" range="32">
                    <fields>
                        <field offset="0" width="32" name="atol" access="W" description="Bit 31 to 0 of atol"/>
                    </fields>
                </register>
                <register offset="0x44" name="atol_2" access="W" description="Data signal of atol" range="32">
                    <fields>
                        <field offset="0" width="32" name="atol" access="W" description="Bit 63 to 32 of atol"/>
                    </fields>
                </register>
                <register offset="0x4c" name="h_max_1" access="W" description="Data signal of h_max" range="32">
                    <fields>
                        <field offset="0" width="32" name="h_max" access="W" description="Bit 31 to 0 of h_max"/>
                    </fields>
                </register>
                <register offset="0x50" name="h_max_2" access="W" description="Data signal of h_max" range="32">
                    <fields>
                        <field offset="0" width="32" name="h_max" access="W" description="Bit 63 to 32 of h_max"/>
                    </fields>
                </register>
                <register offset="0x58" name="h_min_1" access="W" description="Data signal of h_min" range="32">
                    <fields>
                        <field offset="0" width="32" name="h_min" access="W" description="Bit 31 to 0 of h_min"/>
                    </fields>
                </register>
                <register offset="0x5c" name="h_min_2" access="W" description="Data signal of h_min" range="32">
                    <fields>
                        <field offset="0" width="32" name="h_min" access="W" description="Bit 63 to 32 of h_min"/>
                    </fields>
                </register>
                <register offset="0x64" name="mu_1" access="W" description="Data signal of mu" range="32">
                    <fields>
                        <field offset="0" width="32" name="mu" access="W" description="Bit 31 to 0 of mu"/>
                    </fields>
                </register>
                <register offset="0x68" name="mu_2" access="W" description="Data signal of mu" range="32">
                    <fields>
                        <field offset="0" width="32" name="mu" access="W" description="Bit 63 to 32 of mu"/>
                    </fields>
                </register>
                <register offset="0x70" name="size" access="R" description="Data signal of size" range="32">
                    <fields>
                        <field offset="0" width="32" name="size" access="R" description="Bit 31 to 0 of size"/>
                    </fields>
                </register>
                <register offset="0x74" name="size_ctrl" access="R" description="Control signal of size" range="32">
                    <fields>
                        <field offset="0" width="1" name="size_ap_vld" access="R" description="Control signal size_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="yy"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="tt"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="tf"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="h0"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="atol"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="76" argName="h_max"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88" argName="h_min"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="100" argName="mu"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="112" argName="size"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_X_BUS:m_axi_T_BUS</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_X_BUS" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_X_BUS_" paramPrefix="C_M_AXI_X_BUS_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_X_BUS_ARADDR</port>
                <port>m_axi_X_BUS_ARBURST</port>
                <port>m_axi_X_BUS_ARCACHE</port>
                <port>m_axi_X_BUS_ARID</port>
                <port>m_axi_X_BUS_ARLEN</port>
                <port>m_axi_X_BUS_ARLOCK</port>
                <port>m_axi_X_BUS_ARPROT</port>
                <port>m_axi_X_BUS_ARQOS</port>
                <port>m_axi_X_BUS_ARREADY</port>
                <port>m_axi_X_BUS_ARREGION</port>
                <port>m_axi_X_BUS_ARSIZE</port>
                <port>m_axi_X_BUS_ARUSER</port>
                <port>m_axi_X_BUS_ARVALID</port>
                <port>m_axi_X_BUS_AWADDR</port>
                <port>m_axi_X_BUS_AWBURST</port>
                <port>m_axi_X_BUS_AWCACHE</port>
                <port>m_axi_X_BUS_AWID</port>
                <port>m_axi_X_BUS_AWLEN</port>
                <port>m_axi_X_BUS_AWLOCK</port>
                <port>m_axi_X_BUS_AWPROT</port>
                <port>m_axi_X_BUS_AWQOS</port>
                <port>m_axi_X_BUS_AWREADY</port>
                <port>m_axi_X_BUS_AWREGION</port>
                <port>m_axi_X_BUS_AWSIZE</port>
                <port>m_axi_X_BUS_AWUSER</port>
                <port>m_axi_X_BUS_AWVALID</port>
                <port>m_axi_X_BUS_BID</port>
                <port>m_axi_X_BUS_BREADY</port>
                <port>m_axi_X_BUS_BRESP</port>
                <port>m_axi_X_BUS_BUSER</port>
                <port>m_axi_X_BUS_BVALID</port>
                <port>m_axi_X_BUS_RDATA</port>
                <port>m_axi_X_BUS_RID</port>
                <port>m_axi_X_BUS_RLAST</port>
                <port>m_axi_X_BUS_RREADY</port>
                <port>m_axi_X_BUS_RRESP</port>
                <port>m_axi_X_BUS_RUSER</port>
                <port>m_axi_X_BUS_RVALID</port>
                <port>m_axi_X_BUS_WDATA</port>
                <port>m_axi_X_BUS_WID</port>
                <port>m_axi_X_BUS_WLAST</port>
                <port>m_axi_X_BUS_WREADY</port>
                <port>m_axi_X_BUS_WSTRB</port>
                <port>m_axi_X_BUS_WUSER</port>
                <port>m_axi_X_BUS_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="yy"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="512" argName="yy"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_T_BUS" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_T_BUS_" paramPrefix="C_M_AXI_T_BUS_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_T_BUS_ARADDR</port>
                <port>m_axi_T_BUS_ARBURST</port>
                <port>m_axi_T_BUS_ARCACHE</port>
                <port>m_axi_T_BUS_ARID</port>
                <port>m_axi_T_BUS_ARLEN</port>
                <port>m_axi_T_BUS_ARLOCK</port>
                <port>m_axi_T_BUS_ARPROT</port>
                <port>m_axi_T_BUS_ARQOS</port>
                <port>m_axi_T_BUS_ARREADY</port>
                <port>m_axi_T_BUS_ARREGION</port>
                <port>m_axi_T_BUS_ARSIZE</port>
                <port>m_axi_T_BUS_ARUSER</port>
                <port>m_axi_T_BUS_ARVALID</port>
                <port>m_axi_T_BUS_AWADDR</port>
                <port>m_axi_T_BUS_AWBURST</port>
                <port>m_axi_T_BUS_AWCACHE</port>
                <port>m_axi_T_BUS_AWID</port>
                <port>m_axi_T_BUS_AWLEN</port>
                <port>m_axi_T_BUS_AWLOCK</port>
                <port>m_axi_T_BUS_AWPROT</port>
                <port>m_axi_T_BUS_AWQOS</port>
                <port>m_axi_T_BUS_AWREADY</port>
                <port>m_axi_T_BUS_AWREGION</port>
                <port>m_axi_T_BUS_AWSIZE</port>
                <port>m_axi_T_BUS_AWUSER</port>
                <port>m_axi_T_BUS_AWVALID</port>
                <port>m_axi_T_BUS_BID</port>
                <port>m_axi_T_BUS_BREADY</port>
                <port>m_axi_T_BUS_BRESP</port>
                <port>m_axi_T_BUS_BUSER</port>
                <port>m_axi_T_BUS_BVALID</port>
                <port>m_axi_T_BUS_RDATA</port>
                <port>m_axi_T_BUS_RID</port>
                <port>m_axi_T_BUS_RLAST</port>
                <port>m_axi_T_BUS_RREADY</port>
                <port>m_axi_T_BUS_RRESP</port>
                <port>m_axi_T_BUS_RUSER</port>
                <port>m_axi_T_BUS_RVALID</port>
                <port>m_axi_T_BUS_WDATA</port>
                <port>m_axi_T_BUS_WID</port>
                <port>m_axi_T_BUS_WLAST</port>
                <port>m_axi_T_BUS_WREADY</port>
                <port>m_axi_T_BUS_WSTRB</port>
                <port>m_axi_T_BUS_WUSER</port>
                <port>m_axi_T_BUS_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="tt"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="512" argName="tt"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_T_BUS">64 -&gt; 512, 64, 0, slave, 0, 512, 16, 16, 16, 16, , , , </column>
                    <column name="m_axi_X_BUS">64 -&gt; 512, 64, 0, slave, 0, 512, 16, 16, 16, 16, , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">yy_1, 0x10, 32, W, Data signal of yy, </column>
                    <column name="s_axi_control">yy_2, 0x14, 32, W, Data signal of yy, </column>
                    <column name="s_axi_control">tt_1, 0x1c, 32, W, Data signal of tt, </column>
                    <column name="s_axi_control">tt_2, 0x20, 32, W, Data signal of tt, </column>
                    <column name="s_axi_control">tf_1, 0x28, 32, W, Data signal of tf, </column>
                    <column name="s_axi_control">tf_2, 0x2c, 32, W, Data signal of tf, </column>
                    <column name="s_axi_control">h0_1, 0x34, 32, W, Data signal of h0, </column>
                    <column name="s_axi_control">h0_2, 0x38, 32, W, Data signal of h0, </column>
                    <column name="s_axi_control">atol_1, 0x40, 32, W, Data signal of atol, </column>
                    <column name="s_axi_control">atol_2, 0x44, 32, W, Data signal of atol, </column>
                    <column name="s_axi_control">h_max_1, 0x4c, 32, W, Data signal of h_max, </column>
                    <column name="s_axi_control">h_max_2, 0x50, 32, W, Data signal of h_max, </column>
                    <column name="s_axi_control">h_min_1, 0x58, 32, W, Data signal of h_min, </column>
                    <column name="s_axi_control">h_min_2, 0x5c, 32, W, Data signal of h_min, </column>
                    <column name="s_axi_control">mu_1, 0x64, 32, W, Data signal of mu, </column>
                    <column name="s_axi_control">mu_2, 0x68, 32, W, Data signal of mu, </column>
                    <column name="s_axi_control">size, 0x70, 32, R, Data signal of size, </column>
                    <column name="s_axi_control">size_ctrl, 0x74, 32, R, Control signal of size, 0=size_ap_vld</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="interrupt">interrupt, interrupt, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="yy">inout, double*</column>
                    <column name="tt">inout, double*</column>
                    <column name="tf">in, double const </column>
                    <column name="h0">in, double const </column>
                    <column name="atol">in, double const </column>
                    <column name="h_max">in, double const </column>
                    <column name="h_min">in, double const </column>
                    <column name="mu">in, double const </column>
                    <column name="size">out, unsigned int&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="yy">m_axi_X_BUS, interface, , </column>
                    <column name="yy">s_axi_control, register, offset, name=yy_1 offset=0x10 range=32</column>
                    <column name="yy">s_axi_control, register, offset, name=yy_2 offset=0x14 range=32</column>
                    <column name="tt">m_axi_T_BUS, interface, , </column>
                    <column name="tt">s_axi_control, register, offset, name=tt_1 offset=0x1c range=32</column>
                    <column name="tt">s_axi_control, register, offset, name=tt_2 offset=0x20 range=32</column>
                    <column name="tf">s_axi_control, register, , name=tf_1 offset=0x28 range=32</column>
                    <column name="tf">s_axi_control, register, , name=tf_2 offset=0x2c range=32</column>
                    <column name="h0">s_axi_control, register, , name=h0_1 offset=0x34 range=32</column>
                    <column name="h0">s_axi_control, register, , name=h0_2 offset=0x38 range=32</column>
                    <column name="atol">s_axi_control, register, , name=atol_1 offset=0x40 range=32</column>
                    <column name="atol">s_axi_control, register, , name=atol_2 offset=0x44 range=32</column>
                    <column name="h_max">s_axi_control, register, , name=h_max_1 offset=0x4c range=32</column>
                    <column name="h_max">s_axi_control, register, , name=h_max_2 offset=0x50 range=32</column>
                    <column name="h_min">s_axi_control, register, , name=h_min_1 offset=0x58 range=32</column>
                    <column name="h_min">s_axi_control, register, , name=h_min_2 offset=0x5c range=32</column>
                    <column name="mu">s_axi_control, register, , name=mu_1 offset=0x64 range=32</column>
                    <column name="mu">s_axi_control, register, , name=mu_2 offset=0x68 range=32</column>
                    <column name="size">s_axi_control, register, , name=size offset=0x70 range=32</column>
                    <column name="size">s_axi_control, register, , name=size_ctrl offset=0x74 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="5">HW Interface, Direction, Length, Width, Location</keys>
                    <column name="m_axi_X_BUS">write, 1536, 512, src/runge_kutta_45.cpp:177:31</column>
                    <column name="m_axi_T_BUS">write, 256, 512, src/runge_kutta_45.cpp:180:31</column>
                </table>
            </item>
            <item name="Inferred Bursts and Widening Missed">
                <table>
                    <keys size="6">HW Interface, Variable, Loop, Problem, Resolution, Location</keys>
                    <column name="m_axi_T_BUS">tt, last_copy_t, Sequential access length is not divisible by 2, 214-234, src/runge_kutta_45.cpp:279:17</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="pipeline" location="src/headers/fxp_sqrt.h:86" status="valid" parentFunction="fxp_sqrt" variable="" isDirective="0" options="II=4"/>
        <Pragma type="inline" location="src/runge_kutta_45.cpp:29" status="valid" parentFunction="dot_product" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="src/runge_kutta_45.cpp:41" status="valid" parentFunction="custom_dot_product" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="src/runge_kutta_45.cpp:49" status="valid" parentFunction="macply" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="src/runge_kutta_45.cpp:54" status="valid" parentFunction="multiply" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="src/runge_kutta_45.cpp:61" status="valid" parentFunction="division" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="src/runge_kutta_45.cpp:66" status="valid" parentFunction="vel_der" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="src/runge_kutta_45.cpp:90" status="valid" parentFunction="ode_fpga" variable="" isDirective="0" options="off"/>
        <Pragma type="allocation" location="src/runge_kutta_45.cpp:113" status="valid" parentFunction="runge_kutta_45" variable="" isDirective="0" options="function instances=macply limit=1"/>
        <Pragma type="allocation" location="src/runge_kutta_45.cpp:114" status="warning" parentFunction="runge_kutta_45" variable="" isDirective="0" options="function instances=division limit=1">
            <Msg msg_id="214-209" msg_severity="WARNING" msg_body="Ignoring ALLOCATION pragma, because the corresponding call is removed"/>
        </Pragma>
        <Pragma type="allocation" location="src/runge_kutta_45.cpp:115" status="valid" parentFunction="runge_kutta_45" variable="" isDirective="0" options="function instances=multiply limit=1"/>
        <Pragma type="allocation" location="src/runge_kutta_45.cpp:116" status="warning" parentFunction="runge_kutta_45" variable="" isDirective="0" options="function instances=vel_der limit=1">
            <Msg msg_id="214-209" msg_severity="WARNING" msg_body="Ignoring ALLOCATION pragma, because the corresponding call is removed"/>
        </Pragma>
        <Pragma type="allocation" location="src/runge_kutta_45.cpp:117" status="valid" parentFunction="runge_kutta_45" variable="" isDirective="0" options="function instances=ode_fpga limit=1"/>
        <Pragma type="allocation" location="src/runge_kutta_45.cpp:118" status="warning" parentFunction="runge_kutta_45" variable="" isDirective="0" options="function instances=dot_product limit=1">
            <Msg msg_id="214-209" msg_severity="WARNING" msg_body="Ignoring ALLOCATION pragma, because the corresponding call is removed"/>
        </Pragma>
        <Pragma type="interface" location="src/runge_kutta_45.cpp:123" status="valid" parentFunction="runge_kutta_45" variable="yy" isDirective="0" options="mode=m_axi bundle=X_BUS depth=12288 max_widen_bitwidth=512 port=yy"/>
        <Pragma type="interface" location="src/runge_kutta_45.cpp:124" status="valid" parentFunction="runge_kutta_45" variable="tt" isDirective="0" options="mode=m_axi bundle=T_BUS depth=2048 max_widen_bitwidth=512 port=tt"/>
        <Pragma type="interface" location="src/runge_kutta_45.cpp:126" status="valid" parentFunction="runge_kutta_45" variable="yy" isDirective="0" options="s_axilite port=yy"/>
        <Pragma type="interface" location="src/runge_kutta_45.cpp:127" status="valid" parentFunction="runge_kutta_45" variable="tt" isDirective="0" options="s_axilite port=tt"/>
        <Pragma type="interface" location="src/runge_kutta_45.cpp:128" status="valid" parentFunction="runge_kutta_45" variable="tf" isDirective="0" options="s_axilite port=tf"/>
        <Pragma type="interface" location="src/runge_kutta_45.cpp:129" status="valid" parentFunction="runge_kutta_45" variable="h0" isDirective="0" options="s_axilite port=h0"/>
        <Pragma type="interface" location="src/runge_kutta_45.cpp:130" status="valid" parentFunction="runge_kutta_45" variable="atol" isDirective="0" options="s_axilite port=atol"/>
        <Pragma type="interface" location="src/runge_kutta_45.cpp:131" status="valid" parentFunction="runge_kutta_45" variable="h_max" isDirective="0" options="s_axilite port=h_max"/>
        <Pragma type="interface" location="src/runge_kutta_45.cpp:132" status="valid" parentFunction="runge_kutta_45" variable="h_min" isDirective="0" options="s_axilite port=h_min"/>
        <Pragma type="interface" location="src/runge_kutta_45.cpp:133" status="valid" parentFunction="runge_kutta_45" variable="mu" isDirective="0" options="s_axilite port=mu"/>
        <Pragma type="interface" location="src/runge_kutta_45.cpp:134" status="valid" parentFunction="runge_kutta_45" variable="size" isDirective="0" options="s_axilite port=size"/>
        <Pragma type="interface" location="src/runge_kutta_45.cpp:135" status="valid" parentFunction="runge_kutta_45" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="loop_tripcount" location="src/runge_kutta_45.cpp:170" status="valid" parentFunction="runge_kutta_45" variable="" isDirective="0" options="max=1000000 avg=500"/>
        <Pragma type="loop_tripcount" location="src/runge_kutta_45.cpp:206" status="valid" parentFunction="runge_kutta_45" variable="" isDirective="0" options="max=5"/>
        <Pragma type="pipeline" location="src/runge_kutta_45.cpp:207" status="valid" parentFunction="runge_kutta_45" variable="" isDirective="0" options="rewind"/>
        <Pragma type="pipeline" location="src/runge_kutta_45.cpp:223" status="valid" parentFunction="runge_kutta_45" variable="" isDirective="0" options="rewind"/>
        <Pragma type="pipeline" location="src/runge_kutta_45.cpp:235" status="valid" parentFunction="runge_kutta_45" variable="" isDirective="0" options="rewind"/>
    </PragmaReport>
</profile>

