#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Aug 22 17:13:05 2018
# Process ID: 18460
# Current directory: C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab02/Lab2-1/vivado_prj/vivado_prj.runs/impl_1
# Command line: vivado.exe -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab02/Lab2-1/vivado_prj/vivado_prj.runs/impl_1/top.vdi
# Journal file: C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab02/Lab2-1/vivado_prj/vivado_prj.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
