// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 15.0.1 Build 150 06/03/2015 SJ Full Version"

// DATE "09/04/2015 17:31:19"

// 
// Device: Altera 10M08DAF484C8GES Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module BeMicro_MAX10_top (
	SYS_CLK,
	AD5681R_LDACn,
	AD5681R_RSTn,
	AD5681R_SCL,
	AD5681R_SDA,
	AD5681R_SYNCn,
	ADT7420_CT,
	ADT7420_INT,
	ADT7420_SCL,
	ADT7420_SDA,
	ADXL362_CS,
	ADXL362_INT1,
	ADXL362_INT2,
	ADXL362_MISO,
	ADXL362_MOSI,
	ADXL362_SCLK,
	SDRAM_A,
	SDRAM_BA,
	SDRAM_CASn,
	SDRAM_CKE,
	SDRAM_CLK,
	SDRAM_CSn,
	SDRAM_DQ,
	SDRAM_DQMH,
	SDRAM_DQML,
	SDRAM_RASn,
	SDRAM_WEn,
	SFLASH_ASDI,
	SFLASH_CSn,
	SFLASH_DATA,
	SFLASH_DCLK,
	AIN,
	PB,
	USER_LED,
	EG_P1,
	EG_P10,
	EG_P11,
	EG_P12,
	EG_P13,
	EG_P14,
	EG_P15,
	EG_P16,
	EG_P17,
	EG_P18,
	EG_P19,
	EG_P2,
	EG_P20,
	EG_P21,
	EG_P22,
	EG_P23,
	EG_P24,
	EG_P25,
	EG_P26,
	EG_P27,
	EG_P28,
	EG_P29,
	EG_P3,
	EG_P35,
	EG_P36,
	EG_P37,
	EG_P38,
	EG_P39,
	EG_P4,
	EG_P40,
	EG_P41,
	EG_P42,
	EG_P43,
	EG_P44,
	EG_P45,
	EG_P46,
	EG_P47,
	EG_P48,
	EG_P49,
	EG_P5,
	EG_P50,
	EG_P51,
	EG_P52,
	EG_P53,
	EG_P54,
	EG_P55,
	EG_P56,
	EG_P57,
	EG_P58,
	EG_P59,
	EG_P6,
	EG_P60,
	EG_P7,
	EG_P8,
	EG_P9,
	EXP_PRESENT,
	RESET_EXPn,
	GPIO_01,
	GPIO_02,
	GPIO_03,
	GPIO_04,
	GPIO_05,
	GPIO_06,
	GPIO_07,
	GPIO_08,
	GPIO_09,
	GPIO_10,
	GPIO_11,
	GPIO_12,
	GPIO_A,
	GPIO_B,
	I2C_SCL,
	I2C_SDA,
	GPIO_J3_15,
	GPIO_J3_16,
	GPIO_J3_17,
	GPIO_J3_18,
	GPIO_J3_19,
	GPIO_J3_20,
	GPIO_J3_21,
	GPIO_J3_22,
	GPIO_J3_23,
	GPIO_J3_24,
	GPIO_J3_25,
	GPIO_J3_26,
	GPIO_J3_27,
	GPIO_J3_28,
	GPIO_J3_31,
	GPIO_J3_32,
	GPIO_J3_33,
	GPIO_J3_34,
	GPIO_J3_35,
	GPIO_J3_36,
	GPIO_J3_37,
	GPIO_J3_38,
	GPIO_J3_39,
	GPIO_J3_40,
	GPIO_J4_11,
	GPIO_J4_12,
	GPIO_J4_13,
	GPIO_J4_14,
	GPIO_J4_15,
	GPIO_J4_16,
	GPIO_J4_19,
	GPIO_J4_20,
	GPIO_J4_21,
	GPIO_J4_22,
	GPIO_J4_23,
	GPIO_J4_24,
	GPIO_J4_27,
	GPIO_J4_28,
	GPIO_J4_29,
	GPIO_J4_30,
	GPIO_J4_31,
	GPIO_J4_32,
	GPIO_J4_35,
	GPIO_J4_36,
	GPIO_J4_37,
	GPIO_J4_38,
	GPIO_J4_39,
	GPIO_J4_40,
	PMOD_A,
	PMOD_B,
	PMOD_C,
	PMOD_D);
input 	SYS_CLK;
output 	AD5681R_LDACn;
output 	AD5681R_RSTn;
output 	AD5681R_SCL;
output 	AD5681R_SDA;
output 	AD5681R_SYNCn;
input 	ADT7420_CT;
input 	ADT7420_INT;
inout 	ADT7420_SCL;
inout 	ADT7420_SDA;
output 	ADXL362_CS;
input 	ADXL362_INT1;
input 	ADXL362_INT2;
input 	ADXL362_MISO;
output 	ADXL362_MOSI;
output 	ADXL362_SCLK;
output 	[12:0] SDRAM_A;
output 	[1:0] SDRAM_BA;
output 	SDRAM_CASn;
output 	SDRAM_CKE;
output 	SDRAM_CLK;
output 	SDRAM_CSn;
inout 	[15:0] SDRAM_DQ;
output 	SDRAM_DQMH;
output 	SDRAM_DQML;
output 	SDRAM_RASn;
output 	SDRAM_WEn;
input 	SFLASH_ASDI;
input 	SFLASH_CSn;
inout 	SFLASH_DATA;
inout 	SFLASH_DCLK;
input 	[7:0] AIN;
input 	[4:1] PB;
output 	[8:1] USER_LED;
inout 	EG_P1;
inout 	EG_P10;
inout 	EG_P11;
inout 	EG_P12;
inout 	EG_P13;
inout 	EG_P14;
inout 	EG_P15;
inout 	EG_P16;
inout 	EG_P17;
inout 	EG_P18;
inout 	EG_P19;
inout 	EG_P2;
inout 	EG_P20;
inout 	EG_P21;
inout 	EG_P22;
inout 	EG_P23;
inout 	EG_P24;
inout 	EG_P25;
inout 	EG_P26;
inout 	EG_P27;
inout 	EG_P28;
inout 	EG_P29;
inout 	EG_P3;
inout 	EG_P35;
inout 	EG_P36;
inout 	EG_P37;
inout 	EG_P38;
inout 	EG_P39;
inout 	EG_P4;
inout 	EG_P40;
inout 	EG_P41;
inout 	EG_P42;
inout 	EG_P43;
inout 	EG_P44;
inout 	EG_P45;
inout 	EG_P46;
inout 	EG_P47;
inout 	EG_P48;
inout 	EG_P49;
inout 	EG_P5;
inout 	EG_P50;
inout 	EG_P51;
inout 	EG_P52;
inout 	EG_P53;
inout 	EG_P54;
inout 	EG_P55;
inout 	EG_P56;
inout 	EG_P57;
inout 	EG_P58;
inout 	EG_P59;
inout 	EG_P6;
inout 	EG_P60;
inout 	EG_P7;
inout 	EG_P8;
inout 	EG_P9;
input 	EXP_PRESENT;
output 	RESET_EXPn;
inout 	GPIO_01;
inout 	GPIO_02;
inout 	GPIO_03;
inout 	GPIO_04;
inout 	GPIO_05;
inout 	GPIO_06;
inout 	GPIO_07;
inout 	GPIO_08;
inout 	GPIO_09;
inout 	GPIO_10;
inout 	GPIO_11;
inout 	GPIO_12;
inout 	GPIO_A;
inout 	GPIO_B;
inout 	I2C_SCL;
inout 	I2C_SDA;
inout 	GPIO_J3_15;
inout 	GPIO_J3_16;
inout 	GPIO_J3_17;
inout 	GPIO_J3_18;
inout 	GPIO_J3_19;
inout 	GPIO_J3_20;
inout 	GPIO_J3_21;
inout 	GPIO_J3_22;
inout 	GPIO_J3_23;
inout 	GPIO_J3_24;
inout 	GPIO_J3_25;
inout 	GPIO_J3_26;
inout 	GPIO_J3_27;
inout 	GPIO_J3_28;
inout 	GPIO_J3_31;
inout 	GPIO_J3_32;
inout 	GPIO_J3_33;
inout 	GPIO_J3_34;
inout 	GPIO_J3_35;
inout 	GPIO_J3_36;
inout 	GPIO_J3_37;
inout 	GPIO_J3_38;
inout 	GPIO_J3_39;
inout 	GPIO_J3_40;
inout 	GPIO_J4_11;
inout 	GPIO_J4_12;
inout 	GPIO_J4_13;
inout 	GPIO_J4_14;
inout 	GPIO_J4_15;
inout 	GPIO_J4_16;
inout 	GPIO_J4_19;
inout 	GPIO_J4_20;
inout 	GPIO_J4_21;
inout 	GPIO_J4_22;
inout 	GPIO_J4_23;
inout 	GPIO_J4_24;
inout 	GPIO_J4_27;
inout 	GPIO_J4_28;
inout 	GPIO_J4_29;
inout 	GPIO_J4_30;
inout 	GPIO_J4_31;
inout 	GPIO_J4_32;
inout 	GPIO_J4_35;
inout 	GPIO_J4_36;
inout 	GPIO_J4_37;
inout 	GPIO_J4_38;
inout 	GPIO_J4_39;
inout 	GPIO_J4_40;
inout 	[3:0] PMOD_A;
inout 	[3:0] PMOD_B;
inout 	[3:0] PMOD_C;
inout 	[3:0] PMOD_D;

// Design Ports Information
// AD5681R_LDACn	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// AD5681R_RSTn	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// AD5681R_SCL	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// AD5681R_SDA	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// AD5681R_SYNCn	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// ADT7420_CT	=>  Location: PIN_P13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADT7420_INT	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADXL362_CS	=>  Location: PIN_L14,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// ADXL362_INT1	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADXL362_INT2	=>  Location: PIN_M14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADXL362_MISO	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADXL362_MOSI	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// ADXL362_SCLK	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// SDRAM_A[0]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// SDRAM_A[1]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// SDRAM_A[2]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// SDRAM_A[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// SDRAM_A[4]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// SDRAM_A[5]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// SDRAM_A[6]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// SDRAM_A[7]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// SDRAM_A[8]	=>  Location: PIN_P20,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// SDRAM_A[9]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// SDRAM_A[10]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// SDRAM_A[11]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// SDRAM_A[12]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// SDRAM_BA[0]	=>  Location: PIN_R20,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// SDRAM_BA[1]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// SDRAM_CASn	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// SDRAM_CKE	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// SDRAM_CLK	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// SDRAM_CSn	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// SDRAM_DQMH	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// SDRAM_DQML	=>  Location: PIN_L20,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// SDRAM_RASn	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// SDRAM_WEn	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// SFLASH_ASDI	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SFLASH_CSn	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AIN[0]	=>  Location: PIN_F5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AIN[1]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AIN[2]	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AIN[3]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AIN[4]	=>  Location: PIN_J8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AIN[5]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AIN[6]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AIN[7]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// USER_LED[1]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// USER_LED[2]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// USER_LED[3]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// USER_LED[4]	=>  Location: PIN_T1,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// USER_LED[5]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// USER_LED[6]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// USER_LED[7]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// USER_LED[8]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// EXP_PRESENT	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RESET_EXPn	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// ADT7420_SCL	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// ADT7420_SDA	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// SDRAM_DQ[0]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// SDRAM_DQ[1]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// SDRAM_DQ[2]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// SDRAM_DQ[3]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// SDRAM_DQ[4]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// SDRAM_DQ[5]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// SDRAM_DQ[6]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// SDRAM_DQ[7]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// SDRAM_DQ[8]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// SDRAM_DQ[9]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// SDRAM_DQ[10]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// SDRAM_DQ[11]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// SDRAM_DQ[12]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// SDRAM_DQ[13]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// SDRAM_DQ[14]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// SDRAM_DQ[15]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// SFLASH_DATA	=>  Location: PIN_P10,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// SFLASH_DCLK	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// EG_P1	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// EG_P10	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// EG_P11	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// EG_P12	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// EG_P13	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// EG_P14	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// EG_P15	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// EG_P16	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// EG_P17	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// EG_P18	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// EG_P19	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// EG_P2	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// EG_P20	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// EG_P21	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// EG_P22	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// EG_P23	=>  Location: PIN_AA2,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// EG_P24	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// EG_P25	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// EG_P26	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// EG_P27	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// EG_P28	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// EG_P29	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// EG_P3	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// EG_P35	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// EG_P36	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// EG_P37	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// EG_P38	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// EG_P39	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// EG_P4	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// EG_P40	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// EG_P41	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// EG_P42	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// EG_P43	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// EG_P44	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// EG_P45	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// EG_P46	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// EG_P47	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// EG_P48	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// EG_P49	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// EG_P5	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// EG_P50	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// EG_P51	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// EG_P52	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// EG_P53	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// EG_P54	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// EG_P55	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// EG_P56	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// EG_P57	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// EG_P58	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// EG_P59	=>  Location: PIN_P5,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// EG_P6	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// EG_P60	=>  Location: PIN_P4,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// EG_P7	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// EG_P8	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// EG_P9	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// GPIO_01	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// GPIO_02	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// GPIO_03	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// GPIO_04	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// GPIO_05	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// GPIO_06	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// GPIO_07	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// GPIO_08	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// GPIO_09	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// GPIO_10	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// GPIO_11	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// GPIO_12	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// GPIO_A	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// GPIO_B	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// I2C_SCL	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// I2C_SDA	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// GPIO_J3_15	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// GPIO_J3_16	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// GPIO_J3_17	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// GPIO_J3_18	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// GPIO_J3_19	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// GPIO_J3_20	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// GPIO_J3_21	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// GPIO_J3_22	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// GPIO_J3_23	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// GPIO_J3_24	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// GPIO_J3_25	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// GPIO_J3_26	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// GPIO_J3_27	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// GPIO_J3_28	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// GPIO_J3_31	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// GPIO_J3_32	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// GPIO_J3_33	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// GPIO_J3_34	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// GPIO_J3_35	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// GPIO_J3_36	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// GPIO_J3_37	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// GPIO_J3_38	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// GPIO_J3_39	=>  Location: PIN_K14,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// GPIO_J3_40	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// GPIO_J4_11	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// GPIO_J4_12	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// GPIO_J4_13	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// GPIO_J4_14	=>  Location: PIN_W5,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// GPIO_J4_15	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// GPIO_J4_16	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// GPIO_J4_19	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// GPIO_J4_20	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// GPIO_J4_21	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// GPIO_J4_22	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// GPIO_J4_23	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// GPIO_J4_24	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// GPIO_J4_27	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// GPIO_J4_28	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// GPIO_J4_29	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// GPIO_J4_30	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// GPIO_J4_31	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// GPIO_J4_32	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// GPIO_J4_35	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// GPIO_J4_36	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// GPIO_J4_37	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// GPIO_J4_38	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// GPIO_J4_39	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// GPIO_J4_40	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// PMOD_A[0]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// PMOD_A[1]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// PMOD_A[2]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// PMOD_A[3]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// PMOD_B[0]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// PMOD_B[1]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// PMOD_B[2]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// PMOD_B[3]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// PMOD_C[0]	=>  Location: PIN_U18,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// PMOD_C[1]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// PMOD_C[2]	=>  Location: PIN_R18,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// PMOD_C[3]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// PMOD_D[0]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// PMOD_D[1]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// PMOD_D[2]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// PMOD_D[3]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// SYS_CLK	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PB[1]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PB[2]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PB[3]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PB[4]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \ADT7420_CT~input_o ;
wire \ADT7420_INT~input_o ;
wire \ADXL362_INT1~input_o ;
wire \ADXL362_INT2~input_o ;
wire \ADXL362_MISO~input_o ;
wire \SFLASH_ASDI~input_o ;
wire \SFLASH_CSn~input_o ;
wire \AIN[0]~input_o ;
wire \AIN[1]~input_o ;
wire \AIN[2]~input_o ;
wire \AIN[3]~input_o ;
wire \AIN[4]~input_o ;
wire \AIN[5]~input_o ;
wire \AIN[6]~input_o ;
wire \AIN[7]~input_o ;
wire \EXP_PRESENT~input_o ;
wire \ADT7420_SCL~input_o ;
wire \ADT7420_SDA~input_o ;
wire \SDRAM_DQ[0]~input_o ;
wire \SDRAM_DQ[1]~input_o ;
wire \SDRAM_DQ[2]~input_o ;
wire \SDRAM_DQ[3]~input_o ;
wire \SDRAM_DQ[4]~input_o ;
wire \SDRAM_DQ[5]~input_o ;
wire \SDRAM_DQ[6]~input_o ;
wire \SDRAM_DQ[7]~input_o ;
wire \SDRAM_DQ[8]~input_o ;
wire \SDRAM_DQ[9]~input_o ;
wire \SDRAM_DQ[10]~input_o ;
wire \SDRAM_DQ[11]~input_o ;
wire \SDRAM_DQ[12]~input_o ;
wire \SDRAM_DQ[13]~input_o ;
wire \SDRAM_DQ[14]~input_o ;
wire \SDRAM_DQ[15]~input_o ;
wire \SFLASH_DATA~input_o ;
wire \SFLASH_DCLK~input_o ;
wire \EG_P1~input_o ;
wire \EG_P10~input_o ;
wire \EG_P11~input_o ;
wire \EG_P12~input_o ;
wire \EG_P13~input_o ;
wire \EG_P14~input_o ;
wire \EG_P15~input_o ;
wire \EG_P16~input_o ;
wire \EG_P17~input_o ;
wire \EG_P18~input_o ;
wire \EG_P19~input_o ;
wire \EG_P2~input_o ;
wire \EG_P20~input_o ;
wire \EG_P21~input_o ;
wire \EG_P22~input_o ;
wire \EG_P23~input_o ;
wire \EG_P24~input_o ;
wire \EG_P25~input_o ;
wire \EG_P26~input_o ;
wire \EG_P27~input_o ;
wire \EG_P28~input_o ;
wire \EG_P29~input_o ;
wire \EG_P3~input_o ;
wire \EG_P35~input_o ;
wire \EG_P36~input_o ;
wire \EG_P37~input_o ;
wire \EG_P38~input_o ;
wire \EG_P39~input_o ;
wire \EG_P4~input_o ;
wire \EG_P40~input_o ;
wire \EG_P41~input_o ;
wire \EG_P42~input_o ;
wire \EG_P43~input_o ;
wire \EG_P44~input_o ;
wire \EG_P45~input_o ;
wire \EG_P46~input_o ;
wire \EG_P47~input_o ;
wire \EG_P48~input_o ;
wire \EG_P49~input_o ;
wire \EG_P5~input_o ;
wire \EG_P50~input_o ;
wire \EG_P51~input_o ;
wire \EG_P52~input_o ;
wire \EG_P53~input_o ;
wire \EG_P54~input_o ;
wire \EG_P55~input_o ;
wire \EG_P56~input_o ;
wire \EG_P57~input_o ;
wire \EG_P58~input_o ;
wire \EG_P59~input_o ;
wire \EG_P6~input_o ;
wire \EG_P60~input_o ;
wire \EG_P7~input_o ;
wire \EG_P8~input_o ;
wire \EG_P9~input_o ;
wire \GPIO_01~input_o ;
wire \GPIO_02~input_o ;
wire \GPIO_03~input_o ;
wire \GPIO_04~input_o ;
wire \GPIO_05~input_o ;
wire \GPIO_06~input_o ;
wire \GPIO_07~input_o ;
wire \GPIO_08~input_o ;
wire \GPIO_09~input_o ;
wire \GPIO_10~input_o ;
wire \GPIO_11~input_o ;
wire \GPIO_12~input_o ;
wire \GPIO_A~input_o ;
wire \GPIO_B~input_o ;
wire \I2C_SCL~input_o ;
wire \I2C_SDA~input_o ;
wire \GPIO_J3_15~input_o ;
wire \GPIO_J3_16~input_o ;
wire \GPIO_J3_17~input_o ;
wire \GPIO_J3_18~input_o ;
wire \GPIO_J3_19~input_o ;
wire \GPIO_J3_20~input_o ;
wire \GPIO_J3_21~input_o ;
wire \GPIO_J3_22~input_o ;
wire \GPIO_J3_23~input_o ;
wire \GPIO_J3_24~input_o ;
wire \GPIO_J3_25~input_o ;
wire \GPIO_J3_26~input_o ;
wire \GPIO_J3_27~input_o ;
wire \GPIO_J3_28~input_o ;
wire \GPIO_J3_31~input_o ;
wire \GPIO_J3_32~input_o ;
wire \GPIO_J3_33~input_o ;
wire \GPIO_J3_34~input_o ;
wire \GPIO_J3_35~input_o ;
wire \GPIO_J3_36~input_o ;
wire \GPIO_J3_37~input_o ;
wire \GPIO_J3_38~input_o ;
wire \GPIO_J3_39~input_o ;
wire \GPIO_J3_40~input_o ;
wire \GPIO_J4_11~input_o ;
wire \GPIO_J4_12~input_o ;
wire \GPIO_J4_13~input_o ;
wire \GPIO_J4_14~input_o ;
wire \GPIO_J4_15~input_o ;
wire \GPIO_J4_16~input_o ;
wire \GPIO_J4_19~input_o ;
wire \GPIO_J4_20~input_o ;
wire \GPIO_J4_21~input_o ;
wire \GPIO_J4_22~input_o ;
wire \GPIO_J4_23~input_o ;
wire \GPIO_J4_24~input_o ;
wire \GPIO_J4_27~input_o ;
wire \GPIO_J4_28~input_o ;
wire \GPIO_J4_29~input_o ;
wire \GPIO_J4_30~input_o ;
wire \GPIO_J4_31~input_o ;
wire \GPIO_J4_32~input_o ;
wire \GPIO_J4_35~input_o ;
wire \GPIO_J4_36~input_o ;
wire \GPIO_J4_37~input_o ;
wire \GPIO_J4_38~input_o ;
wire \GPIO_J4_39~input_o ;
wire \GPIO_J4_40~input_o ;
wire \PMOD_A[0]~input_o ;
wire \PMOD_A[1]~input_o ;
wire \PMOD_A[2]~input_o ;
wire \PMOD_A[3]~input_o ;
wire \PMOD_B[0]~input_o ;
wire \PMOD_B[1]~input_o ;
wire \PMOD_B[2]~input_o ;
wire \PMOD_B[3]~input_o ;
wire \PMOD_C[0]~input_o ;
wire \PMOD_C[1]~input_o ;
wire \PMOD_C[2]~input_o ;
wire \PMOD_C[3]~input_o ;
wire \PMOD_D[0]~input_o ;
wire \PMOD_D[1]~input_o ;
wire \PMOD_D[2]~input_o ;
wire \PMOD_D[3]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \ADT7420_SCL~output_o ;
wire \ADT7420_SDA~output_o ;
wire \SDRAM_DQ[0]~output_o ;
wire \SDRAM_DQ[1]~output_o ;
wire \SDRAM_DQ[2]~output_o ;
wire \SDRAM_DQ[3]~output_o ;
wire \SDRAM_DQ[4]~output_o ;
wire \SDRAM_DQ[5]~output_o ;
wire \SDRAM_DQ[6]~output_o ;
wire \SDRAM_DQ[7]~output_o ;
wire \SDRAM_DQ[8]~output_o ;
wire \SDRAM_DQ[9]~output_o ;
wire \SDRAM_DQ[10]~output_o ;
wire \SDRAM_DQ[11]~output_o ;
wire \SDRAM_DQ[12]~output_o ;
wire \SDRAM_DQ[13]~output_o ;
wire \SDRAM_DQ[14]~output_o ;
wire \SDRAM_DQ[15]~output_o ;
wire \SFLASH_DATA~output_o ;
wire \SFLASH_DCLK~output_o ;
wire \EG_P1~output_o ;
wire \EG_P10~output_o ;
wire \EG_P11~output_o ;
wire \EG_P12~output_o ;
wire \EG_P13~output_o ;
wire \EG_P14~output_o ;
wire \EG_P15~output_o ;
wire \EG_P16~output_o ;
wire \EG_P17~output_o ;
wire \EG_P18~output_o ;
wire \EG_P19~output_o ;
wire \EG_P2~output_o ;
wire \EG_P20~output_o ;
wire \EG_P21~output_o ;
wire \EG_P22~output_o ;
wire \EG_P23~output_o ;
wire \EG_P24~output_o ;
wire \EG_P25~output_o ;
wire \EG_P26~output_o ;
wire \EG_P27~output_o ;
wire \EG_P28~output_o ;
wire \EG_P29~output_o ;
wire \EG_P3~output_o ;
wire \EG_P35~output_o ;
wire \EG_P36~output_o ;
wire \EG_P37~output_o ;
wire \EG_P38~output_o ;
wire \EG_P39~output_o ;
wire \EG_P4~output_o ;
wire \EG_P40~output_o ;
wire \EG_P41~output_o ;
wire \EG_P42~output_o ;
wire \EG_P43~output_o ;
wire \EG_P44~output_o ;
wire \EG_P45~output_o ;
wire \EG_P46~output_o ;
wire \EG_P47~output_o ;
wire \EG_P48~output_o ;
wire \EG_P49~output_o ;
wire \EG_P5~output_o ;
wire \EG_P50~output_o ;
wire \EG_P51~output_o ;
wire \EG_P52~output_o ;
wire \EG_P53~output_o ;
wire \EG_P54~output_o ;
wire \EG_P55~output_o ;
wire \EG_P56~output_o ;
wire \EG_P57~output_o ;
wire \EG_P58~output_o ;
wire \EG_P59~output_o ;
wire \EG_P6~output_o ;
wire \EG_P60~output_o ;
wire \EG_P7~output_o ;
wire \EG_P8~output_o ;
wire \EG_P9~output_o ;
wire \GPIO_01~output_o ;
wire \GPIO_02~output_o ;
wire \GPIO_03~output_o ;
wire \GPIO_04~output_o ;
wire \GPIO_05~output_o ;
wire \GPIO_06~output_o ;
wire \GPIO_07~output_o ;
wire \GPIO_08~output_o ;
wire \GPIO_09~output_o ;
wire \GPIO_10~output_o ;
wire \GPIO_11~output_o ;
wire \GPIO_12~output_o ;
wire \GPIO_A~output_o ;
wire \GPIO_B~output_o ;
wire \I2C_SCL~output_o ;
wire \I2C_SDA~output_o ;
wire \GPIO_J3_15~output_o ;
wire \GPIO_J3_16~output_o ;
wire \GPIO_J3_17~output_o ;
wire \GPIO_J3_18~output_o ;
wire \GPIO_J3_19~output_o ;
wire \GPIO_J3_20~output_o ;
wire \GPIO_J3_21~output_o ;
wire \GPIO_J3_22~output_o ;
wire \GPIO_J3_23~output_o ;
wire \GPIO_J3_24~output_o ;
wire \GPIO_J3_25~output_o ;
wire \GPIO_J3_26~output_o ;
wire \GPIO_J3_27~output_o ;
wire \GPIO_J3_28~output_o ;
wire \GPIO_J3_31~output_o ;
wire \GPIO_J3_32~output_o ;
wire \GPIO_J3_33~output_o ;
wire \GPIO_J3_34~output_o ;
wire \GPIO_J3_35~output_o ;
wire \GPIO_J3_36~output_o ;
wire \GPIO_J3_37~output_o ;
wire \GPIO_J3_38~output_o ;
wire \GPIO_J3_39~output_o ;
wire \GPIO_J3_40~output_o ;
wire \GPIO_J4_11~output_o ;
wire \GPIO_J4_12~output_o ;
wire \GPIO_J4_13~output_o ;
wire \GPIO_J4_14~output_o ;
wire \GPIO_J4_15~output_o ;
wire \GPIO_J4_16~output_o ;
wire \GPIO_J4_19~output_o ;
wire \GPIO_J4_20~output_o ;
wire \GPIO_J4_21~output_o ;
wire \GPIO_J4_22~output_o ;
wire \GPIO_J4_23~output_o ;
wire \GPIO_J4_24~output_o ;
wire \GPIO_J4_27~output_o ;
wire \GPIO_J4_28~output_o ;
wire \GPIO_J4_29~output_o ;
wire \GPIO_J4_30~output_o ;
wire \GPIO_J4_31~output_o ;
wire \GPIO_J4_32~output_o ;
wire \GPIO_J4_35~output_o ;
wire \GPIO_J4_36~output_o ;
wire \GPIO_J4_37~output_o ;
wire \GPIO_J4_38~output_o ;
wire \GPIO_J4_39~output_o ;
wire \GPIO_J4_40~output_o ;
wire \PMOD_A[0]~output_o ;
wire \PMOD_A[1]~output_o ;
wire \PMOD_A[2]~output_o ;
wire \PMOD_A[3]~output_o ;
wire \PMOD_B[0]~output_o ;
wire \PMOD_B[1]~output_o ;
wire \PMOD_B[2]~output_o ;
wire \PMOD_B[3]~output_o ;
wire \PMOD_C[0]~output_o ;
wire \PMOD_C[1]~output_o ;
wire \PMOD_C[2]~output_o ;
wire \PMOD_C[3]~output_o ;
wire \PMOD_D[0]~output_o ;
wire \PMOD_D[1]~output_o ;
wire \PMOD_D[2]~output_o ;
wire \PMOD_D[3]~output_o ;
wire \AD5681R_LDACn~output_o ;
wire \AD5681R_RSTn~output_o ;
wire \AD5681R_SCL~output_o ;
wire \AD5681R_SDA~output_o ;
wire \AD5681R_SYNCn~output_o ;
wire \ADXL362_CS~output_o ;
wire \ADXL362_MOSI~output_o ;
wire \ADXL362_SCLK~output_o ;
wire \SDRAM_A[0]~output_o ;
wire \SDRAM_A[1]~output_o ;
wire \SDRAM_A[2]~output_o ;
wire \SDRAM_A[3]~output_o ;
wire \SDRAM_A[4]~output_o ;
wire \SDRAM_A[5]~output_o ;
wire \SDRAM_A[6]~output_o ;
wire \SDRAM_A[7]~output_o ;
wire \SDRAM_A[8]~output_o ;
wire \SDRAM_A[9]~output_o ;
wire \SDRAM_A[10]~output_o ;
wire \SDRAM_A[11]~output_o ;
wire \SDRAM_A[12]~output_o ;
wire \SDRAM_BA[0]~output_o ;
wire \SDRAM_BA[1]~output_o ;
wire \SDRAM_CASn~output_o ;
wire \SDRAM_CKE~output_o ;
wire \SDRAM_CLK~output_o ;
wire \SDRAM_CSn~output_o ;
wire \SDRAM_DQMH~output_o ;
wire \SDRAM_DQML~output_o ;
wire \SDRAM_RASn~output_o ;
wire \SDRAM_WEn~output_o ;
wire \USER_LED[1]~output_o ;
wire \USER_LED[2]~output_o ;
wire \USER_LED[3]~output_o ;
wire \USER_LED[4]~output_o ;
wire \USER_LED[5]~output_o ;
wire \USER_LED[6]~output_o ;
wire \USER_LED[7]~output_o ;
wire \USER_LED[8]~output_o ;
wire \RESET_EXPn~output_o ;
wire \SYS_CLK~input_o ;
wire \SYS_CLK~inputclkctrl_outclk ;
wire \comb_4|Add0~6_combout ;
wire \comb_4|Add0~16_combout ;
wire \comb_4|Add1~0_combout ;
wire \comb_4|counter[0]~1_combout ;
wire \comb_4|Add1~1 ;
wire \comb_4|Add1~2_combout ;
wire \comb_4|Add0~7 ;
wire \comb_4|Add0~8_combout ;
wire \comb_4|Add0~17_combout ;
wire \comb_4|counter[1]~0_combout ;
wire \comb_4|Add0~9 ;
wire \comb_4|Add0~10_combout ;
wire \comb_4|Add0~18_combout ;
wire \comb_4|Add1~3 ;
wire \comb_4|Add1~4_combout ;
wire \comb_4|counter[2]~2_combout ;
wire \comb_4|LessThan0~0_combout ;
wire \comb_4|current_state.END~q ;
wire \comb_4|Selector3~0_combout ;
wire \comb_4|Add0~11 ;
wire \comb_4|Add0~12_combout ;
wire \comb_4|Add1~5 ;
wire \comb_4|Add1~6_combout ;
wire \comb_4|counter[3]~3_combout ;
wire \comb_4|counter[3]~4_combout ;
wire \comb_4|Add0~13 ;
wire \comb_4|Add0~14_combout ;
wire \comb_4|counter[4]~6_combout ;
wire \comb_4|counter[4]~5_combout ;
wire \comb_4|Add1~7 ;
wire \comb_4|Add1~8_combout ;
wire \comb_4|counter[4]~7_combout ;
wire \comb_4|Equal0~0_combout ;
wire \comb_4|Equal0~1_combout ;
wire \comb_4|Selector0~0_combout ;
wire \comb_4|current_state.IDLE~0_combout ;
wire \comb_4|current_state.IDLE~q ;
wire \comb_4|Selector2~0_combout ;
wire \comb_4|current_state.SEND_n~q ;
wire \comb_4|Selector1~0_combout ;
wire \comb_4|sclk~q ;
wire \PB[3]~input_o ;
wire \PB[4]~input_o ;
wire \comb_3|voltage[23]~1_combout ;
wire \PB[1]~input_o ;
wire \PB[2]~input_o ;
wire \comb_3|voltage[23]~0_combout ;
wire \comb_4|Mux0~2_combout ;
wire \comb_4|Mux0~3_combout ;
wire \comb_4|Mux0~4_combout ;
wire \comb_4|Mux0~5_combout ;
wire \comb_4|Mux0~6_combout ;
wire \comb_3|comb~1_combout ;
wire \comb_3|comb~0_combout ;
wire \comb_4|Mux0~7_combout ;
wire \comb_3|comb~3_combout ;
wire \comb_3|comb~2_combout ;
wire \comb_4|Mux0~8_combout ;
wire \comb_4|Mux0~9_combout ;
wire \comb_4|Mux0~10_combout ;
wire \comb_4|dout~0_combout ;
wire \comb_4|dout~q ;
wire \comb_4|Selector9~0_combout ;
wire \comb_4|Selector9~1_combout ;
wire \comb_4|sync_n~q ;
wire [4:0] \comb_4|counter ;
wire [23:0] \comb_4|data_in_save ;
wire [23:0] \comb_3|voltage ;


// Location: LCCOMB_X11_Y20_N24
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N16
fiftyfivenm_io_obuf \ADT7420_SCL~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADT7420_SCL~output_o ),
	.obar());
// synopsys translate_off
defparam \ADT7420_SCL~output .bus_hold = "false";
defparam \ADT7420_SCL~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N16
fiftyfivenm_io_obuf \ADT7420_SDA~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADT7420_SDA~output_o ),
	.obar());
// synopsys translate_off
defparam \ADT7420_SDA~output .bus_hold = "false";
defparam \ADT7420_SDA~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y15_N2
fiftyfivenm_io_obuf \SDRAM_DQ[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_DQ[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[0]~output .bus_hold = "false";
defparam \SDRAM_DQ[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y15_N9
fiftyfivenm_io_obuf \SDRAM_DQ[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_DQ[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[1]~output .bus_hold = "false";
defparam \SDRAM_DQ[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y13_N9
fiftyfivenm_io_obuf \SDRAM_DQ[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_DQ[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[2]~output .bus_hold = "false";
defparam \SDRAM_DQ[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y12_N2
fiftyfivenm_io_obuf \SDRAM_DQ[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_DQ[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[3]~output .bus_hold = "false";
defparam \SDRAM_DQ[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y12_N9
fiftyfivenm_io_obuf \SDRAM_DQ[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_DQ[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[4]~output .bus_hold = "false";
defparam \SDRAM_DQ[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y9_N9
fiftyfivenm_io_obuf \SDRAM_DQ[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_DQ[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[5]~output .bus_hold = "false";
defparam \SDRAM_DQ[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y11_N9
fiftyfivenm_io_obuf \SDRAM_DQ[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_DQ[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[6]~output .bus_hold = "false";
defparam \SDRAM_DQ[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y11_N23
fiftyfivenm_io_obuf \SDRAM_DQ[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_DQ[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[7]~output .bus_hold = "false";
defparam \SDRAM_DQ[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y11_N16
fiftyfivenm_io_obuf \SDRAM_DQ[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_DQ[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[8]~output .bus_hold = "false";
defparam \SDRAM_DQ[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y11_N2
fiftyfivenm_io_obuf \SDRAM_DQ[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_DQ[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[9]~output .bus_hold = "false";
defparam \SDRAM_DQ[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y9_N2
fiftyfivenm_io_obuf \SDRAM_DQ[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_DQ[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[10]~output .bus_hold = "false";
defparam \SDRAM_DQ[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y12_N23
fiftyfivenm_io_obuf \SDRAM_DQ[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_DQ[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[11]~output .bus_hold = "false";
defparam \SDRAM_DQ[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y15_N23
fiftyfivenm_io_obuf \SDRAM_DQ[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_DQ[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[12]~output .bus_hold = "false";
defparam \SDRAM_DQ[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y13_N2
fiftyfivenm_io_obuf \SDRAM_DQ[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_DQ[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[13]~output .bus_hold = "false";
defparam \SDRAM_DQ[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y17_N9
fiftyfivenm_io_obuf \SDRAM_DQ[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_DQ[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[14]~output .bus_hold = "false";
defparam \SDRAM_DQ[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y17_N2
fiftyfivenm_io_obuf \SDRAM_DQ[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_DQ[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[15]~output .bus_hold = "false";
defparam \SDRAM_DQ[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
fiftyfivenm_io_obuf \SFLASH_DATA~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SFLASH_DATA~output_o ),
	.obar());
// synopsys translate_off
defparam \SFLASH_DATA~output .bus_hold = "false";
defparam \SFLASH_DATA~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N23
fiftyfivenm_io_obuf \SFLASH_DCLK~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SFLASH_DCLK~output_o ),
	.obar());
// synopsys translate_off
defparam \SFLASH_DCLK~output .bus_hold = "false";
defparam \SFLASH_DCLK~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X10_Y17_N2
fiftyfivenm_io_obuf \EG_P1~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EG_P1~output_o ),
	.obar());
// synopsys translate_off
defparam \EG_P1~output .bus_hold = "false";
defparam \EG_P1~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
fiftyfivenm_io_obuf \EG_P10~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EG_P10~output_o ),
	.obar());
// synopsys translate_off
defparam \EG_P10~output .bus_hold = "false";
defparam \EG_P10~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X10_Y16_N2
fiftyfivenm_io_obuf \EG_P11~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EG_P11~output_o ),
	.obar());
// synopsys translate_off
defparam \EG_P11~output .bus_hold = "false";
defparam \EG_P11~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X10_Y16_N9
fiftyfivenm_io_obuf \EG_P12~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EG_P12~output_o ),
	.obar());
// synopsys translate_off
defparam \EG_P12~output .bus_hold = "false";
defparam \EG_P12~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N9
fiftyfivenm_io_obuf \EG_P13~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EG_P13~output_o ),
	.obar());
// synopsys translate_off
defparam \EG_P13~output .bus_hold = "false";
defparam \EG_P13~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
fiftyfivenm_io_obuf \EG_P14~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EG_P14~output_o ),
	.obar());
// synopsys translate_off
defparam \EG_P14~output .bus_hold = "false";
defparam \EG_P14~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N2
fiftyfivenm_io_obuf \EG_P15~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EG_P15~output_o ),
	.obar());
// synopsys translate_off
defparam \EG_P15~output .bus_hold = "false";
defparam \EG_P15~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N23
fiftyfivenm_io_obuf \EG_P16~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EG_P16~output_o ),
	.obar());
// synopsys translate_off
defparam \EG_P16~output .bus_hold = "false";
defparam \EG_P16~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
fiftyfivenm_io_obuf \EG_P17~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EG_P17~output_o ),
	.obar());
// synopsys translate_off
defparam \EG_P17~output .bus_hold = "false";
defparam \EG_P17~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N16
fiftyfivenm_io_obuf \EG_P18~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EG_P18~output_o ),
	.obar());
// synopsys translate_off
defparam \EG_P18~output .bus_hold = "false";
defparam \EG_P18~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y2_N16
fiftyfivenm_io_obuf \EG_P19~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EG_P19~output_o ),
	.obar());
// synopsys translate_off
defparam \EG_P19~output .bus_hold = "false";
defparam \EG_P19~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X10_Y18_N9
fiftyfivenm_io_obuf \EG_P2~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EG_P2~output_o ),
	.obar());
// synopsys translate_off
defparam \EG_P2~output .bus_hold = "false";
defparam \EG_P2~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
fiftyfivenm_io_obuf \EG_P20~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EG_P20~output_o ),
	.obar());
// synopsys translate_off
defparam \EG_P20~output .bus_hold = "false";
defparam \EG_P20~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N30
fiftyfivenm_io_obuf \EG_P21~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EG_P21~output_o ),
	.obar());
// synopsys translate_off
defparam \EG_P21~output .bus_hold = "false";
defparam \EG_P21~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N9
fiftyfivenm_io_obuf \EG_P22~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EG_P22~output_o ),
	.obar());
// synopsys translate_off
defparam \EG_P22~output .bus_hold = "false";
defparam \EG_P22~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N2
fiftyfivenm_io_obuf \EG_P23~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EG_P23~output_o ),
	.obar());
// synopsys translate_off
defparam \EG_P23~output .bus_hold = "false";
defparam \EG_P23~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
fiftyfivenm_io_obuf \EG_P24~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EG_P24~output_o ),
	.obar());
// synopsys translate_off
defparam \EG_P24~output .bus_hold = "false";
defparam \EG_P24~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
fiftyfivenm_io_obuf \EG_P25~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EG_P25~output_o ),
	.obar());
// synopsys translate_off
defparam \EG_P25~output .bus_hold = "false";
defparam \EG_P25~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N2
fiftyfivenm_io_obuf \EG_P26~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EG_P26~output_o ),
	.obar());
// synopsys translate_off
defparam \EG_P26~output .bus_hold = "false";
defparam \EG_P26~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X15_Y0_N30
fiftyfivenm_io_obuf \EG_P27~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EG_P27~output_o ),
	.obar());
// synopsys translate_off
defparam \EG_P27~output .bus_hold = "false";
defparam \EG_P27~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X15_Y0_N9
fiftyfivenm_io_obuf \EG_P28~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EG_P28~output_o ),
	.obar());
// synopsys translate_off
defparam \EG_P28~output .bus_hold = "false";
defparam \EG_P28~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X15_Y0_N2
fiftyfivenm_io_obuf \EG_P29~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EG_P29~output_o ),
	.obar());
// synopsys translate_off
defparam \EG_P29~output .bus_hold = "false";
defparam \EG_P29~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X10_Y17_N9
fiftyfivenm_io_obuf \EG_P3~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EG_P3~output_o ),
	.obar());
// synopsys translate_off
defparam \EG_P3~output .bus_hold = "false";
defparam \EG_P3~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X19_Y25_N30
fiftyfivenm_io_obuf \EG_P35~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EG_P35~output_o ),
	.obar());
// synopsys translate_off
defparam \EG_P35~output .bus_hold = "false";
defparam \EG_P35~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X17_Y25_N2
fiftyfivenm_io_obuf \EG_P36~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EG_P36~output_o ),
	.obar());
// synopsys translate_off
defparam \EG_P36~output .bus_hold = "false";
defparam \EG_P36~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X15_Y25_N23
fiftyfivenm_io_obuf \EG_P37~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EG_P37~output_o ),
	.obar());
// synopsys translate_off
defparam \EG_P37~output .bus_hold = "false";
defparam \EG_P37~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X13_Y25_N16
fiftyfivenm_io_obuf \EG_P38~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EG_P38~output_o ),
	.obar());
// synopsys translate_off
defparam \EG_P38~output .bus_hold = "false";
defparam \EG_P38~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X6_Y10_N23
fiftyfivenm_io_obuf \EG_P39~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EG_P39~output_o ),
	.obar());
// synopsys translate_off
defparam \EG_P39~output .bus_hold = "false";
defparam \EG_P39~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X10_Y18_N2
fiftyfivenm_io_obuf \EG_P4~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EG_P4~output_o ),
	.obar());
// synopsys translate_off
defparam \EG_P4~output .bus_hold = "false";
defparam \EG_P4~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X15_Y25_N16
fiftyfivenm_io_obuf \EG_P40~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EG_P40~output_o ),
	.obar());
// synopsys translate_off
defparam \EG_P40~output .bus_hold = "false";
defparam \EG_P40~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X1_Y10_N16
fiftyfivenm_io_obuf \EG_P41~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EG_P41~output_o ),
	.obar());
// synopsys translate_off
defparam \EG_P41~output .bus_hold = "false";
defparam \EG_P41~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X13_Y25_N30
fiftyfivenm_io_obuf \EG_P42~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EG_P42~output_o ),
	.obar());
// synopsys translate_off
defparam \EG_P42~output .bus_hold = "false";
defparam \EG_P42~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X17_Y25_N9
fiftyfivenm_io_obuf \EG_P43~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EG_P43~output_o ),
	.obar());
// synopsys translate_off
defparam \EG_P43~output .bus_hold = "false";
defparam \EG_P43~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X17_Y25_N16
fiftyfivenm_io_obuf \EG_P44~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EG_P44~output_o ),
	.obar());
// synopsys translate_off
defparam \EG_P44~output .bus_hold = "false";
defparam \EG_P44~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X1_Y10_N9
fiftyfivenm_io_obuf \EG_P45~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EG_P45~output_o ),
	.obar());
// synopsys translate_off
defparam \EG_P45~output .bus_hold = "false";
defparam \EG_P45~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X13_Y25_N23
fiftyfivenm_io_obuf \EG_P46~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EG_P46~output_o ),
	.obar());
// synopsys translate_off
defparam \EG_P46~output .bus_hold = "false";
defparam \EG_P46~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X3_Y10_N9
fiftyfivenm_io_obuf \EG_P47~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EG_P47~output_o ),
	.obar());
// synopsys translate_off
defparam \EG_P47~output .bus_hold = "false";
defparam \EG_P47~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X3_Y10_N2
fiftyfivenm_io_obuf \EG_P48~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EG_P48~output_o ),
	.obar());
// synopsys translate_off
defparam \EG_P48~output .bus_hold = "false";
defparam \EG_P48~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X6_Y10_N16
fiftyfivenm_io_obuf \EG_P49~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EG_P49~output_o ),
	.obar());
// synopsys translate_off
defparam \EG_P49~output .bus_hold = "false";
defparam \EG_P49~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X10_Y15_N2
fiftyfivenm_io_obuf \EG_P5~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EG_P5~output_o ),
	.obar());
// synopsys translate_off
defparam \EG_P5~output .bus_hold = "false";
defparam \EG_P5~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X17_Y25_N30
fiftyfivenm_io_obuf \EG_P50~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EG_P50~output_o ),
	.obar());
// synopsys translate_off
defparam \EG_P50~output .bus_hold = "false";
defparam \EG_P50~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X17_Y25_N23
fiftyfivenm_io_obuf \EG_P51~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EG_P51~output_o ),
	.obar());
// synopsys translate_off
defparam \EG_P51~output .bus_hold = "false";
defparam \EG_P51~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N23
fiftyfivenm_io_obuf \EG_P52~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EG_P52~output_o ),
	.obar());
// synopsys translate_off
defparam \EG_P52~output .bus_hold = "false";
defparam \EG_P52~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N16
fiftyfivenm_io_obuf \EG_P53~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EG_P53~output_o ),
	.obar());
// synopsys translate_off
defparam \EG_P53~output .bus_hold = "false";
defparam \EG_P53~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N23
fiftyfivenm_io_obuf \EG_P54~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EG_P54~output_o ),
	.obar());
// synopsys translate_off
defparam \EG_P54~output .bus_hold = "false";
defparam \EG_P54~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N16
fiftyfivenm_io_obuf \EG_P55~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EG_P55~output_o ),
	.obar());
// synopsys translate_off
defparam \EG_P55~output .bus_hold = "false";
defparam \EG_P55~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N23
fiftyfivenm_io_obuf \EG_P56~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EG_P56~output_o ),
	.obar());
// synopsys translate_off
defparam \EG_P56~output .bus_hold = "false";
defparam \EG_P56~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N16
fiftyfivenm_io_obuf \EG_P57~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EG_P57~output_o ),
	.obar());
// synopsys translate_off
defparam \EG_P57~output .bus_hold = "false";
defparam \EG_P57~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
fiftyfivenm_io_obuf \EG_P58~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EG_P58~output_o ),
	.obar());
// synopsys translate_off
defparam \EG_P58~output .bus_hold = "false";
defparam \EG_P58~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
fiftyfivenm_io_obuf \EG_P59~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EG_P59~output_o ),
	.obar());
// synopsys translate_off
defparam \EG_P59~output .bus_hold = "false";
defparam \EG_P59~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X10_Y15_N9
fiftyfivenm_io_obuf \EG_P6~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EG_P6~output_o ),
	.obar());
// synopsys translate_off
defparam \EG_P6~output .bus_hold = "false";
defparam \EG_P6~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
fiftyfivenm_io_obuf \EG_P60~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EG_P60~output_o ),
	.obar());
// synopsys translate_off
defparam \EG_P60~output .bus_hold = "false";
defparam \EG_P60~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N9
fiftyfivenm_io_obuf \EG_P7~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EG_P7~output_o ),
	.obar());
// synopsys translate_off
defparam \EG_P7~output .bus_hold = "false";
defparam \EG_P7~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N2
fiftyfivenm_io_obuf \EG_P8~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EG_P8~output_o ),
	.obar());
// synopsys translate_off
defparam \EG_P8~output .bus_hold = "false";
defparam \EG_P8~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N16
fiftyfivenm_io_obuf \EG_P9~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EG_P9~output_o ),
	.obar());
// synopsys translate_off
defparam \EG_P9~output .bus_hold = "false";
defparam \EG_P9~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X3_Y10_N30
fiftyfivenm_io_obuf \GPIO_01~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_01~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_01~output .bus_hold = "false";
defparam \GPIO_01~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X1_Y10_N2
fiftyfivenm_io_obuf \GPIO_02~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_02~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_02~output .bus_hold = "false";
defparam \GPIO_02~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X1_Y10_N23
fiftyfivenm_io_obuf \GPIO_03~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_03~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_03~output .bus_hold = "false";
defparam \GPIO_03~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X11_Y25_N16
fiftyfivenm_io_obuf \GPIO_04~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_04~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_04~output .bus_hold = "false";
defparam \GPIO_04~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X11_Y25_N30
fiftyfivenm_io_obuf \GPIO_05~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_05~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_05~output .bus_hold = "false";
defparam \GPIO_05~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X11_Y25_N23
fiftyfivenm_io_obuf \GPIO_06~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_06~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_06~output .bus_hold = "false";
defparam \GPIO_06~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X6_Y10_N2
fiftyfivenm_io_obuf \GPIO_07~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_07~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_07~output .bus_hold = "false";
defparam \GPIO_07~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X13_Y25_N2
fiftyfivenm_io_obuf \GPIO_08~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_08~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_08~output .bus_hold = "false";
defparam \GPIO_08~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X6_Y10_N9
fiftyfivenm_io_obuf \GPIO_09~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_09~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_09~output .bus_hold = "false";
defparam \GPIO_09~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X15_Y25_N30
fiftyfivenm_io_obuf \GPIO_10~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_10~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_10~output .bus_hold = "false";
defparam \GPIO_10~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X15_Y25_N2
fiftyfivenm_io_obuf \GPIO_11~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_11~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_11~output .bus_hold = "false";
defparam \GPIO_11~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X15_Y25_N9
fiftyfivenm_io_obuf \GPIO_12~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_12~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_12~output .bus_hold = "false";
defparam \GPIO_12~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N9
fiftyfivenm_io_obuf \GPIO_A~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_A~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_A~output .bus_hold = "false";
defparam \GPIO_A~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
fiftyfivenm_io_obuf \GPIO_B~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_B~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_B~output .bus_hold = "false";
defparam \GPIO_B~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N30
fiftyfivenm_io_obuf \I2C_SCL~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\I2C_SCL~output_o ),
	.obar());
// synopsys translate_off
defparam \I2C_SCL~output .bus_hold = "false";
defparam \I2C_SCL~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
fiftyfivenm_io_obuf \I2C_SDA~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\I2C_SDA~output_o ),
	.obar());
// synopsys translate_off
defparam \I2C_SDA~output .bus_hold = "false";
defparam \I2C_SDA~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X22_Y25_N23
fiftyfivenm_io_obuf \GPIO_J3_15~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_J3_15~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_J3_15~output .bus_hold = "false";
defparam \GPIO_J3_15~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X22_Y25_N30
fiftyfivenm_io_obuf \GPIO_J3_16~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_J3_16~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_J3_16~output .bus_hold = "false";
defparam \GPIO_J3_16~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X19_Y25_N16
fiftyfivenm_io_obuf \GPIO_J3_17~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_J3_17~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_J3_17~output .bus_hold = "false";
defparam \GPIO_J3_17~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X19_Y25_N23
fiftyfivenm_io_obuf \GPIO_J3_18~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_J3_18~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_J3_18~output .bus_hold = "false";
defparam \GPIO_J3_18~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X19_Y25_N2
fiftyfivenm_io_obuf \GPIO_J3_19~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_J3_19~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_J3_19~output .bus_hold = "false";
defparam \GPIO_J3_19~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X19_Y25_N9
fiftyfivenm_io_obuf \GPIO_J3_20~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_J3_20~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_J3_20~output .bus_hold = "false";
defparam \GPIO_J3_20~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X22_Y25_N9
fiftyfivenm_io_obuf \GPIO_J3_21~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_J3_21~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_J3_21~output .bus_hold = "false";
defparam \GPIO_J3_21~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X22_Y25_N16
fiftyfivenm_io_obuf \GPIO_J3_22~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_J3_22~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_J3_22~output .bus_hold = "false";
defparam \GPIO_J3_22~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X24_Y25_N30
fiftyfivenm_io_obuf \GPIO_J3_23~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_J3_23~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_J3_23~output .bus_hold = "false";
defparam \GPIO_J3_23~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X22_Y25_N2
fiftyfivenm_io_obuf \GPIO_J3_24~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_J3_24~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_J3_24~output .bus_hold = "false";
defparam \GPIO_J3_24~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X24_Y25_N16
fiftyfivenm_io_obuf \GPIO_J3_25~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_J3_25~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_J3_25~output .bus_hold = "false";
defparam \GPIO_J3_25~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X24_Y25_N23
fiftyfivenm_io_obuf \GPIO_J3_26~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_J3_26~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_J3_26~output .bus_hold = "false";
defparam \GPIO_J3_26~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X24_Y25_N2
fiftyfivenm_io_obuf \GPIO_J3_27~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_J3_27~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_J3_27~output .bus_hold = "false";
defparam \GPIO_J3_27~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X24_Y25_N9
fiftyfivenm_io_obuf \GPIO_J3_28~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_J3_28~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_J3_28~output .bus_hold = "false";
defparam \GPIO_J3_28~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X27_Y25_N23
fiftyfivenm_io_obuf \GPIO_J3_31~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_J3_31~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_J3_31~output .bus_hold = "false";
defparam \GPIO_J3_31~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X27_Y25_N30
fiftyfivenm_io_obuf \GPIO_J3_32~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_J3_32~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_J3_32~output .bus_hold = "false";
defparam \GPIO_J3_32~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y25_N30
fiftyfivenm_io_obuf \GPIO_J3_33~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_J3_33~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_J3_33~output .bus_hold = "false";
defparam \GPIO_J3_33~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X27_Y25_N2
fiftyfivenm_io_obuf \GPIO_J3_34~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_J3_34~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_J3_34~output .bus_hold = "false";
defparam \GPIO_J3_34~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y25_N16
fiftyfivenm_io_obuf \GPIO_J3_35~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_J3_35~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_J3_35~output .bus_hold = "false";
defparam \GPIO_J3_35~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y25_N23
fiftyfivenm_io_obuf \GPIO_J3_36~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_J3_36~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_J3_36~output .bus_hold = "false";
defparam \GPIO_J3_36~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y25_N2
fiftyfivenm_io_obuf \GPIO_J3_37~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_J3_37~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_J3_37~output .bus_hold = "false";
defparam \GPIO_J3_37~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y25_N9
fiftyfivenm_io_obuf \GPIO_J3_38~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_J3_38~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_J3_38~output .bus_hold = "false";
defparam \GPIO_J3_38~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y21_N23
fiftyfivenm_io_obuf \GPIO_J3_39~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_J3_39~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_J3_39~output .bus_hold = "false";
defparam \GPIO_J3_39~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y21_N16
fiftyfivenm_io_obuf \GPIO_J3_40~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_J3_40~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_J3_40~output .bus_hold = "false";
defparam \GPIO_J3_40~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
fiftyfivenm_io_obuf \GPIO_J4_11~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_J4_11~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_J4_11~output .bus_hold = "false";
defparam \GPIO_J4_11~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N30
fiftyfivenm_io_obuf \GPIO_J4_12~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_J4_12~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_J4_12~output .bus_hold = "false";
defparam \GPIO_J4_12~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N9
fiftyfivenm_io_obuf \GPIO_J4_13~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_J4_13~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_J4_13~output .bus_hold = "false";
defparam \GPIO_J4_13~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
fiftyfivenm_io_obuf \GPIO_J4_14~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_J4_14~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_J4_14~output .bus_hold = "false";
defparam \GPIO_J4_14~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N16
fiftyfivenm_io_obuf \GPIO_J4_15~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_J4_15~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_J4_15~output .bus_hold = "false";
defparam \GPIO_J4_15~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N23
fiftyfivenm_io_obuf \GPIO_J4_16~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_J4_16~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_J4_16~output .bus_hold = "false";
defparam \GPIO_J4_16~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N30
fiftyfivenm_io_obuf \GPIO_J4_19~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_J4_19~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_J4_19~output .bus_hold = "false";
defparam \GPIO_J4_19~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
fiftyfivenm_io_obuf \GPIO_J4_20~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_J4_20~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_J4_20~output .bus_hold = "false";
defparam \GPIO_J4_20~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N9
fiftyfivenm_io_obuf \GPIO_J4_21~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_J4_21~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_J4_21~output .bus_hold = "false";
defparam \GPIO_J4_21~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N16
fiftyfivenm_io_obuf \GPIO_J4_22~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_J4_22~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_J4_22~output .bus_hold = "false";
defparam \GPIO_J4_22~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X15_Y0_N16
fiftyfivenm_io_obuf \GPIO_J4_23~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_J4_23~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_J4_23~output .bus_hold = "false";
defparam \GPIO_J4_23~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X15_Y0_N23
fiftyfivenm_io_obuf \GPIO_J4_24~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_J4_24~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_J4_24~output .bus_hold = "false";
defparam \GPIO_J4_24~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N30
fiftyfivenm_io_obuf \GPIO_J4_27~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_J4_27~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_J4_27~output .bus_hold = "false";
defparam \GPIO_J4_27~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N2
fiftyfivenm_io_obuf \GPIO_J4_28~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_J4_28~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_J4_28~output .bus_hold = "false";
defparam \GPIO_J4_28~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N16
fiftyfivenm_io_obuf \GPIO_J4_29~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_J4_29~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_J4_29~output .bus_hold = "false";
defparam \GPIO_J4_29~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N23
fiftyfivenm_io_obuf \GPIO_J4_30~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_J4_30~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_J4_30~output .bus_hold = "false";
defparam \GPIO_J4_30~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N2
fiftyfivenm_io_obuf \GPIO_J4_31~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_J4_31~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_J4_31~output .bus_hold = "false";
defparam \GPIO_J4_31~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N9
fiftyfivenm_io_obuf \GPIO_J4_32~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_J4_32~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_J4_32~output .bus_hold = "false";
defparam \GPIO_J4_32~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N23
fiftyfivenm_io_obuf \GPIO_J4_35~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_J4_35~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_J4_35~output .bus_hold = "false";
defparam \GPIO_J4_35~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N30
fiftyfivenm_io_obuf \GPIO_J4_36~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_J4_36~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_J4_36~output .bus_hold = "false";
defparam \GPIO_J4_36~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N30
fiftyfivenm_io_obuf \GPIO_J4_37~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_J4_37~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_J4_37~output .bus_hold = "false";
defparam \GPIO_J4_37~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N2
fiftyfivenm_io_obuf \GPIO_J4_38~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_J4_38~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_J4_38~output .bus_hold = "false";
defparam \GPIO_J4_38~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
fiftyfivenm_io_obuf \GPIO_J4_39~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_J4_39~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_J4_39~output .bus_hold = "false";
defparam \GPIO_J4_39~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N9
fiftyfivenm_io_obuf \GPIO_J4_40~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO_J4_40~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO_J4_40~output .bus_hold = "false";
defparam \GPIO_J4_40~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y21_N9
fiftyfivenm_io_obuf \PMOD_A[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PMOD_A[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \PMOD_A[0]~output .bus_hold = "false";
defparam \PMOD_A[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y21_N2
fiftyfivenm_io_obuf \PMOD_A[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PMOD_A[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \PMOD_A[1]~output .bus_hold = "false";
defparam \PMOD_A[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y22_N9
fiftyfivenm_io_obuf \PMOD_A[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PMOD_A[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \PMOD_A[2]~output .bus_hold = "false";
defparam \PMOD_A[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y22_N2
fiftyfivenm_io_obuf \PMOD_A[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PMOD_A[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \PMOD_A[3]~output .bus_hold = "false";
defparam \PMOD_A[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y20_N23
fiftyfivenm_io_obuf \PMOD_B[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PMOD_B[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \PMOD_B[0]~output .bus_hold = "false";
defparam \PMOD_B[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y20_N16
fiftyfivenm_io_obuf \PMOD_B[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PMOD_B[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \PMOD_B[1]~output .bus_hold = "false";
defparam \PMOD_B[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y15_N16
fiftyfivenm_io_obuf \PMOD_B[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PMOD_B[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \PMOD_B[2]~output .bus_hold = "false";
defparam \PMOD_B[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y12_N16
fiftyfivenm_io_obuf \PMOD_B[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PMOD_B[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \PMOD_B[3]~output .bus_hold = "false";
defparam \PMOD_B[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y1_N23
fiftyfivenm_io_obuf \PMOD_C[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PMOD_C[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \PMOD_C[0]~output .bus_hold = "false";
defparam \PMOD_C[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y1_N16
fiftyfivenm_io_obuf \PMOD_C[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PMOD_C[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \PMOD_C[1]~output .bus_hold = "false";
defparam \PMOD_C[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y6_N23
fiftyfivenm_io_obuf \PMOD_C[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PMOD_C[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \PMOD_C[2]~output .bus_hold = "false";
defparam \PMOD_C[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y6_N16
fiftyfivenm_io_obuf \PMOD_C[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PMOD_C[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \PMOD_C[3]~output .bus_hold = "false";
defparam \PMOD_C[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y2_N16
fiftyfivenm_io_obuf \PMOD_D[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PMOD_D[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \PMOD_D[0]~output .bus_hold = "false";
defparam \PMOD_D[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y2_N23
fiftyfivenm_io_obuf \PMOD_D[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PMOD_D[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \PMOD_D[1]~output .bus_hold = "false";
defparam \PMOD_D[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y5_N23
fiftyfivenm_io_obuf \PMOD_D[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PMOD_D[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \PMOD_D[2]~output .bus_hold = "false";
defparam \PMOD_D[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y5_N16
fiftyfivenm_io_obuf \PMOD_D[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PMOD_D[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \PMOD_D[3]~output .bus_hold = "false";
defparam \PMOD_D[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y14_N23
fiftyfivenm_io_obuf \AD5681R_LDACn~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AD5681R_LDACn~output_o ),
	.obar());
// synopsys translate_off
defparam \AD5681R_LDACn~output .bus_hold = "false";
defparam \AD5681R_LDACn~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y17_N16
fiftyfivenm_io_obuf \AD5681R_RSTn~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AD5681R_RSTn~output_o ),
	.obar());
// synopsys translate_off
defparam \AD5681R_RSTn~output .bus_hold = "false";
defparam \AD5681R_RSTn~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y22_N16
fiftyfivenm_io_obuf \AD5681R_SCL~output (
	.i(!\comb_4|sclk~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AD5681R_SCL~output_o ),
	.obar());
// synopsys translate_off
defparam \AD5681R_SCL~output .bus_hold = "false";
defparam \AD5681R_SCL~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y22_N23
fiftyfivenm_io_obuf \AD5681R_SDA~output (
	.i(\comb_4|dout~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AD5681R_SDA~output_o ),
	.obar());
// synopsys translate_off
defparam \AD5681R_SDA~output .bus_hold = "false";
defparam \AD5681R_SDA~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y14_N16
fiftyfivenm_io_obuf \AD5681R_SYNCn~output (
	.i(\comb_4|sync_n~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AD5681R_SYNCn~output_o ),
	.obar());
// synopsys translate_off
defparam \AD5681R_SYNCn~output .bus_hold = "false";
defparam \AD5681R_SYNCn~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y17_N23
fiftyfivenm_io_obuf \ADXL362_CS~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADXL362_CS~output_o ),
	.obar());
// synopsys translate_off
defparam \ADXL362_CS~output .bus_hold = "false";
defparam \ADXL362_CS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y19_N9
fiftyfivenm_io_obuf \ADXL362_MOSI~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADXL362_MOSI~output_o ),
	.obar());
// synopsys translate_off
defparam \ADXL362_MOSI~output .bus_hold = "false";
defparam \ADXL362_MOSI~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y19_N23
fiftyfivenm_io_obuf \ADXL362_SCLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADXL362_SCLK~output_o ),
	.obar());
// synopsys translate_off
defparam \ADXL362_SCLK~output .bus_hold = "false";
defparam \ADXL362_SCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y3_N9
fiftyfivenm_io_obuf \SDRAM_A[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_A[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_A[0]~output .bus_hold = "false";
defparam \SDRAM_A[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y3_N23
fiftyfivenm_io_obuf \SDRAM_A[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_A[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_A[1]~output .bus_hold = "false";
defparam \SDRAM_A[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y3_N16
fiftyfivenm_io_obuf \SDRAM_A[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_A[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_A[2]~output .bus_hold = "false";
defparam \SDRAM_A[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y1_N9
fiftyfivenm_io_obuf \SDRAM_A[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_A[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_A[3]~output .bus_hold = "false";
defparam \SDRAM_A[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y1_N2
fiftyfivenm_io_obuf \SDRAM_A[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_A[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_A[4]~output .bus_hold = "false";
defparam \SDRAM_A[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y4_N16
fiftyfivenm_io_obuf \SDRAM_A[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_A[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_A[5]~output .bus_hold = "false";
defparam \SDRAM_A[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y2_N2
fiftyfivenm_io_obuf \SDRAM_A[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_A[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_A[6]~output .bus_hold = "false";
defparam \SDRAM_A[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y4_N9
fiftyfivenm_io_obuf \SDRAM_A[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_A[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_A[7]~output .bus_hold = "false";
defparam \SDRAM_A[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y6_N2
fiftyfivenm_io_obuf \SDRAM_A[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_A[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_A[8]~output .bus_hold = "false";
defparam \SDRAM_A[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y4_N2
fiftyfivenm_io_obuf \SDRAM_A[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_A[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_A[9]~output .bus_hold = "false";
defparam \SDRAM_A[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y4_N23
fiftyfivenm_io_obuf \SDRAM_A[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_A[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_A[10]~output .bus_hold = "false";
defparam \SDRAM_A[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y6_N9
fiftyfivenm_io_obuf \SDRAM_A[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_A[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_A[11]~output .bus_hold = "false";
defparam \SDRAM_A[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y14_N2
fiftyfivenm_io_obuf \SDRAM_A[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_A[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_A[12]~output .bus_hold = "false";
defparam \SDRAM_A[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y3_N2
fiftyfivenm_io_obuf \SDRAM_BA[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_BA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_BA[0]~output .bus_hold = "false";
defparam \SDRAM_BA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y2_N9
fiftyfivenm_io_obuf \SDRAM_BA[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_BA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_BA[1]~output .bus_hold = "false";
defparam \SDRAM_BA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y7_N9
fiftyfivenm_io_obuf \SDRAM_CASn~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_CASn~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_CASn~output .bus_hold = "false";
defparam \SDRAM_CASn~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y5_N2
fiftyfivenm_io_obuf \SDRAM_CKE~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_CKE~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_CKE~output .bus_hold = "false";
defparam \SDRAM_CKE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y7_N2
fiftyfivenm_io_obuf \SDRAM_CLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_CLK~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_CLK~output .bus_hold = "false";
defparam \SDRAM_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y5_N9
fiftyfivenm_io_obuf \SDRAM_CSn~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_CSn~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_CSn~output .bus_hold = "false";
defparam \SDRAM_CSn~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y7_N16
fiftyfivenm_io_obuf \SDRAM_DQMH~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_DQMH~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQMH~output .bus_hold = "false";
defparam \SDRAM_DQMH~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y19_N2
fiftyfivenm_io_obuf \SDRAM_DQML~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_DQML~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQML~output .bus_hold = "false";
defparam \SDRAM_DQML~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y14_N9
fiftyfivenm_io_obuf \SDRAM_RASn~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_RASn~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_RASn~output .bus_hold = "false";
defparam \SDRAM_RASn~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y7_N23
fiftyfivenm_io_obuf \SDRAM_WEn~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDRAM_WEn~output_o ),
	.obar());
// synopsys translate_off
defparam \SDRAM_WEn~output .bus_hold = "false";
defparam \SDRAM_WEn~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N2
fiftyfivenm_io_obuf \USER_LED[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\USER_LED[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \USER_LED[1]~output .bus_hold = "false";
defparam \USER_LED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N9
fiftyfivenm_io_obuf \USER_LED[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\USER_LED[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \USER_LED[2]~output .bus_hold = "false";
defparam \USER_LED[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y2_N9
fiftyfivenm_io_obuf \USER_LED[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\USER_LED[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \USER_LED[3]~output .bus_hold = "false";
defparam \USER_LED[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
fiftyfivenm_io_obuf \USER_LED[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\USER_LED[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \USER_LED[4]~output .bus_hold = "false";
defparam \USER_LED[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N30
fiftyfivenm_io_obuf \USER_LED[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\USER_LED[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \USER_LED[5]~output .bus_hold = "false";
defparam \USER_LED[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y2_N23
fiftyfivenm_io_obuf \USER_LED[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\USER_LED[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \USER_LED[6]~output .bus_hold = "false";
defparam \USER_LED[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
fiftyfivenm_io_obuf \USER_LED[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\USER_LED[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \USER_LED[7]~output .bus_hold = "false";
defparam \USER_LED[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N30
fiftyfivenm_io_obuf \USER_LED[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\USER_LED[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \USER_LED[8]~output .bus_hold = "false";
defparam \USER_LED[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y10_N30
fiftyfivenm_io_obuf \RESET_EXPn~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RESET_EXPn~output_o ),
	.obar());
// synopsys translate_off
defparam \RESET_EXPn~output .bus_hold = "false";
defparam \RESET_EXPn~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X31_Y9_N22
fiftyfivenm_io_ibuf \SYS_CLK~input (
	.i(SYS_CLK),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SYS_CLK~input_o ));
// synopsys translate_off
defparam \SYS_CLK~input .bus_hold = "false";
defparam \SYS_CLK~input .listen_to_nsleep_signal = "false";
defparam \SYS_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G9
fiftyfivenm_clkctrl \SYS_CLK~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\SYS_CLK~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\SYS_CLK~inputclkctrl_outclk ));
// synopsys translate_off
defparam \SYS_CLK~inputclkctrl .clock_type = "global clock";
defparam \SYS_CLK~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N4
fiftyfivenm_lcell_comb \comb_4|Add0~6 (
// Equation(s):
// \comb_4|Add0~6_combout  = \comb_4|counter [0] $ (VCC)
// \comb_4|Add0~7  = CARRY(\comb_4|counter [0])

	.dataa(gnd),
	.datab(\comb_4|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\comb_4|Add0~6_combout ),
	.cout(\comb_4|Add0~7 ));
// synopsys translate_off
defparam \comb_4|Add0~6 .lut_mask = 16'h33CC;
defparam \comb_4|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N0
fiftyfivenm_lcell_comb \comb_4|Add0~16 (
// Equation(s):
// \comb_4|Add0~16_combout  = (\comb_4|current_state.SEND_n~q  & (\comb_4|Add0~6_combout  & !\comb_4|sclk~q ))

	.dataa(gnd),
	.datab(\comb_4|current_state.SEND_n~q ),
	.datac(\comb_4|Add0~6_combout ),
	.datad(\comb_4|sclk~q ),
	.cin(gnd),
	.combout(\comb_4|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|Add0~16 .lut_mask = 16'h00C0;
defparam \comb_4|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N20
fiftyfivenm_lcell_comb \comb_4|Add1~0 (
// Equation(s):
// \comb_4|Add1~0_combout  = \comb_4|counter [0] $ (VCC)
// \comb_4|Add1~1  = CARRY(\comb_4|counter [0])

	.dataa(gnd),
	.datab(\comb_4|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\comb_4|Add1~0_combout ),
	.cout(\comb_4|Add1~1 ));
// synopsys translate_off
defparam \comb_4|Add1~0 .lut_mask = 16'h33CC;
defparam \comb_4|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N16
fiftyfivenm_lcell_comb \comb_4|counter[0]~1 (
// Equation(s):
// \comb_4|counter[0]~1_combout  = (\comb_4|Selector3~0_combout  & ((\comb_4|Add1~0_combout ))) # (!\comb_4|Selector3~0_combout  & (\comb_4|Add0~16_combout ))

	.dataa(\comb_4|Selector3~0_combout ),
	.datab(\comb_4|Add0~16_combout ),
	.datac(gnd),
	.datad(\comb_4|Add1~0_combout ),
	.cin(gnd),
	.combout(\comb_4|counter[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|counter[0]~1 .lut_mask = 16'hEE44;
defparam \comb_4|counter[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N17
dffeas \comb_4|counter[0] (
	.clk(\SYS_CLK~inputclkctrl_outclk ),
	.d(\comb_4|counter[0]~1_combout ),
	.asdata(\comb_4|counter [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb_4|Selector2~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|counter[0] .is_wysiwyg = "true";
defparam \comb_4|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N22
fiftyfivenm_lcell_comb \comb_4|Add1~2 (
// Equation(s):
// \comb_4|Add1~2_combout  = (\comb_4|counter [1] & (!\comb_4|Add1~1 )) # (!\comb_4|counter [1] & ((\comb_4|Add1~1 ) # (GND)))
// \comb_4|Add1~3  = CARRY((!\comb_4|Add1~1 ) # (!\comb_4|counter [1]))

	.dataa(gnd),
	.datab(\comb_4|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_4|Add1~1 ),
	.combout(\comb_4|Add1~2_combout ),
	.cout(\comb_4|Add1~3 ));
// synopsys translate_off
defparam \comb_4|Add1~2 .lut_mask = 16'h3C3F;
defparam \comb_4|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N6
fiftyfivenm_lcell_comb \comb_4|Add0~8 (
// Equation(s):
// \comb_4|Add0~8_combout  = (\comb_4|counter [1] & (\comb_4|Add0~7  & VCC)) # (!\comb_4|counter [1] & (!\comb_4|Add0~7 ))
// \comb_4|Add0~9  = CARRY((!\comb_4|counter [1] & !\comb_4|Add0~7 ))

	.dataa(gnd),
	.datab(\comb_4|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_4|Add0~7 ),
	.combout(\comb_4|Add0~8_combout ),
	.cout(\comb_4|Add0~9 ));
// synopsys translate_off
defparam \comb_4|Add0~8 .lut_mask = 16'hC303;
defparam \comb_4|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N2
fiftyfivenm_lcell_comb \comb_4|Add0~17 (
// Equation(s):
// \comb_4|Add0~17_combout  = (!\comb_4|sclk~q  & (\comb_4|current_state.SEND_n~q  & \comb_4|Add0~8_combout ))

	.dataa(gnd),
	.datab(\comb_4|sclk~q ),
	.datac(\comb_4|current_state.SEND_n~q ),
	.datad(\comb_4|Add0~8_combout ),
	.cin(gnd),
	.combout(\comb_4|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|Add0~17 .lut_mask = 16'h3000;
defparam \comb_4|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N18
fiftyfivenm_lcell_comb \comb_4|counter[1]~0 (
// Equation(s):
// \comb_4|counter[1]~0_combout  = (\comb_4|Selector3~0_combout  & (\comb_4|Add1~2_combout )) # (!\comb_4|Selector3~0_combout  & ((\comb_4|Add0~17_combout )))

	.dataa(\comb_4|Selector3~0_combout ),
	.datab(\comb_4|Add1~2_combout ),
	.datac(gnd),
	.datad(\comb_4|Add0~17_combout ),
	.cin(gnd),
	.combout(\comb_4|counter[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|counter[1]~0 .lut_mask = 16'hDD88;
defparam \comb_4|counter[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N19
dffeas \comb_4|counter[1] (
	.clk(\SYS_CLK~inputclkctrl_outclk ),
	.d(\comb_4|counter[1]~0_combout ),
	.asdata(\comb_4|counter [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb_4|Selector2~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|counter[1] .is_wysiwyg = "true";
defparam \comb_4|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N8
fiftyfivenm_lcell_comb \comb_4|Add0~10 (
// Equation(s):
// \comb_4|Add0~10_combout  = (\comb_4|counter [2] & ((GND) # (!\comb_4|Add0~9 ))) # (!\comb_4|counter [2] & (\comb_4|Add0~9  $ (GND)))
// \comb_4|Add0~11  = CARRY((\comb_4|counter [2]) # (!\comb_4|Add0~9 ))

	.dataa(\comb_4|counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_4|Add0~9 ),
	.combout(\comb_4|Add0~10_combout ),
	.cout(\comb_4|Add0~11 ));
// synopsys translate_off
defparam \comb_4|Add0~10 .lut_mask = 16'h5AAF;
defparam \comb_4|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N14
fiftyfivenm_lcell_comb \comb_4|Add0~18 (
// Equation(s):
// \comb_4|Add0~18_combout  = (\comb_4|current_state.SEND_n~q  & (\comb_4|Add0~10_combout  & !\comb_4|sclk~q ))

	.dataa(gnd),
	.datab(\comb_4|current_state.SEND_n~q ),
	.datac(\comb_4|Add0~10_combout ),
	.datad(\comb_4|sclk~q ),
	.cin(gnd),
	.combout(\comb_4|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|Add0~18 .lut_mask = 16'h00C0;
defparam \comb_4|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N24
fiftyfivenm_lcell_comb \comb_4|Add1~4 (
// Equation(s):
// \comb_4|Add1~4_combout  = (\comb_4|counter [2] & (\comb_4|Add1~3  $ (GND))) # (!\comb_4|counter [2] & (!\comb_4|Add1~3  & VCC))
// \comb_4|Add1~5  = CARRY((\comb_4|counter [2] & !\comb_4|Add1~3 ))

	.dataa(\comb_4|counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_4|Add1~3 ),
	.combout(\comb_4|Add1~4_combout ),
	.cout(\comb_4|Add1~5 ));
// synopsys translate_off
defparam \comb_4|Add1~4 .lut_mask = 16'hA50A;
defparam \comb_4|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N30
fiftyfivenm_lcell_comb \comb_4|counter[2]~2 (
// Equation(s):
// \comb_4|counter[2]~2_combout  = (\comb_4|Selector3~0_combout  & ((\comb_4|Add1~4_combout ))) # (!\comb_4|Selector3~0_combout  & (\comb_4|Add0~18_combout ))

	.dataa(\comb_4|Selector3~0_combout ),
	.datab(\comb_4|Add0~18_combout ),
	.datac(gnd),
	.datad(\comb_4|Add1~4_combout ),
	.cin(gnd),
	.combout(\comb_4|counter[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|counter[2]~2 .lut_mask = 16'hEE44;
defparam \comb_4|counter[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N31
dffeas \comb_4|counter[2] (
	.clk(\SYS_CLK~inputclkctrl_outclk ),
	.d(\comb_4|counter[2]~2_combout ),
	.asdata(\comb_4|counter [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb_4|Selector2~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|counter[2] .is_wysiwyg = "true";
defparam \comb_4|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N22
fiftyfivenm_lcell_comb \comb_4|LessThan0~0 (
// Equation(s):
// \comb_4|LessThan0~0_combout  = (\comb_4|counter [4] & ((\comb_4|counter [3]) # ((!\comb_4|counter [1] & !\comb_4|counter [2]))))

	.dataa(\comb_4|counter [4]),
	.datab(\comb_4|counter [1]),
	.datac(\comb_4|counter [3]),
	.datad(\comb_4|counter [2]),
	.cin(gnd),
	.combout(\comb_4|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|LessThan0~0 .lut_mask = 16'hA0A2;
defparam \comb_4|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N21
dffeas \comb_4|current_state.END (
	.clk(\SYS_CLK~inputclkctrl_outclk ),
	.d(\comb_4|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|current_state.END~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|current_state.END .is_wysiwyg = "true";
defparam \comb_4|current_state.END .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N20
fiftyfivenm_lcell_comb \comb_4|Selector3~0 (
// Equation(s):
// \comb_4|Selector3~0_combout  = (\comb_4|LessThan0~0_combout  & ((\comb_4|current_state.END~q ) # ((\comb_4|Equal0~1_combout  & \comb_4|sclk~q )))) # (!\comb_4|LessThan0~0_combout  & (\comb_4|Equal0~1_combout  & ((\comb_4|sclk~q ))))

	.dataa(\comb_4|LessThan0~0_combout ),
	.datab(\comb_4|Equal0~1_combout ),
	.datac(\comb_4|current_state.END~q ),
	.datad(\comb_4|sclk~q ),
	.cin(gnd),
	.combout(\comb_4|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|Selector3~0 .lut_mask = 16'hECA0;
defparam \comb_4|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N10
fiftyfivenm_lcell_comb \comb_4|Add0~12 (
// Equation(s):
// \comb_4|Add0~12_combout  = (\comb_4|counter [3] & (!\comb_4|Add0~11 )) # (!\comb_4|counter [3] & (\comb_4|Add0~11  & VCC))
// \comb_4|Add0~13  = CARRY((\comb_4|counter [3] & !\comb_4|Add0~11 ))

	.dataa(\comb_4|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_4|Add0~11 ),
	.combout(\comb_4|Add0~12_combout ),
	.cout(\comb_4|Add0~13 ));
// synopsys translate_off
defparam \comb_4|Add0~12 .lut_mask = 16'h5A0A;
defparam \comb_4|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N26
fiftyfivenm_lcell_comb \comb_4|Add1~6 (
// Equation(s):
// \comb_4|Add1~6_combout  = (\comb_4|counter [3] & ((\comb_4|Add1~5 ) # (GND))) # (!\comb_4|counter [3] & (!\comb_4|Add1~5 ))
// \comb_4|Add1~7  = CARRY((\comb_4|counter [3]) # (!\comb_4|Add1~5 ))

	.dataa(\comb_4|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_4|Add1~5 ),
	.combout(\comb_4|Add1~6_combout ),
	.cout(\comb_4|Add1~7 ));
// synopsys translate_off
defparam \comb_4|Add1~6 .lut_mask = 16'hA5AF;
defparam \comb_4|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N0
fiftyfivenm_lcell_comb \comb_4|counter[3]~3 (
// Equation(s):
// \comb_4|counter[3]~3_combout  = (\comb_4|Selector3~0_combout  & (((\comb_4|Add1~6_combout )))) # (!\comb_4|Selector3~0_combout  & (((\comb_4|Add0~12_combout )) # (!\comb_4|Selector1~0_combout )))

	.dataa(\comb_4|Selector3~0_combout ),
	.datab(\comb_4|Selector1~0_combout ),
	.datac(\comb_4|Add0~12_combout ),
	.datad(\comb_4|Add1~6_combout ),
	.cin(gnd),
	.combout(\comb_4|counter[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|counter[3]~3 .lut_mask = 16'hFB51;
defparam \comb_4|counter[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N24
fiftyfivenm_lcell_comb \comb_4|counter[3]~4 (
// Equation(s):
// \comb_4|counter[3]~4_combout  = (\comb_4|Selector2~0_combout  & ((\comb_4|counter [3]))) # (!\comb_4|Selector2~0_combout  & (!\comb_4|counter[3]~3_combout ))

	.dataa(\comb_4|counter[3]~3_combout ),
	.datab(gnd),
	.datac(\comb_4|counter [3]),
	.datad(\comb_4|Selector2~0_combout ),
	.cin(gnd),
	.combout(\comb_4|counter[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|counter[3]~4 .lut_mask = 16'hF055;
defparam \comb_4|counter[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N25
dffeas \comb_4|counter[3] (
	.clk(\SYS_CLK~inputclkctrl_outclk ),
	.d(\comb_4|counter[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|counter[3] .is_wysiwyg = "true";
defparam \comb_4|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N12
fiftyfivenm_lcell_comb \comb_4|Add0~14 (
// Equation(s):
// \comb_4|Add0~14_combout  = \comb_4|Add0~13  $ (!\comb_4|counter [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_4|counter [4]),
	.cin(\comb_4|Add0~13 ),
	.combout(\comb_4|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|Add0~14 .lut_mask = 16'hF00F;
defparam \comb_4|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N26
fiftyfivenm_lcell_comb \comb_4|counter[4]~6 (
// Equation(s):
// \comb_4|counter[4]~6_combout  = (!\comb_4|Selector2~0_combout  & ((\comb_4|Add0~14_combout ) # (\comb_4|Selector3~0_combout )))

	.dataa(\comb_4|Add0~14_combout ),
	.datab(\comb_4|Selector3~0_combout ),
	.datac(gnd),
	.datad(\comb_4|Selector2~0_combout ),
	.cin(gnd),
	.combout(\comb_4|counter[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|counter[4]~6 .lut_mask = 16'h00EE;
defparam \comb_4|counter[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N0
fiftyfivenm_lcell_comb \comb_4|counter[4]~5 (
// Equation(s):
// \comb_4|counter[4]~5_combout  = (\comb_4|Selector2~0_combout  & (!\comb_4|counter [4])) # (!\comb_4|Selector2~0_combout  & (((\comb_4|sclk~q ) # (!\comb_4|current_state.SEND_n~q ))))

	.dataa(\comb_4|counter [4]),
	.datab(\comb_4|Selector2~0_combout ),
	.datac(\comb_4|current_state.SEND_n~q ),
	.datad(\comb_4|sclk~q ),
	.cin(gnd),
	.combout(\comb_4|counter[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|counter[4]~5 .lut_mask = 16'h7747;
defparam \comb_4|counter[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N28
fiftyfivenm_lcell_comb \comb_4|Add1~8 (
// Equation(s):
// \comb_4|Add1~8_combout  = \comb_4|Add1~7  $ (\comb_4|counter [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_4|counter [4]),
	.cin(\comb_4|Add1~7 ),
	.combout(\comb_4|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|Add1~8 .lut_mask = 16'h0FF0;
defparam \comb_4|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N6
fiftyfivenm_lcell_comb \comb_4|counter[4]~7 (
// Equation(s):
// \comb_4|counter[4]~7_combout  = (\comb_4|counter[4]~6_combout  & (((!\comb_4|Add1~8_combout  & \comb_4|Selector3~0_combout )))) # (!\comb_4|counter[4]~6_combout  & (!\comb_4|counter[4]~5_combout ))

	.dataa(\comb_4|counter[4]~6_combout ),
	.datab(\comb_4|counter[4]~5_combout ),
	.datac(\comb_4|Add1~8_combout ),
	.datad(\comb_4|Selector3~0_combout ),
	.cin(gnd),
	.combout(\comb_4|counter[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|counter[4]~7 .lut_mask = 16'h1B11;
defparam \comb_4|counter[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N7
dffeas \comb_4|counter[4] (
	.clk(\SYS_CLK~inputclkctrl_outclk ),
	.d(\comb_4|counter[4]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|counter[4] .is_wysiwyg = "true";
defparam \comb_4|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N28
fiftyfivenm_lcell_comb \comb_4|Equal0~0 (
// Equation(s):
// \comb_4|Equal0~0_combout  = (\comb_4|counter [3] & !\comb_4|counter [2])

	.dataa(gnd),
	.datab(\comb_4|counter [3]),
	.datac(gnd),
	.datad(\comb_4|counter [2]),
	.cin(gnd),
	.combout(\comb_4|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|Equal0~0 .lut_mask = 16'h00CC;
defparam \comb_4|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N16
fiftyfivenm_lcell_comb \comb_4|Equal0~1 (
// Equation(s):
// \comb_4|Equal0~1_combout  = (\comb_4|counter [4] & (\comb_4|Equal0~0_combout  & (!\comb_4|counter [0] & !\comb_4|counter [1])))

	.dataa(\comb_4|counter [4]),
	.datab(\comb_4|Equal0~0_combout ),
	.datac(\comb_4|counter [0]),
	.datad(\comb_4|counter [1]),
	.cin(gnd),
	.combout(\comb_4|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|Equal0~1 .lut_mask = 16'h0008;
defparam \comb_4|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N8
fiftyfivenm_lcell_comb \comb_4|Selector0~0 (
// Equation(s):
// \comb_4|Selector0~0_combout  = (\comb_4|current_state.END~q  & !\comb_4|LessThan0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\comb_4|current_state.END~q ),
	.datad(\comb_4|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\comb_4|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|Selector0~0 .lut_mask = 16'h00F0;
defparam \comb_4|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N24
fiftyfivenm_lcell_comb \comb_4|current_state.IDLE~0 (
// Equation(s):
// \comb_4|current_state.IDLE~0_combout  = !\comb_4|Selector0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\comb_4|Selector0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comb_4|current_state.IDLE~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|current_state.IDLE~0 .lut_mask = 16'h0F0F;
defparam \comb_4|current_state.IDLE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N25
dffeas \comb_4|current_state.IDLE (
	.clk(\SYS_CLK~inputclkctrl_outclk ),
	.d(\comb_4|current_state.IDLE~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|current_state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|current_state.IDLE .is_wysiwyg = "true";
defparam \comb_4|current_state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N30
fiftyfivenm_lcell_comb \comb_4|Selector2~0 (
// Equation(s):
// \comb_4|Selector2~0_combout  = ((\comb_4|sclk~q  & ((\comb_4|current_state.SEND_n~q ) # (!\comb_4|Equal0~1_combout )))) # (!\comb_4|current_state.IDLE~q )

	.dataa(\comb_4|Equal0~1_combout ),
	.datab(\comb_4|sclk~q ),
	.datac(\comb_4|current_state.SEND_n~q ),
	.datad(\comb_4|current_state.IDLE~q ),
	.cin(gnd),
	.combout(\comb_4|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|Selector2~0 .lut_mask = 16'hC4FF;
defparam \comb_4|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N31
dffeas \comb_4|current_state.SEND_n (
	.clk(\SYS_CLK~inputclkctrl_outclk ),
	.d(\comb_4|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|current_state.SEND_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|current_state.SEND_n .is_wysiwyg = "true";
defparam \comb_4|current_state.SEND_n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N18
fiftyfivenm_lcell_comb \comb_4|Selector1~0 (
// Equation(s):
// \comb_4|Selector1~0_combout  = (\comb_4|current_state.SEND_n~q  & !\comb_4|sclk~q )

	.dataa(\comb_4|current_state.SEND_n~q ),
	.datab(gnd),
	.datac(\comb_4|sclk~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comb_4|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|Selector1~0 .lut_mask = 16'h0A0A;
defparam \comb_4|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N19
dffeas \comb_4|sclk (
	.clk(\SYS_CLK~inputclkctrl_outclk ),
	.d(\comb_4|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|sclk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|sclk .is_wysiwyg = "true";
defparam \comb_4|sclk .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N22
fiftyfivenm_io_ibuf \PB[3]~input (
	.i(PB[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\PB[3]~input_o ));
// synopsys translate_off
defparam \PB[3]~input .bus_hold = "false";
defparam \PB[3]~input .listen_to_nsleep_signal = "false";
defparam \PB[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N22
fiftyfivenm_io_ibuf \PB[4]~input (
	.i(PB[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\PB[4]~input_o ));
// synopsys translate_off
defparam \PB[4]~input .bus_hold = "false";
defparam \PB[4]~input .listen_to_nsleep_signal = "false";
defparam \PB[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N2
fiftyfivenm_lcell_comb \comb_3|voltage[23]~1 (
// Equation(s):
// \comb_3|voltage[23]~1_combout  = (!\PB[4]~input_o ) # (!\PB[3]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PB[3]~input_o ),
	.datad(\PB[4]~input_o ),
	.cin(gnd),
	.combout(\comb_3|voltage[23]~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|voltage[23]~1 .lut_mask = 16'h0FFF;
defparam \comb_3|voltage[23]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y5_N8
fiftyfivenm_io_ibuf \PB[1]~input (
	.i(PB[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\PB[1]~input_o ));
// synopsys translate_off
defparam \PB[1]~input .bus_hold = "false";
defparam \PB[1]~input .listen_to_nsleep_signal = "false";
defparam \PB[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y2_N1
fiftyfivenm_io_ibuf \PB[2]~input (
	.i(PB[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\PB[2]~input_o ));
// synopsys translate_off
defparam \PB[2]~input .bus_hold = "false";
defparam \PB[2]~input .listen_to_nsleep_signal = "false";
defparam \PB[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N0
fiftyfivenm_lcell_comb \comb_3|voltage[23]~0 (
// Equation(s):
// \comb_3|voltage[23]~0_combout  = (\PB[1]~input_o  & \PB[2]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PB[1]~input_o ),
	.datad(\PB[2]~input_o ),
	.cin(gnd),
	.combout(\comb_3|voltage[23]~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|voltage[23]~0 .lut_mask = 16'hF000;
defparam \comb_3|voltage[23]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N24
fiftyfivenm_lcell_comb \comb_3|voltage[12] (
// Equation(s):
// \comb_3|voltage [12] = (\comb_3|voltage[23]~0_combout  & ((\comb_3|voltage[23]~1_combout ) # (\comb_3|voltage [12])))

	.dataa(\comb_3|voltage[23]~1_combout ),
	.datab(gnd),
	.datac(\comb_3|voltage[23]~0_combout ),
	.datad(\comb_3|voltage [12]),
	.cin(gnd),
	.combout(\comb_3|voltage [12]),
	.cout());
// synopsys translate_off
defparam \comb_3|voltage[12] .lut_mask = 16'hF0A0;
defparam \comb_3|voltage[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N25
dffeas \comb_4|data_in_save[12] (
	.clk(\SYS_CLK~inputclkctrl_outclk ),
	.d(\comb_3|voltage [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_4|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|data_in_save [12]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|data_in_save[12] .is_wysiwyg = "true";
defparam \comb_4|data_in_save[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N2
fiftyfivenm_lcell_comb \comb_3|voltage[14] (
// Equation(s):
// \comb_3|voltage [14] = (\comb_3|voltage[23]~0_combout  & ((\comb_3|voltage[23]~1_combout ) # (\comb_3|voltage [14])))

	.dataa(\comb_3|voltage[23]~1_combout ),
	.datab(gnd),
	.datac(\comb_3|voltage[23]~0_combout ),
	.datad(\comb_3|voltage [14]),
	.cin(gnd),
	.combout(\comb_3|voltage [14]),
	.cout());
// synopsys translate_off
defparam \comb_3|voltage[14] .lut_mask = 16'hF0A0;
defparam \comb_3|voltage[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N31
dffeas \comb_4|data_in_save[14] (
	.clk(\SYS_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_3|voltage [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_4|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|data_in_save [14]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|data_in_save[14] .is_wysiwyg = "true";
defparam \comb_4|data_in_save[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N20
fiftyfivenm_lcell_comb \comb_3|voltage[13] (
// Equation(s):
// \comb_3|voltage [13] = (\comb_3|voltage[23]~0_combout  & ((\comb_3|voltage[23]~1_combout ) # (\comb_3|voltage [13])))

	.dataa(gnd),
	.datab(\comb_3|voltage[23]~0_combout ),
	.datac(\comb_3|voltage[23]~1_combout ),
	.datad(\comb_3|voltage [13]),
	.cin(gnd),
	.combout(\comb_3|voltage [13]),
	.cout());
// synopsys translate_off
defparam \comb_3|voltage[13] .lut_mask = 16'hCCC0;
defparam \comb_3|voltage[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N11
dffeas \comb_4|data_in_save[13] (
	.clk(\SYS_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_3|voltage [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_4|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|data_in_save [13]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|data_in_save[13] .is_wysiwyg = "true";
defparam \comb_4|data_in_save[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N6
fiftyfivenm_lcell_comb \comb_3|voltage[11] (
// Equation(s):
// \comb_3|voltage [11] = (\comb_3|voltage[23]~0_combout  & ((\comb_3|voltage[23]~1_combout ) # (\comb_3|voltage [11])))

	.dataa(gnd),
	.datab(\comb_3|voltage[23]~0_combout ),
	.datac(\comb_3|voltage[23]~1_combout ),
	.datad(\comb_3|voltage [11]),
	.cin(gnd),
	.combout(\comb_3|voltage [11]),
	.cout());
// synopsys translate_off
defparam \comb_3|voltage[11] .lut_mask = 16'hCCC0;
defparam \comb_3|voltage[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N29
dffeas \comb_4|data_in_save[11] (
	.clk(\SYS_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_3|voltage [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_4|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|data_in_save [11]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|data_in_save[11] .is_wysiwyg = "true";
defparam \comb_4|data_in_save[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N28
fiftyfivenm_lcell_comb \comb_4|Mux0~2 (
// Equation(s):
// \comb_4|Mux0~2_combout  = (\comb_4|counter [1] & ((\comb_4|data_in_save [13]) # ((\comb_4|counter [0])))) # (!\comb_4|counter [1] & (((\comb_4|data_in_save [11] & !\comb_4|counter [0]))))

	.dataa(\comb_4|counter [1]),
	.datab(\comb_4|data_in_save [13]),
	.datac(\comb_4|data_in_save [11]),
	.datad(\comb_4|counter [0]),
	.cin(gnd),
	.combout(\comb_4|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|Mux0~2 .lut_mask = 16'hAAD8;
defparam \comb_4|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N30
fiftyfivenm_lcell_comb \comb_4|Mux0~3 (
// Equation(s):
// \comb_4|Mux0~3_combout  = (\comb_4|counter [0] & ((\comb_4|Mux0~2_combout  & ((\comb_4|data_in_save [14]))) # (!\comb_4|Mux0~2_combout  & (\comb_4|data_in_save [12])))) # (!\comb_4|counter [0] & (((\comb_4|Mux0~2_combout ))))

	.dataa(\comb_4|counter [0]),
	.datab(\comb_4|data_in_save [12]),
	.datac(\comb_4|data_in_save [14]),
	.datad(\comb_4|Mux0~2_combout ),
	.cin(gnd),
	.combout(\comb_4|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|Mux0~3 .lut_mask = 16'hF588;
defparam \comb_4|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N16
fiftyfivenm_lcell_comb \comb_3|voltage[10] (
// Equation(s):
// \comb_3|voltage [10] = (\comb_3|voltage[23]~0_combout  & ((\comb_3|voltage[23]~1_combout ) # (\comb_3|voltage [10])))

	.dataa(\comb_3|voltage[23]~1_combout ),
	.datab(gnd),
	.datac(\comb_3|voltage[23]~0_combout ),
	.datad(\comb_3|voltage [10]),
	.cin(gnd),
	.combout(\comb_3|voltage [10]),
	.cout());
// synopsys translate_off
defparam \comb_3|voltage[10] .lut_mask = 16'hF0A0;
defparam \comb_3|voltage[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N17
dffeas \comb_4|data_in_save[10] (
	.clk(\SYS_CLK~inputclkctrl_outclk ),
	.d(\comb_3|voltage [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_4|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|data_in_save [10]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|data_in_save[10] .is_wysiwyg = "true";
defparam \comb_4|data_in_save[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N16
fiftyfivenm_lcell_comb \comb_3|voltage[8] (
// Equation(s):
// \comb_3|voltage [8] = (\comb_3|voltage[23]~0_combout  & ((\comb_3|voltage[23]~1_combout ) # (\comb_3|voltage [8])))

	.dataa(gnd),
	.datab(\comb_3|voltage[23]~0_combout ),
	.datac(\comb_3|voltage[23]~1_combout ),
	.datad(\comb_3|voltage [8]),
	.cin(gnd),
	.combout(\comb_3|voltage [8]),
	.cout());
// synopsys translate_off
defparam \comb_3|voltage[8] .lut_mask = 16'hCCC0;
defparam \comb_3|voltage[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N27
dffeas \comb_4|data_in_save[8] (
	.clk(\SYS_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_3|voltage [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_4|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|data_in_save [8]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|data_in_save[8] .is_wysiwyg = "true";
defparam \comb_4|data_in_save[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N26
fiftyfivenm_lcell_comb \comb_4|Mux0~4 (
// Equation(s):
// \comb_4|Mux0~4_combout  = (\comb_4|counter [0] & ((\comb_4|counter [1] & (\comb_4|data_in_save [10])) # (!\comb_4|counter [1] & ((\comb_4|data_in_save [8])))))

	.dataa(\comb_4|counter [1]),
	.datab(\comb_4|data_in_save [10]),
	.datac(\comb_4|data_in_save [8]),
	.datad(\comb_4|counter [0]),
	.cin(gnd),
	.combout(\comb_4|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|Mux0~4 .lut_mask = 16'hD800;
defparam \comb_4|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N12
fiftyfivenm_lcell_comb \comb_3|voltage[9] (
// Equation(s):
// \comb_3|voltage [9] = (\comb_3|voltage[23]~0_combout  & ((\comb_3|voltage[23]~1_combout ) # (\comb_3|voltage [9])))

	.dataa(\comb_3|voltage[23]~1_combout ),
	.datab(gnd),
	.datac(\comb_3|voltage[23]~0_combout ),
	.datad(\comb_3|voltage [9]),
	.cin(gnd),
	.combout(\comb_3|voltage [9]),
	.cout());
// synopsys translate_off
defparam \comb_3|voltage[9] .lut_mask = 16'hF0A0;
defparam \comb_3|voltage[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N21
dffeas \comb_4|data_in_save[9] (
	.clk(\SYS_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_3|voltage [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_4|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|data_in_save [9]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|data_in_save[9] .is_wysiwyg = "true";
defparam \comb_4|data_in_save[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N20
fiftyfivenm_lcell_comb \comb_4|Mux0~5 (
// Equation(s):
// \comb_4|Mux0~5_combout  = (\comb_4|Mux0~4_combout ) # ((\comb_4|counter [1] & (\comb_4|data_in_save [9] & !\comb_4|counter [0])))

	.dataa(\comb_4|counter [1]),
	.datab(\comb_4|Mux0~4_combout ),
	.datac(\comb_4|data_in_save [9]),
	.datad(\comb_4|counter [0]),
	.cin(gnd),
	.combout(\comb_4|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|Mux0~5 .lut_mask = 16'hCCEC;
defparam \comb_4|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N10
fiftyfivenm_lcell_comb \comb_4|Mux0~6 (
// Equation(s):
// \comb_4|Mux0~6_combout  = (!\comb_4|counter [3] & ((\comb_4|counter [2] & (\comb_4|Mux0~3_combout )) # (!\comb_4|counter [2] & ((\comb_4|Mux0~5_combout )))))

	.dataa(\comb_4|Mux0~3_combout ),
	.datab(\comb_4|counter [3]),
	.datac(\comb_4|Mux0~5_combout ),
	.datad(\comb_4|counter [2]),
	.cin(gnd),
	.combout(\comb_4|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|Mux0~6 .lut_mask = 16'h2230;
defparam \comb_4|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N22
fiftyfivenm_lcell_comb \comb_3|comb~1 (
// Equation(s):
// \comb_3|comb~1_combout  = (\PB[3]~input_o  & (\PB[2]~input_o  & (\PB[1]~input_o  & !\PB[4]~input_o )))

	.dataa(\PB[3]~input_o ),
	.datab(\PB[2]~input_o ),
	.datac(\PB[1]~input_o ),
	.datad(\PB[4]~input_o ),
	.cin(gnd),
	.combout(\comb_3|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|comb~1 .lut_mask = 16'h0080;
defparam \comb_3|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N12
fiftyfivenm_lcell_comb \comb_3|comb~0 (
// Equation(s):
// \comb_3|comb~0_combout  = ((!\PB[1]~input_o ) # (!\PB[2]~input_o )) # (!\PB[3]~input_o )

	.dataa(\PB[3]~input_o ),
	.datab(\PB[2]~input_o ),
	.datac(\PB[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comb_3|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|comb~0 .lut_mask = 16'h7F7F;
defparam \comb_3|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N14
fiftyfivenm_lcell_comb \comb_3|voltage[16] (
// Equation(s):
// \comb_3|voltage [16] = (!\comb_3|comb~0_combout  & ((\comb_3|comb~1_combout ) # (\comb_3|voltage [16])))

	.dataa(\comb_3|comb~1_combout ),
	.datab(\comb_3|comb~0_combout ),
	.datac(\comb_3|voltage [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\comb_3|voltage [16]),
	.cout());
// synopsys translate_off
defparam \comb_3|voltage[16] .lut_mask = 16'h3232;
defparam \comb_3|voltage[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N15
dffeas \comb_4|data_in_save[16] (
	.clk(\SYS_CLK~inputclkctrl_outclk ),
	.d(\comb_3|voltage [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_4|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|data_in_save [16]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|data_in_save[16] .is_wysiwyg = "true";
defparam \comb_4|data_in_save[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N0
fiftyfivenm_lcell_comb \comb_3|voltage[17] (
// Equation(s):
// \comb_3|voltage [17] = (!\comb_3|comb~0_combout  & ((\comb_3|comb~1_combout ) # (\comb_3|voltage [17])))

	.dataa(gnd),
	.datab(\comb_3|comb~0_combout ),
	.datac(\comb_3|comb~1_combout ),
	.datad(\comb_3|voltage [17]),
	.cin(gnd),
	.combout(\comb_3|voltage [17]),
	.cout());
// synopsys translate_off
defparam \comb_3|voltage[17] .lut_mask = 16'h3330;
defparam \comb_3|voltage[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N1
dffeas \comb_4|data_in_save[17] (
	.clk(\SYS_CLK~inputclkctrl_outclk ),
	.d(\comb_3|voltage [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_4|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|data_in_save [17]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|data_in_save[17] .is_wysiwyg = "true";
defparam \comb_4|data_in_save[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N6
fiftyfivenm_lcell_comb \comb_3|voltage[15] (
// Equation(s):
// \comb_3|voltage [15] = (\comb_3|voltage[23]~0_combout  & ((\comb_3|voltage[23]~1_combout ) # (\comb_3|voltage [15])))

	.dataa(\comb_3|voltage[23]~1_combout ),
	.datab(\comb_3|voltage[23]~0_combout ),
	.datac(gnd),
	.datad(\comb_3|voltage [15]),
	.cin(gnd),
	.combout(\comb_3|voltage [15]),
	.cout());
// synopsys translate_off
defparam \comb_3|voltage[15] .lut_mask = 16'hCC88;
defparam \comb_3|voltage[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N19
dffeas \comb_4|data_in_save[15] (
	.clk(\SYS_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_3|voltage [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_4|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|data_in_save [15]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|data_in_save[15] .is_wysiwyg = "true";
defparam \comb_4|data_in_save[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N18
fiftyfivenm_lcell_comb \comb_4|Mux0~7 (
// Equation(s):
// \comb_4|Mux0~7_combout  = (\comb_4|counter [1] & ((\comb_4|data_in_save [17]) # ((\comb_4|counter [0])))) # (!\comb_4|counter [1] & (((\comb_4|data_in_save [15] & !\comb_4|counter [0]))))

	.dataa(\comb_4|counter [1]),
	.datab(\comb_4|data_in_save [17]),
	.datac(\comb_4|data_in_save [15]),
	.datad(\comb_4|counter [0]),
	.cin(gnd),
	.combout(\comb_4|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|Mux0~7 .lut_mask = 16'hAAD8;
defparam \comb_4|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N10
fiftyfivenm_lcell_comb \comb_3|comb~3 (
// Equation(s):
// \comb_3|comb~3_combout  = (\PB[1]~input_o  & (((\PB[3]~input_o  & !\PB[4]~input_o )) # (!\PB[2]~input_o )))

	.dataa(\PB[3]~input_o ),
	.datab(\PB[2]~input_o ),
	.datac(\PB[1]~input_o ),
	.datad(\PB[4]~input_o ),
	.cin(gnd),
	.combout(\comb_3|comb~3_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|comb~3 .lut_mask = 16'h30B0;
defparam \comb_3|comb~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N24
fiftyfivenm_lcell_comb \comb_3|comb~2 (
// Equation(s):
// \comb_3|comb~2_combout  = ((!\PB[3]~input_o  & \PB[2]~input_o )) # (!\PB[1]~input_o )

	.dataa(\PB[3]~input_o ),
	.datab(\PB[2]~input_o ),
	.datac(\PB[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comb_3|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_3|comb~2 .lut_mask = 16'h4F4F;
defparam \comb_3|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N18
fiftyfivenm_lcell_comb \comb_3|voltage[18] (
// Equation(s):
// \comb_3|voltage [18] = (!\comb_3|comb~2_combout  & ((\comb_3|comb~3_combout ) # (\comb_3|voltage [18])))

	.dataa(\comb_3|comb~3_combout ),
	.datab(\comb_3|comb~2_combout ),
	.datac(gnd),
	.datad(\comb_3|voltage [18]),
	.cin(gnd),
	.combout(\comb_3|voltage [18]),
	.cout());
// synopsys translate_off
defparam \comb_3|voltage[18] .lut_mask = 16'h3322;
defparam \comb_3|voltage[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N5
dffeas \comb_4|data_in_save[18] (
	.clk(\SYS_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_3|voltage [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_4|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|data_in_save [18]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|data_in_save[18] .is_wysiwyg = "true";
defparam \comb_4|data_in_save[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N4
fiftyfivenm_lcell_comb \comb_4|Mux0~8 (
// Equation(s):
// \comb_4|Mux0~8_combout  = (\comb_4|Mux0~7_combout  & (((\comb_4|data_in_save [18]) # (!\comb_4|counter [0])))) # (!\comb_4|Mux0~7_combout  & (\comb_4|data_in_save [16] & ((\comb_4|counter [0]))))

	.dataa(\comb_4|data_in_save [16]),
	.datab(\comb_4|Mux0~7_combout ),
	.datac(\comb_4|data_in_save [18]),
	.datad(\comb_4|counter [0]),
	.cin(gnd),
	.combout(\comb_4|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|Mux0~8 .lut_mask = 16'hE2CC;
defparam \comb_4|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N10
fiftyfivenm_lcell_comb \comb_3|voltage[19] (
// Equation(s):
// \comb_3|voltage [19] = (\comb_3|voltage[23]~0_combout  & ((\comb_3|voltage[23]~1_combout ) # (\comb_3|voltage [19])))

	.dataa(\comb_3|voltage[23]~1_combout ),
	.datab(\comb_3|voltage[23]~0_combout ),
	.datac(gnd),
	.datad(\comb_3|voltage [19]),
	.cin(gnd),
	.combout(\comb_3|voltage [19]),
	.cout());
// synopsys translate_off
defparam \comb_3|voltage[19] .lut_mask = 16'hCC88;
defparam \comb_3|voltage[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N23
dffeas \comb_4|data_in_save[19] (
	.clk(\SYS_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_3|voltage [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_4|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|data_in_save [19]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|data_in_save[19] .is_wysiwyg = "true";
defparam \comb_4|data_in_save[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N22
fiftyfivenm_lcell_comb \comb_4|Mux0~9 (
// Equation(s):
// \comb_4|Mux0~9_combout  = (\comb_4|counter [3] & ((\comb_4|counter [1] & ((!\comb_4|counter [0]))) # (!\comb_4|counter [1] & ((\comb_4|data_in_save [19]) # (\comb_4|counter [0])))))

	.dataa(\comb_4|counter [1]),
	.datab(\comb_4|counter [3]),
	.datac(\comb_4|data_in_save [19]),
	.datad(\comb_4|counter [0]),
	.cin(gnd),
	.combout(\comb_4|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|Mux0~9 .lut_mask = 16'h44C8;
defparam \comb_4|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N4
fiftyfivenm_lcell_comb \comb_4|Mux0~10 (
// Equation(s):
// \comb_4|Mux0~10_combout  = (\comb_4|counter [2] & (((\comb_4|Mux0~9_combout )))) # (!\comb_4|counter [2] & (\comb_4|counter [3] & (\comb_4|Mux0~8_combout )))

	.dataa(\comb_4|counter [3]),
	.datab(\comb_4|Mux0~8_combout ),
	.datac(\comb_4|Mux0~9_combout ),
	.datad(\comb_4|counter [2]),
	.cin(gnd),
	.combout(\comb_4|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|Mux0~10 .lut_mask = 16'hF088;
defparam \comb_4|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N8
fiftyfivenm_lcell_comb \comb_4|dout~0 (
// Equation(s):
// \comb_4|dout~0_combout  = (\comb_4|counter [4] & (\comb_4|Mux0~6_combout )) # (!\comb_4|counter [4] & ((\comb_4|Mux0~10_combout )))

	.dataa(\comb_4|Mux0~6_combout ),
	.datab(\comb_4|Mux0~10_combout ),
	.datac(gnd),
	.datad(\comb_4|counter [4]),
	.cin(gnd),
	.combout(\comb_4|dout~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|dout~0 .lut_mask = 16'hAACC;
defparam \comb_4|dout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N9
dffeas \comb_4|dout (
	.clk(\SYS_CLK~inputclkctrl_outclk ),
	.d(\comb_4|dout~0_combout ),
	.asdata(\comb_4|dout~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\comb_4|Selector2~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|dout~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|dout .is_wysiwyg = "true";
defparam \comb_4|dout .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N2
fiftyfivenm_lcell_comb \comb_4|Selector9~0 (
// Equation(s):
// \comb_4|Selector9~0_combout  = (\comb_4|current_state.SEND_n~q  & (\comb_4|sync_n~q  & !\comb_4|sclk~q ))

	.dataa(\comb_4|current_state.SEND_n~q ),
	.datab(gnd),
	.datac(\comb_4|sync_n~q ),
	.datad(\comb_4|sclk~q ),
	.cin(gnd),
	.combout(\comb_4|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|Selector9~0 .lut_mask = 16'h00A0;
defparam \comb_4|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N12
fiftyfivenm_lcell_comb \comb_4|Selector9~1 (
// Equation(s):
// \comb_4|Selector9~1_combout  = (\comb_4|Selector9~0_combout ) # ((\comb_4|current_state.END~q ) # ((\comb_4|Equal0~1_combout  & \comb_4|sclk~q )))

	.dataa(\comb_4|Selector9~0_combout ),
	.datab(\comb_4|Equal0~1_combout ),
	.datac(\comb_4|current_state.END~q ),
	.datad(\comb_4|sclk~q ),
	.cin(gnd),
	.combout(\comb_4|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|Selector9~1 .lut_mask = 16'hFEFA;
defparam \comb_4|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N13
dffeas \comb_4|sync_n (
	.clk(\SYS_CLK~inputclkctrl_outclk ),
	.d(\comb_4|Selector9~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|sync_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|sync_n .is_wysiwyg = "true";
defparam \comb_4|sync_n .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N8
fiftyfivenm_io_ibuf \ADT7420_CT~input (
	.i(ADT7420_CT),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ADT7420_CT~input_o ));
// synopsys translate_off
defparam \ADT7420_CT~input .bus_hold = "false";
defparam \ADT7420_CT~input .listen_to_nsleep_signal = "false";
defparam \ADT7420_CT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N22
fiftyfivenm_io_ibuf \ADT7420_INT~input (
	.i(ADT7420_INT),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ADT7420_INT~input_o ));
// synopsys translate_off
defparam \ADT7420_INT~input .bus_hold = "false";
defparam \ADT7420_INT~input .listen_to_nsleep_signal = "false";
defparam \ADT7420_INT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y13_N22
fiftyfivenm_io_ibuf \ADXL362_INT1~input (
	.i(ADXL362_INT1),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ADXL362_INT1~input_o ));
// synopsys translate_off
defparam \ADXL362_INT1~input .bus_hold = "false";
defparam \ADXL362_INT1~input .listen_to_nsleep_signal = "false";
defparam \ADXL362_INT1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y13_N15
fiftyfivenm_io_ibuf \ADXL362_INT2~input (
	.i(ADXL362_INT2),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ADXL362_INT2~input_o ));
// synopsys translate_off
defparam \ADXL362_INT2~input .bus_hold = "false";
defparam \ADXL362_INT2~input .listen_to_nsleep_signal = "false";
defparam \ADXL362_INT2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y19_N15
fiftyfivenm_io_ibuf \ADXL362_MISO~input (
	.i(ADXL362_MISO),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ADXL362_MISO~input_o ));
// synopsys translate_off
defparam \ADXL362_MISO~input .bus_hold = "false";
defparam \ADXL362_MISO~input .listen_to_nsleep_signal = "false";
defparam \ADXL362_MISO~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X17_Y0_N29
fiftyfivenm_io_ibuf \SFLASH_ASDI~input (
	.i(SFLASH_ASDI),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SFLASH_ASDI~input_o ));
// synopsys translate_off
defparam \SFLASH_ASDI~input .bus_hold = "false";
defparam \SFLASH_ASDI~input .listen_to_nsleep_signal = "false";
defparam \SFLASH_ASDI~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N8
fiftyfivenm_io_ibuf \SFLASH_CSn~input (
	.i(SFLASH_CSn),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SFLASH_CSn~input_o ));
// synopsys translate_off
defparam \SFLASH_CSn~input .bus_hold = "false";
defparam \SFLASH_CSn~input .listen_to_nsleep_signal = "false";
defparam \SFLASH_CSn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y22_N15
fiftyfivenm_io_ibuf \AIN[0]~input (
	.i(AIN[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AIN[0]~input_o ));
// synopsys translate_off
defparam \AIN[0]~input .bus_hold = "false";
defparam \AIN[0]~input .listen_to_nsleep_signal = "false";
defparam \AIN[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y22_N1
fiftyfivenm_io_ibuf \AIN[1]~input (
	.i(AIN[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AIN[1]~input_o ));
// synopsys translate_off
defparam \AIN[1]~input .bus_hold = "false";
defparam \AIN[1]~input .listen_to_nsleep_signal = "false";
defparam \AIN[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y22_N22
fiftyfivenm_io_ibuf \AIN[2]~input (
	.i(AIN[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AIN[2]~input_o ));
// synopsys translate_off
defparam \AIN[2]~input .bus_hold = "false";
defparam \AIN[2]~input .listen_to_nsleep_signal = "false";
defparam \AIN[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y22_N8
fiftyfivenm_io_ibuf \AIN[3]~input (
	.i(AIN[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AIN[3]~input_o ));
// synopsys translate_off
defparam \AIN[3]~input .bus_hold = "false";
defparam \AIN[3]~input .listen_to_nsleep_signal = "false";
defparam \AIN[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y21_N15
fiftyfivenm_io_ibuf \AIN[4]~input (
	.i(AIN[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AIN[4]~input_o ));
// synopsys translate_off
defparam \AIN[4]~input .bus_hold = "false";
defparam \AIN[4]~input .listen_to_nsleep_signal = "false";
defparam \AIN[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y21_N1
fiftyfivenm_io_ibuf \AIN[5]~input (
	.i(AIN[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AIN[5]~input_o ));
// synopsys translate_off
defparam \AIN[5]~input .bus_hold = "false";
defparam \AIN[5]~input .listen_to_nsleep_signal = "false";
defparam \AIN[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y21_N22
fiftyfivenm_io_ibuf \AIN[6]~input (
	.i(AIN[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AIN[6]~input_o ));
// synopsys translate_off
defparam \AIN[6]~input .bus_hold = "false";
defparam \AIN[6]~input .listen_to_nsleep_signal = "false";
defparam \AIN[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y21_N8
fiftyfivenm_io_ibuf \AIN[7]~input (
	.i(AIN[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AIN[7]~input_o ));
// synopsys translate_off
defparam \AIN[7]~input .bus_hold = "false";
defparam \AIN[7]~input .listen_to_nsleep_signal = "false";
defparam \AIN[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y4_N22
fiftyfivenm_io_ibuf \EXP_PRESENT~input (
	.i(EXP_PRESENT),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\EXP_PRESENT~input_o ));
// synopsys translate_off
defparam \EXP_PRESENT~input .bus_hold = "false";
defparam \EXP_PRESENT~input .listen_to_nsleep_signal = "false";
defparam \EXP_PRESENT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N15
fiftyfivenm_io_ibuf \ADT7420_SCL~input (
	.i(ADT7420_SCL),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ADT7420_SCL~input_o ));
// synopsys translate_off
defparam \ADT7420_SCL~input .bus_hold = "false";
defparam \ADT7420_SCL~input .listen_to_nsleep_signal = "false";
defparam \ADT7420_SCL~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N15
fiftyfivenm_io_ibuf \ADT7420_SDA~input (
	.i(ADT7420_SDA),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ADT7420_SDA~input_o ));
// synopsys translate_off
defparam \ADT7420_SDA~input .bus_hold = "false";
defparam \ADT7420_SDA~input .listen_to_nsleep_signal = "false";
defparam \ADT7420_SDA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y15_N1
fiftyfivenm_io_ibuf \SDRAM_DQ[0]~input (
	.i(SDRAM_DQ[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SDRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[0]~input .bus_hold = "false";
defparam \SDRAM_DQ[0]~input .listen_to_nsleep_signal = "false";
defparam \SDRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y15_N8
fiftyfivenm_io_ibuf \SDRAM_DQ[1]~input (
	.i(SDRAM_DQ[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SDRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[1]~input .bus_hold = "false";
defparam \SDRAM_DQ[1]~input .listen_to_nsleep_signal = "false";
defparam \SDRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y13_N8
fiftyfivenm_io_ibuf \SDRAM_DQ[2]~input (
	.i(SDRAM_DQ[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SDRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[2]~input .bus_hold = "false";
defparam \SDRAM_DQ[2]~input .listen_to_nsleep_signal = "false";
defparam \SDRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y12_N1
fiftyfivenm_io_ibuf \SDRAM_DQ[3]~input (
	.i(SDRAM_DQ[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SDRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[3]~input .bus_hold = "false";
defparam \SDRAM_DQ[3]~input .listen_to_nsleep_signal = "false";
defparam \SDRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y12_N8
fiftyfivenm_io_ibuf \SDRAM_DQ[4]~input (
	.i(SDRAM_DQ[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SDRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[4]~input .bus_hold = "false";
defparam \SDRAM_DQ[4]~input .listen_to_nsleep_signal = "false";
defparam \SDRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y9_N8
fiftyfivenm_io_ibuf \SDRAM_DQ[5]~input (
	.i(SDRAM_DQ[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SDRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[5]~input .bus_hold = "false";
defparam \SDRAM_DQ[5]~input .listen_to_nsleep_signal = "false";
defparam \SDRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y11_N8
fiftyfivenm_io_ibuf \SDRAM_DQ[6]~input (
	.i(SDRAM_DQ[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SDRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[6]~input .bus_hold = "false";
defparam \SDRAM_DQ[6]~input .listen_to_nsleep_signal = "false";
defparam \SDRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y11_N22
fiftyfivenm_io_ibuf \SDRAM_DQ[7]~input (
	.i(SDRAM_DQ[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SDRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[7]~input .bus_hold = "false";
defparam \SDRAM_DQ[7]~input .listen_to_nsleep_signal = "false";
defparam \SDRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y11_N15
fiftyfivenm_io_ibuf \SDRAM_DQ[8]~input (
	.i(SDRAM_DQ[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SDRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[8]~input .bus_hold = "false";
defparam \SDRAM_DQ[8]~input .listen_to_nsleep_signal = "false";
defparam \SDRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y11_N1
fiftyfivenm_io_ibuf \SDRAM_DQ[9]~input (
	.i(SDRAM_DQ[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SDRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[9]~input .bus_hold = "false";
defparam \SDRAM_DQ[9]~input .listen_to_nsleep_signal = "false";
defparam \SDRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y9_N1
fiftyfivenm_io_ibuf \SDRAM_DQ[10]~input (
	.i(SDRAM_DQ[10]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SDRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[10]~input .bus_hold = "false";
defparam \SDRAM_DQ[10]~input .listen_to_nsleep_signal = "false";
defparam \SDRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y12_N22
fiftyfivenm_io_ibuf \SDRAM_DQ[11]~input (
	.i(SDRAM_DQ[11]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SDRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[11]~input .bus_hold = "false";
defparam \SDRAM_DQ[11]~input .listen_to_nsleep_signal = "false";
defparam \SDRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y15_N22
fiftyfivenm_io_ibuf \SDRAM_DQ[12]~input (
	.i(SDRAM_DQ[12]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SDRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[12]~input .bus_hold = "false";
defparam \SDRAM_DQ[12]~input .listen_to_nsleep_signal = "false";
defparam \SDRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y13_N1
fiftyfivenm_io_ibuf \SDRAM_DQ[13]~input (
	.i(SDRAM_DQ[13]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SDRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[13]~input .bus_hold = "false";
defparam \SDRAM_DQ[13]~input .listen_to_nsleep_signal = "false";
defparam \SDRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y17_N8
fiftyfivenm_io_ibuf \SDRAM_DQ[14]~input (
	.i(SDRAM_DQ[14]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SDRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[14]~input .bus_hold = "false";
defparam \SDRAM_DQ[14]~input .listen_to_nsleep_signal = "false";
defparam \SDRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y17_N1
fiftyfivenm_io_ibuf \SDRAM_DQ[15]~input (
	.i(SDRAM_DQ[15]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SDRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[15]~input .bus_hold = "false";
defparam \SDRAM_DQ[15]~input .listen_to_nsleep_signal = "false";
defparam \SDRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N1
fiftyfivenm_io_ibuf \SFLASH_DATA~input (
	.i(SFLASH_DATA),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SFLASH_DATA~input_o ));
// synopsys translate_off
defparam \SFLASH_DATA~input .bus_hold = "false";
defparam \SFLASH_DATA~input .listen_to_nsleep_signal = "false";
defparam \SFLASH_DATA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X17_Y0_N22
fiftyfivenm_io_ibuf \SFLASH_DCLK~input (
	.i(SFLASH_DCLK),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SFLASH_DCLK~input_o ));
// synopsys translate_off
defparam \SFLASH_DCLK~input .bus_hold = "false";
defparam \SFLASH_DCLK~input .listen_to_nsleep_signal = "false";
defparam \SFLASH_DCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y17_N1
fiftyfivenm_io_ibuf \EG_P1~input (
	.i(EG_P1),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\EG_P1~input_o ));
// synopsys translate_off
defparam \EG_P1~input .bus_hold = "false";
defparam \EG_P1~input .listen_to_nsleep_signal = "false";
defparam \EG_P1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N22
fiftyfivenm_io_ibuf \EG_P10~input (
	.i(EG_P10),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\EG_P10~input_o ));
// synopsys translate_off
defparam \EG_P10~input .bus_hold = "false";
defparam \EG_P10~input .listen_to_nsleep_signal = "false";
defparam \EG_P10~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y16_N1
fiftyfivenm_io_ibuf \EG_P11~input (
	.i(EG_P11),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\EG_P11~input_o ));
// synopsys translate_off
defparam \EG_P11~input .bus_hold = "false";
defparam \EG_P11~input .listen_to_nsleep_signal = "false";
defparam \EG_P11~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y16_N8
fiftyfivenm_io_ibuf \EG_P12~input (
	.i(EG_P12),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\EG_P12~input_o ));
// synopsys translate_off
defparam \EG_P12~input .bus_hold = "false";
defparam \EG_P12~input .listen_to_nsleep_signal = "false";
defparam \EG_P12~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N8
fiftyfivenm_io_ibuf \EG_P13~input (
	.i(EG_P13),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\EG_P13~input_o ));
// synopsys translate_off
defparam \EG_P13~input .bus_hold = "false";
defparam \EG_P13~input .listen_to_nsleep_signal = "false";
defparam \EG_P13~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y5_N15
fiftyfivenm_io_ibuf \EG_P14~input (
	.i(EG_P14),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\EG_P14~input_o ));
// synopsys translate_off
defparam \EG_P14~input .bus_hold = "false";
defparam \EG_P14~input .listen_to_nsleep_signal = "false";
defparam \EG_P14~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y3_N1
fiftyfivenm_io_ibuf \EG_P15~input (
	.i(EG_P15),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\EG_P15~input_o ));
// synopsys translate_off
defparam \EG_P15~input .bus_hold = "false";
defparam \EG_P15~input .listen_to_nsleep_signal = "false";
defparam \EG_P15~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y5_N22
fiftyfivenm_io_ibuf \EG_P16~input (
	.i(EG_P16),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\EG_P16~input_o ));
// synopsys translate_off
defparam \EG_P16~input .bus_hold = "false";
defparam \EG_P16~input .listen_to_nsleep_signal = "false";
defparam \EG_P16~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y4_N8
fiftyfivenm_io_ibuf \EG_P17~input (
	.i(EG_P17),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\EG_P17~input_o ));
// synopsys translate_off
defparam \EG_P17~input .bus_hold = "false";
defparam \EG_P17~input .listen_to_nsleep_signal = "false";
defparam \EG_P17~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y4_N15
fiftyfivenm_io_ibuf \EG_P18~input (
	.i(EG_P18),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\EG_P18~input_o ));
// synopsys translate_off
defparam \EG_P18~input .bus_hold = "false";
defparam \EG_P18~input .listen_to_nsleep_signal = "false";
defparam \EG_P18~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y2_N15
fiftyfivenm_io_ibuf \EG_P19~input (
	.i(EG_P19),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\EG_P19~input_o ));
// synopsys translate_off
defparam \EG_P19~input .bus_hold = "false";
defparam \EG_P19~input .listen_to_nsleep_signal = "false";
defparam \EG_P19~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y18_N8
fiftyfivenm_io_ibuf \EG_P2~input (
	.i(EG_P2),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\EG_P2~input_o ));
// synopsys translate_off
defparam \EG_P2~input .bus_hold = "false";
defparam \EG_P2~input .listen_to_nsleep_signal = "false";
defparam \EG_P2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N1
fiftyfivenm_io_ibuf \EG_P20~input (
	.i(EG_P20),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\EG_P20~input_o ));
// synopsys translate_off
defparam \EG_P20~input .bus_hold = "false";
defparam \EG_P20~input .listen_to_nsleep_signal = "false";
defparam \EG_P20~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N29
fiftyfivenm_io_ibuf \EG_P21~input (
	.i(EG_P21),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\EG_P21~input_o ));
// synopsys translate_off
defparam \EG_P21~input .bus_hold = "false";
defparam \EG_P21~input .listen_to_nsleep_signal = "false";
defparam \EG_P21~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N8
fiftyfivenm_io_ibuf \EG_P22~input (
	.i(EG_P22),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\EG_P22~input_o ));
// synopsys translate_off
defparam \EG_P22~input .bus_hold = "false";
defparam \EG_P22~input .listen_to_nsleep_signal = "false";
defparam \EG_P22~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N1
fiftyfivenm_io_ibuf \EG_P23~input (
	.i(EG_P23),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\EG_P23~input_o ));
// synopsys translate_off
defparam \EG_P23~input .bus_hold = "false";
defparam \EG_P23~input .listen_to_nsleep_signal = "false";
defparam \EG_P23~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N15
fiftyfivenm_io_ibuf \EG_P24~input (
	.i(EG_P24),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\EG_P24~input_o ));
// synopsys translate_off
defparam \EG_P24~input .bus_hold = "false";
defparam \EG_P24~input .listen_to_nsleep_signal = "false";
defparam \EG_P24~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N8
fiftyfivenm_io_ibuf \EG_P25~input (
	.i(EG_P25),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\EG_P25~input_o ));
// synopsys translate_off
defparam \EG_P25~input .bus_hold = "false";
defparam \EG_P25~input .listen_to_nsleep_signal = "false";
defparam \EG_P25~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N1
fiftyfivenm_io_ibuf \EG_P26~input (
	.i(EG_P26),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\EG_P26~input_o ));
// synopsys translate_off
defparam \EG_P26~input .bus_hold = "false";
defparam \EG_P26~input .listen_to_nsleep_signal = "false";
defparam \EG_P26~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X15_Y0_N29
fiftyfivenm_io_ibuf \EG_P27~input (
	.i(EG_P27),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\EG_P27~input_o ));
// synopsys translate_off
defparam \EG_P27~input .bus_hold = "false";
defparam \EG_P27~input .listen_to_nsleep_signal = "false";
defparam \EG_P27~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X15_Y0_N8
fiftyfivenm_io_ibuf \EG_P28~input (
	.i(EG_P28),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\EG_P28~input_o ));
// synopsys translate_off
defparam \EG_P28~input .bus_hold = "false";
defparam \EG_P28~input .listen_to_nsleep_signal = "false";
defparam \EG_P28~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X15_Y0_N1
fiftyfivenm_io_ibuf \EG_P29~input (
	.i(EG_P29),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\EG_P29~input_o ));
// synopsys translate_off
defparam \EG_P29~input .bus_hold = "false";
defparam \EG_P29~input .listen_to_nsleep_signal = "false";
defparam \EG_P29~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y17_N8
fiftyfivenm_io_ibuf \EG_P3~input (
	.i(EG_P3),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\EG_P3~input_o ));
// synopsys translate_off
defparam \EG_P3~input .bus_hold = "false";
defparam \EG_P3~input .listen_to_nsleep_signal = "false";
defparam \EG_P3~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y25_N29
fiftyfivenm_io_ibuf \EG_P35~input (
	.i(EG_P35),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\EG_P35~input_o ));
// synopsys translate_off
defparam \EG_P35~input .bus_hold = "false";
defparam \EG_P35~input .listen_to_nsleep_signal = "false";
defparam \EG_P35~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X17_Y25_N1
fiftyfivenm_io_ibuf \EG_P36~input (
	.i(EG_P36),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\EG_P36~input_o ));
// synopsys translate_off
defparam \EG_P36~input .bus_hold = "false";
defparam \EG_P36~input .listen_to_nsleep_signal = "false";
defparam \EG_P36~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X15_Y25_N22
fiftyfivenm_io_ibuf \EG_P37~input (
	.i(EG_P37),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\EG_P37~input_o ));
// synopsys translate_off
defparam \EG_P37~input .bus_hold = "false";
defparam \EG_P37~input .listen_to_nsleep_signal = "false";
defparam \EG_P37~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y25_N15
fiftyfivenm_io_ibuf \EG_P38~input (
	.i(EG_P38),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\EG_P38~input_o ));
// synopsys translate_off
defparam \EG_P38~input .bus_hold = "false";
defparam \EG_P38~input .listen_to_nsleep_signal = "false";
defparam \EG_P38~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y10_N22
fiftyfivenm_io_ibuf \EG_P39~input (
	.i(EG_P39),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\EG_P39~input_o ));
// synopsys translate_off
defparam \EG_P39~input .bus_hold = "false";
defparam \EG_P39~input .listen_to_nsleep_signal = "false";
defparam \EG_P39~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y18_N1
fiftyfivenm_io_ibuf \EG_P4~input (
	.i(EG_P4),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\EG_P4~input_o ));
// synopsys translate_off
defparam \EG_P4~input .bus_hold = "false";
defparam \EG_P4~input .listen_to_nsleep_signal = "false";
defparam \EG_P4~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X15_Y25_N15
fiftyfivenm_io_ibuf \EG_P40~input (
	.i(EG_P40),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\EG_P40~input_o ));
// synopsys translate_off
defparam \EG_P40~input .bus_hold = "false";
defparam \EG_P40~input .listen_to_nsleep_signal = "false";
defparam \EG_P40~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y10_N15
fiftyfivenm_io_ibuf \EG_P41~input (
	.i(EG_P41),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\EG_P41~input_o ));
// synopsys translate_off
defparam \EG_P41~input .bus_hold = "false";
defparam \EG_P41~input .listen_to_nsleep_signal = "false";
defparam \EG_P41~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y25_N29
fiftyfivenm_io_ibuf \EG_P42~input (
	.i(EG_P42),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\EG_P42~input_o ));
// synopsys translate_off
defparam \EG_P42~input .bus_hold = "false";
defparam \EG_P42~input .listen_to_nsleep_signal = "false";
defparam \EG_P42~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X17_Y25_N8
fiftyfivenm_io_ibuf \EG_P43~input (
	.i(EG_P43),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\EG_P43~input_o ));
// synopsys translate_off
defparam \EG_P43~input .bus_hold = "false";
defparam \EG_P43~input .listen_to_nsleep_signal = "false";
defparam \EG_P43~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X17_Y25_N15
fiftyfivenm_io_ibuf \EG_P44~input (
	.i(EG_P44),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\EG_P44~input_o ));
// synopsys translate_off
defparam \EG_P44~input .bus_hold = "false";
defparam \EG_P44~input .listen_to_nsleep_signal = "false";
defparam \EG_P44~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y10_N8
fiftyfivenm_io_ibuf \EG_P45~input (
	.i(EG_P45),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\EG_P45~input_o ));
// synopsys translate_off
defparam \EG_P45~input .bus_hold = "false";
defparam \EG_P45~input .listen_to_nsleep_signal = "false";
defparam \EG_P45~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y25_N22
fiftyfivenm_io_ibuf \EG_P46~input (
	.i(EG_P46),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\EG_P46~input_o ));
// synopsys translate_off
defparam \EG_P46~input .bus_hold = "false";
defparam \EG_P46~input .listen_to_nsleep_signal = "false";
defparam \EG_P46~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y10_N8
fiftyfivenm_io_ibuf \EG_P47~input (
	.i(EG_P47),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\EG_P47~input_o ));
// synopsys translate_off
defparam \EG_P47~input .bus_hold = "false";
defparam \EG_P47~input .listen_to_nsleep_signal = "false";
defparam \EG_P47~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y10_N1
fiftyfivenm_io_ibuf \EG_P48~input (
	.i(EG_P48),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\EG_P48~input_o ));
// synopsys translate_off
defparam \EG_P48~input .bus_hold = "false";
defparam \EG_P48~input .listen_to_nsleep_signal = "false";
defparam \EG_P48~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y10_N15
fiftyfivenm_io_ibuf \EG_P49~input (
	.i(EG_P49),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\EG_P49~input_o ));
// synopsys translate_off
defparam \EG_P49~input .bus_hold = "false";
defparam \EG_P49~input .listen_to_nsleep_signal = "false";
defparam \EG_P49~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y15_N1
fiftyfivenm_io_ibuf \EG_P5~input (
	.i(EG_P5),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\EG_P5~input_o ));
// synopsys translate_off
defparam \EG_P5~input .bus_hold = "false";
defparam \EG_P5~input .listen_to_nsleep_signal = "false";
defparam \EG_P5~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X17_Y25_N29
fiftyfivenm_io_ibuf \EG_P50~input (
	.i(EG_P50),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\EG_P50~input_o ));
// synopsys translate_off
defparam \EG_P50~input .bus_hold = "false";
defparam \EG_P50~input .listen_to_nsleep_signal = "false";
defparam \EG_P50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X17_Y25_N22
fiftyfivenm_io_ibuf \EG_P51~input (
	.i(EG_P51),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\EG_P51~input_o ));
// synopsys translate_off
defparam \EG_P51~input .bus_hold = "false";
defparam \EG_P51~input .listen_to_nsleep_signal = "false";
defparam \EG_P51~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N22
fiftyfivenm_io_ibuf \EG_P52~input (
	.i(EG_P52),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\EG_P52~input_o ));
// synopsys translate_off
defparam \EG_P52~input .bus_hold = "false";
defparam \EG_P52~input .listen_to_nsleep_signal = "false";
defparam \EG_P52~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N15
fiftyfivenm_io_ibuf \EG_P53~input (
	.i(EG_P53),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\EG_P53~input_o ));
// synopsys translate_off
defparam \EG_P53~input .bus_hold = "false";
defparam \EG_P53~input .listen_to_nsleep_signal = "false";
defparam \EG_P53~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y3_N22
fiftyfivenm_io_ibuf \EG_P54~input (
	.i(EG_P54),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\EG_P54~input_o ));
// synopsys translate_off
defparam \EG_P54~input .bus_hold = "false";
defparam \EG_P54~input .listen_to_nsleep_signal = "false";
defparam \EG_P54~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y3_N15
fiftyfivenm_io_ibuf \EG_P55~input (
	.i(EG_P55),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\EG_P55~input_o ));
// synopsys translate_off
defparam \EG_P55~input .bus_hold = "false";
defparam \EG_P55~input .listen_to_nsleep_signal = "false";
defparam \EG_P55~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N22
fiftyfivenm_io_ibuf \EG_P56~input (
	.i(EG_P56),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\EG_P56~input_o ));
// synopsys translate_off
defparam \EG_P56~input .bus_hold = "false";
defparam \EG_P56~input .listen_to_nsleep_signal = "false";
defparam \EG_P56~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N15
fiftyfivenm_io_ibuf \EG_P57~input (
	.i(EG_P57),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\EG_P57~input_o ));
// synopsys translate_off
defparam \EG_P57~input .bus_hold = "false";
defparam \EG_P57~input .listen_to_nsleep_signal = "false";
defparam \EG_P57~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N1
fiftyfivenm_io_ibuf \EG_P58~input (
	.i(EG_P58),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\EG_P58~input_o ));
// synopsys translate_off
defparam \EG_P58~input .bus_hold = "false";
defparam \EG_P58~input .listen_to_nsleep_signal = "false";
defparam \EG_P58~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N8
fiftyfivenm_io_ibuf \EG_P59~input (
	.i(EG_P59),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\EG_P59~input_o ));
// synopsys translate_off
defparam \EG_P59~input .bus_hold = "false";
defparam \EG_P59~input .listen_to_nsleep_signal = "false";
defparam \EG_P59~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y15_N8
fiftyfivenm_io_ibuf \EG_P6~input (
	.i(EG_P6),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\EG_P6~input_o ));
// synopsys translate_off
defparam \EG_P6~input .bus_hold = "false";
defparam \EG_P6~input .listen_to_nsleep_signal = "false";
defparam \EG_P6~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N1
fiftyfivenm_io_ibuf \EG_P60~input (
	.i(EG_P60),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\EG_P60~input_o ));
// synopsys translate_off
defparam \EG_P60~input .bus_hold = "false";
defparam \EG_P60~input .listen_to_nsleep_signal = "false";
defparam \EG_P60~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N8
fiftyfivenm_io_ibuf \EG_P7~input (
	.i(EG_P7),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\EG_P7~input_o ));
// synopsys translate_off
defparam \EG_P7~input .bus_hold = "false";
defparam \EG_P7~input .listen_to_nsleep_signal = "false";
defparam \EG_P7~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N1
fiftyfivenm_io_ibuf \EG_P8~input (
	.i(EG_P8),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\EG_P8~input_o ));
// synopsys translate_off
defparam \EG_P8~input .bus_hold = "false";
defparam \EG_P8~input .listen_to_nsleep_signal = "false";
defparam \EG_P8~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N15
fiftyfivenm_io_ibuf \EG_P9~input (
	.i(EG_P9),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\EG_P9~input_o ));
// synopsys translate_off
defparam \EG_P9~input .bus_hold = "false";
defparam \EG_P9~input .listen_to_nsleep_signal = "false";
defparam \EG_P9~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y10_N29
fiftyfivenm_io_ibuf \GPIO_01~input (
	.i(GPIO_01),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO_01~input_o ));
// synopsys translate_off
defparam \GPIO_01~input .bus_hold = "false";
defparam \GPIO_01~input .listen_to_nsleep_signal = "false";
defparam \GPIO_01~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y10_N1
fiftyfivenm_io_ibuf \GPIO_02~input (
	.i(GPIO_02),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO_02~input_o ));
// synopsys translate_off
defparam \GPIO_02~input .bus_hold = "false";
defparam \GPIO_02~input .listen_to_nsleep_signal = "false";
defparam \GPIO_02~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y10_N22
fiftyfivenm_io_ibuf \GPIO_03~input (
	.i(GPIO_03),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO_03~input_o ));
// synopsys translate_off
defparam \GPIO_03~input .bus_hold = "false";
defparam \GPIO_03~input .listen_to_nsleep_signal = "false";
defparam \GPIO_03~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y25_N15
fiftyfivenm_io_ibuf \GPIO_04~input (
	.i(GPIO_04),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO_04~input_o ));
// synopsys translate_off
defparam \GPIO_04~input .bus_hold = "false";
defparam \GPIO_04~input .listen_to_nsleep_signal = "false";
defparam \GPIO_04~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y25_N29
fiftyfivenm_io_ibuf \GPIO_05~input (
	.i(GPIO_05),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO_05~input_o ));
// synopsys translate_off
defparam \GPIO_05~input .bus_hold = "false";
defparam \GPIO_05~input .listen_to_nsleep_signal = "false";
defparam \GPIO_05~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y25_N22
fiftyfivenm_io_ibuf \GPIO_06~input (
	.i(GPIO_06),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO_06~input_o ));
// synopsys translate_off
defparam \GPIO_06~input .bus_hold = "false";
defparam \GPIO_06~input .listen_to_nsleep_signal = "false";
defparam \GPIO_06~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y10_N1
fiftyfivenm_io_ibuf \GPIO_07~input (
	.i(GPIO_07),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO_07~input_o ));
// synopsys translate_off
defparam \GPIO_07~input .bus_hold = "false";
defparam \GPIO_07~input .listen_to_nsleep_signal = "false";
defparam \GPIO_07~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y25_N1
fiftyfivenm_io_ibuf \GPIO_08~input (
	.i(GPIO_08),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO_08~input_o ));
// synopsys translate_off
defparam \GPIO_08~input .bus_hold = "false";
defparam \GPIO_08~input .listen_to_nsleep_signal = "false";
defparam \GPIO_08~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y10_N8
fiftyfivenm_io_ibuf \GPIO_09~input (
	.i(GPIO_09),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO_09~input_o ));
// synopsys translate_off
defparam \GPIO_09~input .bus_hold = "false";
defparam \GPIO_09~input .listen_to_nsleep_signal = "false";
defparam \GPIO_09~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X15_Y25_N29
fiftyfivenm_io_ibuf \GPIO_10~input (
	.i(GPIO_10),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO_10~input_o ));
// synopsys translate_off
defparam \GPIO_10~input .bus_hold = "false";
defparam \GPIO_10~input .listen_to_nsleep_signal = "false";
defparam \GPIO_10~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X15_Y25_N1
fiftyfivenm_io_ibuf \GPIO_11~input (
	.i(GPIO_11),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO_11~input_o ));
// synopsys translate_off
defparam \GPIO_11~input .bus_hold = "false";
defparam \GPIO_11~input .listen_to_nsleep_signal = "false";
defparam \GPIO_11~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X15_Y25_N8
fiftyfivenm_io_ibuf \GPIO_12~input (
	.i(GPIO_12),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO_12~input_o ));
// synopsys translate_off
defparam \GPIO_12~input .bus_hold = "false";
defparam \GPIO_12~input .listen_to_nsleep_signal = "false";
defparam \GPIO_12~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N8
fiftyfivenm_io_ibuf \GPIO_A~input (
	.i(GPIO_A),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO_A~input_o ));
// synopsys translate_off
defparam \GPIO_A~input .bus_hold = "false";
defparam \GPIO_A~input .listen_to_nsleep_signal = "false";
defparam \GPIO_A~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N1
fiftyfivenm_io_ibuf \GPIO_B~input (
	.i(GPIO_B),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO_B~input_o ));
// synopsys translate_off
defparam \GPIO_B~input .bus_hold = "false";
defparam \GPIO_B~input .listen_to_nsleep_signal = "false";
defparam \GPIO_B~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N29
fiftyfivenm_io_ibuf \I2C_SCL~input (
	.i(I2C_SCL),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\I2C_SCL~input_o ));
// synopsys translate_off
defparam \I2C_SCL~input .bus_hold = "false";
defparam \I2C_SCL~input .listen_to_nsleep_signal = "false";
defparam \I2C_SCL~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
fiftyfivenm_io_ibuf \I2C_SDA~input (
	.i(I2C_SDA),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\I2C_SDA~input_o ));
// synopsys translate_off
defparam \I2C_SDA~input .bus_hold = "false";
defparam \I2C_SDA~input .listen_to_nsleep_signal = "false";
defparam \I2C_SDA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y25_N22
fiftyfivenm_io_ibuf \GPIO_J3_15~input (
	.i(GPIO_J3_15),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO_J3_15~input_o ));
// synopsys translate_off
defparam \GPIO_J3_15~input .bus_hold = "false";
defparam \GPIO_J3_15~input .listen_to_nsleep_signal = "false";
defparam \GPIO_J3_15~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y25_N29
fiftyfivenm_io_ibuf \GPIO_J3_16~input (
	.i(GPIO_J3_16),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO_J3_16~input_o ));
// synopsys translate_off
defparam \GPIO_J3_16~input .bus_hold = "false";
defparam \GPIO_J3_16~input .listen_to_nsleep_signal = "false";
defparam \GPIO_J3_16~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y25_N15
fiftyfivenm_io_ibuf \GPIO_J3_17~input (
	.i(GPIO_J3_17),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO_J3_17~input_o ));
// synopsys translate_off
defparam \GPIO_J3_17~input .bus_hold = "false";
defparam \GPIO_J3_17~input .listen_to_nsleep_signal = "false";
defparam \GPIO_J3_17~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y25_N22
fiftyfivenm_io_ibuf \GPIO_J3_18~input (
	.i(GPIO_J3_18),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO_J3_18~input_o ));
// synopsys translate_off
defparam \GPIO_J3_18~input .bus_hold = "false";
defparam \GPIO_J3_18~input .listen_to_nsleep_signal = "false";
defparam \GPIO_J3_18~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y25_N1
fiftyfivenm_io_ibuf \GPIO_J3_19~input (
	.i(GPIO_J3_19),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO_J3_19~input_o ));
// synopsys translate_off
defparam \GPIO_J3_19~input .bus_hold = "false";
defparam \GPIO_J3_19~input .listen_to_nsleep_signal = "false";
defparam \GPIO_J3_19~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y25_N8
fiftyfivenm_io_ibuf \GPIO_J3_20~input (
	.i(GPIO_J3_20),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO_J3_20~input_o ));
// synopsys translate_off
defparam \GPIO_J3_20~input .bus_hold = "false";
defparam \GPIO_J3_20~input .listen_to_nsleep_signal = "false";
defparam \GPIO_J3_20~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y25_N8
fiftyfivenm_io_ibuf \GPIO_J3_21~input (
	.i(GPIO_J3_21),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO_J3_21~input_o ));
// synopsys translate_off
defparam \GPIO_J3_21~input .bus_hold = "false";
defparam \GPIO_J3_21~input .listen_to_nsleep_signal = "false";
defparam \GPIO_J3_21~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y25_N15
fiftyfivenm_io_ibuf \GPIO_J3_22~input (
	.i(GPIO_J3_22),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO_J3_22~input_o ));
// synopsys translate_off
defparam \GPIO_J3_22~input .bus_hold = "false";
defparam \GPIO_J3_22~input .listen_to_nsleep_signal = "false";
defparam \GPIO_J3_22~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y25_N29
fiftyfivenm_io_ibuf \GPIO_J3_23~input (
	.i(GPIO_J3_23),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO_J3_23~input_o ));
// synopsys translate_off
defparam \GPIO_J3_23~input .bus_hold = "false";
defparam \GPIO_J3_23~input .listen_to_nsleep_signal = "false";
defparam \GPIO_J3_23~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y25_N1
fiftyfivenm_io_ibuf \GPIO_J3_24~input (
	.i(GPIO_J3_24),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO_J3_24~input_o ));
// synopsys translate_off
defparam \GPIO_J3_24~input .bus_hold = "false";
defparam \GPIO_J3_24~input .listen_to_nsleep_signal = "false";
defparam \GPIO_J3_24~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y25_N15
fiftyfivenm_io_ibuf \GPIO_J3_25~input (
	.i(GPIO_J3_25),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO_J3_25~input_o ));
// synopsys translate_off
defparam \GPIO_J3_25~input .bus_hold = "false";
defparam \GPIO_J3_25~input .listen_to_nsleep_signal = "false";
defparam \GPIO_J3_25~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y25_N22
fiftyfivenm_io_ibuf \GPIO_J3_26~input (
	.i(GPIO_J3_26),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO_J3_26~input_o ));
// synopsys translate_off
defparam \GPIO_J3_26~input .bus_hold = "false";
defparam \GPIO_J3_26~input .listen_to_nsleep_signal = "false";
defparam \GPIO_J3_26~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y25_N1
fiftyfivenm_io_ibuf \GPIO_J3_27~input (
	.i(GPIO_J3_27),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO_J3_27~input_o ));
// synopsys translate_off
defparam \GPIO_J3_27~input .bus_hold = "false";
defparam \GPIO_J3_27~input .listen_to_nsleep_signal = "false";
defparam \GPIO_J3_27~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y25_N8
fiftyfivenm_io_ibuf \GPIO_J3_28~input (
	.i(GPIO_J3_28),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO_J3_28~input_o ));
// synopsys translate_off
defparam \GPIO_J3_28~input .bus_hold = "false";
defparam \GPIO_J3_28~input .listen_to_nsleep_signal = "false";
defparam \GPIO_J3_28~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y25_N22
fiftyfivenm_io_ibuf \GPIO_J3_31~input (
	.i(GPIO_J3_31),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO_J3_31~input_o ));
// synopsys translate_off
defparam \GPIO_J3_31~input .bus_hold = "false";
defparam \GPIO_J3_31~input .listen_to_nsleep_signal = "false";
defparam \GPIO_J3_31~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y25_N29
fiftyfivenm_io_ibuf \GPIO_J3_32~input (
	.i(GPIO_J3_32),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO_J3_32~input_o ));
// synopsys translate_off
defparam \GPIO_J3_32~input .bus_hold = "false";
defparam \GPIO_J3_32~input .listen_to_nsleep_signal = "false";
defparam \GPIO_J3_32~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y25_N29
fiftyfivenm_io_ibuf \GPIO_J3_33~input (
	.i(GPIO_J3_33),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO_J3_33~input_o ));
// synopsys translate_off
defparam \GPIO_J3_33~input .bus_hold = "false";
defparam \GPIO_J3_33~input .listen_to_nsleep_signal = "false";
defparam \GPIO_J3_33~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y25_N1
fiftyfivenm_io_ibuf \GPIO_J3_34~input (
	.i(GPIO_J3_34),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO_J3_34~input_o ));
// synopsys translate_off
defparam \GPIO_J3_34~input .bus_hold = "false";
defparam \GPIO_J3_34~input .listen_to_nsleep_signal = "false";
defparam \GPIO_J3_34~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y25_N15
fiftyfivenm_io_ibuf \GPIO_J3_35~input (
	.i(GPIO_J3_35),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO_J3_35~input_o ));
// synopsys translate_off
defparam \GPIO_J3_35~input .bus_hold = "false";
defparam \GPIO_J3_35~input .listen_to_nsleep_signal = "false";
defparam \GPIO_J3_35~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y25_N22
fiftyfivenm_io_ibuf \GPIO_J3_36~input (
	.i(GPIO_J3_36),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO_J3_36~input_o ));
// synopsys translate_off
defparam \GPIO_J3_36~input .bus_hold = "false";
defparam \GPIO_J3_36~input .listen_to_nsleep_signal = "false";
defparam \GPIO_J3_36~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y25_N1
fiftyfivenm_io_ibuf \GPIO_J3_37~input (
	.i(GPIO_J3_37),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO_J3_37~input_o ));
// synopsys translate_off
defparam \GPIO_J3_37~input .bus_hold = "false";
defparam \GPIO_J3_37~input .listen_to_nsleep_signal = "false";
defparam \GPIO_J3_37~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y25_N8
fiftyfivenm_io_ibuf \GPIO_J3_38~input (
	.i(GPIO_J3_38),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO_J3_38~input_o ));
// synopsys translate_off
defparam \GPIO_J3_38~input .bus_hold = "false";
defparam \GPIO_J3_38~input .listen_to_nsleep_signal = "false";
defparam \GPIO_J3_38~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y21_N22
fiftyfivenm_io_ibuf \GPIO_J3_39~input (
	.i(GPIO_J3_39),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO_J3_39~input_o ));
// synopsys translate_off
defparam \GPIO_J3_39~input .bus_hold = "false";
defparam \GPIO_J3_39~input .listen_to_nsleep_signal = "false";
defparam \GPIO_J3_39~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y21_N15
fiftyfivenm_io_ibuf \GPIO_J3_40~input (
	.i(GPIO_J3_40),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO_J3_40~input_o ));
// synopsys translate_off
defparam \GPIO_J3_40~input .bus_hold = "false";
defparam \GPIO_J3_40~input .listen_to_nsleep_signal = "false";
defparam \GPIO_J3_40~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N22
fiftyfivenm_io_ibuf \GPIO_J4_11~input (
	.i(GPIO_J4_11),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO_J4_11~input_o ));
// synopsys translate_off
defparam \GPIO_J4_11~input .bus_hold = "false";
defparam \GPIO_J4_11~input .listen_to_nsleep_signal = "false";
defparam \GPIO_J4_11~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N29
fiftyfivenm_io_ibuf \GPIO_J4_12~input (
	.i(GPIO_J4_12),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO_J4_12~input_o ));
// synopsys translate_off
defparam \GPIO_J4_12~input .bus_hold = "false";
defparam \GPIO_J4_12~input .listen_to_nsleep_signal = "false";
defparam \GPIO_J4_12~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N8
fiftyfivenm_io_ibuf \GPIO_J4_13~input (
	.i(GPIO_J4_13),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO_J4_13~input_o ));
// synopsys translate_off
defparam \GPIO_J4_13~input .bus_hold = "false";
defparam \GPIO_J4_13~input .listen_to_nsleep_signal = "false";
defparam \GPIO_J4_13~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N15
fiftyfivenm_io_ibuf \GPIO_J4_14~input (
	.i(GPIO_J4_14),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO_J4_14~input_o ));
// synopsys translate_off
defparam \GPIO_J4_14~input .bus_hold = "false";
defparam \GPIO_J4_14~input .listen_to_nsleep_signal = "false";
defparam \GPIO_J4_14~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N15
fiftyfivenm_io_ibuf \GPIO_J4_15~input (
	.i(GPIO_J4_15),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO_J4_15~input_o ));
// synopsys translate_off
defparam \GPIO_J4_15~input .bus_hold = "false";
defparam \GPIO_J4_15~input .listen_to_nsleep_signal = "false";
defparam \GPIO_J4_15~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N22
fiftyfivenm_io_ibuf \GPIO_J4_16~input (
	.i(GPIO_J4_16),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO_J4_16~input_o ));
// synopsys translate_off
defparam \GPIO_J4_16~input .bus_hold = "false";
defparam \GPIO_J4_16~input .listen_to_nsleep_signal = "false";
defparam \GPIO_J4_16~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N29
fiftyfivenm_io_ibuf \GPIO_J4_19~input (
	.i(GPIO_J4_19),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO_J4_19~input_o ));
// synopsys translate_off
defparam \GPIO_J4_19~input .bus_hold = "false";
defparam \GPIO_J4_19~input .listen_to_nsleep_signal = "false";
defparam \GPIO_J4_19~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N1
fiftyfivenm_io_ibuf \GPIO_J4_20~input (
	.i(GPIO_J4_20),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO_J4_20~input_o ));
// synopsys translate_off
defparam \GPIO_J4_20~input .bus_hold = "false";
defparam \GPIO_J4_20~input .listen_to_nsleep_signal = "false";
defparam \GPIO_J4_20~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N8
fiftyfivenm_io_ibuf \GPIO_J4_21~input (
	.i(GPIO_J4_21),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO_J4_21~input_o ));
// synopsys translate_off
defparam \GPIO_J4_21~input .bus_hold = "false";
defparam \GPIO_J4_21~input .listen_to_nsleep_signal = "false";
defparam \GPIO_J4_21~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N15
fiftyfivenm_io_ibuf \GPIO_J4_22~input (
	.i(GPIO_J4_22),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO_J4_22~input_o ));
// synopsys translate_off
defparam \GPIO_J4_22~input .bus_hold = "false";
defparam \GPIO_J4_22~input .listen_to_nsleep_signal = "false";
defparam \GPIO_J4_22~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X15_Y0_N15
fiftyfivenm_io_ibuf \GPIO_J4_23~input (
	.i(GPIO_J4_23),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO_J4_23~input_o ));
// synopsys translate_off
defparam \GPIO_J4_23~input .bus_hold = "false";
defparam \GPIO_J4_23~input .listen_to_nsleep_signal = "false";
defparam \GPIO_J4_23~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X15_Y0_N22
fiftyfivenm_io_ibuf \GPIO_J4_24~input (
	.i(GPIO_J4_24),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO_J4_24~input_o ));
// synopsys translate_off
defparam \GPIO_J4_24~input .bus_hold = "false";
defparam \GPIO_J4_24~input .listen_to_nsleep_signal = "false";
defparam \GPIO_J4_24~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N29
fiftyfivenm_io_ibuf \GPIO_J4_27~input (
	.i(GPIO_J4_27),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO_J4_27~input_o ));
// synopsys translate_off
defparam \GPIO_J4_27~input .bus_hold = "false";
defparam \GPIO_J4_27~input .listen_to_nsleep_signal = "false";
defparam \GPIO_J4_27~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X17_Y0_N1
fiftyfivenm_io_ibuf \GPIO_J4_28~input (
	.i(GPIO_J4_28),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO_J4_28~input_o ));
// synopsys translate_off
defparam \GPIO_J4_28~input .bus_hold = "false";
defparam \GPIO_J4_28~input .listen_to_nsleep_signal = "false";
defparam \GPIO_J4_28~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N15
fiftyfivenm_io_ibuf \GPIO_J4_29~input (
	.i(GPIO_J4_29),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO_J4_29~input_o ));
// synopsys translate_off
defparam \GPIO_J4_29~input .bus_hold = "false";
defparam \GPIO_J4_29~input .listen_to_nsleep_signal = "false";
defparam \GPIO_J4_29~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N22
fiftyfivenm_io_ibuf \GPIO_J4_30~input (
	.i(GPIO_J4_30),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO_J4_30~input_o ));
// synopsys translate_off
defparam \GPIO_J4_30~input .bus_hold = "false";
defparam \GPIO_J4_30~input .listen_to_nsleep_signal = "false";
defparam \GPIO_J4_30~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N1
fiftyfivenm_io_ibuf \GPIO_J4_31~input (
	.i(GPIO_J4_31),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO_J4_31~input_o ));
// synopsys translate_off
defparam \GPIO_J4_31~input .bus_hold = "false";
defparam \GPIO_J4_31~input .listen_to_nsleep_signal = "false";
defparam \GPIO_J4_31~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N8
fiftyfivenm_io_ibuf \GPIO_J4_32~input (
	.i(GPIO_J4_32),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO_J4_32~input_o ));
// synopsys translate_off
defparam \GPIO_J4_32~input .bus_hold = "false";
defparam \GPIO_J4_32~input .listen_to_nsleep_signal = "false";
defparam \GPIO_J4_32~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
fiftyfivenm_io_ibuf \GPIO_J4_35~input (
	.i(GPIO_J4_35),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO_J4_35~input_o ));
// synopsys translate_off
defparam \GPIO_J4_35~input .bus_hold = "false";
defparam \GPIO_J4_35~input .listen_to_nsleep_signal = "false";
defparam \GPIO_J4_35~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N29
fiftyfivenm_io_ibuf \GPIO_J4_36~input (
	.i(GPIO_J4_36),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO_J4_36~input_o ));
// synopsys translate_off
defparam \GPIO_J4_36~input .bus_hold = "false";
defparam \GPIO_J4_36~input .listen_to_nsleep_signal = "false";
defparam \GPIO_J4_36~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N29
fiftyfivenm_io_ibuf \GPIO_J4_37~input (
	.i(GPIO_J4_37),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO_J4_37~input_o ));
// synopsys translate_off
defparam \GPIO_J4_37~input .bus_hold = "false";
defparam \GPIO_J4_37~input .listen_to_nsleep_signal = "false";
defparam \GPIO_J4_37~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N1
fiftyfivenm_io_ibuf \GPIO_J4_38~input (
	.i(GPIO_J4_38),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO_J4_38~input_o ));
// synopsys translate_off
defparam \GPIO_J4_38~input .bus_hold = "false";
defparam \GPIO_J4_38~input .listen_to_nsleep_signal = "false";
defparam \GPIO_J4_38~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N1
fiftyfivenm_io_ibuf \GPIO_J4_39~input (
	.i(GPIO_J4_39),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO_J4_39~input_o ));
// synopsys translate_off
defparam \GPIO_J4_39~input .bus_hold = "false";
defparam \GPIO_J4_39~input .listen_to_nsleep_signal = "false";
defparam \GPIO_J4_39~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N8
fiftyfivenm_io_ibuf \GPIO_J4_40~input (
	.i(GPIO_J4_40),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO_J4_40~input_o ));
// synopsys translate_off
defparam \GPIO_J4_40~input .bus_hold = "false";
defparam \GPIO_J4_40~input .listen_to_nsleep_signal = "false";
defparam \GPIO_J4_40~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y21_N8
fiftyfivenm_io_ibuf \PMOD_A[0]~input (
	.i(PMOD_A[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\PMOD_A[0]~input_o ));
// synopsys translate_off
defparam \PMOD_A[0]~input .bus_hold = "false";
defparam \PMOD_A[0]~input .listen_to_nsleep_signal = "false";
defparam \PMOD_A[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y21_N1
fiftyfivenm_io_ibuf \PMOD_A[1]~input (
	.i(PMOD_A[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\PMOD_A[1]~input_o ));
// synopsys translate_off
defparam \PMOD_A[1]~input .bus_hold = "false";
defparam \PMOD_A[1]~input .listen_to_nsleep_signal = "false";
defparam \PMOD_A[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y22_N8
fiftyfivenm_io_ibuf \PMOD_A[2]~input (
	.i(PMOD_A[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\PMOD_A[2]~input_o ));
// synopsys translate_off
defparam \PMOD_A[2]~input .bus_hold = "false";
defparam \PMOD_A[2]~input .listen_to_nsleep_signal = "false";
defparam \PMOD_A[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y22_N1
fiftyfivenm_io_ibuf \PMOD_A[3]~input (
	.i(PMOD_A[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\PMOD_A[3]~input_o ));
// synopsys translate_off
defparam \PMOD_A[3]~input .bus_hold = "false";
defparam \PMOD_A[3]~input .listen_to_nsleep_signal = "false";
defparam \PMOD_A[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y20_N22
fiftyfivenm_io_ibuf \PMOD_B[0]~input (
	.i(PMOD_B[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\PMOD_B[0]~input_o ));
// synopsys translate_off
defparam \PMOD_B[0]~input .bus_hold = "false";
defparam \PMOD_B[0]~input .listen_to_nsleep_signal = "false";
defparam \PMOD_B[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y20_N15
fiftyfivenm_io_ibuf \PMOD_B[1]~input (
	.i(PMOD_B[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\PMOD_B[1]~input_o ));
// synopsys translate_off
defparam \PMOD_B[1]~input .bus_hold = "false";
defparam \PMOD_B[1]~input .listen_to_nsleep_signal = "false";
defparam \PMOD_B[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y15_N15
fiftyfivenm_io_ibuf \PMOD_B[2]~input (
	.i(PMOD_B[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\PMOD_B[2]~input_o ));
// synopsys translate_off
defparam \PMOD_B[2]~input .bus_hold = "false";
defparam \PMOD_B[2]~input .listen_to_nsleep_signal = "false";
defparam \PMOD_B[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y12_N15
fiftyfivenm_io_ibuf \PMOD_B[3]~input (
	.i(PMOD_B[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\PMOD_B[3]~input_o ));
// synopsys translate_off
defparam \PMOD_B[3]~input .bus_hold = "false";
defparam \PMOD_B[3]~input .listen_to_nsleep_signal = "false";
defparam \PMOD_B[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y1_N22
fiftyfivenm_io_ibuf \PMOD_C[0]~input (
	.i(PMOD_C[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\PMOD_C[0]~input_o ));
// synopsys translate_off
defparam \PMOD_C[0]~input .bus_hold = "false";
defparam \PMOD_C[0]~input .listen_to_nsleep_signal = "false";
defparam \PMOD_C[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y1_N15
fiftyfivenm_io_ibuf \PMOD_C[1]~input (
	.i(PMOD_C[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\PMOD_C[1]~input_o ));
// synopsys translate_off
defparam \PMOD_C[1]~input .bus_hold = "false";
defparam \PMOD_C[1]~input .listen_to_nsleep_signal = "false";
defparam \PMOD_C[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y6_N22
fiftyfivenm_io_ibuf \PMOD_C[2]~input (
	.i(PMOD_C[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\PMOD_C[2]~input_o ));
// synopsys translate_off
defparam \PMOD_C[2]~input .bus_hold = "false";
defparam \PMOD_C[2]~input .listen_to_nsleep_signal = "false";
defparam \PMOD_C[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y6_N15
fiftyfivenm_io_ibuf \PMOD_C[3]~input (
	.i(PMOD_C[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\PMOD_C[3]~input_o ));
// synopsys translate_off
defparam \PMOD_C[3]~input .bus_hold = "false";
defparam \PMOD_C[3]~input .listen_to_nsleep_signal = "false";
defparam \PMOD_C[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y2_N15
fiftyfivenm_io_ibuf \PMOD_D[0]~input (
	.i(PMOD_D[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\PMOD_D[0]~input_o ));
// synopsys translate_off
defparam \PMOD_D[0]~input .bus_hold = "false";
defparam \PMOD_D[0]~input .listen_to_nsleep_signal = "false";
defparam \PMOD_D[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y2_N22
fiftyfivenm_io_ibuf \PMOD_D[1]~input (
	.i(PMOD_D[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\PMOD_D[1]~input_o ));
// synopsys translate_off
defparam \PMOD_D[1]~input .bus_hold = "false";
defparam \PMOD_D[1]~input .listen_to_nsleep_signal = "false";
defparam \PMOD_D[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y5_N22
fiftyfivenm_io_ibuf \PMOD_D[2]~input (
	.i(PMOD_D[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\PMOD_D[2]~input_o ));
// synopsys translate_off
defparam \PMOD_D[2]~input .bus_hold = "false";
defparam \PMOD_D[2]~input .listen_to_nsleep_signal = "false";
defparam \PMOD_D[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y5_N15
fiftyfivenm_io_ibuf \PMOD_D[3]~input (
	.i(PMOD_D[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\PMOD_D[3]~input_o ));
// synopsys translate_off
defparam \PMOD_D[3]~input .bus_hold = "false";
defparam \PMOD_D[3]~input .listen_to_nsleep_signal = "false";
defparam \PMOD_D[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: UNVM_X0_Y11_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X10_Y24_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

assign AD5681R_LDACn = \AD5681R_LDACn~output_o ;

assign AD5681R_RSTn = \AD5681R_RSTn~output_o ;

assign AD5681R_SCL = \AD5681R_SCL~output_o ;

assign AD5681R_SDA = \AD5681R_SDA~output_o ;

assign AD5681R_SYNCn = \AD5681R_SYNCn~output_o ;

assign ADXL362_CS = \ADXL362_CS~output_o ;

assign ADXL362_MOSI = \ADXL362_MOSI~output_o ;

assign ADXL362_SCLK = \ADXL362_SCLK~output_o ;

assign SDRAM_A[0] = \SDRAM_A[0]~output_o ;

assign SDRAM_A[1] = \SDRAM_A[1]~output_o ;

assign SDRAM_A[2] = \SDRAM_A[2]~output_o ;

assign SDRAM_A[3] = \SDRAM_A[3]~output_o ;

assign SDRAM_A[4] = \SDRAM_A[4]~output_o ;

assign SDRAM_A[5] = \SDRAM_A[5]~output_o ;

assign SDRAM_A[6] = \SDRAM_A[6]~output_o ;

assign SDRAM_A[7] = \SDRAM_A[7]~output_o ;

assign SDRAM_A[8] = \SDRAM_A[8]~output_o ;

assign SDRAM_A[9] = \SDRAM_A[9]~output_o ;

assign SDRAM_A[10] = \SDRAM_A[10]~output_o ;

assign SDRAM_A[11] = \SDRAM_A[11]~output_o ;

assign SDRAM_A[12] = \SDRAM_A[12]~output_o ;

assign SDRAM_BA[0] = \SDRAM_BA[0]~output_o ;

assign SDRAM_BA[1] = \SDRAM_BA[1]~output_o ;

assign SDRAM_CASn = \SDRAM_CASn~output_o ;

assign SDRAM_CKE = \SDRAM_CKE~output_o ;

assign SDRAM_CLK = \SDRAM_CLK~output_o ;

assign SDRAM_CSn = \SDRAM_CSn~output_o ;

assign SDRAM_DQMH = \SDRAM_DQMH~output_o ;

assign SDRAM_DQML = \SDRAM_DQML~output_o ;

assign SDRAM_RASn = \SDRAM_RASn~output_o ;

assign SDRAM_WEn = \SDRAM_WEn~output_o ;

assign USER_LED[1] = \USER_LED[1]~output_o ;

assign USER_LED[2] = \USER_LED[2]~output_o ;

assign USER_LED[3] = \USER_LED[3]~output_o ;

assign USER_LED[4] = \USER_LED[4]~output_o ;

assign USER_LED[5] = \USER_LED[5]~output_o ;

assign USER_LED[6] = \USER_LED[6]~output_o ;

assign USER_LED[7] = \USER_LED[7]~output_o ;

assign USER_LED[8] = \USER_LED[8]~output_o ;

assign RESET_EXPn = \RESET_EXPn~output_o ;

assign ADT7420_SCL = \ADT7420_SCL~output_o ;

assign ADT7420_SDA = \ADT7420_SDA~output_o ;

assign SDRAM_DQ[0] = \SDRAM_DQ[0]~output_o ;

assign SDRAM_DQ[1] = \SDRAM_DQ[1]~output_o ;

assign SDRAM_DQ[2] = \SDRAM_DQ[2]~output_o ;

assign SDRAM_DQ[3] = \SDRAM_DQ[3]~output_o ;

assign SDRAM_DQ[4] = \SDRAM_DQ[4]~output_o ;

assign SDRAM_DQ[5] = \SDRAM_DQ[5]~output_o ;

assign SDRAM_DQ[6] = \SDRAM_DQ[6]~output_o ;

assign SDRAM_DQ[7] = \SDRAM_DQ[7]~output_o ;

assign SDRAM_DQ[8] = \SDRAM_DQ[8]~output_o ;

assign SDRAM_DQ[9] = \SDRAM_DQ[9]~output_o ;

assign SDRAM_DQ[10] = \SDRAM_DQ[10]~output_o ;

assign SDRAM_DQ[11] = \SDRAM_DQ[11]~output_o ;

assign SDRAM_DQ[12] = \SDRAM_DQ[12]~output_o ;

assign SDRAM_DQ[13] = \SDRAM_DQ[13]~output_o ;

assign SDRAM_DQ[14] = \SDRAM_DQ[14]~output_o ;

assign SDRAM_DQ[15] = \SDRAM_DQ[15]~output_o ;

assign SFLASH_DATA = \SFLASH_DATA~output_o ;

assign SFLASH_DCLK = \SFLASH_DCLK~output_o ;

assign EG_P1 = \EG_P1~output_o ;

assign EG_P10 = \EG_P10~output_o ;

assign EG_P11 = \EG_P11~output_o ;

assign EG_P12 = \EG_P12~output_o ;

assign EG_P13 = \EG_P13~output_o ;

assign EG_P14 = \EG_P14~output_o ;

assign EG_P15 = \EG_P15~output_o ;

assign EG_P16 = \EG_P16~output_o ;

assign EG_P17 = \EG_P17~output_o ;

assign EG_P18 = \EG_P18~output_o ;

assign EG_P19 = \EG_P19~output_o ;

assign EG_P2 = \EG_P2~output_o ;

assign EG_P20 = \EG_P20~output_o ;

assign EG_P21 = \EG_P21~output_o ;

assign EG_P22 = \EG_P22~output_o ;

assign EG_P23 = \EG_P23~output_o ;

assign EG_P24 = \EG_P24~output_o ;

assign EG_P25 = \EG_P25~output_o ;

assign EG_P26 = \EG_P26~output_o ;

assign EG_P27 = \EG_P27~output_o ;

assign EG_P28 = \EG_P28~output_o ;

assign EG_P29 = \EG_P29~output_o ;

assign EG_P3 = \EG_P3~output_o ;

assign EG_P35 = \EG_P35~output_o ;

assign EG_P36 = \EG_P36~output_o ;

assign EG_P37 = \EG_P37~output_o ;

assign EG_P38 = \EG_P38~output_o ;

assign EG_P39 = \EG_P39~output_o ;

assign EG_P4 = \EG_P4~output_o ;

assign EG_P40 = \EG_P40~output_o ;

assign EG_P41 = \EG_P41~output_o ;

assign EG_P42 = \EG_P42~output_o ;

assign EG_P43 = \EG_P43~output_o ;

assign EG_P44 = \EG_P44~output_o ;

assign EG_P45 = \EG_P45~output_o ;

assign EG_P46 = \EG_P46~output_o ;

assign EG_P47 = \EG_P47~output_o ;

assign EG_P48 = \EG_P48~output_o ;

assign EG_P49 = \EG_P49~output_o ;

assign EG_P5 = \EG_P5~output_o ;

assign EG_P50 = \EG_P50~output_o ;

assign EG_P51 = \EG_P51~output_o ;

assign EG_P52 = \EG_P52~output_o ;

assign EG_P53 = \EG_P53~output_o ;

assign EG_P54 = \EG_P54~output_o ;

assign EG_P55 = \EG_P55~output_o ;

assign EG_P56 = \EG_P56~output_o ;

assign EG_P57 = \EG_P57~output_o ;

assign EG_P58 = \EG_P58~output_o ;

assign EG_P59 = \EG_P59~output_o ;

assign EG_P6 = \EG_P6~output_o ;

assign EG_P60 = \EG_P60~output_o ;

assign EG_P7 = \EG_P7~output_o ;

assign EG_P8 = \EG_P8~output_o ;

assign EG_P9 = \EG_P9~output_o ;

assign GPIO_01 = \GPIO_01~output_o ;

assign GPIO_02 = \GPIO_02~output_o ;

assign GPIO_03 = \GPIO_03~output_o ;

assign GPIO_04 = \GPIO_04~output_o ;

assign GPIO_05 = \GPIO_05~output_o ;

assign GPIO_06 = \GPIO_06~output_o ;

assign GPIO_07 = \GPIO_07~output_o ;

assign GPIO_08 = \GPIO_08~output_o ;

assign GPIO_09 = \GPIO_09~output_o ;

assign GPIO_10 = \GPIO_10~output_o ;

assign GPIO_11 = \GPIO_11~output_o ;

assign GPIO_12 = \GPIO_12~output_o ;

assign GPIO_A = \GPIO_A~output_o ;

assign GPIO_B = \GPIO_B~output_o ;

assign I2C_SCL = \I2C_SCL~output_o ;

assign I2C_SDA = \I2C_SDA~output_o ;

assign GPIO_J3_15 = \GPIO_J3_15~output_o ;

assign GPIO_J3_16 = \GPIO_J3_16~output_o ;

assign GPIO_J3_17 = \GPIO_J3_17~output_o ;

assign GPIO_J3_18 = \GPIO_J3_18~output_o ;

assign GPIO_J3_19 = \GPIO_J3_19~output_o ;

assign GPIO_J3_20 = \GPIO_J3_20~output_o ;

assign GPIO_J3_21 = \GPIO_J3_21~output_o ;

assign GPIO_J3_22 = \GPIO_J3_22~output_o ;

assign GPIO_J3_23 = \GPIO_J3_23~output_o ;

assign GPIO_J3_24 = \GPIO_J3_24~output_o ;

assign GPIO_J3_25 = \GPIO_J3_25~output_o ;

assign GPIO_J3_26 = \GPIO_J3_26~output_o ;

assign GPIO_J3_27 = \GPIO_J3_27~output_o ;

assign GPIO_J3_28 = \GPIO_J3_28~output_o ;

assign GPIO_J3_31 = \GPIO_J3_31~output_o ;

assign GPIO_J3_32 = \GPIO_J3_32~output_o ;

assign GPIO_J3_33 = \GPIO_J3_33~output_o ;

assign GPIO_J3_34 = \GPIO_J3_34~output_o ;

assign GPIO_J3_35 = \GPIO_J3_35~output_o ;

assign GPIO_J3_36 = \GPIO_J3_36~output_o ;

assign GPIO_J3_37 = \GPIO_J3_37~output_o ;

assign GPIO_J3_38 = \GPIO_J3_38~output_o ;

assign GPIO_J3_39 = \GPIO_J3_39~output_o ;

assign GPIO_J3_40 = \GPIO_J3_40~output_o ;

assign GPIO_J4_11 = \GPIO_J4_11~output_o ;

assign GPIO_J4_12 = \GPIO_J4_12~output_o ;

assign GPIO_J4_13 = \GPIO_J4_13~output_o ;

assign GPIO_J4_14 = \GPIO_J4_14~output_o ;

assign GPIO_J4_15 = \GPIO_J4_15~output_o ;

assign GPIO_J4_16 = \GPIO_J4_16~output_o ;

assign GPIO_J4_19 = \GPIO_J4_19~output_o ;

assign GPIO_J4_20 = \GPIO_J4_20~output_o ;

assign GPIO_J4_21 = \GPIO_J4_21~output_o ;

assign GPIO_J4_22 = \GPIO_J4_22~output_o ;

assign GPIO_J4_23 = \GPIO_J4_23~output_o ;

assign GPIO_J4_24 = \GPIO_J4_24~output_o ;

assign GPIO_J4_27 = \GPIO_J4_27~output_o ;

assign GPIO_J4_28 = \GPIO_J4_28~output_o ;

assign GPIO_J4_29 = \GPIO_J4_29~output_o ;

assign GPIO_J4_30 = \GPIO_J4_30~output_o ;

assign GPIO_J4_31 = \GPIO_J4_31~output_o ;

assign GPIO_J4_32 = \GPIO_J4_32~output_o ;

assign GPIO_J4_35 = \GPIO_J4_35~output_o ;

assign GPIO_J4_36 = \GPIO_J4_36~output_o ;

assign GPIO_J4_37 = \GPIO_J4_37~output_o ;

assign GPIO_J4_38 = \GPIO_J4_38~output_o ;

assign GPIO_J4_39 = \GPIO_J4_39~output_o ;

assign GPIO_J4_40 = \GPIO_J4_40~output_o ;

assign PMOD_A[0] = \PMOD_A[0]~output_o ;

assign PMOD_A[1] = \PMOD_A[1]~output_o ;

assign PMOD_A[2] = \PMOD_A[2]~output_o ;

assign PMOD_A[3] = \PMOD_A[3]~output_o ;

assign PMOD_B[0] = \PMOD_B[0]~output_o ;

assign PMOD_B[1] = \PMOD_B[1]~output_o ;

assign PMOD_B[2] = \PMOD_B[2]~output_o ;

assign PMOD_B[3] = \PMOD_B[3]~output_o ;

assign PMOD_C[0] = \PMOD_C[0]~output_o ;

assign PMOD_C[1] = \PMOD_C[1]~output_o ;

assign PMOD_C[2] = \PMOD_C[2]~output_o ;

assign PMOD_C[3] = \PMOD_C[3]~output_o ;

assign PMOD_D[0] = \PMOD_D[0]~output_o ;

assign PMOD_D[1] = \PMOD_D[1]~output_o ;

assign PMOD_D[2] = \PMOD_D[2]~output_o ;

assign PMOD_D[3] = \PMOD_D[3]~output_o ;

endmodule
