TRACE::2024-03-11.23:07:29::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:29::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:29::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:29::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-11.23:07:29::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:29::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-11.23:07:29::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-03-11.23:07:29::SCWPlatform::Opened new HwDB with name nexysa7fpga_0
TRACE::2024-03-11.23:07:29::SCWWriter::formatted JSON is {
	"platformName":	"Final_Project_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Project_Platform",
	"platHandOff":	"E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST1_VIVADO/project_1/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2024-03-11.23:07:29::SCWWriter::formatted JSON is {
	"platformName":	"Final_Project_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Project_Platform",
	"platHandOff":	"E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST1_VIVADO/project_1/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Project_Platform",
	"systems":	[{
			"systemName":	"Final_Project_Platform",
			"systemDesc":	"Final_Project_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Project_Platform"
		}]
}
TRACE::2024-03-11.23:07:29::SCWPlatform::Boot application domains not present, creating them
TRACE::2024-03-11.23:07:29::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2024-03-11.23:07:29::SCWWriter::formatted JSON is {
	"platformName":	"Final_Project_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Project_Platform",
	"platHandOff":	"E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST1_VIVADO/project_1/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Project_Platform",
	"systems":	[{
			"systemName":	"Final_Project_Platform",
			"systemDesc":	"Final_Project_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Project_Platform"
		}]
}
TRACE::2024-03-11.23:07:29::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:29::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:29::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:29::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-11.23:07:29::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:29::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-11.23:07:29::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-03-11.23:07:29::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-03-11.23:07:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-11.23:07:29::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:29::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:29::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:29::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-11.23:07:29::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:29::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-11.23:07:29::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-03-11.23:07:29::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-03-11.23:07:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-11.23:07:29::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:29::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:29::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:29::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-11.23:07:29::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:29::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-11.23:07:29::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-03-11.23:07:29::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-03-11.23:07:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-11.23:07:29::SCWDomain::checking for install qemu data   : 
TRACE::2024-03-11.23:07:29::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:29::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:29::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:29::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-11.23:07:29::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:29::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-11.23:07:29::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-03-11.23:07:29::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-03-11.23:07:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-11.23:07:29::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:29::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:29::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:29::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-11.23:07:29::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:29::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-11.23:07:29::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-03-11.23:07:29::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-03-11.23:07:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-11.23:07:29::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:29::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:29::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:29::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-11.23:07:29::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:29::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-11.23:07:29::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-03-11.23:07:29::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-03-11.23:07:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-11.23:07:29::SCWMssOS::Checking the sw design at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:29::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-03-11.23:07:29::SCWMssOS::No sw design opened at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:29::SCWMssOS::mss does not exists at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:29::SCWMssOS::Creating sw design at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:30::SCWMssOS::Adding the swdes entry, created swdb E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss with des name E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:30::SCWMssOS::updating the scw layer changes to swdes at   E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:30::SCWMssOS::Writing mss at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:30::SCWMssOS::Completed writing the mss file at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp
TRACE::2024-03-11.23:07:30::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-03-11.23:07:30::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-03-11.23:07:30::SCWMssOS::Completed writing the mss file at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp
TRACE::2024-03-11.23:07:30::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2024-03-11.23:07:47::SCWMssOS::Saving the mss changes E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:47::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-03-11.23:07:47::SCWMssOS::Writing the mss file completed E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:47::SCWMssOS::Commit changes completed.
TRACE::2024-03-11.23:07:47::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:47::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:47::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:47::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-11.23:07:47::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:47::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-11.23:07:47::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-03-11.23:07:47::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-03-11.23:07:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-11.23:07:47::SCWMssOS::Checking the sw design at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:47::SCWMssOS::DEBUG:  swdes dump  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-03-11.23:07:47::SCWMssOS::Sw design exists and opened at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:47::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:47::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:47::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:47::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-11.23:07:47::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:47::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-11.23:07:47::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-03-11.23:07:47::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-03-11.23:07:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-11.23:07:47::SCWMssOS::Checking the sw design at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:47::SCWMssOS::DEBUG:  swdes dump  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-03-11.23:07:47::SCWMssOS::Sw design exists and opened at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:47::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:47::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:47::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:47::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-11.23:07:47::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:47::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-11.23:07:47::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-03-11.23:07:47::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-03-11.23:07:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-11.23:07:47::SCWMssOS::Checking the sw design at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:47::SCWMssOS::DEBUG:  swdes dump  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-03-11.23:07:47::SCWMssOS::Sw design exists and opened at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:47::SCWWriter::formatted JSON is {
	"platformName":	"Final_Project_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Project_Platform",
	"platHandOff":	"E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST1_VIVADO/project_1/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Project_Platform",
	"systems":	[{
			"systemName":	"Final_Project_Platform",
			"systemDesc":	"Final_Project_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Project_Platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"706a5d8fbcd62e7d7f6c2293a2a44338",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-03-11.23:07:47::SCWPlatform::Started generating the artifacts platform Final_Project_Platform
TRACE::2024-03-11.23:07:47::SCWPlatform::Sanity checking of platform is completed
LOG::2024-03-11.23:07:47::SCWPlatform::Started generating the artifacts for system configuration Final_Project_Platform
LOG::2024-03-11.23:07:47::SCWSystem::Checking the domain standalone_domain
LOG::2024-03-11.23:07:47::SCWSystem::Not a boot domain 
LOG::2024-03-11.23:07:47::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-03-11.23:07:47::SCWDomain::Generating domain artifcats
TRACE::2024-03-11.23:07:47::SCWMssOS::Generating standalone artifcats
TRACE::2024-03-11.23:07:47::SCWMssOS:: Copying the user libraries. 
TRACE::2024-03-11.23:07:47::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:47::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:47::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:47::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-11.23:07:47::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:47::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-11.23:07:47::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-03-11.23:07:47::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-03-11.23:07:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-11.23:07:47::SCWMssOS::Checking the sw design at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:47::SCWMssOS::DEBUG:  swdes dump  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-03-11.23:07:47::SCWMssOS::Sw design exists and opened at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:47::SCWMssOS::Completed writing the mss file at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp
TRACE::2024-03-11.23:07:47::SCWMssOS::Mss edits present, copying mssfile into export location E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:47::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-03-11.23:07:47::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-03-11.23:07:47::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2024-03-11.23:07:47::SCWMssOS::skipping the bsp build ... 
TRACE::2024-03-11.23:07:47::SCWMssOS::Copying to export directory.
TRACE::2024-03-11.23:07:47::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-03-11.23:07:47::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-03-11.23:07:47::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-03-11.23:07:47::SCWSystem::Completed Processing the sysconfig Final_Project_Platform
LOG::2024-03-11.23:07:47::SCWPlatform::Completed generating the artifacts for system configuration Final_Project_Platform
TRACE::2024-03-11.23:07:47::SCWPlatform::Started preparing the platform 
TRACE::2024-03-11.23:07:47::SCWSystem::Writing the bif file for system config Final_Project_Platform
TRACE::2024-03-11.23:07:47::SCWSystem::dir created 
TRACE::2024-03-11.23:07:47::SCWSystem::Writing the bif 
TRACE::2024-03-11.23:07:47::SCWPlatform::Started writing the spfm file 
TRACE::2024-03-11.23:07:47::SCWPlatform::Started writing the xpfm file 
TRACE::2024-03-11.23:07:47::SCWPlatform::Completed generating the platform
TRACE::2024-03-11.23:07:47::SCWMssOS::Saving the mss changes E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-11.23:07:47::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-11.23:07:47::SCWMssOS::Commit changes completed.
TRACE::2024-03-11.23:07:47::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:47::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:47::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:47::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-11.23:07:47::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:47::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-11.23:07:47::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-03-11.23:07:47::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-03-11.23:07:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-11.23:07:47::SCWMssOS::Checking the sw design at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:47::SCWMssOS::DEBUG:  swdes dump  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-03-11.23:07:47::SCWMssOS::Sw design exists and opened at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:47::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:47::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:47::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:47::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-11.23:07:47::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:47::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-11.23:07:47::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-03-11.23:07:47::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-03-11.23:07:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-11.23:07:47::SCWMssOS::Checking the sw design at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:47::SCWMssOS::DEBUG:  swdes dump  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-03-11.23:07:47::SCWMssOS::Sw design exists and opened at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:47::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:47::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:47::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:47::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-11.23:07:47::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:47::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-11.23:07:47::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-03-11.23:07:47::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-03-11.23:07:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-11.23:07:47::SCWMssOS::Checking the sw design at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:47::SCWMssOS::DEBUG:  swdes dump  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-03-11.23:07:47::SCWMssOS::Sw design exists and opened at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:47::SCWWriter::formatted JSON is {
	"platformName":	"Final_Project_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Project_Platform",
	"platHandOff":	"E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST1_VIVADO/project_1/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Project_Platform",
	"systems":	[{
			"systemName":	"Final_Project_Platform",
			"systemDesc":	"Final_Project_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Project_Platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"706a5d8fbcd62e7d7f6c2293a2a44338",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-03-11.23:07:47::SCWPlatform::updated the xpfm file.
TRACE::2024-03-11.23:07:48::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:48::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:48::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:48::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-11.23:07:48::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:48::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-11.23:07:48::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-03-11.23:07:48::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-03-11.23:07:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-11.23:07:48::SCWMssOS::Checking the sw design at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:48::SCWMssOS::DEBUG:  swdes dump  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-03-11.23:07:48::SCWMssOS::Sw design exists and opened at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:48::SCWMssOS::Saving the mss changes E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-11.23:07:48::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-11.23:07:48::SCWMssOS::Commit changes completed.
TRACE::2024-03-11.23:07:48::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:48::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:48::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:48::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-11.23:07:48::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:48::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-11.23:07:48::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-03-11.23:07:48::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-03-11.23:07:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-11.23:07:48::SCWMssOS::Checking the sw design at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:48::SCWMssOS::DEBUG:  swdes dump  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-03-11.23:07:48::SCWMssOS::Sw design exists and opened at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:48::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:48::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:48::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:48::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-11.23:07:48::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:48::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-11.23:07:48::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-03-11.23:07:48::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-03-11.23:07:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-11.23:07:48::SCWMssOS::Checking the sw design at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:48::SCWMssOS::DEBUG:  swdes dump  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-03-11.23:07:48::SCWMssOS::Sw design exists and opened at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:48::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:48::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:48::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:48::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-11.23:07:48::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:48::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-11.23:07:48::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-03-11.23:07:48::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-03-11.23:07:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-11.23:07:48::SCWMssOS::Checking the sw design at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:48::SCWMssOS::DEBUG:  swdes dump  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-03-11.23:07:48::SCWMssOS::Sw design exists and opened at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:48::SCWWriter::formatted JSON is {
	"platformName":	"Final_Project_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Project_Platform",
	"platHandOff":	"E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST1_VIVADO/project_1/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Project_Platform",
	"systems":	[{
			"systemName":	"Final_Project_Platform",
			"systemDesc":	"Final_Project_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Project_Platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"706a5d8fbcd62e7d7f6c2293a2a44338",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-03-11.23:07:48::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:48::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:48::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:48::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-11.23:07:48::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:48::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-11.23:07:48::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-03-11.23:07:48::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-03-11.23:07:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-11.23:07:48::SCWMssOS::Checking the sw design at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:48::SCWMssOS::DEBUG:  swdes dump  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-03-11.23:07:48::SCWMssOS::Sw design exists and opened at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:48::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:48::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:48::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:48::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-11.23:07:48::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:48::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-11.23:07:48::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-03-11.23:07:48::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-03-11.23:07:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-11.23:07:48::SCWMssOS::Checking the sw design at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:48::SCWMssOS::DEBUG:  swdes dump  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-03-11.23:07:48::SCWMssOS::Sw design exists and opened at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:48::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:48::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:48::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:48::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-11.23:07:48::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:48::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-11.23:07:48::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-03-11.23:07:48::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-03-11.23:07:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-11.23:07:48::SCWMssOS::Checking the sw design at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:48::SCWMssOS::DEBUG:  swdes dump  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-03-11.23:07:48::SCWMssOS::Sw design exists and opened at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:48::SCWMssOS::Saving the mss changes E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-11.23:07:48::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-11.23:07:48::SCWMssOS::Commit changes completed.
TRACE::2024-03-11.23:07:48::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:48::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:48::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:48::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-11.23:07:48::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:48::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-11.23:07:48::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-03-11.23:07:48::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-03-11.23:07:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-11.23:07:48::SCWMssOS::Checking the sw design at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:48::SCWMssOS::DEBUG:  swdes dump  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-03-11.23:07:48::SCWMssOS::Sw design exists and opened at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:48::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:48::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:48::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:48::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-11.23:07:48::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:48::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-11.23:07:48::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-03-11.23:07:48::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-03-11.23:07:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-11.23:07:48::SCWMssOS::Checking the sw design at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:48::SCWMssOS::DEBUG:  swdes dump  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-03-11.23:07:48::SCWMssOS::Sw design exists and opened at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:48::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:48::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:48::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:48::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-11.23:07:48::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:48::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-11.23:07:48::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-03-11.23:07:48::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-03-11.23:07:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-11.23:07:48::SCWMssOS::Checking the sw design at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:48::SCWMssOS::DEBUG:  swdes dump  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-03-11.23:07:48::SCWMssOS::Sw design exists and opened at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:48::SCWWriter::formatted JSON is {
	"platformName":	"Final_Project_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Project_Platform",
	"platHandOff":	"E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST1_VIVADO/project_1/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Project_Platform",
	"systems":	[{
			"systemName":	"Final_Project_Platform",
			"systemDesc":	"Final_Project_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Project_Platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"706a5d8fbcd62e7d7f6c2293a2a44338",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-03-11.23:07:48::SCWMssOS::Saving the mss changes E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-11.23:07:48::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-11.23:07:48::SCWMssOS::Commit changes completed.
TRACE::2024-03-11.23:07:48::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:48::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:48::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:48::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-11.23:07:48::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:48::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-11.23:07:48::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-03-11.23:07:48::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-03-11.23:07:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-11.23:07:48::SCWMssOS::Checking the sw design at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:48::SCWMssOS::DEBUG:  swdes dump  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-03-11.23:07:48::SCWMssOS::Sw design exists and opened at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:48::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:48::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:48::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:48::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-11.23:07:48::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:48::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-11.23:07:48::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-03-11.23:07:48::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-03-11.23:07:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-11.23:07:48::SCWMssOS::Checking the sw design at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:48::SCWMssOS::DEBUG:  swdes dump  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-03-11.23:07:48::SCWMssOS::Sw design exists and opened at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:48::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:48::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:48::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:48::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-11.23:07:48::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:48::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-11.23:07:48::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-03-11.23:07:48::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-03-11.23:07:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-11.23:07:48::SCWMssOS::Checking the sw design at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:48::SCWMssOS::DEBUG:  swdes dump  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-03-11.23:07:48::SCWMssOS::Sw design exists and opened at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:48::SCWWriter::formatted JSON is {
	"platformName":	"Final_Project_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Project_Platform",
	"platHandOff":	"E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST1_VIVADO/project_1/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Project_Platform",
	"systems":	[{
			"systemName":	"Final_Project_Platform",
			"systemDesc":	"Final_Project_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Project_Platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"706a5d8fbcd62e7d7f6c2293a2a44338",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-03-11.23:07:49::SCWPlatform::Clearing the existing platform
TRACE::2024-03-11.23:07:49::SCWSystem::Clearing the existing sysconfig
TRACE::2024-03-11.23:07:49::SCWMssOS::Removing the swdes entry for  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:49::SCWSystem::Clearing the domains completed.
TRACE::2024-03-11.23:07:49::SCWPlatform::Clearing the opened hw db.
TRACE::2024-03-11.23:07:49::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:49::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:49::SCWPlatform:: Platform location is E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-11.23:07:49::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:49::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-11.23:07:49::SCWPlatform::Removing the HwDB with name E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:49::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:49::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:49::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:49::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-11.23:07:49::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:49::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-11.23:07:49::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-03-11.23:07:49::SCWPlatform::Opened new HwDB with name nexysa7fpga_1
TRACE::2024-03-11.23:07:49::SCWReader::Active system found as  Final_Project_Platform
TRACE::2024-03-11.23:07:49::SCWReader::Handling sysconfig Final_Project_Platform
TRACE::2024-03-11.23:07:49::SCWDomain::checking for install qemu data   : 
TRACE::2024-03-11.23:07:49::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:49::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:49::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:49::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-11.23:07:49::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:49::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-11.23:07:49::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-03-11.23:07:49::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-03-11.23:07:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-11.23:07:49::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:49::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:49::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:49::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-11.23:07:49::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:49::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-11.23:07:49::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-03-11.23:07:49::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-03-11.23:07:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-11.23:07:49::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:49::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:49::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:49::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-11.23:07:49::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:49::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-11.23:07:49::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-03-11.23:07:49::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-03-11.23:07:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-11.23:07:49::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:49::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:49::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:49::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-11.23:07:49::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:49::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-11.23:07:49::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-03-11.23:07:49::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-03-11.23:07:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-11.23:07:49::SCWMssOS::Checking the sw design at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:49::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-03-11.23:07:49::SCWMssOS::No sw design opened at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:49::SCWMssOS::mss exists loading the mss file  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:49::SCWMssOS::Opened the sw design from mss  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:49::SCWMssOS::Adding the swdes entry E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-03-11.23:07:49::SCWMssOS::updating the scw layer about changes
TRACE::2024-03-11.23:07:49::SCWMssOS::Opened the sw design.  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:49::SCWMssOS::Saving the mss changes E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-11.23:07:49::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-11.23:07:49::SCWMssOS::Commit changes completed.
TRACE::2024-03-11.23:07:49::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-03-11.23:07:49::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-03-11.23:07:49::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:49::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:49::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:49::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-11.23:07:49::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:07:49::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-11.23:07:49::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-03-11.23:07:49::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-03-11.23:07:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-11.23:07:49::SCWMssOS::Checking the sw design at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:49::SCWMssOS::DEBUG:  swdes dump  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-03-11.23:07:49::SCWMssOS::Sw design exists and opened at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:07:49::SCWReader::No isolation master present  
TRACE::2024-03-11.23:08:22::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:08:22::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:08:22::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:08:22::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-11.23:08:22::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:08:22::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-11.23:08:22::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-03-11.23:08:22::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-03-11.23:08:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-11.23:08:22::SCWMssOS::Checking the sw design at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:08:22::SCWMssOS::DEBUG:  swdes dump  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-03-11.23:08:22::SCWMssOS::Sw design exists and opened at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:08:23::SCWMssOS::In reload Mss file.
TRACE::2024-03-11.23:08:23::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:08:23::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:08:23::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:08:23::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-11.23:08:23::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:08:23::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-11.23:08:23::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-03-11.23:08:23::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-03-11.23:08:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-11.23:08:23::SCWMssOS::Checking the sw design at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:08:23::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-03-11.23:08:23::SCWMssOS::No sw design opened at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:08:23::SCWMssOS::mss exists loading the mss file  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:08:23::SCWMssOS::Opened the sw design from mss  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:08:23::SCWMssOS::Adding the swdes entry E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-03-11.23:08:23::SCWMssOS::updating the scw layer about changes
TRACE::2024-03-11.23:08:23::SCWMssOS::Opened the sw design.  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:08:23::SCWMssOS::Saving the mss changes E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:08:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-11.23:08:23::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-11.23:08:23::SCWMssOS::Commit changes completed.
TRACE::2024-03-11.23:08:23::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:08:23::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:08:23::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:08:23::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-11.23:08:23::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:08:23::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-11.23:08:23::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-03-11.23:08:23::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-03-11.23:08:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-11.23:08:23::SCWMssOS::Checking the sw design at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:08:23::SCWMssOS::DEBUG:  swdes dump  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-03-11.23:08:23::SCWMssOS::Sw design exists and opened at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:08:23::SCWMssOS::Removing the swdes entry for  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
LOG::2024-03-11.23:09:22::SCWPlatform::Started generating the artifacts platform Final_Project_Platform
TRACE::2024-03-11.23:09:22::SCWPlatform::Sanity checking of platform is completed
LOG::2024-03-11.23:09:22::SCWPlatform::Started generating the artifacts for system configuration Final_Project_Platform
LOG::2024-03-11.23:09:22::SCWSystem::Checking the domain standalone_domain
LOG::2024-03-11.23:09:22::SCWSystem::Not a boot domain 
LOG::2024-03-11.23:09:22::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-03-11.23:09:22::SCWDomain::Generating domain artifcats
TRACE::2024-03-11.23:09:22::SCWMssOS::Generating standalone artifcats
TRACE::2024-03-11.23:09:22::SCWMssOS:: Copying the user libraries. 
TRACE::2024-03-11.23:09:22::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:09:22::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:09:22::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:09:22::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-11.23:09:22::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:09:22::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-11.23:09:22::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-03-11.23:09:22::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-03-11.23:09:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-11.23:09:22::SCWMssOS::Checking the sw design at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:09:22::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-03-11.23:09:22::SCWMssOS::No sw design opened at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:09:22::SCWMssOS::mss exists loading the mss file  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:09:22::SCWMssOS::Opened the sw design from mss  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:09:22::SCWMssOS::Adding the swdes entry E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-03-11.23:09:22::SCWMssOS::updating the scw layer about changes
TRACE::2024-03-11.23:09:22::SCWMssOS::Opened the sw design.  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:09:22::SCWMssOS::Completed writing the mss file at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp
TRACE::2024-03-11.23:09:22::SCWMssOS::Mss edits present, copying mssfile into export location E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:09:22::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-03-11.23:09:22::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-03-11.23:09:22::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2024-03-11.23:09:22::SCWMssOS::doing bsp build ... 
TRACE::2024-03-11.23:09:22::SCWMssOS::System Command Ran  E: & cd  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp & make 
TRACE::2024-03-11.23:09:22::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-03-11.23:09:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-03-11.23:09:22::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-03-11.23:09:22::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-03-11.23:09:22::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-11.23:09:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-03-11.23:09:23::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-03-11.23:09:23::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-03-11.23:09:23::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-11.23:09:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-03-11.23:09:23::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-03-11.23:09:23::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-03-11.23:09:23::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-11.23:09:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2024-03-11.23:09:23::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-03-11.23:09:23::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2024-03-11.23:09:23::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-11.23:09:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-03-11.23:09:23::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-03-11.23:09:23::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-03-11.23:09:23::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-11.23:09:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2024-03-11.23:09:23::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-03-11.23:09:23::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-03-11.23:09:23::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-11.23:09:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-03-11.23:09:23::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-03-11.23:09:23::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2024-03-11.23:09:23::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-11.23:09:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2024-03-11.23:09:24::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-03-11.23:09:24::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2024-03-11.23:09:24::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-11.23:09:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-03-11.23:09:24::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-03-11.23:09:24::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-03-11.23:09:24::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-11.23:09:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2024-03-11.23:09:24::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-03-11.23:09:24::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-03-11.23:09:24::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-11.23:09:24::SCWMssOS::"Compiling nexys4IO..."

TRACE::2024-03-11.23:09:26::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-03-11.23:09:26::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2024-03-11.23:09:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-03-11.23:09:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-03-11.23:09:26::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-03-11.23:09:26::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-03-11.23:09:26::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-11.23:09:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-03-11.23:09:26::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-03-11.23:09:26::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-03-11.23:09:26::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-11.23:09:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2024-03-11.23:09:26::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-03-11.23:09:26::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-03-11.23:09:26::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-11.23:09:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-03-11.23:09:26::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-03-11.23:09:26::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2024-03-11.23:09:26::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-11.23:09:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2024-03-11.23:09:26::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-03-11.23:09:26::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-03-11.23:09:26::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-11.23:09:26::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-03-11.23:09:26::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-03-11.23:09:26::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-11.23:09:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-03-11.23:09:26::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-03-11.23:09:26::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2024-03-11.23:09:26::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-11.23:09:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2024-03-11.23:09:26::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-03-11.23:09:26::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2024-03-11.23:09:26::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-11.23:09:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-03-11.23:09:26::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-03-11.23:09:26::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-03-11.23:09:26::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-11.23:09:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-03-11.23:09:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-03-11.23:09:26::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-03-11.23:09:26::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-03-11.23:09:26::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-11.23:09:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-03-11.23:09:26::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-03-11.23:09:26::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-03-11.23:09:26::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-11.23:09:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2024-03-11.23:09:26::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-03-11.23:09:26::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-03-11.23:09:26::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-11.23:09:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-03-11.23:09:26::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2024-03-11.23:09:26::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2024-03-11.23:09:26::SCWMssOS::tra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-11.23:09:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-03-11.23:09:26::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-03-11.23:09:26::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-03-11.23:09:26::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-11.23:09:26::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-03-11.23:09:26::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-03-11.23:09:26::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-11.23:09:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2024-03-11.23:09:26::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-03-11.23:09:26::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2024-03-11.23:09:26::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-11.23:09:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-03-11.23:09:27::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-03-11.23:09:27::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-03-11.23:09:27::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-11.23:09:28::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-03-11.23:09:28::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-03-11.23:09:28::SCWMssOS::make --no-print-directory archive

TRACE::2024-03-11.23:09:28::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-03-11.23:09:28::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-03-11.23:09:28::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-03-11.23:09:28::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-03-11.23:09:28::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-03-11.23:09:28::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-03-11.23:09:28::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-03-11.23:09:28::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-03-11.23:09:28::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-03-11.23:09:28::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-03-11.23:09:28::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-03-11.23:09:28::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-03-11.23:09:28::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-03-11.23:09:28::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2024-03-11.23:09:28::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xii
TRACE::2024-03-11.23:09:28::SCWMssOS::c.o microblaze_0/lib/xiic_dyn_master.o microblaze_0/lib/xiic_g.o microblaze_0/lib/xiic_intr.o microblaze_0/lib/xiic_l.o microbl
TRACE::2024-03-11.23:09:28::SCWMssOS::aze_0/lib/xiic_master.o microblaze_0/lib/xiic_multi_master.o microblaze_0/lib/xiic_options.o microblaze_0/lib/xiic_selftest.o m
TRACE::2024-03-11.23:09:28::SCWMssOS::icroblaze_0/lib/xiic_sinit.o microblaze_0/lib/xiic_slave.o microblaze_0/lib/xiic_stats.o microblaze_0/lib/xil_assert.o microbla
TRACE::2024-03-11.23:09:28::SCWMssOS::ze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/l
TRACE::2024-03-11.23:09:28::SCWMssOS::ib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o mic
TRACE::2024-03-11.23:09:28::SCWMssOS::roblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib
TRACE::2024-03-11.23:09:28::SCWMssOS::/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_sel
TRACE::2024-03-11.23:09:28::SCWMssOS::ftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o 
TRACE::2024-03-11.23:09:28::SCWMssOS::microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o mi
TRACE::2024-03-11.23:09:28::SCWMssOS::croblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.
TRACE::2024-03-11.23:09:28::SCWMssOS::o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_se
TRACE::2024-03-11.23:09:28::SCWMssOS::lftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2024-03-11.23:09:28::SCWMssOS::'Finished building libraries'

TRACE::2024-03-11.23:09:29::SCWMssOS::Copying to export directory.
TRACE::2024-03-11.23:09:30::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-03-11.23:09:30::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-03-11.23:09:30::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-03-11.23:09:30::SCWSystem::Completed Processing the sysconfig Final_Project_Platform
LOG::2024-03-11.23:09:30::SCWPlatform::Completed generating the artifacts for system configuration Final_Project_Platform
TRACE::2024-03-11.23:09:30::SCWPlatform::Started preparing the platform 
TRACE::2024-03-11.23:09:30::SCWSystem::Writing the bif file for system config Final_Project_Platform
TRACE::2024-03-11.23:09:30::SCWSystem::dir created 
TRACE::2024-03-11.23:09:30::SCWSystem::Writing the bif 
TRACE::2024-03-11.23:09:30::SCWPlatform::Started writing the spfm file 
TRACE::2024-03-11.23:09:30::SCWPlatform::Started writing the xpfm file 
TRACE::2024-03-11.23:09:30::SCWPlatform::Completed generating the platform
TRACE::2024-03-11.23:09:30::SCWMssOS::Saving the mss changes E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:09:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-11.23:09:30::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-11.23:09:30::SCWMssOS::Commit changes completed.
TRACE::2024-03-11.23:09:30::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:09:30::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:09:30::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:09:30::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-11.23:09:30::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:09:30::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-11.23:09:30::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-03-11.23:09:30::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-03-11.23:09:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-11.23:09:30::SCWMssOS::Checking the sw design at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:09:30::SCWMssOS::DEBUG:  swdes dump  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-03-11.23:09:30::SCWMssOS::Sw design exists and opened at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:09:30::SCWWriter::formatted JSON is {
	"platformName":	"Final_Project_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Project_Platform",
	"platHandOff":	"E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST1_VIVADO/project_1/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Project_Platform",
	"systems":	[{
			"systemName":	"Final_Project_Platform",
			"systemDesc":	"Final_Project_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Project_Platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"706a5d8fbcd62e7d7f6c2293a2a44338",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-03-11.23:09:30::SCWPlatform::updated the xpfm file.
TRACE::2024-03-11.23:09:31::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:09:31::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:09:31::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:09:31::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-11.23:09:31::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-11.23:09:31::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-11.23:09:31::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-03-11.23:09:31::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-03-11.23:09:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-11.23:09:31::SCWMssOS::Checking the sw design at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-11.23:09:31::SCWMssOS::DEBUG:  swdes dump  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-03-11.23:09:31::SCWMssOS::Sw design exists and opened at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-16.21:33:32::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.21:33:32::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.21:33:32::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.21:33:32::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-16.21:33:32::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.21:33:32::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-16.21:33:32::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-03-16.21:33:33::SCWPlatform::Opened new HwDB with name nexysa7fpga_0
TRACE::2024-03-16.21:33:33::SCWReader::Active system found as  Final_Project_Platform
TRACE::2024-03-16.21:33:33::SCWReader::Handling sysconfig Final_Project_Platform
TRACE::2024-03-16.21:33:33::SCWDomain::checking for install qemu data   : 
TRACE::2024-03-16.21:33:33::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.21:33:33::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.21:33:33::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.21:33:33::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-16.21:33:33::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.21:33:33::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-16.21:33:33::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-03-16.21:33:33::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-03-16.21:33:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-16.21:33:33::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.21:33:33::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.21:33:33::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.21:33:33::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-16.21:33:33::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.21:33:33::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-16.21:33:33::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-03-16.21:33:33::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-03-16.21:33:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-16.21:33:33::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.21:33:33::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.21:33:33::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.21:33:33::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-16.21:33:33::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.21:33:33::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-16.21:33:33::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-03-16.21:33:33::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-03-16.21:33:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-16.21:33:33::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.21:33:33::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.21:33:33::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.21:33:33::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-16.21:33:33::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.21:33:33::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-16.21:33:33::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-03-16.21:33:33::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-03-16.21:33:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-16.21:33:33::SCWMssOS::Checking the sw design at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-16.21:33:33::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-03-16.21:33:33::SCWMssOS::No sw design opened at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-16.21:33:33::SCWMssOS::mss exists loading the mss file  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-16.21:33:33::SCWMssOS::Opened the sw design from mss  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-16.21:33:33::SCWMssOS::Adding the swdes entry E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-03-16.21:33:33::SCWMssOS::updating the scw layer about changes
TRACE::2024-03-16.21:33:33::SCWMssOS::Opened the sw design.  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-16.21:33:33::SCWMssOS::Saving the mss changes E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-16.21:33:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-16.21:33:33::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-16.21:33:33::SCWMssOS::Commit changes completed.
TRACE::2024-03-16.21:33:33::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-03-16.21:33:33::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-03-16.21:33:33::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.21:33:33::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.21:33:33::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.21:33:33::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-16.21:33:33::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.21:33:33::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-16.21:33:33::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-03-16.21:33:33::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-03-16.21:33:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-16.21:33:33::SCWMssOS::Checking the sw design at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-16.21:33:33::SCWMssOS::DEBUG:  swdes dump  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-03-16.21:33:33::SCWMssOS::Sw design exists and opened at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-16.21:33:33::SCWReader::No isolation master present  
LOG::2024-03-16.21:33:33::SCWPlatform::Started generating the artifacts platform Final_Project_Platform
TRACE::2024-03-16.21:33:33::SCWPlatform::Sanity checking of platform is completed
LOG::2024-03-16.21:33:36::SCWPlatform::Started generating the artifacts for system configuration Final_Project_Platform
LOG::2024-03-16.21:33:36::SCWSystem::Checking the domain standalone_domain
LOG::2024-03-16.21:33:36::SCWSystem::Not a boot domain 
LOG::2024-03-16.21:33:36::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-03-16.21:33:36::SCWDomain::Generating domain artifcats
TRACE::2024-03-16.21:33:36::SCWMssOS::Generating standalone artifcats
TRACE::2024-03-16.21:33:36::SCWMssOS:: Copying the user libraries. 
TRACE::2024-03-16.21:33:36::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.21:33:36::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.21:33:36::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.21:33:36::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-16.21:33:36::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.21:33:36::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-16.21:33:36::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-03-16.21:33:36::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-03-16.21:33:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-16.21:33:36::SCWMssOS::Checking the sw design at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-16.21:33:36::SCWMssOS::DEBUG:  swdes dump  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-03-16.21:33:36::SCWMssOS::Sw design exists and opened at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-16.21:33:36::SCWMssOS::Completed writing the mss file at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp
TRACE::2024-03-16.21:33:36::SCWMssOS::Mss edits present, copying mssfile into export location E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-16.21:33:36::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-03-16.21:33:36::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-03-16.21:33:36::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2024-03-16.21:33:36::SCWMssOS::doing bsp build ... 
TRACE::2024-03-16.21:33:36::SCWMssOS::System Command Ran  E: & cd  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp & make 
TRACE::2024-03-16.21:33:36::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-03-16.21:33:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-03-16.21:33:36::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-03-16.21:33:36::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-03-16.21:33:36::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-16.21:33:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-03-16.21:33:36::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-03-16.21:33:36::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-03-16.21:33:36::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-16.21:33:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-03-16.21:33:36::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-03-16.21:33:36::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-03-16.21:33:36::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-16.21:33:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2024-03-16.21:33:36::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-03-16.21:33:36::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2024-03-16.21:33:36::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-16.21:33:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-03-16.21:33:37::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-03-16.21:33:37::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-03-16.21:33:37::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-16.21:33:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2024-03-16.21:33:37::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-03-16.21:33:37::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-03-16.21:33:37::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-16.21:33:38::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-03-16.21:33:38::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-03-16.21:33:38::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2024-03-16.21:33:38::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-16.21:33:38::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2024-03-16.21:33:38::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-03-16.21:33:38::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2024-03-16.21:33:38::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-16.21:33:38::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-03-16.21:33:38::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-03-16.21:33:38::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-03-16.21:33:38::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-16.21:33:39::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2024-03-16.21:33:39::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-03-16.21:33:39::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-03-16.21:33:39::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-16.21:33:39::SCWMssOS::"Compiling nexys4IO..."

TRACE::2024-03-16.21:33:44::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-03-16.21:33:44::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2024-03-16.21:33:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-03-16.21:33:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-03-16.21:33:44::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-03-16.21:33:44::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-03-16.21:33:44::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-16.21:33:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-03-16.21:33:44::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-03-16.21:33:44::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-03-16.21:33:44::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-16.21:33:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2024-03-16.21:33:44::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-03-16.21:33:44::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-03-16.21:33:44::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-16.21:33:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-03-16.21:33:44::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-03-16.21:33:44::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2024-03-16.21:33:44::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-16.21:33:44::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-03-16.21:33:44::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-03-16.21:33:44::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-16.21:33:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2024-03-16.21:33:44::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-03-16.21:33:44::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-03-16.21:33:44::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-16.21:33:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-03-16.21:33:44::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-03-16.21:33:44::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2024-03-16.21:33:44::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-16.21:33:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2024-03-16.21:33:44::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-03-16.21:33:44::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2024-03-16.21:33:44::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-16.21:33:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-03-16.21:33:44::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-03-16.21:33:44::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-03-16.21:33:44::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-16.21:33:44::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-03-16.21:33:44::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-03-16.21:33:44::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-03-16.21:33:44::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-03-16.21:33:44::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-16.21:33:44::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-03-16.21:33:44::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-03-16.21:33:44::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-03-16.21:33:44::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-16.21:33:44::SCWMssOS::"Running Make libs in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2024-03-16.21:33:44::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-03-16.21:33:44::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-03-16.21:33:44::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-16.21:33:44::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-03-16.21:33:44::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2024-03-16.21:33:44::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2024-03-16.21:33:44::SCWMssOS::tra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-16.21:33:44::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-03-16.21:33:44::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-03-16.21:33:44::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-16.21:33:44::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-03-16.21:33:44::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-03-16.21:33:44::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-03-16.21:33:44::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-16.21:33:44::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2024-03-16.21:33:44::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-03-16.21:33:44::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2024-03-16.21:33:44::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-16.21:33:44::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-03-16.21:33:44::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-03-16.21:33:44::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-03-16.21:33:44::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-16.21:33:45::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-03-16.21:33:45::SCWMssOS::make --no-print-directory archive

TRACE::2024-03-16.21:33:45::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-03-16.21:33:45::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-03-16.21:33:45::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-03-16.21:33:45::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-03-16.21:33:45::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-03-16.21:33:45::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-03-16.21:33:45::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-03-16.21:33:45::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-03-16.21:33:45::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-03-16.21:33:45::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-03-16.21:33:45::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-03-16.21:33:45::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-03-16.21:33:45::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-03-16.21:33:45::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2024-03-16.21:33:45::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xii
TRACE::2024-03-16.21:33:45::SCWMssOS::c.o microblaze_0/lib/xiic_dyn_master.o microblaze_0/lib/xiic_g.o microblaze_0/lib/xiic_intr.o microblaze_0/lib/xiic_l.o microbl
TRACE::2024-03-16.21:33:45::SCWMssOS::aze_0/lib/xiic_master.o microblaze_0/lib/xiic_multi_master.o microblaze_0/lib/xiic_options.o microblaze_0/lib/xiic_selftest.o m
TRACE::2024-03-16.21:33:45::SCWMssOS::icroblaze_0/lib/xiic_sinit.o microblaze_0/lib/xiic_slave.o microblaze_0/lib/xiic_stats.o microblaze_0/lib/xil_assert.o microbla
TRACE::2024-03-16.21:33:45::SCWMssOS::ze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/l
TRACE::2024-03-16.21:33:45::SCWMssOS::ib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o mic
TRACE::2024-03-16.21:33:45::SCWMssOS::roblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib
TRACE::2024-03-16.21:33:45::SCWMssOS::/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_sel
TRACE::2024-03-16.21:33:45::SCWMssOS::ftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o 
TRACE::2024-03-16.21:33:45::SCWMssOS::microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o mi
TRACE::2024-03-16.21:33:45::SCWMssOS::croblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.
TRACE::2024-03-16.21:33:45::SCWMssOS::o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_se
TRACE::2024-03-16.21:33:45::SCWMssOS::lftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2024-03-16.21:33:46::SCWMssOS::'Finished building libraries'

TRACE::2024-03-16.21:33:48::SCWMssOS::Copying to export directory.
TRACE::2024-03-16.21:33:49::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-03-16.21:33:49::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-03-16.21:33:49::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-03-16.21:33:49::SCWSystem::Completed Processing the sysconfig Final_Project_Platform
LOG::2024-03-16.21:33:49::SCWPlatform::Completed generating the artifacts for system configuration Final_Project_Platform
TRACE::2024-03-16.21:33:49::SCWPlatform::Started preparing the platform 
TRACE::2024-03-16.21:33:49::SCWSystem::Writing the bif file for system config Final_Project_Platform
TRACE::2024-03-16.21:33:49::SCWSystem::dir created 
TRACE::2024-03-16.21:33:49::SCWSystem::Writing the bif 
TRACE::2024-03-16.21:33:49::SCWPlatform::Started writing the spfm file 
TRACE::2024-03-16.21:33:49::SCWPlatform::Started writing the xpfm file 
TRACE::2024-03-16.21:33:49::SCWPlatform::Completed generating the platform
TRACE::2024-03-16.21:33:49::SCWMssOS::Saving the mss changes E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-16.21:33:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-16.21:33:49::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-16.21:33:49::SCWMssOS::Commit changes completed.
TRACE::2024-03-16.21:33:49::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.21:33:49::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.21:33:49::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.21:33:49::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-16.21:33:49::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.21:33:49::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-16.21:33:49::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-03-16.21:33:49::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-03-16.21:33:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-16.21:33:49::SCWMssOS::Checking the sw design at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-16.21:33:49::SCWMssOS::DEBUG:  swdes dump  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-03-16.21:33:49::SCWMssOS::Sw design exists and opened at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-16.21:33:49::SCWWriter::formatted JSON is {
	"platformName":	"Final_Project_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Project_Platform",
	"platHandOff":	"E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST1_VIVADO/project_1/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Project_Platform",
	"systems":	[{
			"systemName":	"Final_Project_Platform",
			"systemDesc":	"Final_Project_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Project_Platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"706a5d8fbcd62e7d7f6c2293a2a44338",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-03-16.21:33:49::SCWPlatform::updated the xpfm file.
TRACE::2024-03-16.21:33:51::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.21:33:51::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.21:33:51::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.21:33:51::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-16.21:33:51::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.21:33:51::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-16.21:33:51::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-03-16.21:33:51::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-03-16.21:33:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-16.21:33:51::SCWMssOS::Checking the sw design at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-16.21:33:51::SCWMssOS::DEBUG:  swdes dump  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-03-16.21:33:51::SCWMssOS::Sw design exists and opened at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-16.23:05:37::SCWPlatform::Clearing the existing platform
TRACE::2024-03-16.23:05:37::SCWSystem::Clearing the existing sysconfig
TRACE::2024-03-16.23:05:37::SCWMssOS::Removing the swdes entry for  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-16.23:05:37::SCWSystem::Clearing the domains completed.
TRACE::2024-03-16.23:05:37::SCWPlatform::Clearing the opened hw db.
TRACE::2024-03-16.23:05:37::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.23:05:37::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.23:05:37::SCWPlatform:: Platform location is E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-16.23:05:37::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.23:05:37::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-16.23:05:37::SCWPlatform::Removing the HwDB with name E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.23:05:37::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.23:05:37::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.23:05:37::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.23:05:37::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-16.23:05:37::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.23:05:37::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-16.23:05:37::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-03-16.23:05:38::SCWPlatform::Opened new HwDB with name nexysa7fpga_2
TRACE::2024-03-16.23:05:38::SCWReader::Active system found as  Final_Project_Platform
TRACE::2024-03-16.23:05:38::SCWReader::Handling sysconfig Final_Project_Platform
TRACE::2024-03-16.23:05:38::SCWDomain::checking for install qemu data   : 
TRACE::2024-03-16.23:05:38::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.23:05:38::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.23:05:38::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.23:05:38::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-16.23:05:38::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.23:05:38::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-16.23:05:38::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-03-16.23:05:38::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-03-16.23:05:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-16.23:05:38::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.23:05:38::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.23:05:38::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.23:05:38::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-16.23:05:38::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.23:05:38::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-16.23:05:38::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-03-16.23:05:38::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-03-16.23:05:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-16.23:05:38::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.23:05:38::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.23:05:38::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.23:05:38::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-16.23:05:38::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.23:05:38::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-16.23:05:38::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-03-16.23:05:38::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-03-16.23:05:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-16.23:05:38::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.23:05:38::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.23:05:38::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.23:05:38::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-16.23:05:38::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.23:05:38::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-16.23:05:38::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-03-16.23:05:38::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-03-16.23:05:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-16.23:05:38::SCWMssOS::Checking the sw design at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-16.23:05:38::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-03-16.23:05:38::SCWMssOS::No sw design opened at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-16.23:05:38::SCWMssOS::mss exists loading the mss file  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-16.23:05:38::SCWMssOS::Opened the sw design from mss  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-16.23:05:38::SCWMssOS::Adding the swdes entry E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-03-16.23:05:38::SCWMssOS::updating the scw layer about changes
TRACE::2024-03-16.23:05:38::SCWMssOS::Opened the sw design.  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-16.23:05:38::SCWMssOS::Saving the mss changes E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-16.23:05:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-16.23:05:38::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-16.23:05:38::SCWMssOS::Commit changes completed.
TRACE::2024-03-16.23:05:38::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-03-16.23:05:38::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-03-16.23:05:38::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.23:05:38::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.23:05:38::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.23:05:38::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-16.23:05:38::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.23:05:38::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-16.23:05:38::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-03-16.23:05:38::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-03-16.23:05:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-16.23:05:38::SCWMssOS::Checking the sw design at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-16.23:05:38::SCWMssOS::DEBUG:  swdes dump  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-03-16.23:05:38::SCWMssOS::Sw design exists and opened at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-16.23:05:38::SCWReader::No isolation master present  
LOG::2024-03-16.23:45:55::SCWPlatform::Started generating the artifacts platform Final_Project_Platform
TRACE::2024-03-16.23:45:55::SCWPlatform::Sanity checking of platform is completed
LOG::2024-03-16.23:45:55::SCWPlatform::Started generating the artifacts for system configuration Final_Project_Platform
LOG::2024-03-16.23:45:55::SCWSystem::Checking the domain standalone_domain
LOG::2024-03-16.23:45:55::SCWSystem::Not a boot domain 
LOG::2024-03-16.23:45:55::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-03-16.23:45:55::SCWDomain::Generating domain artifcats
TRACE::2024-03-16.23:45:55::SCWMssOS::Generating standalone artifcats
TRACE::2024-03-16.23:45:55::SCWMssOS:: Copying the user libraries. 
TRACE::2024-03-16.23:45:55::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.23:45:55::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.23:45:55::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.23:45:55::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-16.23:45:55::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.23:45:55::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-16.23:45:55::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-03-16.23:45:55::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-03-16.23:45:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-16.23:45:55::SCWMssOS::Checking the sw design at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-16.23:45:55::SCWMssOS::DEBUG:  swdes dump  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-03-16.23:45:55::SCWMssOS::Sw design exists and opened at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-16.23:45:55::SCWMssOS::Completed writing the mss file at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp
TRACE::2024-03-16.23:45:55::SCWMssOS::Mss edits present, copying mssfile into export location E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-16.23:45:55::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-03-16.23:45:55::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-03-16.23:45:55::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2024-03-16.23:45:55::SCWMssOS::skipping the bsp build ... 
TRACE::2024-03-16.23:45:55::SCWMssOS::Copying to export directory.
TRACE::2024-03-16.23:45:58::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-03-16.23:45:58::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-03-16.23:45:58::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-03-16.23:45:58::SCWSystem::Completed Processing the sysconfig Final_Project_Platform
LOG::2024-03-16.23:45:58::SCWPlatform::Completed generating the artifacts for system configuration Final_Project_Platform
TRACE::2024-03-16.23:45:58::SCWPlatform::Started preparing the platform 
TRACE::2024-03-16.23:45:58::SCWSystem::Writing the bif file for system config Final_Project_Platform
TRACE::2024-03-16.23:45:58::SCWSystem::dir created 
TRACE::2024-03-16.23:45:58::SCWSystem::Writing the bif 
TRACE::2024-03-16.23:45:58::SCWPlatform::Started writing the spfm file 
TRACE::2024-03-16.23:45:58::SCWPlatform::Started writing the xpfm file 
TRACE::2024-03-16.23:45:58::SCWPlatform::Completed generating the platform
TRACE::2024-03-16.23:45:58::SCWMssOS::Saving the mss changes E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-16.23:45:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-16.23:45:58::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-16.23:45:58::SCWMssOS::Commit changes completed.
TRACE::2024-03-16.23:45:58::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.23:45:58::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.23:45:58::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.23:45:58::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-16.23:45:58::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.23:45:58::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-16.23:45:58::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-03-16.23:45:58::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-03-16.23:45:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-16.23:45:58::SCWMssOS::Checking the sw design at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-16.23:45:58::SCWMssOS::DEBUG:  swdes dump  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-03-16.23:45:58::SCWMssOS::Sw design exists and opened at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-16.23:45:58::SCWWriter::formatted JSON is {
	"platformName":	"Final_Project_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Project_Platform",
	"platHandOff":	"E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST1_VIVADO/project_1/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Project_Platform",
	"systems":	[{
			"systemName":	"Final_Project_Platform",
			"systemDesc":	"Final_Project_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Project_Platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"706a5d8fbcd62e7d7f6c2293a2a44338",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-03-16.23:45:58::SCWPlatform::updated the xpfm file.
TRACE::2024-03-16.23:46:01::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.23:46:01::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.23:46:01::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.23:46:01::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-16.23:46:01::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-16.23:46:01::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-16.23:46:01::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-03-16.23:46:01::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-03-16.23:46:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-16.23:46:01::SCWMssOS::Checking the sw design at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-16.23:46:01::SCWMssOS::DEBUG:  swdes dump  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-03-16.23:46:01::SCWMssOS::Sw design exists and opened at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-17.12:15:54::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-17.12:15:54::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-17.12:15:54::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-17.12:15:54::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-17.12:15:54::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-17.12:15:54::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-17.12:15:54::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-03-17.12:15:55::SCWPlatform::Opened new HwDB with name nexysa7fpga_0
TRACE::2024-03-17.12:15:55::SCWReader::Active system found as  Final_Project_Platform
TRACE::2024-03-17.12:15:55::SCWReader::Handling sysconfig Final_Project_Platform
TRACE::2024-03-17.12:15:55::SCWDomain::checking for install qemu data   : 
TRACE::2024-03-17.12:15:55::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-17.12:15:55::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-17.12:15:55::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-17.12:15:55::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-17.12:15:55::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-17.12:15:55::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-17.12:15:55::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-03-17.12:15:55::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-03-17.12:15:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-17.12:15:55::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-17.12:15:55::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-17.12:15:55::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-17.12:15:55::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-17.12:15:55::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-17.12:15:55::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-17.12:15:55::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-03-17.12:15:55::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-03-17.12:15:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-17.12:15:55::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-17.12:15:55::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-17.12:15:55::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-17.12:15:55::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-17.12:15:55::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-17.12:15:55::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-17.12:15:55::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-03-17.12:15:55::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-03-17.12:15:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-17.12:15:55::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-17.12:15:55::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-17.12:15:55::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-17.12:15:55::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-17.12:15:55::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-17.12:15:55::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-17.12:15:55::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-03-17.12:15:55::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-03-17.12:15:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-17.12:15:55::SCWMssOS::Checking the sw design at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-17.12:15:55::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-03-17.12:15:55::SCWMssOS::No sw design opened at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-17.12:15:55::SCWMssOS::mss exists loading the mss file  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-17.12:15:55::SCWMssOS::Opened the sw design from mss  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-17.12:15:55::SCWMssOS::Adding the swdes entry E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-03-17.12:15:55::SCWMssOS::updating the scw layer about changes
TRACE::2024-03-17.12:15:55::SCWMssOS::Opened the sw design.  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-17.12:15:55::SCWMssOS::Saving the mss changes E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-17.12:15:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-17.12:15:55::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-17.12:15:55::SCWMssOS::Commit changes completed.
TRACE::2024-03-17.12:15:55::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-03-17.12:15:55::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-03-17.12:15:55::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-17.12:15:55::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-17.12:15:55::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-17.12:15:55::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-17.12:15:55::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-17.12:15:55::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-17.12:15:55::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-03-17.12:15:55::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-03-17.12:15:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-17.12:15:55::SCWMssOS::Checking the sw design at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-17.12:15:55::SCWMssOS::DEBUG:  swdes dump  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-03-17.12:15:55::SCWMssOS::Sw design exists and opened at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-17.12:15:55::SCWReader::No isolation master present  
TRACE::2024-03-17.12:16:17::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/tempdsa/nexysa7fpga.xsa
TRACE::2024-03-17.12:16:17::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/tempdsa/nexysa7fpga.xsa
TRACE::2024-03-17.12:16:17::SCWPlatform:: Platform location is E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/tempdsa
TRACE::2024-03-17.12:16:17::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/tempdsa/nexysa7fpga.xsa
TRACE::2024-03-17.12:16:17::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-17.12:16:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-17.12:16:17::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2024-03-17.12:16:17::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-17.12:16:17::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-17.12:16:17::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-17.12:16:17::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-17.12:16:17::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-17.12:16:17::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-17.12:16:17::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-03-17.12:16:17::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-03-17.12:16:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-17.12:16:17::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-17.12:16:17::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-17.12:16:17::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-17.12:16:17::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-17.12:16:17::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-17.12:16:17::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-17.12:16:17::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_0
TRACE::2024-03-17.12:16:17::SCWPlatform::Opened existing hwdb nexysa7fpga_0
TRACE::2024-03-17.12:16:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-17.12:16:17::SCWMssOS::Checking the sw design at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-17.12:16:17::SCWMssOS::DEBUG:  swdes dump  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-03-17.12:16:17::SCWMssOS::Sw design exists and opened at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-17.12:16:17::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/tempdsa/nexysa7fpga.xsa
TRACE::2024-03-17.12:16:17::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/tempdsa/nexysa7fpga.xsa
TRACE::2024-03-17.12:16:17::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/tempdsa/nexysa7fpga.xsa
TRACE::2024-03-17.12:16:17::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/tempdsa
TRACE::2024-03-17.12:16:17::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/tempdsa/nexysa7fpga.xsa
TRACE::2024-03-17.12:16:17::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-17.12:16:17::SCWPlatform::update - Opened existing hwdb nexysa7fpga_1
TRACE::2024-03-17.12:16:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-17.12:16:17::SCWMssOS::Saving the mss changes E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-17.12:16:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-17.12:16:17::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-17.12:16:17::SCWMssOS::Commit changes completed.
TRACE::2024-03-17.12:16:17::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2024-03-17.12:16:17::SCWMssOS::Removing the swdes entry for  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-17.12:16:17::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-17.12:16:17::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-17.12:16:17::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-17.12:16:17::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-17.12:16:17::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-17.12:16:17::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-17.12:16:17::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-03-17.12:16:18::SCWPlatform::Opened new HwDB with name nexysa7fpga_2
TRACE::2024-03-17.12:16:18::SCWMssOS::Saving the mss changes E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-17.12:16:18::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-03-17.12:16:18::SCWMssOS::Writing the mss file completed E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-17.12:16:18::SCWMssOS::Commit changes completed.
TRACE::2024-03-17.12:16:18::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-17.12:16:18::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-17.12:16:18::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-17.12:16:18::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-17.12:16:18::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-17.12:16:18::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-17.12:16:18::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-03-17.12:16:18::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-03-17.12:16:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-17.12:16:18::SCWMssOS::Checking the sw design at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-17.12:16:18::SCWMssOS::DEBUG:  swdes dump  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-03-17.12:16:18::SCWMssOS::Sw design exists and opened at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-17.12:16:18::SCWWriter::formatted JSON is {
	"platformName":	"Final_Project_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Project_Platform",
	"platHandOff":	"E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST1_VIVADO/project_1/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Project_Platform",
	"systems":	[{
			"systemName":	"Final_Project_Platform",
			"systemDesc":	"Final_Project_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Project_Platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"706a5d8fbcd62e7d7f6c2293a2a443381",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-03-17.12:16:30::SCWPlatform::Started generating the artifacts platform Final_Project_Platform
TRACE::2024-03-17.12:16:30::SCWPlatform::Sanity checking of platform is completed
LOG::2024-03-17.12:16:31::SCWPlatform::Started generating the artifacts for system configuration Final_Project_Platform
LOG::2024-03-17.12:16:31::SCWSystem::Checking the domain standalone_domain
LOG::2024-03-17.12:16:31::SCWSystem::Not a boot domain 
LOG::2024-03-17.12:16:31::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-03-17.12:16:31::SCWDomain::Generating domain artifcats
TRACE::2024-03-17.12:16:31::SCWMssOS::Generating standalone artifcats
TRACE::2024-03-17.12:16:31::SCWMssOS:: Copying the user libraries. 
TRACE::2024-03-17.12:16:31::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-17.12:16:31::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-17.12:16:31::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-17.12:16:31::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-17.12:16:31::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-17.12:16:31::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-17.12:16:31::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-03-17.12:16:31::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-03-17.12:16:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-17.12:16:31::SCWMssOS::Checking the sw design at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-17.12:16:31::SCWMssOS::DEBUG:  swdes dump  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-03-17.12:16:31::SCWMssOS::Sw design exists and opened at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-17.12:16:31::SCWMssOS::Completed writing the mss file at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp
TRACE::2024-03-17.12:16:31::SCWMssOS::Mss edits present, copying mssfile into export location E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-17.12:16:34::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-03-17.12:16:54::SCWMssOS::doing bsp build ... 
TRACE::2024-03-17.12:16:54::SCWMssOS::System Command Ran  E: & cd  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp & make 
TRACE::2024-03-17.12:16:54::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-03-17.12:16:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-03-17.12:16:54::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-03-17.12:16:54::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-03-17.12:16:54::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-17.12:16:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-03-17.12:16:54::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-03-17.12:16:54::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-03-17.12:16:54::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-17.12:16:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-03-17.12:16:54::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-03-17.12:16:54::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-03-17.12:16:54::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-17.12:16:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2024-03-17.12:16:55::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-03-17.12:16:55::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2024-03-17.12:16:55::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-17.12:16:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-03-17.12:16:55::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-03-17.12:16:55::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-03-17.12:16:55::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-17.12:16:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2024-03-17.12:16:55::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-03-17.12:16:55::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-03-17.12:16:55::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-17.12:16:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-03-17.12:16:55::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-03-17.12:16:55::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2024-03-17.12:16:55::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-17.12:16:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2024-03-17.12:16:56::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-03-17.12:16:56::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2024-03-17.12:16:56::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-17.12:16:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-03-17.12:16:56::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-03-17.12:16:56::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-03-17.12:16:56::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-17.12:16:57::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2024-03-17.12:16:57::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-03-17.12:16:57::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-03-17.12:16:57::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-17.12:16:57::SCWMssOS::"Compiling nexys4IO..."

TRACE::2024-03-17.12:16:59::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-03-17.12:16:59::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2024-03-17.12:16:59::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-03-17.12:16:59::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-03-17.12:16:59::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-03-17.12:16:59::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-03-17.12:16:59::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-17.12:16:59::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-03-17.12:16:59::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-03-17.12:16:59::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-03-17.12:16:59::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-17.12:16:59::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2024-03-17.12:16:59::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-03-17.12:16:59::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-03-17.12:16:59::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-17.12:16:59::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-03-17.12:16:59::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2024-03-17.12:16:59::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-03-17.12:16:59::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2024-03-17.12:16:59::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-17.12:16:59::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-03-17.12:16:59::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-03-17.12:16:59::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-17.12:16:59::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-03-17.12:16:59::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-03-17.12:16:59::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-17.12:16:59::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-03-17.12:16:59::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-03-17.12:16:59::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2024-03-17.12:16:59::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-17.12:16:59::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2024-03-17.12:16:59::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-03-17.12:16:59::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-03-17.12:16:59::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2024-03-17.12:16:59::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-17.12:16:59::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-03-17.12:16:59::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-03-17.12:16:59::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-17.12:16:59::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-03-17.12:16:59::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-03-17.12:16:59::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-03-17.12:16:59::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-03-17.12:16:59::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-17.12:16:59::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-03-17.12:16:59::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-03-17.12:16:59::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-17.12:16:59::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-03-17.12:16:59::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-03-17.12:16:59::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-03-17.12:16:59::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-17.12:16:59::SCWMssOS::"Running Make libs in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2024-03-17.12:16:59::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-03-17.12:16:59::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2024-03-17.12:16:59::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2024-03-17.12:16:59::SCWMssOS::tra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-17.12:16:59::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-03-17.12:16:59::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-03-17.12:16:59::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-17.12:16:59::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-03-17.12:16:59::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-03-17.12:16:59::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-03-17.12:16:59::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-17.12:17:00::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2024-03-17.12:17:00::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-03-17.12:17:00::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2024-03-17.12:17:00::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-17.12:17:01::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-03-17.12:17:01::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-03-17.12:17:01::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-03-17.12:17:01::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-17.12:17:03::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-03-17.12:17:03::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-03-17.12:17:03::SCWMssOS::make --no-print-directory archive

TRACE::2024-03-17.12:17:03::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-03-17.12:17:03::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-03-17.12:17:03::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-03-17.12:17:03::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-03-17.12:17:03::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-03-17.12:17:03::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-03-17.12:17:03::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-03-17.12:17:03::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-03-17.12:17:03::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-03-17.12:17:03::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-03-17.12:17:03::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-03-17.12:17:03::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-03-17.12:17:03::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-03-17.12:17:03::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2024-03-17.12:17:03::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xii
TRACE::2024-03-17.12:17:03::SCWMssOS::c.o microblaze_0/lib/xiic_dyn_master.o microblaze_0/lib/xiic_g.o microblaze_0/lib/xiic_intr.o microblaze_0/lib/xiic_l.o microbl
TRACE::2024-03-17.12:17:03::SCWMssOS::aze_0/lib/xiic_master.o microblaze_0/lib/xiic_multi_master.o microblaze_0/lib/xiic_options.o microblaze_0/lib/xiic_selftest.o m
TRACE::2024-03-17.12:17:03::SCWMssOS::icroblaze_0/lib/xiic_sinit.o microblaze_0/lib/xiic_slave.o microblaze_0/lib/xiic_stats.o microblaze_0/lib/xil_assert.o microbla
TRACE::2024-03-17.12:17:03::SCWMssOS::ze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/l
TRACE::2024-03-17.12:17:03::SCWMssOS::ib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o mic
TRACE::2024-03-17.12:17:03::SCWMssOS::roblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib
TRACE::2024-03-17.12:17:03::SCWMssOS::/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_sel
TRACE::2024-03-17.12:17:03::SCWMssOS::ftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o 
TRACE::2024-03-17.12:17:03::SCWMssOS::microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o mi
TRACE::2024-03-17.12:17:03::SCWMssOS::croblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.
TRACE::2024-03-17.12:17:03::SCWMssOS::o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_se
TRACE::2024-03-17.12:17:03::SCWMssOS::lftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2024-03-17.12:17:03::SCWMssOS::'Finished building libraries'

TRACE::2024-03-17.12:17:04::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-03-17.12:17:04::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-03-17.12:17:04::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-03-17.12:17:04::SCWSystem::Completed Processing the sysconfig Final_Project_Platform
LOG::2024-03-17.12:17:04::SCWPlatform::Completed generating the artifacts for system configuration Final_Project_Platform
TRACE::2024-03-17.12:17:04::SCWPlatform::Started preparing the platform 
TRACE::2024-03-17.12:17:04::SCWSystem::Writing the bif file for system config Final_Project_Platform
TRACE::2024-03-17.12:17:04::SCWSystem::dir created 
TRACE::2024-03-17.12:17:04::SCWSystem::Writing the bif 
TRACE::2024-03-17.12:17:04::SCWPlatform::Started writing the spfm file 
TRACE::2024-03-17.12:17:04::SCWPlatform::Started writing the xpfm file 
TRACE::2024-03-17.12:17:04::SCWPlatform::Completed generating the platform
TRACE::2024-03-17.12:17:04::SCWMssOS::Saving the mss changes E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-17.12:17:04::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-03-17.12:17:04::SCWMssOS::Writing the mss file completed E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-17.12:17:04::SCWMssOS::Commit changes completed.
TRACE::2024-03-17.12:17:04::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-17.12:17:04::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-17.12:17:04::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-17.12:17:04::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-17.12:17:04::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-17.12:17:04::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-17.12:17:04::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-03-17.12:17:04::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-03-17.12:17:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-17.12:17:04::SCWMssOS::Checking the sw design at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-17.12:17:04::SCWMssOS::DEBUG:  swdes dump  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-03-17.12:17:04::SCWMssOS::Sw design exists and opened at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-17.12:17:04::SCWWriter::formatted JSON is {
	"platformName":	"Final_Project_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Project_Platform",
	"platHandOff":	"E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST1_VIVADO/project_1/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Project_Platform",
	"systems":	[{
			"systemName":	"Final_Project_Platform",
			"systemDesc":	"Final_Project_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Project_Platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"706a5d8fbcd62e7d7f6c2293a2a44338",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-03-17.12:17:04::SCWPlatform::updated the xpfm file.
TRACE::2024-03-17.12:17:05::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-17.12:17:05::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-17.12:17:05::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-17.12:17:05::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-17.12:17:05::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-17.12:17:05::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-17.12:17:05::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_2
TRACE::2024-03-17.12:17:05::SCWPlatform::Opened existing hwdb nexysa7fpga_2
TRACE::2024-03-17.12:17:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-17.12:17:05::SCWMssOS::Checking the sw design at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-17.12:17:05::SCWMssOS::DEBUG:  swdes dump  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-03-17.12:17:05::SCWMssOS::Sw design exists and opened at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-18.16:27:31::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-18.16:27:31::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-18.16:27:31::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-18.16:27:31::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-18.16:27:31::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-18.16:27:31::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-18.16:27:31::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-03-18.16:27:32::SCWPlatform::Opened new HwDB with name nexysa7fpga
TRACE::2024-03-18.16:27:32::SCWReader::Active system found as  Final_Project_Platform
TRACE::2024-03-18.16:27:32::SCWReader::Handling sysconfig Final_Project_Platform
TRACE::2024-03-18.16:27:32::SCWDomain::checking for install qemu data   : 
TRACE::2024-03-18.16:27:32::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-18.16:27:32::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-18.16:27:32::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-18.16:27:32::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-18.16:27:32::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-18.16:27:32::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-18.16:27:32::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2024-03-18.16:27:32::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2024-03-18.16:27:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-18.16:27:32::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-18.16:27:32::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-18.16:27:32::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-18.16:27:32::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-18.16:27:32::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-18.16:27:32::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-18.16:27:32::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2024-03-18.16:27:32::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2024-03-18.16:27:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-18.16:27:33::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-18.16:27:33::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-18.16:27:33::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-18.16:27:33::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-18.16:27:33::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-18.16:27:33::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-18.16:27:33::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2024-03-18.16:27:33::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2024-03-18.16:27:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-18.16:27:33::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-18.16:27:33::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-18.16:27:33::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-18.16:27:33::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-18.16:27:33::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-18.16:27:33::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-18.16:27:33::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2024-03-18.16:27:33::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2024-03-18.16:27:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-18.16:27:33::SCWMssOS::Checking the sw design at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-18.16:27:33::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-03-18.16:27:33::SCWMssOS::No sw design opened at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-18.16:27:33::SCWMssOS::mss exists loading the mss file  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-18.16:27:33::SCWMssOS::Opened the sw design from mss  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-18.16:27:33::SCWMssOS::Adding the swdes entry E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-03-18.16:27:33::SCWMssOS::updating the scw layer about changes
TRACE::2024-03-18.16:27:33::SCWMssOS::Opened the sw design.  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-18.16:27:33::SCWMssOS::Saving the mss changes E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-18.16:27:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-18.16:27:33::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-18.16:27:33::SCWMssOS::Commit changes completed.
TRACE::2024-03-18.16:27:33::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-03-18.16:27:33::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-03-18.16:27:33::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-18.16:27:33::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-18.16:27:33::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-18.16:27:33::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-18.16:27:33::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-18.16:27:33::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-18.16:27:33::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2024-03-18.16:27:33::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2024-03-18.16:27:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-18.16:27:33::SCWMssOS::Checking the sw design at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-18.16:27:33::SCWMssOS::DEBUG:  swdes dump  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-03-18.16:27:33::SCWMssOS::Sw design exists and opened at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-18.16:27:33::SCWReader::No isolation master present  
TRACE::2024-03-18.16:27:57::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/tempdsa/nexysa7fpga.xsa
TRACE::2024-03-18.16:27:57::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/tempdsa/nexysa7fpga.xsa
TRACE::2024-03-18.16:27:57::SCWPlatform:: Platform location is E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/tempdsa
TRACE::2024-03-18.16:27:57::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/tempdsa/nexysa7fpga.xsa
TRACE::2024-03-18.16:27:57::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-18.16:27:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-18.16:27:58::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2024-03-18.16:27:58::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-18.16:27:58::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-18.16:27:58::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-18.16:27:58::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-18.16:27:58::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-18.16:27:58::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-18.16:27:58::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2024-03-18.16:27:58::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2024-03-18.16:27:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-18.16:27:58::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-18.16:27:58::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-18.16:27:58::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-18.16:27:58::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-18.16:27:58::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-18.16:27:58::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-18.16:27:58::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2024-03-18.16:27:58::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2024-03-18.16:27:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-18.16:27:58::SCWMssOS::Checking the sw design at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-18.16:27:58::SCWMssOS::DEBUG:  swdes dump  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-03-18.16:27:58::SCWMssOS::Sw design exists and opened at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-18.16:27:58::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/tempdsa/nexysa7fpga.xsa
TRACE::2024-03-18.16:27:58::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/tempdsa/nexysa7fpga.xsa
TRACE::2024-03-18.16:27:58::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/tempdsa/nexysa7fpga.xsa
TRACE::2024-03-18.16:27:58::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/tempdsa
TRACE::2024-03-18.16:27:59::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/tempdsa/nexysa7fpga.xsa
TRACE::2024-03-18.16:27:59::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-18.16:27:59::SCWPlatform::update - Opened existing hwdb nexysa7fpga_0
TRACE::2024-03-18.16:27:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-18.16:27:59::SCWMssOS::Saving the mss changes E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-18.16:27:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-18.16:27:59::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-18.16:27:59::SCWMssOS::Commit changes completed.
TRACE::2024-03-18.16:27:59::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2024-03-18.16:27:59::SCWMssOS::Removing the swdes entry for  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-18.16:27:59::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-18.16:27:59::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-18.16:27:59::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-18.16:27:59::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-18.16:27:59::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-18.16:27:59::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-18.16:27:59::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-03-18.16:28:00::SCWPlatform::Opened new HwDB with name nexysa7fpga_1
TRACE::2024-03-18.16:28:00::SCWMssOS::Saving the mss changes E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-18.16:28:00::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-03-18.16:28:00::SCWMssOS::Writing the mss file completed E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-18.16:28:00::SCWMssOS::Commit changes completed.
TRACE::2024-03-18.16:28:00::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-18.16:28:00::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-18.16:28:00::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-18.16:28:00::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-18.16:28:00::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-18.16:28:00::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-18.16:28:00::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-03-18.16:28:00::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-03-18.16:28:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-18.16:28:00::SCWMssOS::Checking the sw design at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-18.16:28:00::SCWMssOS::DEBUG:  swdes dump  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-03-18.16:28:00::SCWMssOS::Sw design exists and opened at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-18.16:28:00::SCWWriter::formatted JSON is {
	"platformName":	"Final_Project_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Project_Platform",
	"platHandOff":	"E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST1_VIVADO/project_1/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Project_Platform",
	"systems":	[{
			"systemName":	"Final_Project_Platform",
			"systemDesc":	"Final_Project_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Project_Platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"a524e9ca354af57cbd6c4f2209de1e791",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-03-18.16:52:02::SCWPlatform::Started generating the artifacts platform Final_Project_Platform
TRACE::2024-03-18.16:52:03::SCWPlatform::Sanity checking of platform is completed
LOG::2024-03-18.16:52:03::SCWPlatform::Started generating the artifacts for system configuration Final_Project_Platform
LOG::2024-03-18.16:52:03::SCWSystem::Checking the domain standalone_domain
LOG::2024-03-18.16:52:03::SCWSystem::Not a boot domain 
LOG::2024-03-18.16:52:03::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-03-18.16:52:03::SCWDomain::Generating domain artifcats
TRACE::2024-03-18.16:52:03::SCWMssOS::Generating standalone artifcats
TRACE::2024-03-18.16:52:03::SCWMssOS:: Copying the user libraries. 
TRACE::2024-03-18.16:52:03::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-18.16:52:03::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-18.16:52:03::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-18.16:52:03::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-18.16:52:03::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-18.16:52:03::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-18.16:52:03::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-03-18.16:52:03::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-03-18.16:52:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-18.16:52:03::SCWMssOS::Checking the sw design at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-18.16:52:03::SCWMssOS::DEBUG:  swdes dump  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-03-18.16:52:03::SCWMssOS::Sw design exists and opened at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-18.16:52:03::SCWMssOS::Completed writing the mss file at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp
TRACE::2024-03-18.16:52:03::SCWMssOS::Mss edits present, copying mssfile into export location E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-18.16:52:04::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-03-18.16:52:25::SCWMssOS::doing bsp build ... 
TRACE::2024-03-18.16:52:25::SCWMssOS::System Command Ran  E: & cd  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp & make 
TRACE::2024-03-18.16:52:25::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-03-18.16:52:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-03-18.16:52:25::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-03-18.16:52:25::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-03-18.16:52:25::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-18.16:52:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-03-18.16:52:26::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-03-18.16:52:26::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-03-18.16:52:26::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-18.16:52:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-03-18.16:52:26::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-03-18.16:52:26::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-03-18.16:52:26::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-18.16:52:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2024-03-18.16:52:26::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-03-18.16:52:26::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2024-03-18.16:52:26::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-18.16:52:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-03-18.16:52:26::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-03-18.16:52:26::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-03-18.16:52:26::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-18.16:52:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2024-03-18.16:52:26::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-03-18.16:52:26::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-03-18.16:52:26::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-18.16:52:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-03-18.16:52:26::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-03-18.16:52:26::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2024-03-18.16:52:26::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-18.16:52:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2024-03-18.16:52:27::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-03-18.16:52:27::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2024-03-18.16:52:27::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-18.16:52:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-03-18.16:52:27::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-03-18.16:52:27::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-03-18.16:52:27::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-18.16:52:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2024-03-18.16:52:27::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-03-18.16:52:27::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-03-18.16:52:27::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-18.16:52:27::SCWMssOS::"Compiling nexys4IO..."

TRACE::2024-03-18.16:52:31::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-03-18.16:52:31::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2024-03-18.16:52:31::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-03-18.16:52:31::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-03-18.16:52:31::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-03-18.16:52:31::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-18.16:52:31::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-03-18.16:52:31::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-03-18.16:52:31::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-03-18.16:52:31::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-03-18.16:52:31::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-18.16:52:31::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2024-03-18.16:52:31::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-03-18.16:52:31::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-03-18.16:52:31::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-18.16:52:31::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-03-18.16:52:31::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-03-18.16:52:31::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2024-03-18.16:52:31::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-18.16:52:31::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-03-18.16:52:31::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-03-18.16:52:31::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-18.16:52:31::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2024-03-18.16:52:31::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-03-18.16:52:31::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-03-18.16:52:31::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-18.16:52:31::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-03-18.16:52:31::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-03-18.16:52:31::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2024-03-18.16:52:31::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-18.16:52:31::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2024-03-18.16:52:31::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-03-18.16:52:31::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2024-03-18.16:52:31::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-18.16:52:31::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-03-18.16:52:31::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-03-18.16:52:31::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-03-18.16:52:31::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-18.16:52:31::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-03-18.16:52:31::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-03-18.16:52:31::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-03-18.16:52:31::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-03-18.16:52:31::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-03-18.16:52:31::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-18.16:52:31::SCWMssOS::"Running Make libs in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2024-03-18.16:52:31::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-03-18.16:52:31::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-03-18.16:52:31::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-18.16:52:31::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-03-18.16:52:31::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-03-18.16:52:31::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-03-18.16:52:31::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-18.16:52:31::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2024-03-18.16:52:31::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2024-03-18.16:52:31::SCWMssOS::tra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-18.16:52:31::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-03-18.16:52:31::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-03-18.16:52:31::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-18.16:52:31::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-03-18.16:52:31::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-03-18.16:52:31::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-03-18.16:52:31::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-18.16:52:32::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2024-03-18.16:52:32::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-03-18.16:52:32::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2024-03-18.16:52:32::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-18.16:52:32::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-03-18.16:52:32::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-03-18.16:52:32::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-03-18.16:52:32::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-18.16:52:34::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-03-18.16:52:34::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-03-18.16:52:34::SCWMssOS::make --no-print-directory archive

TRACE::2024-03-18.16:52:34::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-03-18.16:52:34::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-03-18.16:52:34::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-03-18.16:52:34::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-03-18.16:52:34::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-03-18.16:52:34::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-03-18.16:52:34::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-03-18.16:52:34::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-03-18.16:52:34::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-03-18.16:52:34::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-03-18.16:52:34::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-03-18.16:52:34::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-03-18.16:52:34::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-03-18.16:52:34::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2024-03-18.16:52:34::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xii
TRACE::2024-03-18.16:52:34::SCWMssOS::c.o microblaze_0/lib/xiic_dyn_master.o microblaze_0/lib/xiic_g.o microblaze_0/lib/xiic_intr.o microblaze_0/lib/xiic_l.o microbl
TRACE::2024-03-18.16:52:34::SCWMssOS::aze_0/lib/xiic_master.o microblaze_0/lib/xiic_multi_master.o microblaze_0/lib/xiic_options.o microblaze_0/lib/xiic_selftest.o m
TRACE::2024-03-18.16:52:34::SCWMssOS::icroblaze_0/lib/xiic_sinit.o microblaze_0/lib/xiic_slave.o microblaze_0/lib/xiic_stats.o microblaze_0/lib/xil_assert.o microbla
TRACE::2024-03-18.16:52:34::SCWMssOS::ze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/l
TRACE::2024-03-18.16:52:34::SCWMssOS::ib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o mic
TRACE::2024-03-18.16:52:34::SCWMssOS::roblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib
TRACE::2024-03-18.16:52:34::SCWMssOS::/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_sel
TRACE::2024-03-18.16:52:34::SCWMssOS::ftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o 
TRACE::2024-03-18.16:52:34::SCWMssOS::microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o mi
TRACE::2024-03-18.16:52:34::SCWMssOS::croblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.
TRACE::2024-03-18.16:52:34::SCWMssOS::o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_se
TRACE::2024-03-18.16:52:34::SCWMssOS::lftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2024-03-18.16:52:34::SCWMssOS::'Finished building libraries'

TRACE::2024-03-18.16:52:35::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-03-18.16:52:35::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-03-18.16:52:35::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-03-18.16:52:35::SCWSystem::Completed Processing the sysconfig Final_Project_Platform
LOG::2024-03-18.16:52:35::SCWPlatform::Completed generating the artifacts for system configuration Final_Project_Platform
TRACE::2024-03-18.16:52:35::SCWPlatform::Started preparing the platform 
TRACE::2024-03-18.16:52:35::SCWSystem::Writing the bif file for system config Final_Project_Platform
TRACE::2024-03-18.16:52:35::SCWSystem::dir created 
TRACE::2024-03-18.16:52:35::SCWSystem::Writing the bif 
TRACE::2024-03-18.16:52:35::SCWPlatform::Started writing the spfm file 
TRACE::2024-03-18.16:52:35::SCWPlatform::Started writing the xpfm file 
TRACE::2024-03-18.16:52:35::SCWPlatform::Completed generating the platform
TRACE::2024-03-18.16:52:35::SCWMssOS::Saving the mss changes E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-18.16:52:35::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-03-18.16:52:35::SCWMssOS::Writing the mss file completed E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-18.16:52:35::SCWMssOS::Commit changes completed.
TRACE::2024-03-18.16:52:35::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-18.16:52:35::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-18.16:52:35::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-18.16:52:35::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-18.16:52:35::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-18.16:52:35::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-18.16:52:35::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-03-18.16:52:35::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-03-18.16:52:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-18.16:52:35::SCWMssOS::Checking the sw design at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-18.16:52:35::SCWMssOS::DEBUG:  swdes dump  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-03-18.16:52:35::SCWMssOS::Sw design exists and opened at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-18.16:52:35::SCWWriter::formatted JSON is {
	"platformName":	"Final_Project_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Project_Platform",
	"platHandOff":	"E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST1_VIVADO/project_1/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Project_Platform",
	"systems":	[{
			"systemName":	"Final_Project_Platform",
			"systemDesc":	"Final_Project_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Project_Platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"a524e9ca354af57cbd6c4f2209de1e79",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-03-18.16:52:35::SCWPlatform::updated the xpfm file.
TRACE::2024-03-18.16:52:37::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-18.16:52:37::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-18.16:52:37::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-18.16:52:37::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-18.16:52:37::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-18.16:52:37::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-18.16:52:37::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-03-18.16:52:37::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-03-18.16:52:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-18.16:52:37::SCWMssOS::Checking the sw design at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-18.16:52:37::SCWMssOS::DEBUG:  swdes dump  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-03-18.16:52:37::SCWMssOS::Sw design exists and opened at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-19.15:34:29::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-19.15:34:29::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-19.15:34:29::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-19.15:34:29::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-19.15:34:29::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-19.15:34:29::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-19.15:34:29::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-03-19.15:34:30::SCWPlatform::Opened new HwDB with name nexysa7fpga
TRACE::2024-03-19.15:34:30::SCWReader::Active system found as  Final_Project_Platform
TRACE::2024-03-19.15:34:30::SCWReader::Handling sysconfig Final_Project_Platform
TRACE::2024-03-19.15:34:30::SCWDomain::checking for install qemu data   : 
TRACE::2024-03-19.15:34:30::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-19.15:34:30::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-19.15:34:30::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-19.15:34:30::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-19.15:34:30::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-19.15:34:30::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-19.15:34:30::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2024-03-19.15:34:30::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2024-03-19.15:34:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-19.15:34:30::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-19.15:34:30::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-19.15:34:30::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-19.15:34:30::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-19.15:34:30::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-19.15:34:30::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-19.15:34:30::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2024-03-19.15:34:30::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2024-03-19.15:34:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-19.15:34:30::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-19.15:34:30::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-19.15:34:30::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-19.15:34:30::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-19.15:34:30::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-19.15:34:30::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-19.15:34:30::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2024-03-19.15:34:30::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2024-03-19.15:34:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-19.15:34:30::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-19.15:34:30::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-19.15:34:30::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-19.15:34:30::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-19.15:34:30::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-19.15:34:30::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-19.15:34:30::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2024-03-19.15:34:30::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2024-03-19.15:34:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-19.15:34:30::SCWMssOS::Checking the sw design at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-19.15:34:30::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-03-19.15:34:30::SCWMssOS::No sw design opened at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-19.15:34:30::SCWMssOS::mss exists loading the mss file  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-19.15:34:30::SCWMssOS::Opened the sw design from mss  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-19.15:34:30::SCWMssOS::Adding the swdes entry E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-03-19.15:34:30::SCWMssOS::updating the scw layer about changes
TRACE::2024-03-19.15:34:30::SCWMssOS::Opened the sw design.  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-19.15:34:30::SCWMssOS::Saving the mss changes E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-19.15:34:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-19.15:34:30::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-19.15:34:30::SCWMssOS::Commit changes completed.
TRACE::2024-03-19.15:34:30::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-03-19.15:34:30::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-03-19.15:34:30::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-19.15:34:30::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-19.15:34:30::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-19.15:34:30::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-19.15:34:30::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-19.15:34:30::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-19.15:34:30::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2024-03-19.15:34:30::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2024-03-19.15:34:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-19.15:34:30::SCWMssOS::Checking the sw design at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-19.15:34:30::SCWMssOS::DEBUG:  swdes dump  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-03-19.15:34:30::SCWMssOS::Sw design exists and opened at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-19.15:34:30::SCWReader::No isolation master present  
TRACE::2024-03-19.15:34:33::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/tempdsa/nexysa7fpga.xsa
TRACE::2024-03-19.15:34:33::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/tempdsa/nexysa7fpga.xsa
TRACE::2024-03-19.15:34:33::SCWPlatform:: Platform location is E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/tempdsa
TRACE::2024-03-19.15:34:33::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/tempdsa/nexysa7fpga.xsa
TRACE::2024-03-19.15:34:33::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-19.15:34:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-19.15:34:34::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2024-03-19.15:34:34::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-19.15:34:34::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-19.15:34:34::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-19.15:34:34::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-19.15:34:34::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-19.15:34:34::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-19.15:34:34::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2024-03-19.15:34:34::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2024-03-19.15:34:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-19.15:34:34::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-19.15:34:34::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-19.15:34:34::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-19.15:34:34::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-19.15:34:34::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-19.15:34:34::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-19.15:34:34::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga
TRACE::2024-03-19.15:34:34::SCWPlatform::Opened existing hwdb nexysa7fpga
TRACE::2024-03-19.15:34:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-19.15:34:34::SCWMssOS::Checking the sw design at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-19.15:34:34::SCWMssOS::DEBUG:  swdes dump  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-03-19.15:34:34::SCWMssOS::Sw design exists and opened at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-19.15:34:34::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/tempdsa/nexysa7fpga.xsa
TRACE::2024-03-19.15:34:34::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/tempdsa/nexysa7fpga.xsa
TRACE::2024-03-19.15:34:34::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/tempdsa/nexysa7fpga.xsa
TRACE::2024-03-19.15:34:34::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/tempdsa
TRACE::2024-03-19.15:34:34::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/tempdsa/nexysa7fpga.xsa
TRACE::2024-03-19.15:34:34::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-19.15:34:34::SCWPlatform::update - Opened existing hwdb nexysa7fpga_0
TRACE::2024-03-19.15:34:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-19.15:34:34::SCWMssOS::Saving the mss changes E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-19.15:34:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-19.15:34:34::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-19.15:34:34::SCWMssOS::Commit changes completed.
TRACE::2024-03-19.15:34:34::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2024-03-19.15:34:34::SCWMssOS::Removing the swdes entry for  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-19.15:34:34::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-19.15:34:34::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-19.15:34:34::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-19.15:34:34::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-19.15:34:34::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-19.15:34:34::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-19.15:34:34::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-03-19.15:34:35::SCWPlatform::Opened new HwDB with name nexysa7fpga_1
TRACE::2024-03-19.15:34:35::SCWMssOS::Saving the mss changes E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-19.15:34:35::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-03-19.15:34:35::SCWMssOS::Writing the mss file completed E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-19.15:34:35::SCWMssOS::Commit changes completed.
TRACE::2024-03-19.15:34:35::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-19.15:34:35::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-19.15:34:35::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-19.15:34:35::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-19.15:34:35::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-19.15:34:35::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-19.15:34:35::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-03-19.15:34:35::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-03-19.15:34:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-19.15:34:35::SCWMssOS::Checking the sw design at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-19.15:34:35::SCWMssOS::DEBUG:  swdes dump  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-03-19.15:34:35::SCWMssOS::Sw design exists and opened at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-19.15:34:35::SCWWriter::formatted JSON is {
	"platformName":	"Final_Project_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Project_Platform",
	"platHandOff":	"E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST1_VIVADO/project_1/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Project_Platform",
	"systems":	[{
			"systemName":	"Final_Project_Platform",
			"systemDesc":	"Final_Project_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Project_Platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"d19a73867e8197b583a5df8c54e488a21",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-03-19.15:34:46::SCWPlatform::Started generating the artifacts platform Final_Project_Platform
TRACE::2024-03-19.15:34:46::SCWPlatform::Sanity checking of platform is completed
LOG::2024-03-19.15:34:47::SCWPlatform::Started generating the artifacts for system configuration Final_Project_Platform
LOG::2024-03-19.15:34:47::SCWSystem::Checking the domain standalone_domain
LOG::2024-03-19.15:34:47::SCWSystem::Not a boot domain 
LOG::2024-03-19.15:34:47::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-03-19.15:34:47::SCWDomain::Generating domain artifcats
TRACE::2024-03-19.15:34:47::SCWMssOS::Generating standalone artifcats
TRACE::2024-03-19.15:34:47::SCWMssOS:: Copying the user libraries. 
TRACE::2024-03-19.15:34:47::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-19.15:34:47::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-19.15:34:47::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-19.15:34:47::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-19.15:34:47::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-19.15:34:47::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-19.15:34:47::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-03-19.15:34:47::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-03-19.15:34:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-19.15:34:47::SCWMssOS::Checking the sw design at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-19.15:34:47::SCWMssOS::DEBUG:  swdes dump  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-03-19.15:34:47::SCWMssOS::Sw design exists and opened at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-19.15:34:47::SCWMssOS::Completed writing the mss file at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp
TRACE::2024-03-19.15:34:47::SCWMssOS::Mss edits present, copying mssfile into export location E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-19.15:34:50::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-03-19.15:35:12::SCWMssOS::doing bsp build ... 
TRACE::2024-03-19.15:35:12::SCWMssOS::System Command Ran  E: & cd  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp & make 
TRACE::2024-03-19.15:35:12::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-03-19.15:35:12::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-03-19.15:35:12::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-03-19.15:35:12::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-03-19.15:35:12::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-19.15:35:12::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-03-19.15:35:12::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-03-19.15:35:12::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-03-19.15:35:12::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-19.15:35:12::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-03-19.15:35:12::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-03-19.15:35:12::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-03-19.15:35:12::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-19.15:35:12::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2024-03-19.15:35:12::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-03-19.15:35:12::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2024-03-19.15:35:12::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-19.15:35:13::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-03-19.15:35:13::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-03-19.15:35:13::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-03-19.15:35:13::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-19.15:35:13::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2024-03-19.15:35:13::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-03-19.15:35:13::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-03-19.15:35:13::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-19.15:35:13::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-03-19.15:35:13::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-03-19.15:35:13::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2024-03-19.15:35:13::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-19.15:35:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2024-03-19.15:35:14::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-03-19.15:35:14::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2024-03-19.15:35:14::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-19.15:35:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-03-19.15:35:14::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-03-19.15:35:14::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-03-19.15:35:14::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-19.15:35:14::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2024-03-19.15:35:14::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-03-19.15:35:14::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-03-19.15:35:14::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-19.15:35:14::SCWMssOS::"Compiling nexys4IO..."

TRACE::2024-03-19.15:35:18::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-03-19.15:35:18::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2024-03-19.15:35:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-03-19.15:35:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-03-19.15:35:18::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-03-19.15:35:18::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-03-19.15:35:18::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-19.15:35:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-03-19.15:35:18::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-03-19.15:35:18::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-03-19.15:35:18::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-19.15:35:18::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-03-19.15:35:18::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-03-19.15:35:18::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-19.15:35:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2024-03-19.15:35:18::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-03-19.15:35:18::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2024-03-19.15:35:18::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-19.15:35:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-03-19.15:35:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2024-03-19.15:35:18::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-03-19.15:35:18::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-03-19.15:35:18::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-19.15:35:18::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-03-19.15:35:18::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-03-19.15:35:18::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-19.15:35:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-03-19.15:35:18::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-03-19.15:35:18::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2024-03-19.15:35:18::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-19.15:35:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2024-03-19.15:35:18::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-03-19.15:35:18::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2024-03-19.15:35:18::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-19.15:35:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-03-19.15:35:18::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-03-19.15:35:18::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-03-19.15:35:18::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-19.15:35:19::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-03-19.15:35:19::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-03-19.15:35:19::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-03-19.15:35:19::SCWMssOS::"Running Make libs in microblaze_0/libsrc/iic_v3_9/src"

TRACE::2024-03-19.15:35:19::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-03-19.15:35:19::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-03-19.15:35:19::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-19.15:35:19::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-03-19.15:35:19::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-03-19.15:35:19::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-19.15:35:19::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-03-19.15:35:19::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-03-19.15:35:19::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-19.15:35:19::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2024-03-19.15:35:19::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2024-03-19.15:35:19::SCWMssOS::tra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-19.15:35:19::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-03-19.15:35:19::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-03-19.15:35:19::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-03-19.15:35:19::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-19.15:35:19::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-03-19.15:35:19::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-03-19.15:35:19::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-03-19.15:35:19::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-19.15:35:20::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_9/src"

TRACE::2024-03-19.15:35:20::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-03-19.15:35:20::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2024-03-19.15:35:20::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-19.15:35:22::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-03-19.15:35:22::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-03-19.15:35:22::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-03-19.15:35:22::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-03-19.15:35:25::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-03-19.15:35:25::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-03-19.15:35:25::SCWMssOS::make --no-print-directory archive

TRACE::2024-03-19.15:35:25::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-03-19.15:35:25::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-03-19.15:35:25::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-03-19.15:35:25::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-03-19.15:35:25::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-03-19.15:35:25::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-03-19.15:35:25::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-03-19.15:35:25::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-03-19.15:35:25::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-03-19.15:35:25::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-03-19.15:35:25::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-03-19.15:35:25::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-03-19.15:35:25::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-03-19.15:35:25::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2024-03-19.15:35:25::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xii
TRACE::2024-03-19.15:35:25::SCWMssOS::c.o microblaze_0/lib/xiic_dyn_master.o microblaze_0/lib/xiic_g.o microblaze_0/lib/xiic_intr.o microblaze_0/lib/xiic_l.o microbl
TRACE::2024-03-19.15:35:25::SCWMssOS::aze_0/lib/xiic_master.o microblaze_0/lib/xiic_multi_master.o microblaze_0/lib/xiic_options.o microblaze_0/lib/xiic_selftest.o m
TRACE::2024-03-19.15:35:25::SCWMssOS::icroblaze_0/lib/xiic_sinit.o microblaze_0/lib/xiic_slave.o microblaze_0/lib/xiic_stats.o microblaze_0/lib/xil_assert.o microbla
TRACE::2024-03-19.15:35:25::SCWMssOS::ze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/l
TRACE::2024-03-19.15:35:25::SCWMssOS::ib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o mic
TRACE::2024-03-19.15:35:25::SCWMssOS::roblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib
TRACE::2024-03-19.15:35:25::SCWMssOS::/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_sel
TRACE::2024-03-19.15:35:25::SCWMssOS::ftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xtmrctr.o 
TRACE::2024-03-19.15:35:25::SCWMssOS::microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/xtmrctr_options.o mi
TRACE::2024-03-19.15:35:25::SCWMssOS::croblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microblaze_0/lib/xuartlite.
TRACE::2024-03-19.15:35:25::SCWMssOS::o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_se
TRACE::2024-03-19.15:35:25::SCWMssOS::lftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2024-03-19.15:35:25::SCWMssOS::'Finished building libraries'

TRACE::2024-03-19.15:35:26::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-03-19.15:35:26::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-03-19.15:35:26::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-03-19.15:35:26::SCWSystem::Completed Processing the sysconfig Final_Project_Platform
LOG::2024-03-19.15:35:26::SCWPlatform::Completed generating the artifacts for system configuration Final_Project_Platform
TRACE::2024-03-19.15:35:26::SCWPlatform::Started preparing the platform 
TRACE::2024-03-19.15:35:26::SCWSystem::Writing the bif file for system config Final_Project_Platform
TRACE::2024-03-19.15:35:26::SCWSystem::dir created 
TRACE::2024-03-19.15:35:26::SCWSystem::Writing the bif 
TRACE::2024-03-19.15:35:26::SCWPlatform::Started writing the spfm file 
TRACE::2024-03-19.15:35:26::SCWPlatform::Started writing the xpfm file 
TRACE::2024-03-19.15:35:26::SCWPlatform::Completed generating the platform
TRACE::2024-03-19.15:35:26::SCWMssOS::Saving the mss changes E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-19.15:35:26::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-03-19.15:35:26::SCWMssOS::Writing the mss file completed E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-19.15:35:26::SCWMssOS::Commit changes completed.
TRACE::2024-03-19.15:35:26::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-19.15:35:26::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-19.15:35:26::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-19.15:35:26::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-19.15:35:26::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-19.15:35:26::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-19.15:35:26::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-03-19.15:35:26::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-03-19.15:35:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-19.15:35:26::SCWMssOS::Checking the sw design at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-19.15:35:26::SCWMssOS::DEBUG:  swdes dump  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-03-19.15:35:26::SCWMssOS::Sw design exists and opened at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-19.15:35:26::SCWWriter::formatted JSON is {
	"platformName":	"Final_Project_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Final_Project_Platform",
	"platHandOff":	"E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST1_VIVADO/project_1/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Final_Project_Platform",
	"systems":	[{
			"systemName":	"Final_Project_Platform",
			"systemDesc":	"Final_Project_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Final_Project_Platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"d19a73867e8197b583a5df8c54e488a2",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-03-19.15:35:26::SCWPlatform::updated the xpfm file.
TRACE::2024-03-19.15:35:28::SCWPlatform::Trying to open the hw design at E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-19.15:35:28::SCWPlatform::DSA given E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-19.15:35:28::SCWPlatform::DSA absoulate path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-19.15:35:28::SCWPlatform::DSA directory E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw
TRACE::2024-03-19.15:35:28::SCWPlatform:: Platform Path E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/hw/nexysa7fpga.xsa
TRACE::2024-03-19.15:35:28::SCWPlatform:: Unique name xilinx:nexys-a7-100t::0.0
TRACE::2024-03-19.15:35:28::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_1
TRACE::2024-03-19.15:35:28::SCWPlatform::Opened existing hwdb nexysa7fpga_1
TRACE::2024-03-19.15:35:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-19.15:35:28::SCWMssOS::Checking the sw design at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-03-19.15:35:28::SCWMssOS::DEBUG:  swdes dump  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-03-19.15:35:28::SCWMssOS::Sw design exists and opened at  E:/EMBEDDED_DESIGN/PID_CONTROL_PROJ1/TEST2_VITIS/Final_Project_Platform/microblaze_0/standalone_domain/bsp/system.mss
