var NAVTREEINDEX7 =
{
"params_8h.html#a6524ec13c1c445be1e8c0d5f24ae3093":[2,0,1,1,1,0,2,1,9],
"params_8h.html#a6b5961998b32b8e35b24f38372fcbaf3":[2,0,1,1,1,0,2,1,37],
"params_8h.html#a6db9208c6d90dcf757ce54bd8f3c8656":[2,0,1,1,1,0,2,1,12],
"params_8h.html#a7480b86bac9562e52fc2af9e2ad75437":[2,0,1,1,1,0,2,1,35],
"params_8h.html#a80f8c9be537ce499f0b3e18ab9dc8f9a":[2,0,1,1,1,0,2,1,19],
"params_8h.html#a81e6d946c0c7866845bfb5cb730bd0fe":[2,0,1,1,1,0,2,1,14],
"params_8h.html#a8582c84f380846723cb4eaa7cffc211a":[2,0,1,1,1,0,2,1,4],
"params_8h.html#a8688c01cbce3bb6ddf37232298b50977":[2,0,1,1,1,0,2,1,28],
"params_8h.html#a9bce3ce400b9ffbaf311dd28a5e35b0a":[2,0,1,1,1,0,2,1,24],
"params_8h.html#a9fc6cfbf7d424df41ac030cb8ffa37e5":[2,0,1,1,1,0,2,1,11],
"params_8h.html#aa359f371e975fb1cb3b9dd9d982e830b":[2,0,1,1,1,0,2,1,17],
"params_8h.html#aacdfc4a1bac8a23a79090ea3eed79145":[2,0,1,1,1,0,2,1,26],
"params_8h.html#aad47ed17ddf0c8fedf0328d64b075949":[2,0,1,1,1,0,2,1,18],
"params_8h.html#aae4489b5a1ff0b44adc9be7e9a2b7802":[2,0,1,1,1,0,2,1,38],
"params_8h.html#ab21de66d05e278f09bfa8de1ccd790da":[2,0,1,1,1,0,2,1,32],
"params_8h.html#ab546927d1ed4c9628b100c98e60ae616":[2,0,1,1,1,0,2,1,15],
"params_8h.html#ac2bf480249a6fc0b002ee12172c43619":[2,0,1,1,1,0,2,1,1],
"params_8h.html#ac8def0de4e2e797ae198930a2d7d938b":[2,0,1,1,1,0,2,1,30],
"params_8h.html#aca3e3410732d275c9ae69aaa3986b546":[2,0,1,1,1,0,2,1,34],
"params_8h.html#acb941f95bee7a5163ae8143008f52953":[2,0,1,1,1,0,2,1,6],
"params_8h.html#acd6b77b41099153d3305e1aed40b0348":[2,0,1,1,1,0,2,1,36],
"params_8h.html#ad11613ca8b4fb0ba438fa472ee3a4738":[2,0,1,1,1,0,2,1,27],
"params_8h.html#ad5c7afc74cb87855e495d5d331803e10":[2,0,1,1,1,0,2,1,20],
"params_8h.html#ad7548348c67edc61ac0abb5650f4d920":[2,0,1,1,1,0,2,1,33],
"params_8h.html#ae22ed0a57578f0cc0fb227cebba0364f":[2,0,1,1,1,0,2,1,0],
"params_8h.html#ae393ae5e9266253cbd3db1bf46be8084":[2,0,1,1,1,0,2,1,31],
"params_8h.html#ae444f5d60ee14d5d6f933254d6fb658e":[2,0,1,1,1,0,2,1,2],
"params_8h.html#afb9145875530d9e096a4208a19e5528b":[2,0,1,1,1,0,2,1,10],
"params_8h.html#afba1db2b364f245b7f843fe4e1639668":[2,0,1,1,1,0,2,1,25],
"pcd__pcds_dynamic_common__pcd_cpu_hot_eject_data_address.html":[0,5,1,1,1],
"pcd__pcds_dynamic_common__pcd_cpu_hot_eject_data_address.html#PCDinformation":[0,5,1,1,1,0],
"pcd__pcds_dynamic_common__pcd_emu_variable_event.html":[0,5,1,1,2],
"pcd__pcds_dynamic_common__pcd_emu_variable_event.html#PCDinformation":[0,5,1,1,2,0],
"pcd__pcds_dynamic_common__pcd_ovmf_flash_variables_enable.html":[0,5,1,1,3],
"pcd__pcds_dynamic_common__pcd_ovmf_flash_variables_enable.html#PCDinformation":[0,5,1,1,3,0],
"pcd__pcds_dynamic_common__pcd_ovmf_host_bridge_pci_dev_id.html":[0,5,1,1,4],
"pcd__pcds_dynamic_common__pcd_ovmf_host_bridge_pci_dev_id.html#PCDinformation":[0,5,1,1,4,0],
"pcd__pcds_dynamic_common__pcd_pci_io_base.html":[0,5,1,1,5],
"pcd__pcds_dynamic_common__pcd_pci_io_base.html#PCDinformation":[0,5,1,1,5,0],
"pcd__pcds_dynamic_common__pcd_pci_io_size.html":[0,5,1,1,6],
"pcd__pcds_dynamic_common__pcd_pci_io_size.html#PCDinformation":[0,5,1,1,6,0],
"pcd__pcds_dynamic_common__pcd_pci_mmio32_base.html":[0,5,1,1,7],
"pcd__pcds_dynamic_common__pcd_pci_mmio32_base.html#PCDinformation":[0,5,1,1,7,0],
"pcd__pcds_dynamic_common__pcd_pci_mmio32_size.html":[0,5,1,1,8],
"pcd__pcds_dynamic_common__pcd_pci_mmio32_size.html#PCDinformation":[0,5,1,1,8,0],
"pcd__pcds_dynamic_common__pcd_pci_mmio64_base.html":[0,5,1,1,9],
"pcd__pcds_dynamic_common__pcd_pci_mmio64_base.html#PCDinformation":[0,5,1,1,9,0],
"pcd__pcds_dynamic_common__pcd_pci_mmio64_size.html":[0,5,1,1,10],
"pcd__pcds_dynamic_common__pcd_pci_mmio64_size.html#PCDinformation":[0,5,1,1,10,0],
"pcd__pcds_dynamic_common__pcd_q35_smram_at_default_smbase.html":[0,5,1,1,11],
"pcd__pcds_dynamic_common__pcd_q35_smram_at_default_smbase.html#PCDinformation":[0,5,1,1,11,0],
"pcd__pcds_dynamic_common__pcd_q35_tseg_mbytes.html":[0,5,1,1,12],
"pcd__pcds_dynamic_common__pcd_q35_tseg_mbytes.html#PCDinformation":[0,5,1,1,12,0],
"pcd__pcds_dynamic_common__pcd_qemu_smbios_validated.html":[0,5,1,1,13],
"pcd__pcds_dynamic_common__pcd_qemu_smbios_validated.html#PCDinformation":[0,5,1,1,13,0],
"pcd__pcds_dynamic_common_root_page.html":[0,5,1,1],
"pcd__pcds_dynamic_common_root_page.html#content_index":[0,5,1,1,0],
"pcd__pcds_dynamic_ex_common__pcd_cpu_hot_eject_data_address.html":[0,5,2,1,1],
"pcd__pcds_dynamic_ex_common__pcd_cpu_hot_eject_data_address.html#PCDinformation":[0,5,2,1,1,0],
"pcd__pcds_dynamic_ex_common__pcd_emu_variable_event.html":[0,5,2,1,2],
"pcd__pcds_dynamic_ex_common__pcd_emu_variable_event.html#PCDinformation":[0,5,2,1,2,0],
"pcd__pcds_dynamic_ex_common__pcd_ovmf_flash_variables_enable.html":[0,5,2,1,3],
"pcd__pcds_dynamic_ex_common__pcd_ovmf_flash_variables_enable.html#PCDinformation":[0,5,2,1,3,0],
"pcd__pcds_dynamic_ex_common__pcd_ovmf_host_bridge_pci_dev_id.html":[0,5,2,1,4],
"pcd__pcds_dynamic_ex_common__pcd_ovmf_host_bridge_pci_dev_id.html#PCDinformation":[0,5,2,1,4,0],
"pcd__pcds_dynamic_ex_common__pcd_pci_io_base.html":[0,5,2,1,5],
"pcd__pcds_dynamic_ex_common__pcd_pci_io_base.html#PCDinformation":[0,5,2,1,5,0],
"pcd__pcds_dynamic_ex_common__pcd_pci_io_size.html":[0,5,2,1,6],
"pcd__pcds_dynamic_ex_common__pcd_pci_io_size.html#PCDinformation":[0,5,2,1,6,0],
"pcd__pcds_dynamic_ex_common__pcd_pci_mmio32_base.html":[0,5,2,1,7],
"pcd__pcds_dynamic_ex_common__pcd_pci_mmio32_base.html#PCDinformation":[0,5,2,1,7,0],
"pcd__pcds_dynamic_ex_common__pcd_pci_mmio32_size.html":[0,5,2,1,8],
"pcd__pcds_dynamic_ex_common__pcd_pci_mmio32_size.html#PCDinformation":[0,5,2,1,8,0],
"pcd__pcds_dynamic_ex_common__pcd_pci_mmio64_base.html":[0,5,2,1,9],
"pcd__pcds_dynamic_ex_common__pcd_pci_mmio64_base.html#PCDinformation":[0,5,2,1,9,0],
"pcd__pcds_dynamic_ex_common__pcd_pci_mmio64_size.html":[0,5,2,1,10],
"pcd__pcds_dynamic_ex_common__pcd_pci_mmio64_size.html#PCDinformation":[0,5,2,1,10,0],
"pcd__pcds_dynamic_ex_common__pcd_q35_smram_at_default_smbase.html":[0,5,2,1,11],
"pcd__pcds_dynamic_ex_common__pcd_q35_smram_at_default_smbase.html#PCDinformation":[0,5,2,1,11,0],
"pcd__pcds_dynamic_ex_common__pcd_q35_tseg_mbytes.html":[0,5,2,1,12],
"pcd__pcds_dynamic_ex_common__pcd_q35_tseg_mbytes.html#PCDinformation":[0,5,2,1,12,0],
"pcd__pcds_dynamic_ex_common__pcd_qemu_smbios_validated.html":[0,5,2,1,13],
"pcd__pcds_dynamic_ex_common__pcd_qemu_smbios_validated.html#PCDinformation":[0,5,2,1,13,0],
"pcd__pcds_dynamic_ex_common_root_page.html":[0,5,2,1],
"pcd__pcds_dynamic_ex_common_root_page.html#content_index":[0,5,2,1,0],
"pcd__pcds_dynamic_ex_root_page.html":[0,5,2],
"pcd__pcds_dynamic_ex_root_page.html#content_index":[0,5,2,0],
"pcd__pcds_dynamic_root_page.html":[0,5,1],
"pcd__pcds_dynamic_root_page.html#content_index":[0,5,1,0],
"pcd__pcds_feature_flag_common__pcd_csm_enable.html":[0,5,3,1,1],
"pcd__pcds_feature_flag_common__pcd_csm_enable.html#PCDinformation":[0,5,3,1,1,0],
"pcd__pcds_feature_flag_common__pcd_qemu_boot_order_mmio_translation.html":[0,5,3,1,2],
"pcd__pcds_feature_flag_common__pcd_qemu_boot_order_mmio_translation.html#PCDinformation":[0,5,3,1,2,0],
"pcd__pcds_feature_flag_common__pcd_qemu_boot_order_pci_translation.html":[0,5,3,1,3],
"pcd__pcds_feature_flag_common__pcd_qemu_boot_order_pci_translation.html#PCDinformation":[0,5,3,1,3,0],
"pcd__pcds_feature_flag_common__pcd_smm_smram_require.html":[0,5,3,1,4],
"pcd__pcds_feature_flag_common__pcd_smm_smram_require.html#PCDinformation":[0,5,3,1,4,0],
"pcd__pcds_feature_flag_common_root_page.html":[0,5,3,1],
"pcd__pcds_feature_flag_common_root_page.html#content_index":[0,5,3,1,0],
"pcd__pcds_feature_flag_root_page.html":[0,5,3],
"pcd__pcds_feature_flag_root_page.html#content_index":[0,5,3,0],
"pcd__pcds_fixed_at_build_common__pcd8259_legacy_mode_edge_level.html":[0,5,4,1,1],
"pcd__pcds_fixed_at_build_common__pcd8259_legacy_mode_edge_level.html#PCDinformation":[0,5,4,1,1,0],
"pcd__pcds_fixed_at_build_common__pcd8259_legacy_mode_mask.html":[0,5,4,1,2],
"pcd__pcds_fixed_at_build_common__pcd8259_legacy_mode_mask.html#PCDinformation":[0,5,4,1,2,0],
"pcd__pcds_fixed_at_build_common__pcd_bfv_base.html":[0,5,4,1,3],
"pcd__pcds_fixed_at_build_common__pcd_bfv_base.html#PCDinformation":[0,5,4,1,3,0],
"pcd__pcds_fixed_at_build_common__pcd_bfv_raw_data_offset.html":[0,5,4,1,4],
"pcd__pcds_fixed_at_build_common__pcd_bfv_raw_data_offset.html#PCDinformation":[0,5,4,1,4,0],
"pcd__pcds_fixed_at_build_common__pcd_bfv_raw_data_size.html":[0,5,4,1,5],
"pcd__pcds_fixed_at_build_common__pcd_bfv_raw_data_size.html#PCDinformation":[0,5,4,1,5,0],
"pcd__pcds_fixed_at_build_common__pcd_bios_video_check_vbe_enable.html":[0,5,4,1,6],
"pcd__pcds_fixed_at_build_common__pcd_bios_video_check_vbe_enable.html#PCDinformation":[0,5,4,1,6,0],
"pcd__pcds_fixed_at_build_common__pcd_bios_video_check_vga_enable.html":[0,5,4,1,7],
"pcd__pcds_fixed_at_build_common__pcd_bios_video_check_vga_enable.html#PCDinformation":[0,5,4,1,7,0],
"pcd__pcds_fixed_at_build_common__pcd_bios_video_set_text_vga_mode_enable.html":[0,5,4,1,8],
"pcd__pcds_fixed_at_build_common__pcd_bios_video_set_text_vga_mode_enable.html#PCDinformation":[0,5,4,1,8,0],
"pcd__pcds_fixed_at_build_common__pcd_cfv_base.html":[0,5,4,1,9],
"pcd__pcds_fixed_at_build_common__pcd_cfv_base.html#PCDinformation":[0,5,4,1,9,0],
"pcd__pcds_fixed_at_build_common__pcd_cfv_raw_data_offset.html":[0,5,4,1,10],
"pcd__pcds_fixed_at_build_common__pcd_cfv_raw_data_offset.html#PCDinformation":[0,5,4,1,10,0],
"pcd__pcds_fixed_at_build_common__pcd_cfv_raw_data_size.html":[0,5,4,1,11],
"pcd__pcds_fixed_at_build_common__pcd_cfv_raw_data_size.html#PCDinformation":[0,5,4,1,11,0],
"pcd__pcds_fixed_at_build_common__pcd_debug_io_port.html":[0,5,4,1,12],
"pcd__pcds_fixed_at_build_common__pcd_debug_io_port.html#PCDinformation":[0,5,4,1,12,0],
"pcd__pcds_fixed_at_build_common__pcd_ebda_reserved_memory_size.html":[0,5,4,1,13],
"pcd__pcds_fixed_at_build_common__pcd_ebda_reserved_memory_size.html#PCDinformation":[0,5,4,1,13,0],
"pcd__pcds_fixed_at_build_common__pcd_end_oprom_shadow_address.html":[0,5,4,1,14],
"pcd__pcds_fixed_at_build_common__pcd_end_oprom_shadow_address.html#PCDinformation":[0,5,4,1,14,0],
"pcd__pcds_fixed_at_build_common__pcd_guided_extract_handler_table_size.html":[0,5,4,1,15],
"pcd__pcds_fixed_at_build_common__pcd_guided_extract_handler_table_size.html#PCDinformation":[0,5,4,1,15,0],
"pcd__pcds_fixed_at_build_common__pcd_high_pmm_memory_size.html":[0,5,4,1,16],
"pcd__pcds_fixed_at_build_common__pcd_high_pmm_memory_size.html#PCDinformation":[0,5,4,1,16,0],
"pcd__pcds_fixed_at_build_common__pcd_legacy_bios_cache_legacy_region.html":[0,5,4,1,17],
"pcd__pcds_fixed_at_build_common__pcd_legacy_bios_cache_legacy_region.html#PCDinformation":[0,5,4,1,17,0],
"pcd__pcds_fixed_at_build_common__pcd_low_pmm_memory_size.html":[0,5,4,1,18],
"pcd__pcds_fixed_at_build_common__pcd_low_pmm_memory_size.html#PCDinformation":[0,5,4,1,18,0],
"pcd__pcds_fixed_at_build_common__pcd_lsi_scsi_max_lun_limit.html":[0,5,4,1,19],
"pcd__pcds_fixed_at_build_common__pcd_lsi_scsi_max_lun_limit.html#PCDinformation":[0,5,4,1,19,0],
"pcd__pcds_fixed_at_build_common__pcd_lsi_scsi_max_target_limit.html":[0,5,4,1,20],
"pcd__pcds_fixed_at_build_common__pcd_lsi_scsi_max_target_limit.html#PCDinformation":[0,5,4,1,20,0],
"pcd__pcds_fixed_at_build_common__pcd_lsi_scsi_stall_per_poll_usec.html":[0,5,4,1,21],
"pcd__pcds_fixed_at_build_common__pcd_lsi_scsi_stall_per_poll_usec.html#PCDinformation":[0,5,4,1,21,0],
"pcd__pcds_fixed_at_build_common__pcd_mpt_scsi_max_target_limit.html":[0,5,4,1,22],
"pcd__pcds_fixed_at_build_common__pcd_mpt_scsi_max_target_limit.html#PCDinformation":[0,5,4,1,22,0],
"pcd__pcds_fixed_at_build_common__pcd_mpt_scsi_stall_per_poll_usec.html":[0,5,4,1,23],
"pcd__pcds_fixed_at_build_common__pcd_mpt_scsi_stall_per_poll_usec.html#PCDinformation":[0,5,4,1,23,0],
"pcd__pcds_fixed_at_build_common__pcd_oprom_reserved_memory_base.html":[0,5,4,1,24],
"pcd__pcds_fixed_at_build_common__pcd_oprom_reserved_memory_base.html#PCDinformation":[0,5,4,1,24,0],
"pcd__pcds_fixed_at_build_common__pcd_oprom_reserved_memory_size.html":[0,5,4,1,25],
"pcd__pcds_fixed_at_build_common__pcd_oprom_reserved_memory_size.html#PCDinformation":[0,5,4,1,25,0],
"pcd__pcds_fixed_at_build_common__pcd_ovmf_confidential_computing_work_area_header.html":[0,5,4,1,26],
"pcd__pcds_fixed_at_build_common__pcd_ovmf_confidential_computing_work_area_header.html#PCDinformation":[0,5,4,1,26,0],
"pcd__pcds_fixed_at_build_common__pcd_ovmf_decompression_scratch_end.html":[0,5,4,1,27],
"pcd__pcds_fixed_at_build_common__pcd_ovmf_decompression_scratch_end.html#PCDinformation":[0,5,4,1,27,0],
"pcd__pcds_fixed_at_build_common__pcd_ovmf_dxe_mem_fv_base.html":[0,5,4,1,28],
"pcd__pcds_fixed_at_build_common__pcd_ovmf_dxe_mem_fv_base.html#PCDinformation":[0,5,4,1,28,0],
"pcd__pcds_fixed_at_build_common__pcd_ovmf_dxe_mem_fv_size.html":[0,5,4,1,29],
"pcd__pcds_fixed_at_build_common__pcd_ovmf_dxe_mem_fv_size.html#PCDinformation":[0,5,4,1,29,0],
"pcd__pcds_fixed_at_build_common__pcd_ovmf_fd_base_address.html":[0,5,4,1,30],
"pcd__pcds_fixed_at_build_common__pcd_ovmf_fd_base_address.html#PCDinformation":[0,5,4,1,30,0],
"pcd__pcds_fixed_at_build_common__pcd_ovmf_firmware_block_size.html":[0,5,4,1,31],
"pcd__pcds_fixed_at_build_common__pcd_ovmf_firmware_block_size.html#PCDinformation":[0,5,4,1,31,0],
"pcd__pcds_fixed_at_build_common__pcd_ovmf_firmware_fd_size.html":[0,5,4,1,32],
"pcd__pcds_fixed_at_build_common__pcd_ovmf_firmware_fd_size.html#PCDinformation":[0,5,4,1,32,0],
"pcd__pcds_fixed_at_build_common__pcd_ovmf_flash_nv_storage_event_log_base.html":[0,5,4,1,33],
"pcd__pcds_fixed_at_build_common__pcd_ovmf_flash_nv_storage_event_log_base.html#PCDinformation":[0,5,4,1,33,0],
"pcd__pcds_fixed_at_build_common__pcd_ovmf_flash_nv_storage_event_log_size.html":[0,5,4,1,34],
"pcd__pcds_fixed_at_build_common__pcd_ovmf_flash_nv_storage_event_log_size.html#PCDinformation":[0,5,4,1,34,0],
"pcd__pcds_fixed_at_build_common__pcd_ovmf_flash_nv_storage_ftw_spare_base.html":[0,5,4,1,35],
"pcd__pcds_fixed_at_build_common__pcd_ovmf_flash_nv_storage_ftw_spare_base.html#PCDinformation":[0,5,4,1,35,0],
"pcd__pcds_fixed_at_build_common__pcd_ovmf_flash_nv_storage_ftw_working_base.html":[0,5,4,1,36],
"pcd__pcds_fixed_at_build_common__pcd_ovmf_flash_nv_storage_ftw_working_base.html#PCDinformation":[0,5,4,1,36,0],
"pcd__pcds_fixed_at_build_common__pcd_ovmf_flash_nv_storage_variable_base.html":[0,5,4,1,37],
"pcd__pcds_fixed_at_build_common__pcd_ovmf_flash_nv_storage_variable_base.html#PCDinformation":[0,5,4,1,37,0],
"pcd__pcds_fixed_at_build_common__pcd_ovmf_lock_box_storage_base.html":[0,5,4,1,38],
"pcd__pcds_fixed_at_build_common__pcd_ovmf_lock_box_storage_base.html#PCDinformation":[0,5,4,1,38,0],
"pcd__pcds_fixed_at_build_common__pcd_ovmf_lock_box_storage_size.html":[0,5,4,1,39],
"pcd__pcds_fixed_at_build_common__pcd_ovmf_lock_box_storage_size.html#PCDinformation":[0,5,4,1,39,0],
"pcd__pcds_fixed_at_build_common__pcd_ovmf_pei_mem_fv_base.html":[0,5,4,1,40],
"pcd__pcds_fixed_at_build_common__pcd_ovmf_pei_mem_fv_base.html#PCDinformation":[0,5,4,1,40,0],
"pcd__pcds_fixed_at_build_common__pcd_ovmf_pei_mem_fv_size.html":[0,5,4,1,41],
"pcd__pcds_fixed_at_build_common__pcd_ovmf_pei_mem_fv_size.html#PCDinformation":[0,5,4,1,41,0],
"pcd__pcds_fixed_at_build_common__pcd_ovmf_sec_ghcb_backup_base.html":[0,5,4,1,42],
"pcd__pcds_fixed_at_build_common__pcd_ovmf_sec_ghcb_backup_base.html#PCDinformation":[0,5,4,1,42,0],
"pcd__pcds_fixed_at_build_common__pcd_ovmf_sec_ghcb_backup_size.html":[0,5,4,1,43],
"pcd__pcds_fixed_at_build_common__pcd_ovmf_sec_ghcb_backup_size.html#PCDinformation":[0,5,4,1,43,0],
"pcd__pcds_fixed_at_build_common__pcd_ovmf_sec_ghcb_base.html":[0,5,4,1,44],
"pcd__pcds_fixed_at_build_common__pcd_ovmf_sec_ghcb_base.html#PCDinformation":[0,5,4,1,44,0],
"pcd__pcds_fixed_at_build_common__pcd_ovmf_sec_ghcb_page_table_base.html":[0,5,4,1,45],
"pcd__pcds_fixed_at_build_common__pcd_ovmf_sec_ghcb_page_table_base.html#PCDinformation":[0,5,4,1,45,0],
"pcd__pcds_fixed_at_build_common__pcd_ovmf_sec_ghcb_page_table_size.html":[0,5,4,1,46],
"pcd__pcds_fixed_at_build_common__pcd_ovmf_sec_ghcb_page_table_size.html#PCDinformation":[0,5,4,1,46,0],
"pcd__pcds_fixed_at_build_common__pcd_ovmf_sec_ghcb_size.html":[0,5,4,1,47],
"pcd__pcds_fixed_at_build_common__pcd_ovmf_sec_ghcb_size.html#PCDinformation":[0,5,4,1,47,0],
"pcd__pcds_fixed_at_build_common__pcd_ovmf_sec_page_tables_base.html":[0,5,4,1,48],
"pcd__pcds_fixed_at_build_common__pcd_ovmf_sec_page_tables_base.html#PCDinformation":[0,5,4,1,48,0],
"pcd__pcds_fixed_at_build_common__pcd_ovmf_sec_page_tables_size.html":[0,5,4,1,49],
"pcd__pcds_fixed_at_build_common__pcd_ovmf_sec_page_tables_size.html#PCDinformation":[0,5,4,1,49,0],
"pcd__pcds_fixed_at_build_common__pcd_ovmf_sec_pei_temp_ram_base.html":[0,5,4,1,50],
"pcd__pcds_fixed_at_build_common__pcd_ovmf_sec_pei_temp_ram_base.html#PCDinformation":[0,5,4,1,50,0],
"pcd__pcds_fixed_at_build_common__pcd_ovmf_sec_pei_temp_ram_size.html":[0,5,4,1,51],
"pcd__pcds_fixed_at_build_common__pcd_ovmf_sec_pei_temp_ram_size.html#PCDinformation":[0,5,4,1,51,0],
"pcd__pcds_fixed_at_build_common__pcd_ovmf_work_area_base.html":[0,5,4,1,52],
"pcd__pcds_fixed_at_build_common__pcd_ovmf_work_area_base.html#PCDinformation":[0,5,4,1,52,0],
"pcd__pcds_fixed_at_build_common__pcd_ovmf_work_area_size.html":[0,5,4,1,53],
"pcd__pcds_fixed_at_build_common__pcd_ovmf_work_area_size.html#PCDinformation":[0,5,4,1,53,0],
"pcd__pcds_fixed_at_build_common__pcd_pv_scsi_max_lun_limit.html":[0,5,4,1,54],
"pcd__pcds_fixed_at_build_common__pcd_pv_scsi_max_lun_limit.html#PCDinformation":[0,5,4,1,54,0],
"pcd__pcds_fixed_at_build_common__pcd_pv_scsi_max_target_limit.html":[0,5,4,1,55],
"pcd__pcds_fixed_at_build_common__pcd_pv_scsi_max_target_limit.html#PCDinformation":[0,5,4,1,55,0],
"pcd__pcds_fixed_at_build_common__pcd_pv_scsi_wait_for_cmp_stall_in_usecs.html":[0,5,4,1,56],
"pcd__pcds_fixed_at_build_common__pcd_pv_scsi_wait_for_cmp_stall_in_usecs.html#PCDinformation":[0,5,4,1,56,0],
"pcd__pcds_fixed_at_build_common__pcd_qemu_hash_table_base.html":[0,5,4,1,57],
"pcd__pcds_fixed_at_build_common__pcd_qemu_hash_table_base.html#PCDinformation":[0,5,4,1,57,0],
"pcd__pcds_fixed_at_build_common__pcd_qemu_hash_table_size.html":[0,5,4,1,58],
"pcd__pcds_fixed_at_build_common__pcd_qemu_hash_table_size.html#PCDinformation":[0,5,4,1,58,0],
"pcd__pcds_fixed_at_build_common__pcd_sev_launch_secret_base.html":[0,5,4,1,59],
"pcd__pcds_fixed_at_build_common__pcd_sev_launch_secret_base.html#PCDinformation":[0,5,4,1,59,0],
"pcd__pcds_fixed_at_build_common__pcd_sev_launch_secret_size.html":[0,5,4,1,60],
"pcd__pcds_fixed_at_build_common__pcd_sev_launch_secret_size.html#PCDinformation":[0,5,4,1,60,0],
"pcd__pcds_fixed_at_build_common__pcd_virtio_scsi_max_lun_limit.html":[0,5,4,1,61],
"pcd__pcds_fixed_at_build_common__pcd_virtio_scsi_max_lun_limit.html#PCDinformation":[0,5,4,1,61,0],
"pcd__pcds_fixed_at_build_common__pcd_virtio_scsi_max_target_limit.html":[0,5,4,1,62],
"pcd__pcds_fixed_at_build_common__pcd_virtio_scsi_max_target_limit.html#PCDinformation":[0,5,4,1,62,0],
"pcd__pcds_fixed_at_build_common__pcd_xen_grant_frames.html":[0,5,4,1,63],
"pcd__pcds_fixed_at_build_common__pcd_xen_grant_frames.html#PCDinformation":[0,5,4,1,63,0],
"pcd__pcds_fixed_at_build_common__pcd_xen_pvh_start_of_day_struct_ptr.html":[0,5,4,1,64],
"pcd__pcds_fixed_at_build_common__pcd_xen_pvh_start_of_day_struct_ptr.html#PCDinformation":[0,5,4,1,64,0],
"pcd__pcds_fixed_at_build_common__pcd_xen_pvh_start_of_day_struct_ptr_size.html":[0,5,4,1,65],
"pcd__pcds_fixed_at_build_common__pcd_xen_pvh_start_of_day_struct_ptr_size.html#PCDinformation":[0,5,4,1,65,0],
"pcd__pcds_fixed_at_build_common_root_page.html":[0,5,4,1],
"pcd__pcds_fixed_at_build_common_root_page.html#content_index":[0,5,4,1,0],
"pcd__pcds_fixed_at_build_root_page.html":[0,5,4],
"pcd__pcds_fixed_at_build_root_page.html#content_index":[0,5,4,0],
"pcd_root_page.html":[0,5],
"pcd_root_page.html#content_index":[0,5,0],
"ppi_arch_root_common.html":[0,7,1],
"ppi_arch_root_common.html#content_index":[0,7,1,0],
"ppi_page_g_ovmf_tpm_discovered_ppi_guid.html":[0,7,1,1],
"ppi_page_g_ovmf_tpm_discovered_ppi_guid.html#BasicPpiInfo":[0,7,1,1,0],
"ppi_page_g_ovmf_tpm_mmio_accessible_ppi_guid.html":[0,7,1,2],
"ppi_page_g_ovmf_tpm_mmio_accessible_ppi_guid.html#BasicPpiInfo":[0,7,1,2,0],
"ppi_root_page.html":[0,7],
"ppi_root_page.html#content_index":[0,7,0],
"protocol_arch_root_common.html":[0,8,1],
"protocol_arch_root_common.html#content_index":[0,8,1,0],
"protocol_page_g_efi_firmware_volume_protocol_guid.html":[0,8,1,1],
"protocol_page_g_efi_firmware_volume_protocol_guid.html#BasicProtocolInfo":[0,8,1,1,0],
"protocol_page_g_efi_isa_acpi_protocol_guid.html":[0,8,1,2]
};
