

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Sun Feb 16 14:42:50 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        fir
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.700 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       67|       67|  0.670 us|  0.670 us|   68|   68|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+-------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                             |                   |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |           Instance          |       Module      |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-----------------------------+-------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_fir_Pipeline_loop_fu_80  |fir_Pipeline_loop  |       62|       62|  0.620 us|  0.620 us|   57|   57|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-----------------------------+-------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        0|     2|     220|     238|    0|
|Memory           |        0|     -|      32|      15|    0|
|Multiplexer      |        -|     -|       0|      87|    -|
|Register         |        -|     -|      79|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     3|     331|     340|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+--------------------+---------+----+-----+-----+-----+
    |           Instance          |       Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------+--------------------+---------+----+-----+-----+-----+
    |grp_fir_Pipeline_loop_fu_80  |fir_Pipeline_loop   |        0|   1|  140|  129|    0|
    |fir_io_s_axi_U               |fir_io_s_axi        |        0|   0|   80|  104|    0|
    |mul_16s_10s_25_1_1_U7        |mul_16s_10s_25_1_1  |        0|   1|    0|    5|    0|
    +-----------------------------+--------------------+---------+----+-----+-----+-----+
    |Total                        |                    |        0|   2|  220|  238|    0|
    +-----------------------------+--------------------+---------+----+-----+-----+-----+

    * DSP: 
    +----------------------------------+-------------------------------+--------------+
    |             Instance             |             Module            |  Expression  |
    +----------------------------------+-------------------------------+--------------+
    |mac_muladd_16s_10s_31s_31_4_1_U8  |mac_muladd_16s_10s_31s_31_4_1  |  i0 + i1 * i2|
    +----------------------------------+-------------------------------+--------------+

    * Memory: 
    +-------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory   |          Module         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |shift_reg_U  |shift_reg_RAM_AUTO_1R1W  |        0|  32|  15|    0|    58|   16|     1|          928|
    +-------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total        |                         |        0|  32|  15|    0|    58|   16|     1|          928|
    +-------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  37|          7|    1|          7|
    |shift_reg_address0        |   9|          2|    6|         12|
    |shift_reg_address0_local  |  14|          3|    6|         18|
    |shift_reg_ce0             |   9|          2|    1|          2|
    |shift_reg_d0              |   9|          2|   16|         32|
    |shift_reg_we0             |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  87|         18|   31|         73|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |acc_2_loc_fu_56                           |  31|   0|   31|          0|
    |ap_CS_fsm                                 |   6|   0|    6|          0|
    |grp_fir_Pipeline_loop_fu_80_ap_start_reg  |   1|   0|    1|          0|
    |mul_ln44_reg_132                          |  25|   0|   25|          0|
    |x_read_reg_137                            |  16|   0|   16|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |  79|   0|   79|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|s_axi_fir_io_AWVALID  |   in|    1|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_AWREADY  |  out|    1|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_AWADDR   |   in|    6|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_WVALID   |   in|    1|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_WREADY   |  out|    1|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_WDATA    |   in|   32|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_WSTRB    |   in|    4|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_ARVALID  |   in|    1|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_ARREADY  |  out|    1|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_ARADDR   |   in|    6|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_RVALID   |  out|    1|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_RREADY   |   in|    1|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_RDATA    |  out|   32|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_RRESP    |  out|    2|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_BVALID   |  out|    1|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_BREADY   |   in|    1|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_BRESP    |  out|    2|       s_axi|        fir_io|        scalar|
|ap_clk                |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_rst_n              |   in|    1|  ap_ctrl_hs|           fir|  return value|
|interrupt             |  out|    1|  ap_ctrl_hs|           fir|  return value|
+----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%acc_2_loc = alloca i64 1"   --->   Operation 7 'alloca' 'acc_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (0.79ns)   --->   "%shift_reg_load = load i16 57" [E:/robot/project/xilinx_fpga_class/hls/lab4/fir.c:47]   --->   Operation 8 'load' 'shift_reg_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 58> <RAM>

State 2 <SV = 1> <Delay = 3.70>
ST_2 : Operation 9 [1/2] ( I:0.79ns O:0.79ns )   --->   "%shift_reg_load = load i16 57" [E:/robot/project/xilinx_fpga_class/hls/lab4/fir.c:47]   --->   Operation 9 'load' 'shift_reg_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 58> <RAM>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln44 = sext i16 %shift_reg_load" [E:/robot/project/xilinx_fpga_class/hls/lab4/fir.c:44]   --->   Operation 10 'sext' 'sext_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (2.91ns)   --->   "%mul_ln44 = mul i25 %sext_ln44, i25 33554054" [E:/robot/project/xilinx_fpga_class/hls/lab4/fir.c:44]   --->   Operation 11 'mul' 'mul_ln44' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.08>
ST_3 : Operation 12 [1/1] (1.00ns)   --->   "%x_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %x"   --->   Operation 12 'read' 'x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 13 [2/2] (0.48ns)   --->   "%call_ln44 = call void @fir_Pipeline_loop, i25 %mul_ln44, i31 %acc_2_loc, i16 %shift_reg, i16 %c" [E:/robot/project/xilinx_fpga_class/hls/lab4/fir.c:44]   --->   Operation 13 'call' 'call_ln44' <Predicate = true> <Delay = 0.48> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln52 = sext i16 %x_read" [E:/robot/project/xilinx_fpga_class/hls/lab4/fir.c:52]   --->   Operation 14 'sext' 'sext_ln52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [3/3] (1.08ns) (grouped into DSP with root node acc)   --->   "%mul_ln52 = mul i26 %sext_ln52, i26 67108486" [E:/robot/project/xilinx_fpga_class/hls/lab4/fir.c:52]   --->   Operation 15 'mul' 'mul_ln52' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.08>
ST_4 : Operation 16 [1/2] (0.83ns)   --->   "%call_ln44 = call void @fir_Pipeline_loop, i25 %mul_ln44, i31 %acc_2_loc, i16 %shift_reg, i16 %c" [E:/robot/project/xilinx_fpga_class/hls/lab4/fir.c:44]   --->   Operation 16 'call' 'call_ln44' <Predicate = true> <Delay = 0.83> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 17 [2/3] (1.08ns) (grouped into DSP with root node acc)   --->   "%mul_ln52 = mul i26 %sext_ln52, i26 67108486" [E:/robot/project/xilinx_fpga_class/hls/lab4/fir.c:52]   --->   Operation 17 'mul' 'mul_ln52' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.83>
ST_5 : Operation 18 [1/1] (0.00ns)   --->   "%acc_2_loc_load = load i31 %acc_2_loc" [E:/robot/project/xilinx_fpga_class/hls/lab4/fir.c:48]   --->   Operation 18 'load' 'acc_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 19 [1/3] (0.00ns) (grouped into DSP with root node acc)   --->   "%mul_ln52 = mul i26 %sext_ln52, i26 67108486" [E:/robot/project/xilinx_fpga_class/hls/lab4/fir.c:52]   --->   Operation 19 'mul' 'mul_ln52' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 20 [1/1] (0.00ns) (grouped into DSP with root node acc)   --->   "%sext_ln52_1 = sext i26 %mul_ln52" [E:/robot/project/xilinx_fpga_class/hls/lab4/fir.c:52]   --->   Operation 20 'sext' 'sext_ln52_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 21 [2/2] (0.83ns) (root node of the DSP)   --->   "%acc = add i31 %acc_2_loc_load, i31 %sext_ln52_1" [E:/robot/project/xilinx_fpga_class/hls/lab4/fir.c:52]   --->   Operation 21 'add' 'acc' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 22 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln53 = store i16 %x_read, i16 0" [E:/robot/project/xilinx_fpga_class/hls/lab4/fir.c:53]   --->   Operation 22 'store' 'store_ln53' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 58> <RAM>

State 6 <SV = 5> <Delay = 1.83>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%spectopmodule_ln31 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6" [E:/robot/project/xilinx_fpga_class/hls/lab4/fir.c:31]   --->   Operation 23 'spectopmodule' 'spectopmodule_ln31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %y"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %y, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %y, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/2] (0.83ns) (root node of the DSP)   --->   "%acc = add i31 %acc_2_loc_load, i31 %sext_ln52_1" [E:/robot/project/xilinx_fpga_class/hls/lab4/fir.c:52]   --->   Operation 31 'add' 'acc' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %acc, i32 15, i32 30" [E:/robot/project/xilinx_fpga_class/hls/lab4/fir.c:54]   --->   Operation 32 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (1.00ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %y, i16 %trunc_ln1" [E:/robot/project/xilinx_fpga_class/hls/lab4/fir.c:54]   --->   Operation 33 'write' 'write_ln54' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%ret_ln55 = ret" [E:/robot/project/xilinx_fpga_class/hls/lab4/fir.c:55]   --->   Operation 34 'ret' 'ret_ln55' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shift_reg]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ c]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
acc_2_loc          (alloca       ) [ 0011110]
shift_reg_load     (load         ) [ 0000000]
sext_ln44          (sext         ) [ 0000000]
mul_ln44           (mul          ) [ 0001100]
x_read             (read         ) [ 0000110]
sext_ln52          (sext         ) [ 0000110]
call_ln44          (call         ) [ 0000000]
acc_2_loc_load     (load         ) [ 0000001]
mul_ln52           (mul          ) [ 0000000]
sext_ln52_1        (sext         ) [ 0000001]
store_ln53         (store        ) [ 0000000]
spectopmodule_ln31 (spectopmodule) [ 0000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000]
specinterface_ln0  (specinterface) [ 0000000]
specinterface_ln0  (specinterface) [ 0000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000]
specinterface_ln0  (specinterface) [ 0000000]
specinterface_ln0  (specinterface) [ 0000000]
specinterface_ln0  (specinterface) [ 0000000]
acc                (add          ) [ 0000000]
trunc_ln1          (partselect   ) [ 0000000]
write_ln54         (write        ) [ 0000000]
ret_ln55           (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="shift_reg">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="c">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i16"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_Pipeline_loop"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="acc_2_loc_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_2_loc/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="x_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="0"/>
<pin id="63" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/3 "/>
</bind>
</comp>

<comp id="66" class="1004" name="write_ln54_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="0" index="2" bw="16" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/6 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="16" slack="0"/>
<pin id="75" dir="0" index="1" bw="16" slack="2"/>
<pin id="76" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="shift_reg_load/1 store_ln53/5 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_fir_Pipeline_loop_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="25" slack="1"/>
<pin id="83" dir="0" index="2" bw="31" slack="2"/>
<pin id="84" dir="0" index="3" bw="16" slack="0"/>
<pin id="85" dir="0" index="4" bw="16" slack="0"/>
<pin id="86" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln44/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="sext_ln44_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln44/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="mul_ln44_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="0" index="1" bw="10" slack="0"/>
<pin id="97" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln44/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="sext_ln52_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="0"/>
<pin id="102" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln52/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="acc_2_loc_load_load_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="31" slack="4"/>
<pin id="106" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_2_loc_load/5 "/>
</bind>
</comp>

<comp id="107" class="1004" name="trunc_ln1_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="16" slack="0"/>
<pin id="109" dir="0" index="1" bw="31" slack="0"/>
<pin id="110" dir="0" index="2" bw="5" slack="0"/>
<pin id="111" dir="0" index="3" bw="6" slack="0"/>
<pin id="112" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/6 "/>
</bind>
</comp>

<comp id="117" class="1007" name="grp_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="16" slack="0"/>
<pin id="119" dir="0" index="1" bw="10" slack="0"/>
<pin id="120" dir="0" index="2" bw="31" slack="0"/>
<pin id="121" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln52/3 sext_ln52_1/5 acc/5 "/>
</bind>
</comp>

<comp id="126" class="1005" name="acc_2_loc_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="31" slack="2"/>
<pin id="128" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="acc_2_loc "/>
</bind>
</comp>

<comp id="132" class="1005" name="mul_ln44_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="25" slack="1"/>
<pin id="134" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln44 "/>
</bind>
</comp>

<comp id="137" class="1005" name="x_read_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="16" slack="2"/>
<pin id="139" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="142" class="1005" name="sext_ln52_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="26" slack="1"/>
<pin id="144" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln52 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="14" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="54" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="10" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="20" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="87"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="4" pin="0"/><net_sink comp="80" pin=3"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="80" pin=4"/></net>

<net id="93"><net_src comp="73" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="90" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="103"><net_src comp="60" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="113"><net_src comp="48" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="114"><net_src comp="50" pin="0"/><net_sink comp="107" pin=2"/></net>

<net id="115"><net_src comp="52" pin="0"/><net_sink comp="107" pin=3"/></net>

<net id="116"><net_src comp="107" pin="4"/><net_sink comp="66" pin=2"/></net>

<net id="122"><net_src comp="100" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="18" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="124"><net_src comp="104" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="125"><net_src comp="117" pin="3"/><net_sink comp="107" pin=1"/></net>

<net id="129"><net_src comp="56" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="131"><net_src comp="126" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="135"><net_src comp="94" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="140"><net_src comp="60" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="145"><net_src comp="100" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="117" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y | {6 }
	Port: shift_reg | {3 4 5 }
 - Input state : 
	Port: fir : x | {3 }
	Port: fir : shift_reg | {1 2 3 4 }
	Port: fir : c | {3 4 }
  - Chain level:
	State 1
	State 2
		sext_ln44 : 1
		mul_ln44 : 2
	State 3
		mul_ln52 : 1
	State 4
	State 5
		sext_ln52_1 : 1
		acc : 2
	State 6
		trunc_ln1 : 1
		write_ln54 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|---------|
|   call   | grp_fir_Pipeline_loop_fu_80 |    1    |  2.014  |   221   |    67   |
|----------|-----------------------------|---------|---------|---------|---------|
|    mul   |        mul_ln44_fu_94       |    1    |    0    |    0    |    5    |
|----------|-----------------------------|---------|---------|---------|---------|
|  muladd  |          grp_fu_117         |    1    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|   read   |      x_read_read_fu_60      |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|   write  |    write_ln54_write_fu_66   |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|   sext   |       sext_ln44_fu_90       |    0    |    0    |    0    |    0    |
|          |       sext_ln52_fu_100      |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|partselect|       trunc_ln1_fu_107      |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|   Total  |                             |    3    |  2.014  |   221   |    72   |
|----------|-----------------------------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|    c    |    0   |   16   |   15   |    -   |
|shift_reg|    0   |   32   |   15   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |    0   |   48   |   30   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|acc_2_loc_reg_126|   31   |
| mul_ln44_reg_132|   25   |
|sext_ln52_reg_142|   26   |
|  x_read_reg_137 |   16   |
+-----------------+--------+
|      Total      |   98   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_73 |  p0  |   2  |  16  |   32   |
|    grp_fu_117    |  p0  |   2  |  16  |   32   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   64   ||  0.978  ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |    2   |   221  |   72   |    -   |
|   Memory  |    0   |    -   |    -   |   48   |   30   |    0   |
|Multiplexer|    -   |    -   |    0   |    0   |    9   |    -   |
|  Register |    -   |    -   |    -   |   98   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |    3   |    2   |   367  |   111  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
