Tutorial 2A: Internet of Things (IoT): Signals, Communications, Applications, Challenges, and Future Research.	Ahmed Abelgawad	10.1109/SOCC46988.2019.9088067
EBBIOT: A Low-complexity Tracking Algorithm for Surveillance in IoVT using Stationary Neuromorphic Vision Sensors.	Jyotibdha Acharya,Andrés Ussa Caycedo,Vandana Reddy Padala,Rishi Raj Sidhu Singh,Garrick Orchard,Bharath Ramesh 0001,Arindam Basu	10.1109/SOCC46988.2019.1570553690
ML-based Reinforcement Learning Approach for Power Management in SoCs.	David Akselrod	10.1109/SOCC46988.2019.1570548498
Thursday Keynote: Survival of The Fittest: Circuits and Architectures for Computation with Wide Power- Performance Adaptation Beyond Voltage Scaling.	Massimo Alioto	10.1109/SOCC46988.2019.9087999
FPGA-based object detection processor with HOG feature and SVM classifier.	Fengwei An,Peng Xu,Zhihua Xiao,Chao Wang	10.1109/SOCC46988.2019.1570558044
Accelerating Binary-Matrix Multiplication on FPGA.	Debjyoti Bhattacharjee,Anupam Chattopadhyay,Ricardo Jack Liwongan	10.1109/SOCC46988.2019.1570544215
A Smart Single-Sensor Device for Instantaneously Monitoring Lower Limb Exercises.	Yan-Ping Chang,Teng-Chia Wang,Yun-Ju Lee,Chia-Chun Lin,Yung-Chih Chen,Chun-Yao Wang	10.1109/SOCC46988.2019.1570548017
Crosstalk-aware TSV-buffer Insertion in 3D IC.	Yen-Hao Chen,Po-Chen Huang,Fu-Wei Chen,Allen C.-H. Wu,TingTing Hwang	10.1109/SOCC46988.2019.1570539111
A NAND Flash Endurance Prediction Scheme with FPGA-based Memory Controller System.	Zhuo Chen,Yuqian Pan,Mingyang Gong,Haichun Zhang,Mingyu Zhang,Zhenglin Liu	10.1109/SOCC46988.2019.1570552892
An All-Digital Temperature Sensor with Process and Voltage Variation Tolerance for IoT Applications.	Ching-Che Chung,Hsin-Han Huang	10.1109/SOCC46988.2019.1570557014
Runtime Packet-Dropping Detection of Faulty Nodes in Network-on-Chip.	Luka Daoud,Nader Rafla 0001	10.1109/SOCC46988.2019.1570548660
LIGHTER-R: Optimized Reversible Circuit Implementation For SBoxes.	Vishnu Asutosh Dasu,Anubhab Baksi,Sumanta Sarkar,Anupam Chattopadhyay	10.1109/SOCC46988.2019.1570548320
Cell-based Coherent Design Methodology for Linear and Non-linear Analog Circuits.	Debanjana Datta,Mousumi Bhanja,Anirban Chaudhuri,Baidyanath Ray,Ayan Banerjee	10.1109/SOCC46988.2019.1570558499
Synthesis of Linear and Non-linear Analog Circuits.	Debanjana Datta,Baidyanath Ray,Ayan Banerjee	10.1109/SOCC46988.2019.1570574109
An Operation-Minimized FPGA Accelerator Design by Dynamically Exploiting Sparsity in CNN Winograd Transform.	Xinkai Di,Haigang Yang,Zhihong Huang,Ning Mao	10.1109/SOCC46988.2019.1570558495
0.8% BER 1.2 pJ/bit Arbiter-based PUF for Edge Computing Using Phase-Difference Accumulation Technique.	Anh-Tuan Do	10.1109/SOCC46988.2019.1570537105
Learning of Multi-Dimensional Analog Circuits Through Generative Adversarial Network (GAN).	Rahul Dutta,Salahuddin Raju,Ashish James,Leo John Chemmanda,Yong-Joon Jeon,Balagopal Unnikrishnan,Chuan Sheng Foo,Zeng Zeng,Kevin Tshun Chuan Chai,Vijay Ramaseshan Chandrasekhar	10.1109/SOCC46988.2019.1570548547
A Minimal Adder-oriented 1D DST-VII/DCT-VIII Hardware Implementation for VVC Standard.	Yibo Fan,Jiro Katto,Heming Sun,Xiaoyang Zeng,Yixuan Zeng	10.1109/SOCC46988.2019.1570548652
A Digital-Enhanced Interferometric Radar Sensor for Physiological Sign Monitoring.	Zhongyuan Fang,Liheng Lou,Kai Tang 0002,Ting Guo,Bo Chen 0014,Yisheng Wang,Chuanshi Yang,Longjie Zhong,Yuanjin Zheng	10.1109/SOCC46988.2019.1570571644
Register Requirement Minimization of Fixed-Depth Pipelines for Streaming Data Applications.	Thomas Goldbrunner,Nguyen Anh Vu Doan,Diogo Poças,Thomas Wild,Andreas Herkersdorf	10.1109/SOCC46988.2019.1570548393
Error-latency Trade-off for Asynchronous Stochastic Computing with ΣΔ Streams for the IoT.	Patricia Gonzalez-Guerrero,Stephen G. Wilson,Mircea R. Stan	10.1109/SOCC46988.2019.1570548453
A 10-bit Area-efficient Source Driver for Printed OLED Display.	Xiaoyu Guo,Hongge Li	10.1109/SOCC46988.2019.1570547708
Energy-Efficient and High-Speed Approximate Signed Multipliers with Sign-Focused Compressors.	Yi Guo,Heming Sun,Shinji Kimura	10.1109/SOCC46988.2019.1570548436
Pvalite CLN: Lightweight Object Detection with Classfication and Localization Network.	Jiun-In Guo,Chi-Chi Tsai,Ching-Kan Tseng	10.1109/SOCC46988.2019.1570561207
Reactive and Proactive Threat Detection and Prevention for the Internet of Things.	Matthew Hagan,Sakir Sezer,Kieran McLaughlin	10.1109/SOCC46988.2019.1570574214
Analysis and Modeling of Passive LC Filters Using Node Elimination Technique.	Sotoudeh Hamedi-Hagh	10.1109/SOCC46988.2019.1570547047
Timing Aware Wrapper Cells Reduction for Pre-bond Testing in 3D-ICs.	Pei-An Ho,Yen-Hao Chen,Allen C.-H. Wu,TingTing Hwang	10.1109/SOCC46988.2019.1570544200
Reconfigurable Routing Paths As Noise Generators Using NoC Platform for Hardware Security Applications.	Weng-Geng Ho,Ali Akbar Pammu,Kyaw Zwa Lwin Ne,Kwen-Siong Chong,Bah-Hwee Gwee	10.1109/SOCC46988.2019.1570557958
A 100 KS/s 8-10 bit resolution-reconfigurable SAR ADC for bioelectronics application.	Yunfeng Hu,Lisheng Chen,Hui Chen,Yi Wen,Huabin Zhang,Xiaojia Liu	10.1109/SOCC46988.2019.1570555766
eNVM based In-memory Computing for Intelligent and Secure Computing Systems.	Kejie Huang,Chuyun Qin	10.1109/SOCC46988.2019.1570557582
Tutorial 1B: AI Chip Technologies and DFT Methodologies.	Yu Huang,Rahul Singhal	10.1109/SOCC46988.2019.9087993
Radiation-degradation Analysis and a Circuit Performance Improvement Method for Optoelectronic Field Programmable Gate Array.	Hirotoshi Ito,Minoru Watanabe	10.1109/SOCC46988.2019.1570548505
A Glitch Key-Gate for Logic Locking.	De-Xuan Ji,Hsiao-Yu Chiang,Chia-Chun Lin,Chia-Cheng Wu,Yung-Chih Chen,Chun-Yao Wang	10.1109/SOCC46988.2019.1570547988
Enabling Fine-Grained Dynamic Voltage and Frequency Scaling in SDSoC.	Weixiong Jiang,Heng Yu 0001,Yajun Ha	10.1109/SOCC46988.2019.1570558174
Energy-Aware Workload Allocation for Distributed Deep Neural Networks in Edge-Cloud Continuum.	Yi Jin 0007,Jiawei Xu 0002,Yuxiang Huan,Yulong Yan,Lirong Zheng 0001,Zhuo Zou	10.1109/SOCC46988.2019.1570554761
Hardware Efficient NIPALS Architecture for Principal Component Analysis of Hyper Spectral Images.	Sai Praveen Kadiyala,Vikram Kumar Pudi,Mohit Garg,Hau T. Ngo,Siew-Kei Lam,Thambipillai Srikanthan	10.1109/SOCC46988.2019.1570555870
Efficient Hardware Acceleration of Convolutional Neural Networks.	S. Kala,Babita R. Jose,Jimson Mathew,Nalesh Sivanandan	10.1109/SOCC46988.2019.1570573948
Acceleration of Polynomial Matrix Multiplication on Zynq-7000 System-on-Chip.	Server Kasap,Soydan Redif,Eduardo Wächter	10.1109/SOCC46988.2019.1570555424
A Network on Chip Adapter for Real-Time and Safety-Critical Applications.	Fabian Kempf,Nidhi Anantharajaiah,Leonard Masing,Jürgen Becker 0001	10.1109/SOCC46988.2019.1570558594
N2 OC: Neural-Network-on-Chip Architecture.	Kasem Khalil,Omar Eldash,Ashok Kumar 0001,Magdy A. Bayoumi	10.1109/SOCC46988.2019.1570548351
A Speed and Energy Focused Framework for Dynamic Hardware Reconfiguration.	Kasem Khalil,Omar Eldash,Ashok Kumar 0001,Magdy A. Bayoumi	10.1109/SOCC46988.2019.1570556376
A Contention-free, Static, Single-phase Flip-Flop for Low Data Activity Applications.	Ata Khorami,Manoj Sachdev,Mohammad Sharifkhani	10.1109/SOCC46988.2019.1570548494
Tutorial 1A: Design of ultra-low power SRAM for IoT, security and computation-in-memory.	Tony Tae-Hyoung Kim	10.1109/SOCC46988.2019.9087943
Mixed-Signal Circuits and Architectures for Energy-Efficient In-Memory and In-Sensor Computation of Artificial Neural Networks.	Bongjin Kim	10.1109/SOCC46988.2019.1570571922
MSMPX: Microarchitectural Extensions for Meltdown Safe Memory Protection.	Gnanambikai Krishnakumar,Chester Rebeiro	10.1109/SOCC46988.2019.1570564578
Wednesday Plenary: Machine Learning and Hardware Security Technologies for the Nanoscale era: Challenges &amp; Opportunities.	Ram K. Krishnamurthy	10.1109/SOCC46988.2019.9088079
ITUS: A Secure RISC-V System-on-Chip.	Vinay B. Y. Kumar,Anupam Chattopadhyay,Jawad Haj-Yahya,Avi Mendelson	10.1109/SOCC46988.2019.1570564307
ML-based Thermal Sensor Calibration by Bivariate Gaussian Mixture Model Estimation.	Wei-Chien Kuo,Li-Wei Liu,Yen-Chin Liao,Hsie-Chia Chang	10.1109/SOCC46988.2019.1570561880
Current-Reuse LC Divide-by-8 Injection-Locked Frequency Divider.	Wen-Cheng Lai,Sheng-Lyang Jang	10.1109/SOCC46988.2019.1570542436
A Digitally Controllable Passive Variable Slope Gain Equalizer for Wideband Radio Frequency System-on-Chip Applications.	Sreekesh Lakshminarayanan,Klaus Hofmann	10.1109/SOCC46988.2019.1570558481
Coverage Driven Verification Methodology for Asynchronous Neuromorphic Routers.	Yun Kwan Lee,Vishnu P. Nambiar,Junran Pu,Wang Ling Goh,Anh-Tuan Do	10.1109/SOCC46988.2019.1570547252
Group Delay Compensation By Combining 3-tap FFE With CTLE for 80Gbps-PAM4 Optical Transmitter.	Jiquan Li,Yingmei Chen,Zhen Zhang,Hui Wang,Chao Guo,Binbin Yang	10.1109/SOCC46988.2019.1570537232
ReRAM Non-Volatile AES Encryption Engine for IoT Application.	Fei Li,Jayce Lay Keng Lim	10.1109/SOCC46988.2019.1570548234
A 2.7-Gb/s Clock and Data Recovery Circuit Based on D/PLL.	You-Sheng Lin,Miao-Shan Li,Ching-Yuan Yang	10.1109/SOCC46988.2019.1570548362
Training Deep Neural Networks Using Posit Number System.	Jinming Lu,Siyuan Lu,Zhisheng Wang,Chao Fang,Jun Lin 0001,Zhongfeng Wang 0001,Li Du	10.1109/SOCC46988.2019.1570558530
A 10-GHz Fast-Locked All-Digital Frequency Synthesizer with Frequency-Error Detection.	Guan-Min Luo,Ching-Yuan Yang	10.1109/SOCC46988.2019.1570555475
An Efficient Implementation of Arbiter PUF on FPGA for IoT Application.	Mahabub Hasan Mahalat,Suraj Mandal,Anindan Mondal,Bibhash Sen	10.1109/SOCC46988.2019.1570548268
Dimension Reduction for Efficient Pattern Recognition in High Spatial Resolution Data Using Quantum Algorithms.	Naveed Mahmud,Esam El-Araby	10.1109/SOCC46988.2019.1570558150
Dynamic Supply Voltage Level Generation for Minimum Energy Real Time Tasks using Geometric Programming.	H. T. Manohara,B. P. Harish	10.1109/SOCC46988.2019.1570555698
Secure Speculative Core.	Avi Mendelson	10.1109/SOCC46988.2019.1570564192
Cycle-Accurate Evaluation of Software-Hardware Co-Design of Decimal Computation in RISC-V Ecosystem.	Riaz-ul-haque Mian,Michihiro Shintani,Michiko Inoue	10.1109/SOCC46988.2019.1570559752
A Novel Test Vector Generation Method for Hardware Trojan Detection.	Anindan Mondal,Mahabub Hasan Mahalat,Suraj Mandal,Suchismita Roy,Bibhash Sen	10.1109/SOCC46988.2019.1570548271
Application Specific Instruction Processor for Dynamic Connection Allocation in TDM-NoCs.	Seungseok Nam,Emil Matús,Gerhard P. Fettweis	10.1109/SOCC46988.2019.1570555815
Fused Multiply-Add for Variable Precision Floating-Point.	Alberto Nannarelli	10.1109/SOCC46988.2019.1570555329
An Efficient Event-driven Neuromorphic Architecture for Deep Spiking Neural Networks.	Duy-Anh Nguyen,Duy-Hieu Bui,Francesca Iacopi,Xuan-Tu Tran	10.1109/SOCC46988.2019.1570548305
Reliable Fail-Operational Automotive E/E-Architectures by Dynamic Redundancy and Reconfiguration.	Florian Oszwald,Philipp Obergfell,Matthias Traub,Jürgen Becker 0001	10.1109/SOCC46988.2019.1570547977
A Hardware Perspective on the ChaCha Ciphers: Scalable Chacha8/12/20 Implementations Ranging from 476 Slices to Bitrates of 175 Gbit/s.	Johannes Pfau,Maximilian Reuter,Tanja Harbaum,Klaus Hofmann,Jürgen Becker 0001	10.1109/SOCC46988.2019.1570548289
Ower and Area Efficient Router with Automated Clock Gating for Neuromorphic Computing.	Junran Pu,Vishnu P. Nambiar,Aarthy Mani,Wang Ling Goh,Anh-Tuan Do	10.1109/SOCC46988.2019.1570548462
A Low-Voltage Sub-ns Pulse Integrated CMOS Laser Diode Driver for SPAD-based Time-of-Flight Rangefinding in Mobile Applications.	Samuel Rigault,Nicolas Moeneclaey,Lioua Labrak,Ian O&apos;Connor	10.1109/SOCC46988.2019.1570548090
RCAS: Critical Load Based Ranking for Efficient Channel Allocation in Wireless NoC.	Sidhartha Sankar Rout,Vaibhav Ishwarlal Chaudhari,Suyog Bhimrao Patil,Sujay Deb	10.1109/SOCC46988.2019.1570558011
Efficient Router Architecture for Trace Reduction During NoC Post-Silicon Validation.	Sidhartha Sankar Rout,Suyog Bhimrao Patil,Vaibhav Ishwarlal Chaudhari,Sujay Deb	10.1109/SOCC46988.2019.1570548502
Tutorial 2B: Offset Mitigation in Low-Voltage Sense Amplifiers and Its Implication on SRAM Design and Test.	Manoj Sachdev	10.1109/SOCC46988.2019.9088075
A 90 μW, 2.5 GHz high linearity programmable delay cell for signal duty-cycle adjustment.	Tobias Schirmer,Mohammad Mahdi Khafaji,Jan Plíva,Frank Ellinger	10.1109/SOCC46988.2019.1570558550
Establishing Cyber Resilience in Embedded Systems for Securing Next-Generation Critical Infrastructure.	Fahad Siddiqui 0001,Matthew Hagan,Sakir Sezer	10.1109/SOCC46988.2019.1570548325
Voltage Stacked Design of a Microcontroller for Near/Sub-threshold Operation.	Kamlesh Singh,Barry de Bruin,Jos Huisken,Hailong Jiao,José Pineda de Gyvez	10.1109/SOCC46988.2019.1570558508
Protecting the Integrity of Processor Cores with Logic Encryption.	Dominik Sisejkovic,Farhad Merchant,Rainer Leupers	10.1109/SOCC46988.2019.1570564157
Loop Optimizations of MGS-QRD Algorithm for FPGA High-Level Synthesis.	Chong Yeam Tan,Chia Yee Ooi,Nordinah Ismail	10.1109/SOCC46988.2019.1570548480
Radar Transceivers for Inverse Synthetic Aperture Radar (ISAR) Imaging of Human Activity in 65nm CMOS.	Liheng Tang,Kai Tang 0002,Zhongyuan Fang,Yisheng Wang,Bo Chen 0014,Ting Guo,Chuanshi Yang,Yuanjin Zheng	10.1109/SOCC46988.2019.1570571692
Design of Crosstalk Noise Filter for Multi-Channel Transimpedance Amplifier.	Shinya Tanimura,Akira Tsuchiya,Ryosuke Noguchi,Toshiyuki Inoue,Keiji Kishine	10.1109/SOCC46988.2019.1570554632
Thursday Plenary: Anchoring Security in the Connected World.	Jerome Tija	10.1109/SOCC46988.2019.9088025
Energy-Area-Efficient Approximate Multipliers for Error-Tolerant Applications on FPGAs.	Nguyen Van Toan,Jeong-Gun Lee	10.1109/SOCC46988.2019.1570548202
28nm 0.3V 1W2R Sub-Threshold FIFO Memory for Multi-Sensor IoT Applications.	Huan-Jan Tseng,Po-Tsang Huang,Shang-Lin Wu,Sheng-Chi Lung,Wei-Chang Wang,Wei Hwang,Ching-Te Chuang	10.1109/SOCC46988.2019.1570555748
A 45 Gb/s, 98 fJ/bit, 0.02 mm2 Transimpedance Amplifier with Peaking-Dedicated Inductor in 65-nm CMOS.	Akira Tsuchiya,Akitaka Hiratsuka,Kenji Tanaka,Hiroyuki Fukuyama,Naoki Miura,Hideyuki Nosaka,Hidetoshi Onodera	10.1109/SOCC46988.2019.1570548520
A Quad Linear 56Gbaud PAM4 Transimpedance Amplifier in 0.18 μm SiGe BiCMOS Technology.	Hui Wang,Yingmei Chen,Yuan Gao,Ning Li,Zhen Zhang 0002,Chao Guo,Jiquan Li	10.1109/SOCC46988.2019.1570541947
A Power-Efficient Programmable DCNN Processor for Intelligent Sensing.	Bo Wang,Jiayan Gan,Yuxiang Xie,Yin Wang,Zhuoling Xiao,Jun Zhou	10.1109/SOCC46988.2019.1570553982
Enabling Neuromorphic Computing: BEOL Integration of CMOS RRAM Chip and Programmable Performance.	Weijie Wang,Victor Yi-Qian Zhuo,Zhixian Chen,Hock Koon Lee,Minghua Li,Wendong Song	10.1109/SOCC46988.2019.1570553082
Wednesday Keynote: The Memory Wall: Challenges and Solutions.	Norbert Wehn	10.1109/SOCC46988.2019.9088072
Folded and Deterministic Stochastic MAC for High Accuracy and Hardware Efficient Convolution Function.	Ming Ming Wong,Anh-Tuan Do	10.1109/SOCC46988.2019.1570543844
A 4K Vision Computing Platform with Convolutional Neural Network Engine on FPGA.	Ke Xu 0014,Fang Zhu,Hong Wang,Xiao Zhang,Bin Han,Jiewei Xiao,Dehui Kong,Zhou Han,Degen Zhen,Guoning Lu,Jisong Ai,Xin Liu,Zhi Huang	10.1109/SOCC46988.2019.1570552941
A Low Power Analog Front-end for Ultrasound Receiver.	Chuanshi Yang,Kai Tang 0002,Lei Qiu 0002,Zhongyuan Fang,Yuanjin Zheng	10.1109/SOCC46988.2019.1570572046
High-Efficiency Step-Down Multi-Mode Switching DC-DC Converter for IoT Devices.	Hsiang-Ming Yen,Chia-Ling Wei,Chi-Shi Chen,Terng-Yin Hsu	10.1109/SOCC46988.2019.1570562801
DiaNet: An Efficient Multi-Grained Re-configurable Neural Network in Silicon.	Renyuan Zhang,Yan Chen,Takashi Nakada,Yasuhiko Nakashima	10.1109/SOCC46988.2019.1570548015
A BJT-Based Temperature Sensor in 40-nm CMOS With ±0.8°C(3σ) Untrimmed Inaccuracy.	Tan-Tan Zhang,Yuan Gao 0011	10.1109/SOCC46988.2019.1570555725
A Neural-Network-Based Non-linear Interference Cancellation Scheme for Wireless IoT Backhaul with Dual-Connectivity.	Huiliang Zhang,Zhonglong Wang,Fei Qin,Meng Ma,Jianhua Zhang	10.1109/SOCC46988.2019.1570559857
AxC-CS: Approximate Computing for Hardware Efficient Compressed Sensing Encoder Design.	Wenfeng Zhao,Biao Sun,Jian Chen,Yajun Ha	10.1109/SOCC46988.2019.1570558477
A Lossless Astronomical Data Compression Scheme with FPGA Acceleration.	Yu Zheng,Yongxin Zhu 0001,Yuefeng Song,Tianhao Nan,Wanyi Li	10.1109/SOCC46988.2019.1570562786
A 100-mVpp Input Range 10-kHz BW VCO-based CT-DSM Neuro-Recording IC in 40-nm CMOS.	Wei Zhou 0036,Wang Ling Goh,Yi Chen,Tantan Zhang,Yuan Gao 0011	10.1109/SOCC46988.2019.1570553458
Co-Design of Highly Uniform ReRAM Arrays in 180nm CMOS Technology for Neuromorphic Systems.	Victor Yi-Qian Zhuo,Weijie Wang,Zhixian Chen,Hock Koon Lee,Minghua Li,Wendong Song	10.1109/SOCC46988.2019.1570553076
Scalable DU Architecture for IoT massive connection.	Kuhwa sung,Terng-Yin Hsu	10.1109/SOCC46988.2019.1570558152
32nd IEEE International System-on-Chip Conference, SOCC 2019, Singapore, September 3-6, 2019		
