Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu May 20 14:11:39 2021
| Host         : LAPTOP-ONAOKO7P running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -45.340    -3545.504                     93                  339        0.122        0.000                      0                  339        3.000        0.000                       0                   345  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
sys_clock                        {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0      -45.340    -3545.504                     93                  339        0.122        0.000                      0                  339        4.500        0.000                       0                   341  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :           93  Failing Endpoints,  Worst Slack      -45.340ns,  Total Violation    -3545.504ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -45.340ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/div32p2_0/inst/xhreg_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        55.259ns  (logic 27.629ns (49.999%)  route 27.630ns (50.001%))
  Logic Levels:           143  (CARRY4=119 LUT3=3 LUT4=7 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.568    -0.899    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X36Y2          FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]_replica_4/Q
                         net (fo=12, routed)          0.848     0.405    design_1_i/div32p2_0/inst/div16_1/q[3]_repN_4_alias
    SLICE_X37Y3          LUT4 (Prop_lut4_I0_O)        0.124     0.529 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.529    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0_i_6__0[0]
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.061 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.061    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.175 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.175    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.289 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.289    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.403 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.403    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.517    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.631    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.745    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.967 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=157, routed)         1.121     3.088    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/d[31][0]
    SLICE_X38Y4          LUT3 (Prop_lut3_I1_O)        0.299     3.387 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0_i_12__2/O
                         net (fo=1, routed)           0.591     3.978    design_1_i/div32p2_0/inst/div16_1/p_1_in_0[36]
    SLICE_X39Y3          LUT6 (Prop_lut6_I5_O)        0.124     4.102 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     4.102    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__0_i_11__1_0[0]
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.634 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.634    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.748 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.748    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.862 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.862    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.976 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.976    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.090 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.090    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.204 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.318 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.318    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.540 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=71, routed)          1.025     6.566    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry_i_5__1[0]
    SLICE_X42Y4          LUT5 (Prop_lut5_I3_O)        0.299     6.865 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0_i_11__1/O
                         net (fo=8, routed)           0.552     7.417    design_1_i/div32p2_0/inst/div16_1/div8_1_n_145
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.124     7.541 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__0_i_7__1_comp/O
                         net (fo=1, routed)           0.000     7.541    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__0_i_6__2_0[1]
    SLICE_X43Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.091 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.091    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.205 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.205    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.319 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.319    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.433 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.433    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.547 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.547    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.661 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.661    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.775 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.775    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.997 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=149, routed)         1.282    10.278    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/d[31][0]
    SLICE_X36Y1          LUT4 (Prop_lut4_I1_O)        0.299    10.577 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__0_i_4/O
                         net (fo=1, routed)           0.530    11.107    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__0_i_11[0]
    SLICE_X41Y1          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.633 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.633    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.747 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.747    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.861 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.861    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.975 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.975    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.089 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.089    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.203 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.203    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.317 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.317    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.539 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=72, routed)          1.022    13.561    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__0_i_8__3[0]
    SLICE_X39Y1          LUT5 (Prop_lut5_I3_O)        0.299    13.860 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__1_i_12__3/O
                         net (fo=7, routed)           0.759    14.619    design_1_i/div32p2_0/inst/div16_1/div8_1_n_153
    SLICE_X40Y2          LUT6 (Prop_lut6_I3_O)        0.124    14.743 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__1_i_8__3_comp/O
                         net (fo=1, routed)           0.000    14.743    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1_i_6__4_0[0]
    SLICE_X40Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.275 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.275    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.389 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.389    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.503 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.503    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.617 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.617    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.731 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.731    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.845 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.845    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.067 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=145, routed)         1.261    17.328    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/d[31][0]
    SLICE_X48Y1          LUT4 (Prop_lut4_I1_O)        0.299    17.627 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__0_i_1__0/O
                         net (fo=1, routed)           0.766    18.393    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/DI[3]
    SLICE_X44Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.778 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.778    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.892 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.892    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.006 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.006    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.120 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.120    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.234 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.234    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.348 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.348    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.462 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    19.462    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.684 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=72, routed)          1.209    20.893    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/d[31][0]
    SLICE_X48Y1          LUT6 (Prop_lut6_I1_O)        0.299    21.192 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__1_i_3__1/O
                         net (fo=1, routed)           0.574    21.766    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__1_i_6__6[1]
    SLICE_X45Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.273 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.273    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.387 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.387    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.501 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.501    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.615 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    22.615    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.729 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    22.729    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.843 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    22.843    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.065 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=146, routed)         1.349    24.414    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/d[31][0]
    SLICE_X51Y3          LUT3 (Prop_lut3_I1_O)        0.299    24.713 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__3_i_12__5/O
                         net (fo=1, routed)           0.657    25.370    design_1_i/div32p2_0/inst/div16_1/div8_1_n_351
    SLICE_X46Y4          LUT6 (Prop_lut6_I5_O)        0.124    25.494 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__3_i_8__6/O
                         net (fo=1, routed)           0.000    25.494    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__3_i_11__4_0[0]
    SLICE_X46Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.007 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    26.007    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.124 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    26.124    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.241 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    26.241    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.358 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    26.358    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.577 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=80, routed)          1.082    27.659    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__1_i_8__7[0]
    SLICE_X51Y1          LUT5 (Prop_lut5_I3_O)        0.295    27.954 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__0_i_9__6/O
                         net (fo=7, routed)           0.847    28.800    design_1_i/div32p2_0/inst/div16_1/xh[37]
    SLICE_X54Y1          LUT6 (Prop_lut6_I1_O)        0.124    28.924 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__0_i_5__7/O
                         net (fo=1, routed)           0.000    28.924    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__0_i_7__8_0[3]
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    29.300 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.300    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.417 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.417    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.534 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    29.534    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.651 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    29.651    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.768 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    29.768    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.885 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    29.885    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.002 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    30.002    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.221 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=141, routed)         1.273    31.495    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/d[31][30]
    SLICE_X56Y0          LUT4 (Prop_lut4_I1_O)        0.295    31.790 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__2_i_4__1/O
                         net (fo=1, routed)           0.474    32.264    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__2_i_11__1[0]
    SLICE_X56Y4          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.814 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.814    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.931 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    32.931    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.048 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    33.048    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.165 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.165    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.282 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    33.282    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.501 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=79, routed)          0.719    34.220    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/d[31][0]
    SLICE_X57Y2          LUT6 (Prop_lut6_I1_O)        0.295    34.515 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__0_i_3__8/O
                         net (fo=1, routed)           0.919    35.434    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__0_i_7__10[1]
    SLICE_X58Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    35.941 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.941    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.055 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.055    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.169 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    36.169    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.283 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    36.283    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.397 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.397    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.511 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    36.511    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.625 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    36.625    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.847 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=146, routed)         1.165    38.012    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/d[31][0]
    SLICE_X61Y0          LUT4 (Prop_lut4_I1_O)        0.299    38.311 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry_i_2__9/O
                         net (fo=1, routed)           0.331    38.642    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry_i_6__11[0]
    SLICE_X60Y1          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    39.046 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    39.046    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.163 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    39.163    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.280 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    39.280    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.397 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    39.397    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.514 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    39.514    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.631 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    39.631    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.748 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    39.748    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.865 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    39.865    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    40.084 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=84, routed)          0.921    41.006    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__2_i_8__11[0]
    SLICE_X65Y10         LUT5 (Prop_lut5_I3_O)        0.295    41.301 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__3_i_11__0/O
                         net (fo=6, routed)           0.697    41.998    design_1_i/div32p2_0/inst/div16_1/div8_2_n_111
    SLICE_X63Y6          LUT4 (Prop_lut4_I3_O)        0.124    42.122 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__3_i_7__11/O
                         net (fo=1, routed)           0.000    42.122    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__3_i_1__0_0[1]
    SLICE_X63Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.672 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    42.672    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.786 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    42.786    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.900 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    42.900    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.014 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    43.014    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    43.236 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=127, routed)         1.078    44.314    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__2_6[0]
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.299    44.613 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__0_i_3__11/O
                         net (fo=1, routed)           0.339    44.952    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/DI[1]
    SLICE_X61Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    45.459 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.459    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.573 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.573    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.687 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    45.687    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.801 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.801    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.915 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    45.915    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.029 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    46.029    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.143 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    46.143    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.365 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=84, routed)          0.939    47.304    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xhreg_reg[35][0]
    SLICE_X62Y10         LUT5 (Prop_lut5_I3_O)        0.299    47.603 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__0_i_9__12/O
                         net (fo=6, routed)           0.755    48.357    design_1_i/div32p2_0/inst/div16_1/div8_2_n_198
    SLICE_X59Y9          LUT6 (Prop_lut6_I5_O)        0.124    48.481 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__0_i_6__13/O
                         net (fo=1, routed)           0.000    48.481    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xhreg_reg[39]_0[2]
    SLICE_X59Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    48.879 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.879    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.993 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    48.993    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.107 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    49.107    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.221 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    49.221    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.335 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    49.335    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.449 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    49.449    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.563 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    49.563    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    49.785 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=102, routed)         0.841    50.626    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/d[31][0]
    SLICE_X58Y13         LUT4 (Prop_lut4_I1_O)        0.299    50.925 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0_i_4__13/O
                         net (fo=1, routed)           0.780    51.705    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xhreg_reg[39][0]
    SLICE_X57Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    52.231 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    52.231    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.345 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    52.345    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.459 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    52.459    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.573 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    52.573    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.687 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    52.687    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.801 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    52.801    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.915 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    52.915    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    53.137 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=33, routed)          0.924    54.062    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/d[31][0]
    SLICE_X53Y12         LUT3 (Prop_lut3_I1_O)        0.299    54.361 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xhreg[34]_i_1/O
                         net (fo=1, routed)           0.000    54.361    design_1_i/div32p2_0/inst/xh[34]
    SLICE_X53Y12         FDRE                                         r  design_1_i/div32p2_0/inst/xhreg_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.451     8.500    design_1_i/div32p2_0/inst/clk
    SLICE_X53Y12         FDRE                                         r  design_1_i/div32p2_0/inst/xhreg_reg[34]/C
                         clock pessimism              0.564     9.063    
                         clock uncertainty           -0.074     8.989    
    SLICE_X53Y12         FDRE (Setup_fdre_C_D)        0.032     9.021    design_1_i/div32p2_0/inst/xhreg_reg[34]
  -------------------------------------------------------------------
                         required time                          9.021    
                         arrival time                         -54.361    
  -------------------------------------------------------------------
                         slack                                -45.340    

Slack (VIOLATED) :        -45.337ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/div32p2_0/inst/xhreg_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        55.254ns  (logic 27.629ns (50.003%)  route 27.625ns (49.997%))
  Logic Levels:           143  (CARRY4=119 LUT3=2 LUT4=7 LUT5=6 LUT6=9)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.568    -0.899    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X36Y2          FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]_replica_4/Q
                         net (fo=12, routed)          0.848     0.405    design_1_i/div32p2_0/inst/div16_1/q[3]_repN_4_alias
    SLICE_X37Y3          LUT4 (Prop_lut4_I0_O)        0.124     0.529 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.529    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0_i_6__0[0]
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.061 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.061    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.175 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.175    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.289 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.289    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.403 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.403    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.517    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.631    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.745    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.967 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=157, routed)         1.121     3.088    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/d[31][0]
    SLICE_X38Y4          LUT3 (Prop_lut3_I1_O)        0.299     3.387 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0_i_12__2/O
                         net (fo=1, routed)           0.591     3.978    design_1_i/div32p2_0/inst/div16_1/p_1_in_0[36]
    SLICE_X39Y3          LUT6 (Prop_lut6_I5_O)        0.124     4.102 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     4.102    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__0_i_11__1_0[0]
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.634 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.634    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.748 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.748    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.862 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.862    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.976 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.976    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.090 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.090    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.204 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.318 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.318    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.540 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=71, routed)          1.025     6.566    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry_i_5__1[0]
    SLICE_X42Y4          LUT5 (Prop_lut5_I3_O)        0.299     6.865 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0_i_11__1/O
                         net (fo=8, routed)           0.552     7.417    design_1_i/div32p2_0/inst/div16_1/div8_1_n_145
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.124     7.541 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__0_i_7__1_comp/O
                         net (fo=1, routed)           0.000     7.541    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__0_i_6__2_0[1]
    SLICE_X43Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.091 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.091    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.205 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.205    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.319 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.319    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.433 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.433    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.547 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.547    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.661 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.661    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.775 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.775    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.997 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=149, routed)         1.282    10.278    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/d[31][0]
    SLICE_X36Y1          LUT4 (Prop_lut4_I1_O)        0.299    10.577 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__0_i_4/O
                         net (fo=1, routed)           0.530    11.107    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__0_i_11[0]
    SLICE_X41Y1          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.633 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.633    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.747 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.747    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.861 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.861    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.975 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.975    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.089 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.089    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.203 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.203    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.317 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.317    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.539 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=72, routed)          1.022    13.561    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__0_i_8__3[0]
    SLICE_X39Y1          LUT5 (Prop_lut5_I3_O)        0.299    13.860 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__1_i_12__3/O
                         net (fo=7, routed)           0.759    14.619    design_1_i/div32p2_0/inst/div16_1/div8_1_n_153
    SLICE_X40Y2          LUT6 (Prop_lut6_I3_O)        0.124    14.743 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__1_i_8__3_comp/O
                         net (fo=1, routed)           0.000    14.743    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1_i_6__4_0[0]
    SLICE_X40Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.275 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.275    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.389 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.389    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.503 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.503    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.617 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.617    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.731 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.731    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.845 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.845    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.067 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=145, routed)         1.261    17.328    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/d[31][0]
    SLICE_X48Y1          LUT4 (Prop_lut4_I1_O)        0.299    17.627 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__0_i_1__0/O
                         net (fo=1, routed)           0.766    18.393    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/DI[3]
    SLICE_X44Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.778 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.778    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.892 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.892    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.006 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.006    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.120 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.120    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.234 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.234    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.348 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.348    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.462 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    19.462    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.684 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=72, routed)          1.209    20.893    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/d[31][0]
    SLICE_X48Y1          LUT6 (Prop_lut6_I1_O)        0.299    21.192 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__1_i_3__1/O
                         net (fo=1, routed)           0.574    21.766    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__1_i_6__6[1]
    SLICE_X45Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.273 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.273    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.387 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.387    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.501 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.501    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.615 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    22.615    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.729 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    22.729    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.843 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    22.843    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.065 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=146, routed)         1.349    24.414    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/d[31][0]
    SLICE_X51Y3          LUT3 (Prop_lut3_I1_O)        0.299    24.713 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__3_i_12__5/O
                         net (fo=1, routed)           0.657    25.370    design_1_i/div32p2_0/inst/div16_1/div8_1_n_351
    SLICE_X46Y4          LUT6 (Prop_lut6_I5_O)        0.124    25.494 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__3_i_8__6/O
                         net (fo=1, routed)           0.000    25.494    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__3_i_11__4_0[0]
    SLICE_X46Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.007 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    26.007    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.124 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    26.124    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.241 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    26.241    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.358 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    26.358    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.577 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=80, routed)          1.082    27.659    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__1_i_8__7[0]
    SLICE_X51Y1          LUT5 (Prop_lut5_I3_O)        0.295    27.954 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__0_i_9__6/O
                         net (fo=7, routed)           0.847    28.800    design_1_i/div32p2_0/inst/div16_1/xh[37]
    SLICE_X54Y1          LUT6 (Prop_lut6_I1_O)        0.124    28.924 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__0_i_5__7/O
                         net (fo=1, routed)           0.000    28.924    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__0_i_7__8_0[3]
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    29.300 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.300    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.417 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.417    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.534 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    29.534    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.651 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    29.651    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.768 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    29.768    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.885 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    29.885    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.002 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    30.002    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.221 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=141, routed)         1.273    31.495    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/d[31][30]
    SLICE_X56Y0          LUT4 (Prop_lut4_I1_O)        0.295    31.790 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__2_i_4__1/O
                         net (fo=1, routed)           0.474    32.264    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__2_i_11__1[0]
    SLICE_X56Y4          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.814 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.814    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.931 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    32.931    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.048 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    33.048    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.165 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.165    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.282 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    33.282    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.501 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=79, routed)          0.719    34.220    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/d[31][0]
    SLICE_X57Y2          LUT6 (Prop_lut6_I1_O)        0.295    34.515 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__0_i_3__8/O
                         net (fo=1, routed)           0.919    35.434    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__0_i_7__10[1]
    SLICE_X58Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    35.941 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.941    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.055 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.055    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.169 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    36.169    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.283 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    36.283    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.397 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.397    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.511 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    36.511    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.625 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    36.625    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.847 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=146, routed)         1.165    38.012    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/d[31][0]
    SLICE_X61Y0          LUT4 (Prop_lut4_I1_O)        0.299    38.311 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry_i_2__9/O
                         net (fo=1, routed)           0.331    38.642    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry_i_6__11[0]
    SLICE_X60Y1          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    39.046 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    39.046    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.163 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    39.163    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.280 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    39.280    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.397 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    39.397    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.514 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    39.514    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.631 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    39.631    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.748 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    39.748    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.865 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    39.865    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    40.084 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=84, routed)          0.921    41.006    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__2_i_8__11[0]
    SLICE_X65Y10         LUT5 (Prop_lut5_I3_O)        0.295    41.301 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__3_i_11__0/O
                         net (fo=6, routed)           0.697    41.998    design_1_i/div32p2_0/inst/div16_1/div8_2_n_111
    SLICE_X63Y6          LUT4 (Prop_lut4_I3_O)        0.124    42.122 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__3_i_7__11/O
                         net (fo=1, routed)           0.000    42.122    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__3_i_1__0_0[1]
    SLICE_X63Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.672 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    42.672    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.786 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    42.786    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.900 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    42.900    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.014 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    43.014    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    43.236 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=127, routed)         1.078    44.314    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__2_6[0]
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.299    44.613 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__0_i_3__11/O
                         net (fo=1, routed)           0.339    44.952    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/DI[1]
    SLICE_X61Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    45.459 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.459    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.573 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.573    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.687 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    45.687    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.801 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.801    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.915 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    45.915    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.029 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    46.029    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.143 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    46.143    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.365 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=84, routed)          0.939    47.304    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xhreg_reg[35][0]
    SLICE_X62Y10         LUT5 (Prop_lut5_I3_O)        0.299    47.603 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__0_i_9__12/O
                         net (fo=6, routed)           0.755    48.357    design_1_i/div32p2_0/inst/div16_1/div8_2_n_198
    SLICE_X59Y9          LUT6 (Prop_lut6_I5_O)        0.124    48.481 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__0_i_6__13/O
                         net (fo=1, routed)           0.000    48.481    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xhreg_reg[39]_0[2]
    SLICE_X59Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    48.879 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.879    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.993 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    48.993    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.107 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    49.107    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.221 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    49.221    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.335 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    49.335    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.449 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    49.449    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.563 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    49.563    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    49.785 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=102, routed)         0.841    50.626    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/d[31][0]
    SLICE_X58Y13         LUT4 (Prop_lut4_I1_O)        0.299    50.925 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0_i_4__13/O
                         net (fo=1, routed)           0.780    51.705    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xhreg_reg[39][0]
    SLICE_X57Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    52.231 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    52.231    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.345 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    52.345    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.459 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    52.459    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.573 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    52.573    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.687 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    52.687    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.801 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    52.801    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.915 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    52.915    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    53.137 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=33, routed)          0.919    54.057    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xhreg_reg[47]_0[0]
    SLICE_X53Y13         LUT5 (Prop_lut5_I3_O)        0.299    54.356 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xhreg[37]_i_1/O
                         net (fo=1, routed)           0.000    54.356    design_1_i/div32p2_0/inst/xh[37]
    SLICE_X53Y13         FDRE                                         r  design_1_i/div32p2_0/inst/xhreg_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.450     8.499    design_1_i/div32p2_0/inst/clk
    SLICE_X53Y13         FDRE                                         r  design_1_i/div32p2_0/inst/xhreg_reg[37]/C
                         clock pessimism              0.564     9.062    
                         clock uncertainty           -0.074     8.988    
    SLICE_X53Y13         FDRE (Setup_fdre_C_D)        0.031     9.019    design_1_i/div32p2_0/inst/xhreg_reg[37]
  -------------------------------------------------------------------
                         required time                          9.019    
                         arrival time                         -54.356    
  -------------------------------------------------------------------
                         slack                                -45.337    

Slack (VIOLATED) :        -45.326ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/div32p2_0/inst/xhreg_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        55.289ns  (logic 27.654ns (50.017%)  route 27.635ns (49.983%))
  Logic Levels:           143  (CARRY4=119 LUT3=2 LUT4=7 LUT5=6 LUT6=9)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.568    -0.899    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X36Y2          FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]_replica_4/Q
                         net (fo=12, routed)          0.848     0.405    design_1_i/div32p2_0/inst/div16_1/q[3]_repN_4_alias
    SLICE_X37Y3          LUT4 (Prop_lut4_I0_O)        0.124     0.529 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.529    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0_i_6__0[0]
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.061 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.061    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.175 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.175    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.289 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.289    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.403 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.403    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.517    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.631    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.745    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.967 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=157, routed)         1.121     3.088    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/d[31][0]
    SLICE_X38Y4          LUT3 (Prop_lut3_I1_O)        0.299     3.387 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0_i_12__2/O
                         net (fo=1, routed)           0.591     3.978    design_1_i/div32p2_0/inst/div16_1/p_1_in_0[36]
    SLICE_X39Y3          LUT6 (Prop_lut6_I5_O)        0.124     4.102 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     4.102    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__0_i_11__1_0[0]
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.634 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.634    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.748 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.748    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.862 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.862    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.976 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.976    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.090 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.090    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.204 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.318 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.318    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.540 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=71, routed)          1.025     6.566    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry_i_5__1[0]
    SLICE_X42Y4          LUT5 (Prop_lut5_I3_O)        0.299     6.865 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0_i_11__1/O
                         net (fo=8, routed)           0.552     7.417    design_1_i/div32p2_0/inst/div16_1/div8_1_n_145
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.124     7.541 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__0_i_7__1_comp/O
                         net (fo=1, routed)           0.000     7.541    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__0_i_6__2_0[1]
    SLICE_X43Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.091 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.091    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.205 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.205    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.319 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.319    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.433 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.433    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.547 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.547    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.661 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.661    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.775 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.775    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.997 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=149, routed)         1.282    10.278    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/d[31][0]
    SLICE_X36Y1          LUT4 (Prop_lut4_I1_O)        0.299    10.577 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__0_i_4/O
                         net (fo=1, routed)           0.530    11.107    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__0_i_11[0]
    SLICE_X41Y1          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.633 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.633    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.747 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.747    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.861 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.861    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.975 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.975    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.089 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.089    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.203 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.203    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.317 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.317    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.539 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=72, routed)          1.022    13.561    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__0_i_8__3[0]
    SLICE_X39Y1          LUT5 (Prop_lut5_I3_O)        0.299    13.860 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__1_i_12__3/O
                         net (fo=7, routed)           0.759    14.619    design_1_i/div32p2_0/inst/div16_1/div8_1_n_153
    SLICE_X40Y2          LUT6 (Prop_lut6_I3_O)        0.124    14.743 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__1_i_8__3_comp/O
                         net (fo=1, routed)           0.000    14.743    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1_i_6__4_0[0]
    SLICE_X40Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.275 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.275    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.389 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.389    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.503 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.503    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.617 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.617    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.731 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.731    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.845 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.845    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.067 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=145, routed)         1.261    17.328    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/d[31][0]
    SLICE_X48Y1          LUT4 (Prop_lut4_I1_O)        0.299    17.627 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__0_i_1__0/O
                         net (fo=1, routed)           0.766    18.393    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/DI[3]
    SLICE_X44Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.778 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.778    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.892 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.892    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.006 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.006    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.120 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.120    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.234 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.234    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.348 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.348    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.462 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    19.462    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.684 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=72, routed)          1.209    20.893    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/d[31][0]
    SLICE_X48Y1          LUT6 (Prop_lut6_I1_O)        0.299    21.192 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__1_i_3__1/O
                         net (fo=1, routed)           0.574    21.766    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__1_i_6__6[1]
    SLICE_X45Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.273 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.273    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.387 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.387    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.501 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.501    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.615 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    22.615    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.729 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    22.729    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.843 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    22.843    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.065 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=146, routed)         1.349    24.414    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/d[31][0]
    SLICE_X51Y3          LUT3 (Prop_lut3_I1_O)        0.299    24.713 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__3_i_12__5/O
                         net (fo=1, routed)           0.657    25.370    design_1_i/div32p2_0/inst/div16_1/div8_1_n_351
    SLICE_X46Y4          LUT6 (Prop_lut6_I5_O)        0.124    25.494 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__3_i_8__6/O
                         net (fo=1, routed)           0.000    25.494    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__3_i_11__4_0[0]
    SLICE_X46Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.007 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    26.007    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.124 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    26.124    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.241 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    26.241    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.358 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    26.358    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.577 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=80, routed)          1.082    27.659    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__1_i_8__7[0]
    SLICE_X51Y1          LUT5 (Prop_lut5_I3_O)        0.295    27.954 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__0_i_9__6/O
                         net (fo=7, routed)           0.847    28.800    design_1_i/div32p2_0/inst/div16_1/xh[37]
    SLICE_X54Y1          LUT6 (Prop_lut6_I1_O)        0.124    28.924 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__0_i_5__7/O
                         net (fo=1, routed)           0.000    28.924    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__0_i_7__8_0[3]
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    29.300 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.300    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.417 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.417    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.534 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    29.534    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.651 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    29.651    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.768 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    29.768    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.885 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    29.885    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.002 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    30.002    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.221 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=141, routed)         1.273    31.495    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/d[31][30]
    SLICE_X56Y0          LUT4 (Prop_lut4_I1_O)        0.295    31.790 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__2_i_4__1/O
                         net (fo=1, routed)           0.474    32.264    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__2_i_11__1[0]
    SLICE_X56Y4          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.814 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.814    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.931 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    32.931    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.048 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    33.048    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.165 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.165    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.282 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    33.282    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.501 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=79, routed)          0.719    34.220    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/d[31][0]
    SLICE_X57Y2          LUT6 (Prop_lut6_I1_O)        0.295    34.515 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__0_i_3__8/O
                         net (fo=1, routed)           0.919    35.434    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__0_i_7__10[1]
    SLICE_X58Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    35.941 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.941    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.055 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.055    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.169 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    36.169    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.283 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    36.283    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.397 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.397    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.511 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    36.511    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.625 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    36.625    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.847 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=146, routed)         1.165    38.012    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/d[31][0]
    SLICE_X61Y0          LUT4 (Prop_lut4_I1_O)        0.299    38.311 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry_i_2__9/O
                         net (fo=1, routed)           0.331    38.642    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry_i_6__11[0]
    SLICE_X60Y1          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    39.046 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    39.046    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.163 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    39.163    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.280 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    39.280    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.397 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    39.397    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.514 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    39.514    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.631 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    39.631    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.748 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    39.748    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.865 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    39.865    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    40.084 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=84, routed)          0.921    41.006    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__2_i_8__11[0]
    SLICE_X65Y10         LUT5 (Prop_lut5_I3_O)        0.295    41.301 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__3_i_11__0/O
                         net (fo=6, routed)           0.697    41.998    design_1_i/div32p2_0/inst/div16_1/div8_2_n_111
    SLICE_X63Y6          LUT4 (Prop_lut4_I3_O)        0.124    42.122 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__3_i_7__11/O
                         net (fo=1, routed)           0.000    42.122    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__3_i_1__0_0[1]
    SLICE_X63Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.672 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    42.672    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.786 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    42.786    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.900 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    42.900    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.014 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    43.014    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    43.236 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=127, routed)         1.078    44.314    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__2_6[0]
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.299    44.613 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__0_i_3__11/O
                         net (fo=1, routed)           0.339    44.952    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/DI[1]
    SLICE_X61Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    45.459 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.459    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.573 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.573    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.687 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    45.687    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.801 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.801    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.915 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    45.915    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.029 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    46.029    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.143 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    46.143    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.365 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=84, routed)          0.939    47.304    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xhreg_reg[35][0]
    SLICE_X62Y10         LUT5 (Prop_lut5_I3_O)        0.299    47.603 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__0_i_9__12/O
                         net (fo=6, routed)           0.755    48.357    design_1_i/div32p2_0/inst/div16_1/div8_2_n_198
    SLICE_X59Y9          LUT6 (Prop_lut6_I5_O)        0.124    48.481 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__0_i_6__13/O
                         net (fo=1, routed)           0.000    48.481    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xhreg_reg[39]_0[2]
    SLICE_X59Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    48.879 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.879    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.993 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    48.993    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.107 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    49.107    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.221 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    49.221    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.335 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    49.335    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.449 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    49.449    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.563 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    49.563    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    49.785 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=102, routed)         0.841    50.626    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/d[31][0]
    SLICE_X58Y13         LUT4 (Prop_lut4_I1_O)        0.299    50.925 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0_i_4__13/O
                         net (fo=1, routed)           0.780    51.705    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xhreg_reg[39][0]
    SLICE_X57Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    52.231 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    52.231    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.345 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    52.345    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.459 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    52.459    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.573 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    52.573    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.687 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    52.687    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.801 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    52.801    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.915 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    52.915    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    53.137 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=33, routed)          0.929    54.066    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xhreg_reg[47]_0[0]
    SLICE_X55Y12         LUT5 (Prop_lut5_I3_O)        0.324    54.390 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xhreg[50]_i_1/O
                         net (fo=1, routed)           0.000    54.390    design_1_i/div32p2_0/inst/xh[50]
    SLICE_X55Y12         FDRE                                         r  design_1_i/div32p2_0/inst/xhreg_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.451     8.500    design_1_i/div32p2_0/inst/clk
    SLICE_X55Y12         FDRE                                         r  design_1_i/div32p2_0/inst/xhreg_reg[50]/C
                         clock pessimism              0.564     9.063    
                         clock uncertainty           -0.074     8.989    
    SLICE_X55Y12         FDRE (Setup_fdre_C_D)        0.075     9.064    design_1_i/div32p2_0/inst/xhreg_reg[50]
  -------------------------------------------------------------------
                         required time                          9.064    
                         arrival time                         -54.390    
  -------------------------------------------------------------------
                         slack                                -45.326    

Slack (VIOLATED) :        -45.322ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/div32p2_0/inst/xhreg_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        55.284ns  (logic 27.654ns (50.022%)  route 27.630ns (49.978%))
  Logic Levels:           143  (CARRY4=119 LUT3=3 LUT4=7 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.568    -0.899    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X36Y2          FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]_replica_4/Q
                         net (fo=12, routed)          0.848     0.405    design_1_i/div32p2_0/inst/div16_1/q[3]_repN_4_alias
    SLICE_X37Y3          LUT4 (Prop_lut4_I0_O)        0.124     0.529 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.529    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0_i_6__0[0]
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.061 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.061    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.175 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.175    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.289 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.289    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.403 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.403    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.517    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.631    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.745    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.967 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=157, routed)         1.121     3.088    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/d[31][0]
    SLICE_X38Y4          LUT3 (Prop_lut3_I1_O)        0.299     3.387 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0_i_12__2/O
                         net (fo=1, routed)           0.591     3.978    design_1_i/div32p2_0/inst/div16_1/p_1_in_0[36]
    SLICE_X39Y3          LUT6 (Prop_lut6_I5_O)        0.124     4.102 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     4.102    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__0_i_11__1_0[0]
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.634 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.634    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.748 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.748    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.862 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.862    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.976 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.976    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.090 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.090    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.204 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.318 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.318    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.540 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=71, routed)          1.025     6.566    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry_i_5__1[0]
    SLICE_X42Y4          LUT5 (Prop_lut5_I3_O)        0.299     6.865 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0_i_11__1/O
                         net (fo=8, routed)           0.552     7.417    design_1_i/div32p2_0/inst/div16_1/div8_1_n_145
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.124     7.541 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__0_i_7__1_comp/O
                         net (fo=1, routed)           0.000     7.541    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__0_i_6__2_0[1]
    SLICE_X43Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.091 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.091    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.205 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.205    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.319 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.319    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.433 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.433    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.547 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.547    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.661 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.661    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.775 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.775    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.997 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=149, routed)         1.282    10.278    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/d[31][0]
    SLICE_X36Y1          LUT4 (Prop_lut4_I1_O)        0.299    10.577 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__0_i_4/O
                         net (fo=1, routed)           0.530    11.107    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__0_i_11[0]
    SLICE_X41Y1          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.633 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.633    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.747 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.747    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.861 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.861    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.975 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.975    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.089 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.089    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.203 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.203    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.317 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.317    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.539 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=72, routed)          1.022    13.561    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__0_i_8__3[0]
    SLICE_X39Y1          LUT5 (Prop_lut5_I3_O)        0.299    13.860 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__1_i_12__3/O
                         net (fo=7, routed)           0.759    14.619    design_1_i/div32p2_0/inst/div16_1/div8_1_n_153
    SLICE_X40Y2          LUT6 (Prop_lut6_I3_O)        0.124    14.743 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__1_i_8__3_comp/O
                         net (fo=1, routed)           0.000    14.743    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1_i_6__4_0[0]
    SLICE_X40Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.275 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.275    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.389 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.389    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.503 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.503    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.617 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.617    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.731 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.731    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.845 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.845    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.067 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=145, routed)         1.261    17.328    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/d[31][0]
    SLICE_X48Y1          LUT4 (Prop_lut4_I1_O)        0.299    17.627 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__0_i_1__0/O
                         net (fo=1, routed)           0.766    18.393    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/DI[3]
    SLICE_X44Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.778 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.778    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.892 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.892    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.006 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.006    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.120 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.120    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.234 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.234    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.348 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.348    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.462 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    19.462    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.684 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=72, routed)          1.209    20.893    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/d[31][0]
    SLICE_X48Y1          LUT6 (Prop_lut6_I1_O)        0.299    21.192 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__1_i_3__1/O
                         net (fo=1, routed)           0.574    21.766    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__1_i_6__6[1]
    SLICE_X45Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.273 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.273    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.387 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.387    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.501 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.501    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.615 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    22.615    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.729 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    22.729    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.843 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    22.843    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.065 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=146, routed)         1.349    24.414    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/d[31][0]
    SLICE_X51Y3          LUT3 (Prop_lut3_I1_O)        0.299    24.713 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__3_i_12__5/O
                         net (fo=1, routed)           0.657    25.370    design_1_i/div32p2_0/inst/div16_1/div8_1_n_351
    SLICE_X46Y4          LUT6 (Prop_lut6_I5_O)        0.124    25.494 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__3_i_8__6/O
                         net (fo=1, routed)           0.000    25.494    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__3_i_11__4_0[0]
    SLICE_X46Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.007 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    26.007    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.124 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    26.124    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.241 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    26.241    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.358 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    26.358    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.577 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=80, routed)          1.082    27.659    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__1_i_8__7[0]
    SLICE_X51Y1          LUT5 (Prop_lut5_I3_O)        0.295    27.954 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__0_i_9__6/O
                         net (fo=7, routed)           0.847    28.800    design_1_i/div32p2_0/inst/div16_1/xh[37]
    SLICE_X54Y1          LUT6 (Prop_lut6_I1_O)        0.124    28.924 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__0_i_5__7/O
                         net (fo=1, routed)           0.000    28.924    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__0_i_7__8_0[3]
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    29.300 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.300    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.417 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.417    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.534 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    29.534    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.651 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    29.651    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.768 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    29.768    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.885 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    29.885    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.002 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    30.002    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.221 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=141, routed)         1.273    31.495    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/d[31][30]
    SLICE_X56Y0          LUT4 (Prop_lut4_I1_O)        0.295    31.790 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__2_i_4__1/O
                         net (fo=1, routed)           0.474    32.264    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__2_i_11__1[0]
    SLICE_X56Y4          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.814 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.814    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.931 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    32.931    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.048 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    33.048    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.165 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.165    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.282 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    33.282    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.501 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=79, routed)          0.719    34.220    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/d[31][0]
    SLICE_X57Y2          LUT6 (Prop_lut6_I1_O)        0.295    34.515 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__0_i_3__8/O
                         net (fo=1, routed)           0.919    35.434    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__0_i_7__10[1]
    SLICE_X58Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    35.941 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.941    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.055 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.055    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.169 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    36.169    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.283 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    36.283    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.397 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.397    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.511 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    36.511    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.625 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    36.625    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.847 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=146, routed)         1.165    38.012    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/d[31][0]
    SLICE_X61Y0          LUT4 (Prop_lut4_I1_O)        0.299    38.311 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry_i_2__9/O
                         net (fo=1, routed)           0.331    38.642    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry_i_6__11[0]
    SLICE_X60Y1          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    39.046 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    39.046    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.163 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    39.163    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.280 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    39.280    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.397 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    39.397    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.514 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    39.514    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.631 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    39.631    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.748 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    39.748    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.865 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    39.865    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    40.084 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=84, routed)          0.921    41.006    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__2_i_8__11[0]
    SLICE_X65Y10         LUT5 (Prop_lut5_I3_O)        0.295    41.301 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__3_i_11__0/O
                         net (fo=6, routed)           0.697    41.998    design_1_i/div32p2_0/inst/div16_1/div8_2_n_111
    SLICE_X63Y6          LUT4 (Prop_lut4_I3_O)        0.124    42.122 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__3_i_7__11/O
                         net (fo=1, routed)           0.000    42.122    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__3_i_1__0_0[1]
    SLICE_X63Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.672 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    42.672    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.786 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    42.786    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.900 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    42.900    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.014 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    43.014    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    43.236 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=127, routed)         1.078    44.314    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__2_6[0]
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.299    44.613 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__0_i_3__11/O
                         net (fo=1, routed)           0.339    44.952    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/DI[1]
    SLICE_X61Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    45.459 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.459    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.573 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.573    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.687 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    45.687    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.801 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.801    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.915 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    45.915    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.029 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    46.029    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.143 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    46.143    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.365 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=84, routed)          0.939    47.304    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xhreg_reg[35][0]
    SLICE_X62Y10         LUT5 (Prop_lut5_I3_O)        0.299    47.603 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__0_i_9__12/O
                         net (fo=6, routed)           0.755    48.357    design_1_i/div32p2_0/inst/div16_1/div8_2_n_198
    SLICE_X59Y9          LUT6 (Prop_lut6_I5_O)        0.124    48.481 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__0_i_6__13/O
                         net (fo=1, routed)           0.000    48.481    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xhreg_reg[39]_0[2]
    SLICE_X59Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    48.879 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.879    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.993 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    48.993    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.107 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    49.107    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.221 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    49.221    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.335 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    49.335    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.449 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    49.449    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.563 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    49.563    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    49.785 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=102, routed)         0.841    50.626    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/d[31][0]
    SLICE_X58Y13         LUT4 (Prop_lut4_I1_O)        0.299    50.925 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0_i_4__13/O
                         net (fo=1, routed)           0.780    51.705    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xhreg_reg[39][0]
    SLICE_X57Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    52.231 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    52.231    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.345 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    52.345    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.459 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    52.459    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.573 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    52.573    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.687 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    52.687    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.801 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    52.801    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.915 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    52.915    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    53.137 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=33, routed)          0.924    54.062    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/d[31][0]
    SLICE_X53Y12         LUT3 (Prop_lut3_I1_O)        0.324    54.386 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xhreg[36]_i_1/O
                         net (fo=1, routed)           0.000    54.386    design_1_i/div32p2_0/inst/xh[36]
    SLICE_X53Y12         FDRE                                         r  design_1_i/div32p2_0/inst/xhreg_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.451     8.500    design_1_i/div32p2_0/inst/clk
    SLICE_X53Y12         FDRE                                         r  design_1_i/div32p2_0/inst/xhreg_reg[36]/C
                         clock pessimism              0.564     9.063    
                         clock uncertainty           -0.074     8.989    
    SLICE_X53Y12         FDRE (Setup_fdre_C_D)        0.075     9.064    design_1_i/div32p2_0/inst/xhreg_reg[36]
  -------------------------------------------------------------------
                         required time                          9.064    
                         arrival time                         -54.386    
  -------------------------------------------------------------------
                         slack                                -45.322    

Slack (VIOLATED) :        -45.298ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/div32p2_0/inst/xhreg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        55.220ns  (logic 27.629ns (50.035%)  route 27.591ns (49.965%))
  Logic Levels:           143  (CARRY4=119 LUT3=3 LUT4=7 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.568    -0.899    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X36Y2          FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]_replica_4/Q
                         net (fo=12, routed)          0.848     0.405    design_1_i/div32p2_0/inst/div16_1/q[3]_repN_4_alias
    SLICE_X37Y3          LUT4 (Prop_lut4_I0_O)        0.124     0.529 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.529    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0_i_6__0[0]
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.061 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.061    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.175 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.175    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.289 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.289    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.403 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.403    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.517    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.631    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.745    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.967 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=157, routed)         1.121     3.088    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/d[31][0]
    SLICE_X38Y4          LUT3 (Prop_lut3_I1_O)        0.299     3.387 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0_i_12__2/O
                         net (fo=1, routed)           0.591     3.978    design_1_i/div32p2_0/inst/div16_1/p_1_in_0[36]
    SLICE_X39Y3          LUT6 (Prop_lut6_I5_O)        0.124     4.102 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     4.102    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__0_i_11__1_0[0]
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.634 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.634    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.748 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.748    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.862 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.862    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.976 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.976    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.090 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.090    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.204 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.318 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.318    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.540 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=71, routed)          1.025     6.566    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry_i_5__1[0]
    SLICE_X42Y4          LUT5 (Prop_lut5_I3_O)        0.299     6.865 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0_i_11__1/O
                         net (fo=8, routed)           0.552     7.417    design_1_i/div32p2_0/inst/div16_1/div8_1_n_145
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.124     7.541 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__0_i_7__1_comp/O
                         net (fo=1, routed)           0.000     7.541    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__0_i_6__2_0[1]
    SLICE_X43Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.091 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.091    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.205 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.205    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.319 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.319    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.433 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.433    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.547 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.547    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.661 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.661    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.775 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.775    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.997 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=149, routed)         1.282    10.278    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/d[31][0]
    SLICE_X36Y1          LUT4 (Prop_lut4_I1_O)        0.299    10.577 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__0_i_4/O
                         net (fo=1, routed)           0.530    11.107    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__0_i_11[0]
    SLICE_X41Y1          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.633 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.633    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.747 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.747    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.861 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.861    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.975 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.975    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.089 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.089    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.203 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.203    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.317 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.317    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.539 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=72, routed)          1.022    13.561    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__0_i_8__3[0]
    SLICE_X39Y1          LUT5 (Prop_lut5_I3_O)        0.299    13.860 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__1_i_12__3/O
                         net (fo=7, routed)           0.759    14.619    design_1_i/div32p2_0/inst/div16_1/div8_1_n_153
    SLICE_X40Y2          LUT6 (Prop_lut6_I3_O)        0.124    14.743 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__1_i_8__3_comp/O
                         net (fo=1, routed)           0.000    14.743    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1_i_6__4_0[0]
    SLICE_X40Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.275 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.275    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.389 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.389    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.503 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.503    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.617 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.617    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.731 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.731    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.845 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.845    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.067 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=145, routed)         1.261    17.328    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/d[31][0]
    SLICE_X48Y1          LUT4 (Prop_lut4_I1_O)        0.299    17.627 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__0_i_1__0/O
                         net (fo=1, routed)           0.766    18.393    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/DI[3]
    SLICE_X44Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.778 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.778    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.892 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.892    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.006 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.006    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.120 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.120    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.234 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.234    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.348 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.348    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.462 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    19.462    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.684 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=72, routed)          1.209    20.893    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/d[31][0]
    SLICE_X48Y1          LUT6 (Prop_lut6_I1_O)        0.299    21.192 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__1_i_3__1/O
                         net (fo=1, routed)           0.574    21.766    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__1_i_6__6[1]
    SLICE_X45Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.273 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.273    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.387 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.387    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.501 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.501    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.615 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    22.615    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.729 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    22.729    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.843 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    22.843    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.065 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=146, routed)         1.349    24.414    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/d[31][0]
    SLICE_X51Y3          LUT3 (Prop_lut3_I1_O)        0.299    24.713 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__3_i_12__5/O
                         net (fo=1, routed)           0.657    25.370    design_1_i/div32p2_0/inst/div16_1/div8_1_n_351
    SLICE_X46Y4          LUT6 (Prop_lut6_I5_O)        0.124    25.494 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__3_i_8__6/O
                         net (fo=1, routed)           0.000    25.494    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__3_i_11__4_0[0]
    SLICE_X46Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.007 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    26.007    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.124 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    26.124    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.241 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    26.241    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.358 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    26.358    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.577 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=80, routed)          1.082    27.659    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__1_i_8__7[0]
    SLICE_X51Y1          LUT5 (Prop_lut5_I3_O)        0.295    27.954 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__0_i_9__6/O
                         net (fo=7, routed)           0.847    28.800    design_1_i/div32p2_0/inst/div16_1/xh[37]
    SLICE_X54Y1          LUT6 (Prop_lut6_I1_O)        0.124    28.924 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__0_i_5__7/O
                         net (fo=1, routed)           0.000    28.924    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__0_i_7__8_0[3]
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    29.300 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.300    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.417 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.417    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.534 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    29.534    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.651 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    29.651    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.768 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    29.768    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.885 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    29.885    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.002 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    30.002    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.221 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=141, routed)         1.273    31.495    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/d[31][30]
    SLICE_X56Y0          LUT4 (Prop_lut4_I1_O)        0.295    31.790 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__2_i_4__1/O
                         net (fo=1, routed)           0.474    32.264    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__2_i_11__1[0]
    SLICE_X56Y4          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.814 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.814    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.931 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    32.931    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.048 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    33.048    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.165 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.165    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.282 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    33.282    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.501 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=79, routed)          0.719    34.220    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/d[31][0]
    SLICE_X57Y2          LUT6 (Prop_lut6_I1_O)        0.295    34.515 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__0_i_3__8/O
                         net (fo=1, routed)           0.919    35.434    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__0_i_7__10[1]
    SLICE_X58Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    35.941 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.941    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.055 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.055    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.169 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    36.169    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.283 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    36.283    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.397 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.397    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.511 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    36.511    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.625 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    36.625    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.847 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=146, routed)         1.165    38.012    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/d[31][0]
    SLICE_X61Y0          LUT4 (Prop_lut4_I1_O)        0.299    38.311 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry_i_2__9/O
                         net (fo=1, routed)           0.331    38.642    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry_i_6__11[0]
    SLICE_X60Y1          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    39.046 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    39.046    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.163 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    39.163    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.280 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    39.280    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.397 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    39.397    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.514 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    39.514    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.631 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    39.631    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.748 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    39.748    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.865 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    39.865    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    40.084 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=84, routed)          0.921    41.006    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__2_i_8__11[0]
    SLICE_X65Y10         LUT5 (Prop_lut5_I3_O)        0.295    41.301 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__3_i_11__0/O
                         net (fo=6, routed)           0.697    41.998    design_1_i/div32p2_0/inst/div16_1/div8_2_n_111
    SLICE_X63Y6          LUT4 (Prop_lut4_I3_O)        0.124    42.122 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__3_i_7__11/O
                         net (fo=1, routed)           0.000    42.122    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__3_i_1__0_0[1]
    SLICE_X63Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.672 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    42.672    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.786 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    42.786    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.900 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    42.900    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.014 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    43.014    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    43.236 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=127, routed)         1.078    44.314    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__2_6[0]
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.299    44.613 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__0_i_3__11/O
                         net (fo=1, routed)           0.339    44.952    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/DI[1]
    SLICE_X61Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    45.459 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.459    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.573 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.573    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.687 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    45.687    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.801 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.801    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.915 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    45.915    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.029 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    46.029    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.143 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    46.143    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.365 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=84, routed)          0.939    47.304    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xhreg_reg[35][0]
    SLICE_X62Y10         LUT5 (Prop_lut5_I3_O)        0.299    47.603 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__0_i_9__12/O
                         net (fo=6, routed)           0.755    48.357    design_1_i/div32p2_0/inst/div16_1/div8_2_n_198
    SLICE_X59Y9          LUT6 (Prop_lut6_I5_O)        0.124    48.481 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__0_i_6__13/O
                         net (fo=1, routed)           0.000    48.481    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xhreg_reg[39]_0[2]
    SLICE_X59Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    48.879 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.879    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.993 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    48.993    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.107 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    49.107    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.221 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    49.221    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.335 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    49.335    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.449 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    49.449    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.563 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    49.563    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    49.785 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=102, routed)         0.841    50.626    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/d[31][0]
    SLICE_X58Y13         LUT4 (Prop_lut4_I1_O)        0.299    50.925 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0_i_4__13/O
                         net (fo=1, routed)           0.780    51.705    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xhreg_reg[39][0]
    SLICE_X57Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    52.231 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    52.231    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.345 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    52.345    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.459 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    52.459    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.573 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    52.573    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.687 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    52.687    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.801 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    52.801    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.915 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    52.915    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    53.137 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=33, routed)          0.885    54.022    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/d[31][0]
    SLICE_X55Y10         LUT3 (Prop_lut3_I1_O)        0.299    54.321 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xhreg[32]_i_1/O
                         net (fo=1, routed)           0.000    54.321    design_1_i/div32p2_0/inst/xh[32]
    SLICE_X55Y10         FDRE                                         r  design_1_i/div32p2_0/inst/xhreg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.453     8.502    design_1_i/div32p2_0/inst/clk
    SLICE_X55Y10         FDRE                                         r  design_1_i/div32p2_0/inst/xhreg_reg[32]/C
                         clock pessimism              0.564     9.065    
                         clock uncertainty           -0.074     8.991    
    SLICE_X55Y10         FDRE (Setup_fdre_C_D)        0.032     9.023    design_1_i/div32p2_0/inst/xhreg_reg[32]
  -------------------------------------------------------------------
                         required time                          9.023    
                         arrival time                         -54.321    
  -------------------------------------------------------------------
                         slack                                -45.298    

Slack (VIOLATED) :        -45.284ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/div32p2_0/inst/xhreg_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        55.200ns  (logic 27.629ns (50.053%)  route 27.571ns (49.948%))
  Logic Levels:           143  (CARRY4=119 LUT3=2 LUT4=7 LUT5=6 LUT6=9)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.568    -0.899    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X36Y2          FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]_replica_4/Q
                         net (fo=12, routed)          0.848     0.405    design_1_i/div32p2_0/inst/div16_1/q[3]_repN_4_alias
    SLICE_X37Y3          LUT4 (Prop_lut4_I0_O)        0.124     0.529 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.529    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0_i_6__0[0]
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.061 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.061    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.175 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.175    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.289 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.289    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.403 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.403    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.517    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.631    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.745    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.967 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=157, routed)         1.121     3.088    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/d[31][0]
    SLICE_X38Y4          LUT3 (Prop_lut3_I1_O)        0.299     3.387 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0_i_12__2/O
                         net (fo=1, routed)           0.591     3.978    design_1_i/div32p2_0/inst/div16_1/p_1_in_0[36]
    SLICE_X39Y3          LUT6 (Prop_lut6_I5_O)        0.124     4.102 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     4.102    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__0_i_11__1_0[0]
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.634 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.634    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.748 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.748    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.862 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.862    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.976 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.976    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.090 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.090    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.204 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.318 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.318    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.540 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=71, routed)          1.025     6.566    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry_i_5__1[0]
    SLICE_X42Y4          LUT5 (Prop_lut5_I3_O)        0.299     6.865 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0_i_11__1/O
                         net (fo=8, routed)           0.552     7.417    design_1_i/div32p2_0/inst/div16_1/div8_1_n_145
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.124     7.541 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__0_i_7__1_comp/O
                         net (fo=1, routed)           0.000     7.541    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__0_i_6__2_0[1]
    SLICE_X43Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.091 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.091    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.205 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.205    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.319 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.319    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.433 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.433    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.547 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.547    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.661 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.661    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.775 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.775    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.997 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=149, routed)         1.282    10.278    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/d[31][0]
    SLICE_X36Y1          LUT4 (Prop_lut4_I1_O)        0.299    10.577 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__0_i_4/O
                         net (fo=1, routed)           0.530    11.107    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__0_i_11[0]
    SLICE_X41Y1          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.633 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.633    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.747 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.747    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.861 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.861    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.975 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.975    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.089 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.089    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.203 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.203    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.317 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.317    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.539 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=72, routed)          1.022    13.561    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__0_i_8__3[0]
    SLICE_X39Y1          LUT5 (Prop_lut5_I3_O)        0.299    13.860 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__1_i_12__3/O
                         net (fo=7, routed)           0.759    14.619    design_1_i/div32p2_0/inst/div16_1/div8_1_n_153
    SLICE_X40Y2          LUT6 (Prop_lut6_I3_O)        0.124    14.743 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__1_i_8__3_comp/O
                         net (fo=1, routed)           0.000    14.743    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1_i_6__4_0[0]
    SLICE_X40Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.275 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.275    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.389 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.389    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.503 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.503    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.617 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.617    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.731 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.731    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.845 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.845    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.067 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=145, routed)         1.261    17.328    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/d[31][0]
    SLICE_X48Y1          LUT4 (Prop_lut4_I1_O)        0.299    17.627 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__0_i_1__0/O
                         net (fo=1, routed)           0.766    18.393    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/DI[3]
    SLICE_X44Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.778 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.778    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.892 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.892    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.006 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.006    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.120 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.120    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.234 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.234    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.348 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.348    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.462 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    19.462    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.684 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=72, routed)          1.209    20.893    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/d[31][0]
    SLICE_X48Y1          LUT6 (Prop_lut6_I1_O)        0.299    21.192 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__1_i_3__1/O
                         net (fo=1, routed)           0.574    21.766    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__1_i_6__6[1]
    SLICE_X45Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.273 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.273    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.387 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.387    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.501 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.501    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.615 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    22.615    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.729 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    22.729    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.843 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    22.843    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.065 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=146, routed)         1.349    24.414    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/d[31][0]
    SLICE_X51Y3          LUT3 (Prop_lut3_I1_O)        0.299    24.713 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__3_i_12__5/O
                         net (fo=1, routed)           0.657    25.370    design_1_i/div32p2_0/inst/div16_1/div8_1_n_351
    SLICE_X46Y4          LUT6 (Prop_lut6_I5_O)        0.124    25.494 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__3_i_8__6/O
                         net (fo=1, routed)           0.000    25.494    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__3_i_11__4_0[0]
    SLICE_X46Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.007 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    26.007    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.124 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    26.124    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.241 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    26.241    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.358 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    26.358    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.577 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=80, routed)          1.082    27.659    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__1_i_8__7[0]
    SLICE_X51Y1          LUT5 (Prop_lut5_I3_O)        0.295    27.954 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__0_i_9__6/O
                         net (fo=7, routed)           0.847    28.800    design_1_i/div32p2_0/inst/div16_1/xh[37]
    SLICE_X54Y1          LUT6 (Prop_lut6_I1_O)        0.124    28.924 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__0_i_5__7/O
                         net (fo=1, routed)           0.000    28.924    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__0_i_7__8_0[3]
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    29.300 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.300    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.417 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.417    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.534 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    29.534    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.651 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    29.651    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.768 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    29.768    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.885 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    29.885    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.002 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    30.002    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.221 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=141, routed)         1.273    31.495    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/d[31][30]
    SLICE_X56Y0          LUT4 (Prop_lut4_I1_O)        0.295    31.790 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__2_i_4__1/O
                         net (fo=1, routed)           0.474    32.264    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__2_i_11__1[0]
    SLICE_X56Y4          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.814 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.814    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.931 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    32.931    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.048 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    33.048    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.165 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.165    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.282 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    33.282    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.501 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=79, routed)          0.719    34.220    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/d[31][0]
    SLICE_X57Y2          LUT6 (Prop_lut6_I1_O)        0.295    34.515 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__0_i_3__8/O
                         net (fo=1, routed)           0.919    35.434    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__0_i_7__10[1]
    SLICE_X58Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    35.941 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.941    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.055 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.055    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.169 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    36.169    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.283 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    36.283    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.397 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.397    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.511 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    36.511    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.625 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    36.625    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.847 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=146, routed)         1.165    38.012    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/d[31][0]
    SLICE_X61Y0          LUT4 (Prop_lut4_I1_O)        0.299    38.311 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry_i_2__9/O
                         net (fo=1, routed)           0.331    38.642    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry_i_6__11[0]
    SLICE_X60Y1          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    39.046 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    39.046    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.163 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    39.163    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.280 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    39.280    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.397 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    39.397    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.514 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    39.514    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.631 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    39.631    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.748 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    39.748    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.865 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    39.865    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    40.084 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=84, routed)          0.921    41.006    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__2_i_8__11[0]
    SLICE_X65Y10         LUT5 (Prop_lut5_I3_O)        0.295    41.301 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__3_i_11__0/O
                         net (fo=6, routed)           0.697    41.998    design_1_i/div32p2_0/inst/div16_1/div8_2_n_111
    SLICE_X63Y6          LUT4 (Prop_lut4_I3_O)        0.124    42.122 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__3_i_7__11/O
                         net (fo=1, routed)           0.000    42.122    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__3_i_1__0_0[1]
    SLICE_X63Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.672 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    42.672    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.786 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    42.786    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.900 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    42.900    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.014 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    43.014    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    43.236 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=127, routed)         1.078    44.314    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__2_6[0]
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.299    44.613 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__0_i_3__11/O
                         net (fo=1, routed)           0.339    44.952    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/DI[1]
    SLICE_X61Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    45.459 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.459    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.573 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.573    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.687 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    45.687    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.801 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.801    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.915 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    45.915    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.029 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    46.029    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.143 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    46.143    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.365 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=84, routed)          0.939    47.304    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xhreg_reg[35][0]
    SLICE_X62Y10         LUT5 (Prop_lut5_I3_O)        0.299    47.603 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__0_i_9__12/O
                         net (fo=6, routed)           0.755    48.357    design_1_i/div32p2_0/inst/div16_1/div8_2_n_198
    SLICE_X59Y9          LUT6 (Prop_lut6_I5_O)        0.124    48.481 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__0_i_6__13/O
                         net (fo=1, routed)           0.000    48.481    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xhreg_reg[39]_0[2]
    SLICE_X59Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    48.879 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.879    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.993 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    48.993    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.107 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    49.107    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.221 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    49.221    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.335 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    49.335    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.449 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    49.449    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.563 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    49.563    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    49.785 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=102, routed)         0.841    50.626    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/d[31][0]
    SLICE_X58Y13         LUT4 (Prop_lut4_I1_O)        0.299    50.925 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0_i_4__13/O
                         net (fo=1, routed)           0.780    51.705    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xhreg_reg[39][0]
    SLICE_X57Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    52.231 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    52.231    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.345 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    52.345    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.459 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    52.459    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.573 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    52.573    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.687 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    52.687    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.801 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    52.801    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.915 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    52.915    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    53.137 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=33, routed)          0.865    54.002    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xhreg_reg[47]_0[0]
    SLICE_X55Y13         LUT5 (Prop_lut5_I3_O)        0.299    54.301 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xhreg[49]_i_1/O
                         net (fo=1, routed)           0.000    54.301    design_1_i/div32p2_0/inst/xh[49]
    SLICE_X55Y13         FDRE                                         r  design_1_i/div32p2_0/inst/xhreg_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.450     8.499    design_1_i/div32p2_0/inst/clk
    SLICE_X55Y13         FDRE                                         r  design_1_i/div32p2_0/inst/xhreg_reg[49]/C
                         clock pessimism              0.564     9.062    
                         clock uncertainty           -0.074     8.988    
    SLICE_X55Y13         FDRE (Setup_fdre_C_D)        0.029     9.017    design_1_i/div32p2_0/inst/xhreg_reg[49]
  -------------------------------------------------------------------
                         required time                          9.017    
                         arrival time                         -54.301    
  -------------------------------------------------------------------
                         slack                                -45.284    

Slack (VIOLATED) :        -45.267ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/div32p2_0/inst/xhreg_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        55.185ns  (logic 27.629ns (50.066%)  route 27.556ns (49.934%))
  Logic Levels:           143  (CARRY4=119 LUT3=3 LUT4=7 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.568    -0.899    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X36Y2          FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]_replica_4/Q
                         net (fo=12, routed)          0.848     0.405    design_1_i/div32p2_0/inst/div16_1/q[3]_repN_4_alias
    SLICE_X37Y3          LUT4 (Prop_lut4_I0_O)        0.124     0.529 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.529    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0_i_6__0[0]
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.061 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.061    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.175 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.175    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.289 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.289    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.403 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.403    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.517    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.631    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.745    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.967 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=157, routed)         1.121     3.088    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/d[31][0]
    SLICE_X38Y4          LUT3 (Prop_lut3_I1_O)        0.299     3.387 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0_i_12__2/O
                         net (fo=1, routed)           0.591     3.978    design_1_i/div32p2_0/inst/div16_1/p_1_in_0[36]
    SLICE_X39Y3          LUT6 (Prop_lut6_I5_O)        0.124     4.102 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     4.102    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__0_i_11__1_0[0]
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.634 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.634    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.748 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.748    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.862 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.862    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.976 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.976    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.090 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.090    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.204 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.318 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.318    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.540 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=71, routed)          1.025     6.566    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry_i_5__1[0]
    SLICE_X42Y4          LUT5 (Prop_lut5_I3_O)        0.299     6.865 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0_i_11__1/O
                         net (fo=8, routed)           0.552     7.417    design_1_i/div32p2_0/inst/div16_1/div8_1_n_145
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.124     7.541 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__0_i_7__1_comp/O
                         net (fo=1, routed)           0.000     7.541    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__0_i_6__2_0[1]
    SLICE_X43Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.091 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.091    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.205 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.205    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.319 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.319    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.433 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.433    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.547 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.547    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.661 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.661    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.775 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.775    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.997 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=149, routed)         1.282    10.278    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/d[31][0]
    SLICE_X36Y1          LUT4 (Prop_lut4_I1_O)        0.299    10.577 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__0_i_4/O
                         net (fo=1, routed)           0.530    11.107    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__0_i_11[0]
    SLICE_X41Y1          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.633 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.633    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.747 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.747    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.861 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.861    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.975 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.975    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.089 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.089    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.203 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.203    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.317 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.317    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.539 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=72, routed)          1.022    13.561    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__0_i_8__3[0]
    SLICE_X39Y1          LUT5 (Prop_lut5_I3_O)        0.299    13.860 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__1_i_12__3/O
                         net (fo=7, routed)           0.759    14.619    design_1_i/div32p2_0/inst/div16_1/div8_1_n_153
    SLICE_X40Y2          LUT6 (Prop_lut6_I3_O)        0.124    14.743 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__1_i_8__3_comp/O
                         net (fo=1, routed)           0.000    14.743    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1_i_6__4_0[0]
    SLICE_X40Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.275 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.275    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.389 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.389    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.503 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.503    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.617 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.617    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.731 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.731    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.845 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.845    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.067 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=145, routed)         1.261    17.328    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/d[31][0]
    SLICE_X48Y1          LUT4 (Prop_lut4_I1_O)        0.299    17.627 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__0_i_1__0/O
                         net (fo=1, routed)           0.766    18.393    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/DI[3]
    SLICE_X44Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.778 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.778    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.892 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.892    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.006 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.006    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.120 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.120    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.234 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.234    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.348 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.348    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.462 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    19.462    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.684 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=72, routed)          1.209    20.893    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/d[31][0]
    SLICE_X48Y1          LUT6 (Prop_lut6_I1_O)        0.299    21.192 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__1_i_3__1/O
                         net (fo=1, routed)           0.574    21.766    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__1_i_6__6[1]
    SLICE_X45Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.273 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.273    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.387 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.387    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.501 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.501    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.615 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    22.615    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.729 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    22.729    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.843 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    22.843    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.065 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=146, routed)         1.349    24.414    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/d[31][0]
    SLICE_X51Y3          LUT3 (Prop_lut3_I1_O)        0.299    24.713 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__3_i_12__5/O
                         net (fo=1, routed)           0.657    25.370    design_1_i/div32p2_0/inst/div16_1/div8_1_n_351
    SLICE_X46Y4          LUT6 (Prop_lut6_I5_O)        0.124    25.494 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__3_i_8__6/O
                         net (fo=1, routed)           0.000    25.494    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__3_i_11__4_0[0]
    SLICE_X46Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.007 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    26.007    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.124 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    26.124    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.241 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    26.241    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.358 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    26.358    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.577 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=80, routed)          1.082    27.659    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__1_i_8__7[0]
    SLICE_X51Y1          LUT5 (Prop_lut5_I3_O)        0.295    27.954 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__0_i_9__6/O
                         net (fo=7, routed)           0.847    28.800    design_1_i/div32p2_0/inst/div16_1/xh[37]
    SLICE_X54Y1          LUT6 (Prop_lut6_I1_O)        0.124    28.924 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__0_i_5__7/O
                         net (fo=1, routed)           0.000    28.924    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__0_i_7__8_0[3]
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    29.300 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.300    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.417 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.417    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.534 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    29.534    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.651 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    29.651    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.768 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    29.768    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.885 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    29.885    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.002 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    30.002    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.221 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=141, routed)         1.273    31.495    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/d[31][30]
    SLICE_X56Y0          LUT4 (Prop_lut4_I1_O)        0.295    31.790 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__2_i_4__1/O
                         net (fo=1, routed)           0.474    32.264    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__2_i_11__1[0]
    SLICE_X56Y4          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.814 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.814    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.931 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    32.931    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.048 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    33.048    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.165 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.165    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.282 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    33.282    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.501 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=79, routed)          0.719    34.220    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/d[31][0]
    SLICE_X57Y2          LUT6 (Prop_lut6_I1_O)        0.295    34.515 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__0_i_3__8/O
                         net (fo=1, routed)           0.919    35.434    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__0_i_7__10[1]
    SLICE_X58Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    35.941 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.941    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.055 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.055    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.169 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    36.169    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.283 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    36.283    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.397 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.397    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.511 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    36.511    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.625 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    36.625    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.847 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=146, routed)         1.165    38.012    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/d[31][0]
    SLICE_X61Y0          LUT4 (Prop_lut4_I1_O)        0.299    38.311 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry_i_2__9/O
                         net (fo=1, routed)           0.331    38.642    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry_i_6__11[0]
    SLICE_X60Y1          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    39.046 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    39.046    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.163 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    39.163    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.280 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    39.280    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.397 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    39.397    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.514 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    39.514    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.631 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    39.631    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.748 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    39.748    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.865 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    39.865    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    40.084 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=84, routed)          0.921    41.006    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__2_i_8__11[0]
    SLICE_X65Y10         LUT5 (Prop_lut5_I3_O)        0.295    41.301 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__3_i_11__0/O
                         net (fo=6, routed)           0.697    41.998    design_1_i/div32p2_0/inst/div16_1/div8_2_n_111
    SLICE_X63Y6          LUT4 (Prop_lut4_I3_O)        0.124    42.122 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__3_i_7__11/O
                         net (fo=1, routed)           0.000    42.122    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__3_i_1__0_0[1]
    SLICE_X63Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.672 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    42.672    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.786 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    42.786    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.900 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    42.900    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.014 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    43.014    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    43.236 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=127, routed)         1.078    44.314    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__2_6[0]
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.299    44.613 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__0_i_3__11/O
                         net (fo=1, routed)           0.339    44.952    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/DI[1]
    SLICE_X61Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    45.459 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.459    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.573 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.573    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.687 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    45.687    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.801 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.801    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.915 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    45.915    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.029 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    46.029    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.143 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    46.143    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.365 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=84, routed)          0.939    47.304    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xhreg_reg[35][0]
    SLICE_X62Y10         LUT5 (Prop_lut5_I3_O)        0.299    47.603 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__0_i_9__12/O
                         net (fo=6, routed)           0.755    48.357    design_1_i/div32p2_0/inst/div16_1/div8_2_n_198
    SLICE_X59Y9          LUT6 (Prop_lut6_I5_O)        0.124    48.481 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__0_i_6__13/O
                         net (fo=1, routed)           0.000    48.481    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xhreg_reg[39]_0[2]
    SLICE_X59Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    48.879 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.879    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.993 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    48.993    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.107 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    49.107    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.221 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    49.221    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.335 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    49.335    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.449 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    49.449    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.563 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    49.563    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    49.785 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=102, routed)         0.841    50.626    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/d[31][0]
    SLICE_X58Y13         LUT4 (Prop_lut4_I1_O)        0.299    50.925 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0_i_4__13/O
                         net (fo=1, routed)           0.780    51.705    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xhreg_reg[39][0]
    SLICE_X57Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    52.231 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    52.231    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.345 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    52.345    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.459 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    52.459    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.573 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    52.573    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.687 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    52.687    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.801 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    52.801    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.915 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    52.915    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    53.137 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=33, routed)          0.850    53.988    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/d[31][0]
    SLICE_X55Y12         LUT3 (Prop_lut3_I1_O)        0.299    54.287 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xhreg[40]_i_1/O
                         net (fo=1, routed)           0.000    54.287    design_1_i/div32p2_0/inst/xh[40]
    SLICE_X55Y12         FDRE                                         r  design_1_i/div32p2_0/inst/xhreg_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.451     8.500    design_1_i/div32p2_0/inst/clk
    SLICE_X55Y12         FDRE                                         r  design_1_i/div32p2_0/inst/xhreg_reg[40]/C
                         clock pessimism              0.564     9.063    
                         clock uncertainty           -0.074     8.989    
    SLICE_X55Y12         FDRE (Setup_fdre_C_D)        0.031     9.020    design_1_i/div32p2_0/inst/xhreg_reg[40]
  -------------------------------------------------------------------
                         required time                          9.020    
                         arrival time                         -54.287    
  -------------------------------------------------------------------
                         slack                                -45.267    

Slack (VIOLATED) :        -45.259ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/div32p2_0/inst/xhreg_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        55.242ns  (logic 27.629ns (50.014%)  route 27.613ns (49.986%))
  Logic Levels:           143  (CARRY4=119 LUT3=2 LUT4=7 LUT5=6 LUT6=9)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.568    -0.899    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X36Y2          FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]_replica_4/Q
                         net (fo=12, routed)          0.848     0.405    design_1_i/div32p2_0/inst/div16_1/q[3]_repN_4_alias
    SLICE_X37Y3          LUT4 (Prop_lut4_I0_O)        0.124     0.529 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.529    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0_i_6__0[0]
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.061 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.061    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.175 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.175    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.289 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.289    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.403 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.403    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.517    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.631    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.745    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.967 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=157, routed)         1.121     3.088    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/d[31][0]
    SLICE_X38Y4          LUT3 (Prop_lut3_I1_O)        0.299     3.387 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0_i_12__2/O
                         net (fo=1, routed)           0.591     3.978    design_1_i/div32p2_0/inst/div16_1/p_1_in_0[36]
    SLICE_X39Y3          LUT6 (Prop_lut6_I5_O)        0.124     4.102 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     4.102    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__0_i_11__1_0[0]
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.634 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.634    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.748 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.748    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.862 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.862    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.976 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.976    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.090 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.090    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.204 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.318 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.318    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.540 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=71, routed)          1.025     6.566    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry_i_5__1[0]
    SLICE_X42Y4          LUT5 (Prop_lut5_I3_O)        0.299     6.865 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0_i_11__1/O
                         net (fo=8, routed)           0.552     7.417    design_1_i/div32p2_0/inst/div16_1/div8_1_n_145
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.124     7.541 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__0_i_7__1_comp/O
                         net (fo=1, routed)           0.000     7.541    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__0_i_6__2_0[1]
    SLICE_X43Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.091 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.091    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.205 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.205    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.319 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.319    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.433 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.433    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.547 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.547    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.661 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.661    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.775 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.775    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.997 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=149, routed)         1.282    10.278    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/d[31][0]
    SLICE_X36Y1          LUT4 (Prop_lut4_I1_O)        0.299    10.577 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__0_i_4/O
                         net (fo=1, routed)           0.530    11.107    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__0_i_11[0]
    SLICE_X41Y1          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.633 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.633    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.747 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.747    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.861 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.861    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.975 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.975    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.089 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.089    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.203 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.203    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.317 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.317    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.539 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=72, routed)          1.022    13.561    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__0_i_8__3[0]
    SLICE_X39Y1          LUT5 (Prop_lut5_I3_O)        0.299    13.860 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__1_i_12__3/O
                         net (fo=7, routed)           0.759    14.619    design_1_i/div32p2_0/inst/div16_1/div8_1_n_153
    SLICE_X40Y2          LUT6 (Prop_lut6_I3_O)        0.124    14.743 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__1_i_8__3_comp/O
                         net (fo=1, routed)           0.000    14.743    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1_i_6__4_0[0]
    SLICE_X40Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.275 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.275    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.389 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.389    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.503 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.503    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.617 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.617    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.731 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.731    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.845 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.845    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.067 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=145, routed)         1.261    17.328    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/d[31][0]
    SLICE_X48Y1          LUT4 (Prop_lut4_I1_O)        0.299    17.627 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__0_i_1__0/O
                         net (fo=1, routed)           0.766    18.393    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/DI[3]
    SLICE_X44Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.778 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.778    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.892 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.892    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.006 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.006    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.120 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.120    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.234 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.234    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.348 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.348    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.462 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    19.462    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.684 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=72, routed)          1.209    20.893    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/d[31][0]
    SLICE_X48Y1          LUT6 (Prop_lut6_I1_O)        0.299    21.192 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__1_i_3__1/O
                         net (fo=1, routed)           0.574    21.766    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__1_i_6__6[1]
    SLICE_X45Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.273 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.273    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.387 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.387    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.501 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.501    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.615 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    22.615    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.729 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    22.729    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.843 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    22.843    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.065 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=146, routed)         1.349    24.414    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/d[31][0]
    SLICE_X51Y3          LUT3 (Prop_lut3_I1_O)        0.299    24.713 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__3_i_12__5/O
                         net (fo=1, routed)           0.657    25.370    design_1_i/div32p2_0/inst/div16_1/div8_1_n_351
    SLICE_X46Y4          LUT6 (Prop_lut6_I5_O)        0.124    25.494 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__3_i_8__6/O
                         net (fo=1, routed)           0.000    25.494    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__3_i_11__4_0[0]
    SLICE_X46Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.007 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    26.007    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.124 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    26.124    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.241 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    26.241    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.358 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    26.358    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.577 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=80, routed)          1.082    27.659    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__1_i_8__7[0]
    SLICE_X51Y1          LUT5 (Prop_lut5_I3_O)        0.295    27.954 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__0_i_9__6/O
                         net (fo=7, routed)           0.847    28.800    design_1_i/div32p2_0/inst/div16_1/xh[37]
    SLICE_X54Y1          LUT6 (Prop_lut6_I1_O)        0.124    28.924 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__0_i_5__7/O
                         net (fo=1, routed)           0.000    28.924    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__0_i_7__8_0[3]
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    29.300 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.300    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.417 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.417    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.534 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    29.534    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.651 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    29.651    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.768 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    29.768    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.885 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    29.885    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.002 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    30.002    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.221 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=141, routed)         1.273    31.495    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/d[31][30]
    SLICE_X56Y0          LUT4 (Prop_lut4_I1_O)        0.295    31.790 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__2_i_4__1/O
                         net (fo=1, routed)           0.474    32.264    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__2_i_11__1[0]
    SLICE_X56Y4          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.814 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.814    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.931 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    32.931    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.048 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    33.048    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.165 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.165    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.282 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    33.282    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.501 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=79, routed)          0.719    34.220    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/d[31][0]
    SLICE_X57Y2          LUT6 (Prop_lut6_I1_O)        0.295    34.515 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__0_i_3__8/O
                         net (fo=1, routed)           0.919    35.434    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__0_i_7__10[1]
    SLICE_X58Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    35.941 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.941    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.055 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.055    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.169 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    36.169    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.283 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    36.283    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.397 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.397    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.511 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    36.511    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.625 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    36.625    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.847 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=146, routed)         1.165    38.012    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/d[31][0]
    SLICE_X61Y0          LUT4 (Prop_lut4_I1_O)        0.299    38.311 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry_i_2__9/O
                         net (fo=1, routed)           0.331    38.642    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry_i_6__11[0]
    SLICE_X60Y1          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    39.046 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    39.046    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.163 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    39.163    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.280 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    39.280    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.397 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    39.397    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.514 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    39.514    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.631 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    39.631    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.748 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    39.748    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.865 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    39.865    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    40.084 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=84, routed)          0.921    41.006    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__2_i_8__11[0]
    SLICE_X65Y10         LUT5 (Prop_lut5_I3_O)        0.295    41.301 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__3_i_11__0/O
                         net (fo=6, routed)           0.697    41.998    design_1_i/div32p2_0/inst/div16_1/div8_2_n_111
    SLICE_X63Y6          LUT4 (Prop_lut4_I3_O)        0.124    42.122 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__3_i_7__11/O
                         net (fo=1, routed)           0.000    42.122    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__3_i_1__0_0[1]
    SLICE_X63Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.672 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    42.672    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.786 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    42.786    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.900 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    42.900    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.014 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    43.014    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    43.236 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=127, routed)         1.078    44.314    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__2_6[0]
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.299    44.613 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__0_i_3__11/O
                         net (fo=1, routed)           0.339    44.952    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/DI[1]
    SLICE_X61Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    45.459 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.459    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.573 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.573    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.687 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    45.687    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.801 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.801    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.915 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    45.915    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.029 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    46.029    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.143 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    46.143    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.365 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=84, routed)          0.939    47.304    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xhreg_reg[35][0]
    SLICE_X62Y10         LUT5 (Prop_lut5_I3_O)        0.299    47.603 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__0_i_9__12/O
                         net (fo=6, routed)           0.755    48.357    design_1_i/div32p2_0/inst/div16_1/div8_2_n_198
    SLICE_X59Y9          LUT6 (Prop_lut6_I5_O)        0.124    48.481 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__0_i_6__13/O
                         net (fo=1, routed)           0.000    48.481    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xhreg_reg[39]_0[2]
    SLICE_X59Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    48.879 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.879    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.993 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    48.993    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.107 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    49.107    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.221 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    49.221    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.335 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    49.335    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.449 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    49.449    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.563 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    49.563    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    49.785 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=102, routed)         0.841    50.626    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/d[31][0]
    SLICE_X58Y13         LUT4 (Prop_lut4_I1_O)        0.299    50.925 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0_i_4__13/O
                         net (fo=1, routed)           0.780    51.705    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xhreg_reg[39][0]
    SLICE_X57Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    52.231 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    52.231    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.345 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    52.345    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.459 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    52.459    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.573 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    52.573    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.687 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    52.687    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.801 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    52.801    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.915 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    52.915    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    53.137 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=33, routed)          0.907    54.045    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xhreg_reg[47]_0[0]
    SLICE_X58Y15         LUT5 (Prop_lut5_I3_O)        0.299    54.344 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xhreg[56]_i_1/O
                         net (fo=1, routed)           0.000    54.344    design_1_i/div32p2_0/inst/xh[56]
    SLICE_X58Y15         FDRE                                         r  design_1_i/div32p2_0/inst/xhreg_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.515     8.564    design_1_i/div32p2_0/inst/clk
    SLICE_X58Y15         FDRE                                         r  design_1_i/div32p2_0/inst/xhreg_reg[56]/C
                         clock pessimism              0.564     9.127    
                         clock uncertainty           -0.074     9.053    
    SLICE_X58Y15         FDRE (Setup_fdre_C_D)        0.032     9.085    design_1_i/div32p2_0/inst/xhreg_reg[56]
  -------------------------------------------------------------------
                         required time                          9.085    
                         arrival time                         -54.344    
  -------------------------------------------------------------------
                         slack                                -45.259    

Slack (VIOLATED) :        -45.235ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/div32p2_0/inst/xhreg_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        55.217ns  (logic 27.629ns (50.037%)  route 27.588ns (49.963%))
  Logic Levels:           143  (CARRY4=119 LUT3=2 LUT4=7 LUT5=6 LUT6=9)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 8.563 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.568    -0.899    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X36Y2          FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]_replica_4/Q
                         net (fo=12, routed)          0.848     0.405    design_1_i/div32p2_0/inst/div16_1/q[3]_repN_4_alias
    SLICE_X37Y3          LUT4 (Prop_lut4_I0_O)        0.124     0.529 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.529    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0_i_6__0[0]
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.061 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.061    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.175 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.175    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.289 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.289    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.403 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.403    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.517    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.631    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.745    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.967 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=157, routed)         1.121     3.088    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/d[31][0]
    SLICE_X38Y4          LUT3 (Prop_lut3_I1_O)        0.299     3.387 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0_i_12__2/O
                         net (fo=1, routed)           0.591     3.978    design_1_i/div32p2_0/inst/div16_1/p_1_in_0[36]
    SLICE_X39Y3          LUT6 (Prop_lut6_I5_O)        0.124     4.102 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     4.102    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__0_i_11__1_0[0]
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.634 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.634    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.748 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.748    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.862 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.862    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.976 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.976    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.090 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.090    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.204 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.318 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.318    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.540 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=71, routed)          1.025     6.566    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry_i_5__1[0]
    SLICE_X42Y4          LUT5 (Prop_lut5_I3_O)        0.299     6.865 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0_i_11__1/O
                         net (fo=8, routed)           0.552     7.417    design_1_i/div32p2_0/inst/div16_1/div8_1_n_145
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.124     7.541 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__0_i_7__1_comp/O
                         net (fo=1, routed)           0.000     7.541    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__0_i_6__2_0[1]
    SLICE_X43Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.091 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.091    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.205 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.205    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.319 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.319    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.433 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.433    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.547 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.547    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.661 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.661    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.775 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.775    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.997 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=149, routed)         1.282    10.278    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/d[31][0]
    SLICE_X36Y1          LUT4 (Prop_lut4_I1_O)        0.299    10.577 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__0_i_4/O
                         net (fo=1, routed)           0.530    11.107    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__0_i_11[0]
    SLICE_X41Y1          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.633 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.633    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.747 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.747    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.861 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.861    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.975 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.975    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.089 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.089    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.203 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.203    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.317 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.317    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.539 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=72, routed)          1.022    13.561    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__0_i_8__3[0]
    SLICE_X39Y1          LUT5 (Prop_lut5_I3_O)        0.299    13.860 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__1_i_12__3/O
                         net (fo=7, routed)           0.759    14.619    design_1_i/div32p2_0/inst/div16_1/div8_1_n_153
    SLICE_X40Y2          LUT6 (Prop_lut6_I3_O)        0.124    14.743 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__1_i_8__3_comp/O
                         net (fo=1, routed)           0.000    14.743    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1_i_6__4_0[0]
    SLICE_X40Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.275 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.275    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.389 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.389    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.503 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.503    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.617 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.617    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.731 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.731    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.845 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.845    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.067 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=145, routed)         1.261    17.328    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/d[31][0]
    SLICE_X48Y1          LUT4 (Prop_lut4_I1_O)        0.299    17.627 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__0_i_1__0/O
                         net (fo=1, routed)           0.766    18.393    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/DI[3]
    SLICE_X44Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.778 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.778    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.892 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.892    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.006 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.006    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.120 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.120    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.234 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.234    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.348 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.348    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.462 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    19.462    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.684 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=72, routed)          1.209    20.893    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/d[31][0]
    SLICE_X48Y1          LUT6 (Prop_lut6_I1_O)        0.299    21.192 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__1_i_3__1/O
                         net (fo=1, routed)           0.574    21.766    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__1_i_6__6[1]
    SLICE_X45Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.273 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.273    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.387 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.387    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.501 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.501    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.615 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    22.615    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.729 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    22.729    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.843 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    22.843    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.065 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=146, routed)         1.349    24.414    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/d[31][0]
    SLICE_X51Y3          LUT3 (Prop_lut3_I1_O)        0.299    24.713 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__3_i_12__5/O
                         net (fo=1, routed)           0.657    25.370    design_1_i/div32p2_0/inst/div16_1/div8_1_n_351
    SLICE_X46Y4          LUT6 (Prop_lut6_I5_O)        0.124    25.494 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__3_i_8__6/O
                         net (fo=1, routed)           0.000    25.494    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__3_i_11__4_0[0]
    SLICE_X46Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.007 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    26.007    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.124 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    26.124    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.241 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    26.241    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.358 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    26.358    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.577 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=80, routed)          1.082    27.659    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__1_i_8__7[0]
    SLICE_X51Y1          LUT5 (Prop_lut5_I3_O)        0.295    27.954 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__0_i_9__6/O
                         net (fo=7, routed)           0.847    28.800    design_1_i/div32p2_0/inst/div16_1/xh[37]
    SLICE_X54Y1          LUT6 (Prop_lut6_I1_O)        0.124    28.924 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__0_i_5__7/O
                         net (fo=1, routed)           0.000    28.924    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__0_i_7__8_0[3]
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    29.300 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.300    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.417 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.417    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.534 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    29.534    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.651 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    29.651    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.768 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    29.768    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.885 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    29.885    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.002 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    30.002    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.221 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=141, routed)         1.273    31.495    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/d[31][30]
    SLICE_X56Y0          LUT4 (Prop_lut4_I1_O)        0.295    31.790 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__2_i_4__1/O
                         net (fo=1, routed)           0.474    32.264    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__2_i_11__1[0]
    SLICE_X56Y4          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.814 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.814    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.931 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    32.931    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.048 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    33.048    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.165 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.165    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.282 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    33.282    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.501 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=79, routed)          0.719    34.220    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/d[31][0]
    SLICE_X57Y2          LUT6 (Prop_lut6_I1_O)        0.295    34.515 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__0_i_3__8/O
                         net (fo=1, routed)           0.919    35.434    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__0_i_7__10[1]
    SLICE_X58Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    35.941 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.941    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.055 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.055    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.169 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    36.169    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.283 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    36.283    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.397 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.397    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.511 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    36.511    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.625 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    36.625    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.847 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=146, routed)         1.165    38.012    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/d[31][0]
    SLICE_X61Y0          LUT4 (Prop_lut4_I1_O)        0.299    38.311 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry_i_2__9/O
                         net (fo=1, routed)           0.331    38.642    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry_i_6__11[0]
    SLICE_X60Y1          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    39.046 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    39.046    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.163 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    39.163    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.280 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    39.280    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.397 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    39.397    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.514 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    39.514    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.631 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    39.631    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.748 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    39.748    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.865 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    39.865    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    40.084 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=84, routed)          0.921    41.006    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__2_i_8__11[0]
    SLICE_X65Y10         LUT5 (Prop_lut5_I3_O)        0.295    41.301 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__3_i_11__0/O
                         net (fo=6, routed)           0.697    41.998    design_1_i/div32p2_0/inst/div16_1/div8_2_n_111
    SLICE_X63Y6          LUT4 (Prop_lut4_I3_O)        0.124    42.122 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__3_i_7__11/O
                         net (fo=1, routed)           0.000    42.122    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__3_i_1__0_0[1]
    SLICE_X63Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.672 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    42.672    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.786 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    42.786    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.900 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    42.900    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.014 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    43.014    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    43.236 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=127, routed)         1.078    44.314    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__2_6[0]
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.299    44.613 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__0_i_3__11/O
                         net (fo=1, routed)           0.339    44.952    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/DI[1]
    SLICE_X61Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    45.459 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.459    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.573 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.573    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.687 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    45.687    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.801 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.801    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.915 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    45.915    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.029 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    46.029    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.143 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    46.143    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.365 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=84, routed)          0.939    47.304    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xhreg_reg[35][0]
    SLICE_X62Y10         LUT5 (Prop_lut5_I3_O)        0.299    47.603 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__0_i_9__12/O
                         net (fo=6, routed)           0.755    48.357    design_1_i/div32p2_0/inst/div16_1/div8_2_n_198
    SLICE_X59Y9          LUT6 (Prop_lut6_I5_O)        0.124    48.481 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__0_i_6__13/O
                         net (fo=1, routed)           0.000    48.481    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xhreg_reg[39]_0[2]
    SLICE_X59Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    48.879 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.879    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.993 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    48.993    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.107 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    49.107    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.221 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    49.221    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.335 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    49.335    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.449 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    49.449    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.563 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    49.563    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    49.785 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=102, routed)         0.841    50.626    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/d[31][0]
    SLICE_X58Y13         LUT4 (Prop_lut4_I1_O)        0.299    50.925 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0_i_4__13/O
                         net (fo=1, routed)           0.780    51.705    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xhreg_reg[39][0]
    SLICE_X57Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    52.231 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    52.231    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.345 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    52.345    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.459 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    52.459    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.573 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    52.573    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.687 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    52.687    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.801 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    52.801    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.915 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    52.915    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    53.137 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=33, routed)          0.882    54.020    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xhreg_reg[47]_0[0]
    SLICE_X61Y16         LUT5 (Prop_lut5_I3_O)        0.299    54.319 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xhreg[62]_i_1/O
                         net (fo=1, routed)           0.000    54.319    design_1_i/div32p2_0/inst/xh[62]
    SLICE_X61Y16         FDRE                                         r  design_1_i/div32p2_0/inst/xhreg_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.514     8.563    design_1_i/div32p2_0/inst/clk
    SLICE_X61Y16         FDRE                                         r  design_1_i/div32p2_0/inst/xhreg_reg[62]/C
                         clock pessimism              0.564     9.126    
                         clock uncertainty           -0.074     9.052    
    SLICE_X61Y16         FDRE (Setup_fdre_C_D)        0.032     9.084    design_1_i/div32p2_0/inst/xhreg_reg[62]
  -------------------------------------------------------------------
                         required time                          9.084    
                         arrival time                         -54.319    
  -------------------------------------------------------------------
                         slack                                -45.235    

Slack (VIOLATED) :        -45.234ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/div32p2_0/inst/qreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        55.202ns  (logic 27.629ns (50.051%)  route 27.573ns (49.949%))
  Logic Levels:           143  (CARRY4=119 LUT1=1 LUT3=2 LUT4=7 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.568    -0.899    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X36Y2          FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]_replica_4/Q
                         net (fo=12, routed)          0.848     0.405    design_1_i/div32p2_0/inst/div16_1/q[3]_repN_4_alias
    SLICE_X37Y3          LUT4 (Prop_lut4_I0_O)        0.124     0.529 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.529    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0_i_6__0[0]
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.061 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.061    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.175 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.175    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.289 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.289    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.403 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.403    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.517    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.631    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.745    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.967 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=157, routed)         1.121     3.088    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/d[31][0]
    SLICE_X38Y4          LUT3 (Prop_lut3_I1_O)        0.299     3.387 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0_i_12__2/O
                         net (fo=1, routed)           0.591     3.978    design_1_i/div32p2_0/inst/div16_1/p_1_in_0[36]
    SLICE_X39Y3          LUT6 (Prop_lut6_I5_O)        0.124     4.102 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     4.102    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__0_i_11__1_0[0]
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.634 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.634    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.748 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.748    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.862 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.862    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.976 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.976    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.090 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.090    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.204 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.204    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.318 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.318    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.540 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=71, routed)          1.025     6.566    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry_i_5__1[0]
    SLICE_X42Y4          LUT5 (Prop_lut5_I3_O)        0.299     6.865 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_1/div1_1/xh_carry__0_i_11__1/O
                         net (fo=8, routed)           0.552     7.417    design_1_i/div32p2_0/inst/div16_1/div8_1_n_145
    SLICE_X43Y3          LUT6 (Prop_lut6_I3_O)        0.124     7.541 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__0_i_7__1_comp/O
                         net (fo=1, routed)           0.000     7.541    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__0_i_6__2_0[1]
    SLICE_X43Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.091 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.091    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.205 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.205    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.319 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.319    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.433 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.433    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.547 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.547    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.661 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.661    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.775 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.775    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.997 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=149, routed)         1.282    10.278    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/d[31][0]
    SLICE_X36Y1          LUT4 (Prop_lut4_I1_O)        0.299    10.577 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__0_i_4/O
                         net (fo=1, routed)           0.530    11.107    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__0_i_11[0]
    SLICE_X41Y1          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.633 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.633    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.747 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.747    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.861 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.861    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.975 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.975    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.089 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.089    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.203 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.203    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.317 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.317    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.539 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=72, routed)          1.022    13.561    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__0_i_8__3[0]
    SLICE_X39Y1          LUT5 (Prop_lut5_I3_O)        0.299    13.860 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_1/div2_2/div1_1/xh_carry__1_i_12__3/O
                         net (fo=7, routed)           0.759    14.619    design_1_i/div32p2_0/inst/div16_1/div8_1_n_153
    SLICE_X40Y2          LUT6 (Prop_lut6_I3_O)        0.124    14.743 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__1_i_8__3_comp/O
                         net (fo=1, routed)           0.000    14.743    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1_i_6__4_0[0]
    SLICE_X40Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.275 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.275    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.389 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.389    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.503 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.503    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.617 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.617    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.731 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.731    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.845 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.845    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.067 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=145, routed)         1.261    17.328    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/d[31][0]
    SLICE_X48Y1          LUT4 (Prop_lut4_I1_O)        0.299    17.627 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_1/xh_carry__0_i_1__0/O
                         net (fo=1, routed)           0.766    18.393    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/DI[3]
    SLICE_X44Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.778 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.778    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.892 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.892    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.006 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.006    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.120 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.120    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.234 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.234    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.348 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.348    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.462 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    19.462    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.684 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=72, routed)          1.209    20.893    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/d[31][0]
    SLICE_X48Y1          LUT6 (Prop_lut6_I1_O)        0.299    21.192 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_1/div1_2/xh_carry__1_i_3__1/O
                         net (fo=1, routed)           0.574    21.766    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__1_i_6__6[1]
    SLICE_X45Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.273 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.273    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.387 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.387    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.501 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.501    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.615 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    22.615    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.729 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    22.729    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.843 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    22.843    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.065 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=146, routed)         1.349    24.414    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/d[31][0]
    SLICE_X51Y3          LUT3 (Prop_lut3_I1_O)        0.299    24.713 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__3_i_12__5/O
                         net (fo=1, routed)           0.657    25.370    design_1_i/div32p2_0/inst/div16_1/div8_1_n_351
    SLICE_X46Y4          LUT6 (Prop_lut6_I5_O)        0.124    25.494 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__3_i_8__6/O
                         net (fo=1, routed)           0.000    25.494    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__3_i_11__4_0[0]
    SLICE_X46Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.007 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    26.007    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.124 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    26.124    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.241 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    26.241    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.358 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    26.358    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.577 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=80, routed)          1.082    27.659    design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__1_i_8__7[0]
    SLICE_X51Y1          LUT5 (Prop_lut5_I3_O)        0.295    27.954 r  design_1_i/div32p2_0/inst/div16_1/div8_1/div4_2/div2_2/div1_1/xh_carry__0_i_9__6/O
                         net (fo=7, routed)           0.847    28.800    design_1_i/div32p2_0/inst/div16_1/xh[37]
    SLICE_X54Y1          LUT6 (Prop_lut6_I1_O)        0.124    28.924 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__0_i_5__7/O
                         net (fo=1, routed)           0.000    28.924    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__0_i_7__8_0[3]
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    29.300 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.300    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__0_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.417 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.417    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__1_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.534 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    29.534    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__2_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.651 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    29.651    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.768 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    29.768    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.885 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    29.885    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.002 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    30.002    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.221 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=141, routed)         1.273    31.495    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/d[31][30]
    SLICE_X56Y0          LUT4 (Prop_lut4_I1_O)        0.295    31.790 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_1/xh_carry__2_i_4__1/O
                         net (fo=1, routed)           0.474    32.264    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__2_i_11__1[0]
    SLICE_X56Y4          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.814 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.814    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.931 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    32.931    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.048 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    33.048    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.165 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.165    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.282 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    33.282    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.501 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=79, routed)          0.719    34.220    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/d[31][0]
    SLICE_X57Y2          LUT6 (Prop_lut6_I1_O)        0.295    34.515 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_1/div1_2/xh_carry__0_i_3__8/O
                         net (fo=1, routed)           0.919    35.434    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__0_i_7__10[1]
    SLICE_X58Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    35.941 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.941    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.055 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.055    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.169 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    36.169    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.283 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    36.283    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.397 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    36.397    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.511 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    36.511    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.625 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    36.625    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.847 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=146, routed)         1.165    38.012    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/d[31][0]
    SLICE_X61Y0          LUT4 (Prop_lut4_I1_O)        0.299    38.311 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry_i_2__9/O
                         net (fo=1, routed)           0.331    38.642    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry_i_6__11[0]
    SLICE_X60Y1          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    39.046 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry/CO[3]
                         net (fo=1, routed)           0.000    39.046    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.163 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    39.163    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.280 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    39.280    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.397 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    39.397    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.514 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    39.514    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.631 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    39.631    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.748 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    39.748    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.865 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    39.865    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    40.084 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=84, routed)          0.921    41.006    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__2_i_8__11[0]
    SLICE_X65Y10         LUT5 (Prop_lut5_I3_O)        0.295    41.301 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_1/xh_carry__3_i_11__0/O
                         net (fo=6, routed)           0.697    41.998    design_1_i/div32p2_0/inst/div16_1/div8_2_n_111
    SLICE_X63Y6          LUT4 (Prop_lut4_I3_O)        0.124    42.122 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__3_i_7__11/O
                         net (fo=1, routed)           0.000    42.122    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__3_i_1__0_0[1]
    SLICE_X63Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.672 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    42.672    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__3_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.786 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    42.786    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__4_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.900 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    42.900    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__5_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.014 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    43.014    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__6_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    43.236 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__7/O[0]
                         net (fo=127, routed)         1.078    44.314    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__2_6[0]
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.299    44.613 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_1/div2_2/div1_2/xh_carry__0_i_3__11/O
                         net (fo=1, routed)           0.339    44.952    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/DI[1]
    SLICE_X61Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    45.459 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.459    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__0_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.573 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.573    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__1_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.687 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    45.687    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__2_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.801 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.801    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__3_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.915 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    45.915    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__4_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.029 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    46.029    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__5_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.143 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    46.143    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__6_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.365 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_2/xh_carry__7/O[0]
                         net (fo=84, routed)          0.939    47.304    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xhreg_reg[35][0]
    SLICE_X62Y10         LUT5 (Prop_lut5_I3_O)        0.299    47.603 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_1/div1_1/xh_carry__0_i_9__12/O
                         net (fo=6, routed)           0.755    48.357    design_1_i/div32p2_0/inst/div16_1/div8_2_n_198
    SLICE_X59Y9          LUT6 (Prop_lut6_I5_O)        0.124    48.481 r  design_1_i/div32p2_0/inst/div16_1/xh_carry__0_i_6__13/O
                         net (fo=1, routed)           0.000    48.481    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xhreg_reg[39]_0[2]
    SLICE_X59Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    48.879 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.879    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.993 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    48.993    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__1_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.107 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    49.107    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__2_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.221 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    49.221    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__3_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.335 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    49.335    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__4_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.449 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    49.449    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__5_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.563 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    49.563    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__6_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    49.785 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__7/O[0]
                         net (fo=102, routed)         0.841    50.626    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/d[31][0]
    SLICE_X58Y13         LUT4 (Prop_lut4_I1_O)        0.299    50.925 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_1/xh_carry__0_i_4__13/O
                         net (fo=1, routed)           0.780    51.705    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xhreg_reg[39][0]
    SLICE_X57Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    52.231 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__0/CO[3]
                         net (fo=1, routed)           0.000    52.231    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__0_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.345 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__1/CO[3]
                         net (fo=1, routed)           0.000    52.345    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__1_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.459 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__2/CO[3]
                         net (fo=1, routed)           0.000    52.459    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__2_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.573 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__3/CO[3]
                         net (fo=1, routed)           0.000    52.573    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__3_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.687 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__4/CO[3]
                         net (fo=1, routed)           0.000    52.687    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__4_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.801 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__5/CO[3]
                         net (fo=1, routed)           0.000    52.801    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__5_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.915 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__6/CO[3]
                         net (fo=1, routed)           0.000    52.915    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__6_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    53.137 f  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/xh_carry__7/O[0]
                         net (fo=33, routed)          0.867    54.004    design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/d[31][0]
    SLICE_X54Y11         LUT1 (Prop_lut1_I0_O)        0.299    54.303 r  design_1_i/div32p2_0/inst/div16_1/div8_2/div4_2/div2_2/div1_2/qreg[0]_i_1/O
                         net (fo=1, routed)           0.000    54.303    design_1_i/div32p2_0/inst/q1[0]
    SLICE_X54Y11         FDRE                                         r  design_1_i/div32p2_0/inst/qreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=339, routed)         1.452     8.501    design_1_i/div32p2_0/inst/clk
    SLICE_X54Y11         FDRE                                         r  design_1_i/div32p2_0/inst/qreg_reg[0]/C
                         clock pessimism              0.564     9.064    
                         clock uncertainty           -0.074     8.990    
    SLICE_X54Y11         FDRE (Setup_fdre_C_D)        0.079     9.069    design_1_i/div32p2_0/inst/qreg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.069    
                         arrival time                         -54.303    
  -------------------------------------------------------------------
                         slack                                -45.234    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/div32p2_0/inst/qreg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/div32p2_0/inst/q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.569    -0.578    design_1_i/div32p2_0/inst/clk
    SLICE_X53Y0          FDRE                                         r  design_1_i/div32p2_0/inst/qreg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  design_1_i/div32p2_0/inst/qreg_reg[10]/Q
                         net (fo=1, routed)           0.056    -0.381    design_1_i/div32p2_0/inst/p_1_in[26]
    SLICE_X53Y0          FDRE                                         r  design_1_i/div32p2_0/inst/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.840    -0.815    design_1_i/div32p2_0/inst/clk
    SLICE_X53Y0          FDRE                                         r  design_1_i/div32p2_0/inst/q_reg[26]/C
                         clock pessimism              0.237    -0.578    
    SLICE_X53Y0          FDRE (Hold_fdre_C_D)         0.075    -0.503    design_1_i/div32p2_0/inst/q_reg[26]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/div32p2_0/inst/qreg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/div32p2_0/inst/q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.569    -0.578    design_1_i/div32p2_0/inst/clk
    SLICE_X51Y2          FDRE                                         r  design_1_i/div32p2_0/inst/qreg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  design_1_i/div32p2_0/inst/qreg_reg[11]/Q
                         net (fo=1, routed)           0.056    -0.381    design_1_i/div32p2_0/inst/p_1_in[27]
    SLICE_X51Y2          FDRE                                         r  design_1_i/div32p2_0/inst/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.840    -0.815    design_1_i/div32p2_0/inst/clk
    SLICE_X51Y2          FDRE                                         r  design_1_i/div32p2_0/inst/q_reg[27]/C
                         clock pessimism              0.237    -0.578    
    SLICE_X51Y2          FDRE (Hold_fdre_C_D)         0.075    -0.503    design_1_i/div32p2_0/inst/q_reg[27]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/div32p2_0/inst/qreg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/div32p2_0/inst/q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.597    -0.550    design_1_i/div32p2_0/inst/clk
    SLICE_X65Y3          FDRE                                         r  design_1_i/div32p2_0/inst/qreg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  design_1_i/div32p2_0/inst/qreg_reg[4]/Q
                         net (fo=1, routed)           0.056    -0.353    design_1_i/div32p2_0/inst/p_1_in[20]
    SLICE_X65Y3          FDRE                                         r  design_1_i/div32p2_0/inst/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.868    -0.787    design_1_i/div32p2_0/inst/clk
    SLICE_X65Y3          FDRE                                         r  design_1_i/div32p2_0/inst/q_reg[20]/C
                         clock pessimism              0.237    -0.550    
    SLICE_X65Y3          FDRE (Hold_fdre_C_D)         0.075    -0.475    design_1_i/div32p2_0/inst/q_reg[20]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/div32p2_0/inst/qreg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/div32p2_0/inst/q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.597    -0.550    design_1_i/div32p2_0/inst/clk
    SLICE_X65Y4          FDRE                                         r  design_1_i/div32p2_0/inst/qreg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  design_1_i/div32p2_0/inst/qreg_reg[5]/Q
                         net (fo=1, routed)           0.056    -0.353    design_1_i/div32p2_0/inst/p_1_in[21]
    SLICE_X65Y4          FDRE                                         r  design_1_i/div32p2_0/inst/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.868    -0.787    design_1_i/div32p2_0/inst/clk
    SLICE_X65Y4          FDRE                                         r  design_1_i/div32p2_0/inst/q_reg[21]/C
                         clock pessimism              0.237    -0.550    
    SLICE_X65Y4          FDRE (Hold_fdre_C_D)         0.075    -0.475    design_1_i/div32p2_0/inst/q_reg[21]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.585    -0.562    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X63Y23         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[3]/Q
                         net (fo=2, routed)           0.056    -0.365    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[2]
    SLICE_X63Y23         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.853    -0.802    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X63Y23         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[3]/C
                         clock pessimism              0.240    -0.562    
    SLICE_X63Y23         FDRE (Hold_fdre_C_D)         0.070    -0.492    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.591    -0.556    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X62Y17         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/Q
                         net (fo=2, routed)           0.065    -0.350    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[3]
    SLICE_X62Y17         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.860    -0.795    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X62Y17         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/C
                         clock pessimism              0.239    -0.556    
    SLICE_X62Y17         FDRE (Hold_fdre_C_D)         0.070    -0.486    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.588    -0.559    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X62Y20         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/Q
                         net (fo=2, routed)           0.065    -0.353    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[0]
    SLICE_X62Y20         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.857    -0.798    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X62Y20         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.239    -0.559    
    SLICE_X62Y20         FDRE (Hold_fdre_C_D)         0.070    -0.489    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.567    -0.580    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X53Y8          FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[17]/Q
                         net (fo=5, routed)           0.068    -0.371    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[16]
    SLICE_X53Y8          FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.838    -0.817    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X53Y8          FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[17]/C
                         clock pessimism              0.237    -0.580    
    SLICE_X53Y8          FDRE (Hold_fdre_C_D)         0.070    -0.510    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[17]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.564    -0.583    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X37Y9          FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[63]/Q
                         net (fo=4, routed)           0.068    -0.374    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[62]
    SLICE_X37Y9          FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.833    -0.822    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X37Y9          FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[63]/C
                         clock pessimism              0.239    -0.583    
    SLICE_X37Y9          FDRE (Hold_fdre_C_D)         0.070    -0.513    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[63]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.566    -0.581    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X37Y1          FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[3]/Q
                         net (fo=16, routed)          0.068    -0.372    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[2]
    SLICE_X37Y1          FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=339, routed)         0.835    -0.820    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X37Y1          FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[3]/C
                         clock pessimism              0.239    -0.581    
    SLICE_X37Y1          FDRE (Hold_fdre_C_D)         0.070    -0.511    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X58Y14     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y13     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y13     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y11     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y10     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y11     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y9      design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y8      design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[17]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y13     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y13     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y11     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y10     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y10     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y11     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y20     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y1      design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y1      design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y20     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y13     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y13     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y11     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y11     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y9      design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y6      design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y4      design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y1      design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y1      design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y0      design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[24]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



