--------------- Build Started: 08/11/2022 17:55:53 Project: Design01, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\xliu430\AppData\Local\Cypress Semiconductor\PSoC Creator\4.2" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p "\\files.auckland.ac.nz\myhome\Documents\PSoC Creator\hardware task1\Design01.cydsn\Design01.cyprj" -d CY8C5287AXI-LP095 -s "\\files.auckland.ac.nz\myhome\Documents\PSoC Creator\hardware task1\Design01.cydsn\Generated_Source\PSoC5" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation...
Synthesis...
Tech Mapping...
ADD: pft.M0040: information: The following 5 pin(s) will be assigned a location by the fitter: \ADC_SAR_1:Bypass(0)\, \USBUART_1:Dm(0)\, \USBUART_1:Dp(0)\, Pin_1(0), Pin_2(0)
Analog Placement...
Log: apr.M0058: The analog placement iterative improvement is 47% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 86% done. (App=cydsfit)
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
--------------- Build Skipped: 08/11/2022 17:56:17 ---------------
