// Seed: 1352373726
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  input id_2;
  output id_1;
  assign id_4 = 1;
  type_5(
      1, id_1 ? id_1 : 1'h0, id_3, 1, id_1
  );
  assign id_1 = id_3;
  logic id_4 = 1;
endmodule
`timescale 1 ps / 1ps
