//
// i.MX6 IOMUXC Register Definitions
// Auto-generated from reference manual
//

#pragma once

// IOMUXC Base Addresses
#define IOMUXC_BASE 0x020E0000

// IOMUXC Accessor Macros
#define IOMUXC(reg) *(volatile unsigned int*)(IOMUXC_BASE + (reg))

// IOMUXC Register Offsets
#define IOMUXC_GPR0 0x0000
#define IOMUXC_GPR1 0x0004
#define IOMUXC_GPR10 0x0028
#define IOMUXC_GPR11 0x002C
#define IOMUXC_GPR12 0x0030
#define IOMUXC_GPR13 0x0034
#define IOMUXC_GPR2 0x0008
#define IOMUXC_GPR3 0x000C
#define IOMUXC_GPR4 0x0010
#define IOMUXC_GPR5 0x0014
#define IOMUXC_GPR6 0x0018
#define IOMUXC_GPR7 0x001C
#define IOMUXC_GPR8 0x0020
#define IOMUXC_GPR9 0x0024
#define IOMUXC_SW_MUX_CTL_PAD_DI0_DISP_CLK 0x015C
#define IOMUXC_SW_MUX_CTL_PAD_DI0_PIN02 0x0164
#define IOMUXC_SW_MUX_CTL_PAD_DI0_PIN03 0x0168
#define IOMUXC_SW_MUX_CTL_PAD_DI0_PIN04 0x016C
#define IOMUXC_SW_MUX_CTL_PAD_DI0_PIN15 0x0160
#define IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA00 0x0170
#define IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA01 0x0174
#define IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA02 0x0178
#define IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA03 0x017C
#define IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA04 0x0180
#define IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA05 0x0184
#define IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA06 0x0188
#define IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA07 0x018C
#define IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA08 0x0190
#define IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA09 0x0194
#define IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA10 0x0198
#define IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA11 0x019C
#define IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA12 0x01A0
#define IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA13 0x01A4
#define IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA14 0x01A8
#define IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA15 0x01AC
#define IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA16 0x01B0
#define IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA17 0x01B4
#define IOMUXC_SW_MUX_CTL_PAD_EIM_AD00 0x0114
#define IOMUXC_SW_MUX_CTL_PAD_EIM_AD01 0x0118
#define IOMUXC_SW_MUX_CTL_PAD_EIM_AD02 0x011C
#define IOMUXC_SW_MUX_CTL_PAD_EIM_AD03 0x0120
#define IOMUXC_SW_MUX_CTL_PAD_EIM_AD04 0x0124
#define IOMUXC_SW_MUX_CTL_PAD_EIM_AD05 0x0128
#define IOMUXC_SW_MUX_CTL_PAD_EIM_AD06 0x012C
#define IOMUXC_SW_MUX_CTL_PAD_EIM_AD07 0x0130
#define IOMUXC_SW_MUX_CTL_PAD_EIM_AD08 0x0134
#define IOMUXC_SW_MUX_CTL_PAD_EIM_AD09 0x0138
#define IOMUXC_SW_MUX_CTL_PAD_EIM_AD10 0x013C
#define IOMUXC_SW_MUX_CTL_PAD_EIM_AD11 0x0140
#define IOMUXC_SW_MUX_CTL_PAD_EIM_AD12 0x0144
#define IOMUXC_SW_MUX_CTL_PAD_EIM_AD13 0x0148
#define IOMUXC_SW_MUX_CTL_PAD_EIM_AD14 0x014C
#define IOMUXC_SW_MUX_CTL_PAD_EIM_AD15 0x0150
#define IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR16 0x00F4
#define IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR17 0x00F0
#define IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR18 0x00EC
#define IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR19 0x00E8
#define IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR20 0x00E4
#define IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR21 0x00E0
#define IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR22 0x00DC
#define IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR23 0x00D8
#define IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR24 0x00D4
#define IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR25 0x0088
#define IOMUXC_SW_MUX_CTL_PAD_EIM_BCLK 0x0158
#define IOMUXC_SW_MUX_CTL_PAD_EIM_CS0_B 0x00F8
#define IOMUXC_SW_MUX_CTL_PAD_EIM_CS1_B 0x00FC
#define IOMUXC_SW_MUX_CTL_PAD_EIM_DATA16 0x0090
#define IOMUXC_SW_MUX_CTL_PAD_EIM_DATA17 0x0094
#define IOMUXC_SW_MUX_CTL_PAD_EIM_DATA18 0x0098
#define IOMUXC_SW_MUX_CTL_PAD_EIM_DATA19 0x009C
#define IOMUXC_SW_MUX_CTL_PAD_EIM_DATA20 0x00A0
#define IOMUXC_SW_MUX_CTL_PAD_EIM_DATA21 0x00A4
#define IOMUXC_SW_MUX_CTL_PAD_EIM_DATA22 0x00A8
#define IOMUXC_SW_MUX_CTL_PAD_EIM_DATA23 0x00AC
#define IOMUXC_SW_MUX_CTL_PAD_EIM_DATA24 0x00B4
#define IOMUXC_SW_MUX_CTL_PAD_EIM_DATA25 0x00B8
#define IOMUXC_SW_MUX_CTL_PAD_EIM_DATA26 0x00BC
#define IOMUXC_SW_MUX_CTL_PAD_EIM_DATA27 0x00C0
#define IOMUXC_SW_MUX_CTL_PAD_EIM_DATA28 0x00C4
#define IOMUXC_SW_MUX_CTL_PAD_EIM_DATA29 0x00C8
#define IOMUXC_SW_MUX_CTL_PAD_EIM_DATA30 0x00CC
#define IOMUXC_SW_MUX_CTL_PAD_EIM_DATA31 0x00D0
#define IOMUXC_SW_MUX_CTL_PAD_EIM_EB0_B 0x010C
#define IOMUXC_SW_MUX_CTL_PAD_EIM_EB1_B 0x0110
#define IOMUXC_SW_MUX_CTL_PAD_EIM_EB2_B 0x008C
#define IOMUXC_SW_MUX_CTL_PAD_EIM_EB3_B 0x00B0
#define IOMUXC_SW_MUX_CTL_PAD_EIM_LBA_B 0x0108
#define IOMUXC_SW_MUX_CTL_PAD_EIM_OE_B 0x0100
#define IOMUXC_SW_MUX_CTL_PAD_EIM_RW 0x0104
#define IOMUXC_SW_MUX_CTL_PAD_EIM_WAIT_B 0x0154
#define IOMUXC_SW_MUX_CTL_PAD_RGMII_RD0 0x0070
#define IOMUXC_SW_MUX_CTL_PAD_RGMII_RD1 0x0078
#define IOMUXC_SW_MUX_CTL_PAD_RGMII_RD2 0x007C
#define IOMUXC_SW_MUX_CTL_PAD_RGMII_RD3 0x0080
#define IOMUXC_SW_MUX_CTL_PAD_RGMII_RXC 0x0084
#define IOMUXC_SW_MUX_CTL_PAD_RGMII_RX_CTL 0x006C
#define IOMUXC_SW_MUX_CTL_PAD_RGMII_TD0 0x005C
#define IOMUXC_SW_MUX_CTL_PAD_RGMII_TD1 0x0060
#define IOMUXC_SW_MUX_CTL_PAD_RGMII_TD2 0x0064
#define IOMUXC_SW_MUX_CTL_PAD_RGMII_TD3 0x0068
#define IOMUXC_SW_MUX_CTL_PAD_RGMII_TXC 0x0058
#define IOMUXC_SW_MUX_CTL_PAD_RGMII_TX_CTL 0x0074
#define IOMUXC_SW_MUX_CTL_PAD_SD2_DATA0 0x0054
#define IOMUXC_SW_MUX_CTL_PAD_SD2_DATA1 0x004C
#define IOMUXC_SW_MUX_CTL_PAD_SD2_DATA2 0x0050

