
---------- Begin Simulation Statistics ----------
final_tick                               1020939348000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  57966                       # Simulator instruction rate (inst/s)
host_mem_usage                                 717948                       # Number of bytes of host memory used
host_op_rate                                    58156                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 19075.09                       # Real time elapsed on the host
host_tick_rate                               53522132                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105708089                       # Number of instructions simulated
sim_ops                                    1109333455                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.020939                       # Number of seconds simulated
sim_ticks                                1020939348000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.809104                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              144393954                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           164440755                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14134320                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        227390879                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          18401721                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       18589892                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          188171                       # Number of indirect misses.
system.cpu0.branchPred.lookups              288415666                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1863668                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811475                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9511298                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260666905                       # Number of branches committed
system.cpu0.commit.bw_lim_events             28891514                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441387                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       97661448                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050654929                       # Number of instructions committed
system.cpu0.commit.committedOps            1052468921                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1884504044                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.558486                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.310088                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1363900631     72.37%     72.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    318487074     16.90%     89.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     72014200      3.82%     93.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     68137478      3.62%     96.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     20053841      1.06%     97.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7407159      0.39%     98.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2127287      0.11%     98.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3484860      0.18%     98.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     28891514      1.53%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1884504044                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20856085                       # Number of function calls committed.
system.cpu0.commit.int_insts               1015846240                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326204030                       # Number of loads committed
system.cpu0.commit.membars                    3625349                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625355      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583852393     55.47%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8030359      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811037      0.17%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328015497     31.17%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127134234     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052468921                       # Class of committed instruction
system.cpu0.commit.refs                     455149755                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050654929                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052468921                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.941305                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.941305                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            267098675                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4631622                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           141962507                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1179413271                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               808813631                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                812037917                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9522544                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              7625004                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5331496                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  288415666                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                206750864                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1089186004                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5645522                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          149                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1210651869                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  14                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               28291132                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.141405                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         799472530                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         162795675                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.593561                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1902804263                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.639573                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.918044                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1050277214     55.20%     55.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               622542689     32.72%     87.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               138492110      7.28%     95.19% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                70708096      3.72%     98.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 9450329      0.50%     99.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6127035      0.32%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1471946      0.08%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1816277      0.10%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1918567      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1902804263                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      37                       # number of floating regfile writes
system.cpu0.idleCycles                      136837400                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9612545                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               270254190                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.541830                       # Inst execution rate
system.cpu0.iew.exec_refs                   482564377                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 133735054                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              230007828                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            361870601                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           4125577                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5238714                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           140764506                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1150098820                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            348829323                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          8535549                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1105139732                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1525078                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2600530                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9522544                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5699749                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        68040                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        15713272                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        43773                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        12495                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4248344                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     35666571                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     11818781                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         12495                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1587992                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8024553                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                453405507                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1095564565                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.885912                       # average fanout of values written-back
system.cpu0.iew.wb_producers                401677373                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.537136                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1095634652                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1352096282                       # number of integer regfile reads
system.cpu0.int_regfile_writes              699611850                       # number of integer regfile writes
system.cpu0.ipc                              0.515117                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.515117                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626859      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            613041559     55.05%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8033919      0.72%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811538      0.16%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           353595637     31.75%     88.01% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          133565702     11.99%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             30      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1113675282                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     70                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                138                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           61                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               112                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2047020                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001838                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 346864     16.94%     16.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     16.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1560838     76.25%     93.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               139316      6.81%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1112095373                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4132299358                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1095564504                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1247740362                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1137730906                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1113675282                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           12367914                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       97629895                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            97650                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       6926527                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     55477314                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1902804263                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.585281                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.800683                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1090266040     57.30%     57.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          568382182     29.87%     87.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          201370405     10.58%     97.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           33306019      1.75%     99.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            6198119      0.33%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2282789      0.12%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             670163      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             221534      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             107012      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1902804263                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.546015                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         29540804                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         4929236                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           361870601                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          140764506                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1503                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2039641663                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2237799                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              246435732                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670556778                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               8039735                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               819955988                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               6238993                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                38454                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1426048417                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1166978976                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          749238227                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                803912701                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6760167                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9522544                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             22849677                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                78681441                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1426048377                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        127621                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4736                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 20665198                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4732                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3005723867                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2318573591                       # The number of ROB writes
system.cpu0.timesIdled                       25683978                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1470                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            95.427151                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9612354                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10072976                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1903457                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18792737                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            303755                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         433748                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          129993                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20402023                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4747                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811197                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1111407                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12197716                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1138733                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434260                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       21559183                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55053160                       # Number of instructions committed
system.cpu1.commit.committedOps              56864534                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    308002774                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.184623                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.835895                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    284144168     92.25%     92.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11875986      3.86%     96.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3874897      1.26%     97.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3804297      1.24%     98.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1033531      0.34%     98.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       310535      0.10%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1715189      0.56%     99.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       105438      0.03%     99.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1138733      0.37%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    308002774                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              501708                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52950891                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16122174                       # Number of loads committed
system.cpu1.commit.membars                    3622519                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622519      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        31995342     56.27%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17933371     31.54%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3313161      5.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56864534                       # Class of committed instruction
system.cpu1.commit.refs                      21246544                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55053160                       # Number of Instructions Simulated
system.cpu1.committedOps                     56864534                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.660184                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.660184                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            264972466                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               798805                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8685200                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              86199086                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                12044826                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 28780075                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1111810                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1155174                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4512386                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20402023                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 12656324                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    295688932                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               121840                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      99179229                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3807720                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.065473                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          13828770                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           9916109                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.318279                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         311421563                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.331211                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.831392                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               253320496     81.34%     81.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                31051925      9.97%     91.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16314476      5.24%     96.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5847609      1.88%     98.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2963211      0.95%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1480819      0.48%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  439301      0.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     126      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3600      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           311421563                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         189440                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1172886                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14628730                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.205371                       # Inst execution rate
system.cpu1.iew.exec_refs                    22396545                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5207119                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              230187276                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22423535                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2711285                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1706782                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7075348                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           78414349                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17189426                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           796735                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             63995913                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1470296                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1719246                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1111810                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5160803                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        13282                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          244872                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         7104                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          413                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1540                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6301361                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1950978                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           413                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       196832                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        976054                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 35747735                       # num instructions consuming a value
system.cpu1.iew.wb_count                     63607351                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.860714                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 30768574                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.204124                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      63622173                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                79963116                       # number of integer regfile reads
system.cpu1.int_regfile_writes               42245350                       # number of integer regfile writes
system.cpu1.ipc                              0.176673                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.176673                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622620      5.59%      5.59% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             38634445     59.63%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19125886     29.52%     94.74% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3409554      5.26%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              64792648                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1880707                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029027                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 273713     14.55%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     14.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1452131     77.21%     91.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               154861      8.23%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              63050721                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         442978878                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     63607339                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         99964480                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  70281459                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 64792648                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8132890                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       21549814                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            91338                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2698630                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     14556827                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    311421563                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.208054                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.662573                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          271124465     87.06%     87.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26814434      8.61%     95.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7257008      2.33%     98.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2950513      0.95%     98.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2438703      0.78%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             345609      0.11%     99.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             339114      0.11%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             118618      0.04%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              33099      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      311421563                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.207928                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         15991653                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1885328                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22423535                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7075348                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    101                       # number of misc regfile reads
system.cpu1.numCycles                       311611003                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1730260769                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              248218771                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             37980098                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              10754942                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                14296482                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1841209                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                17189                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            101493993                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              82468641                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           55564291                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 29227361                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4888940                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1111810                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             18540986                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                17584193                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       101493981                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         26153                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               592                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 22208533                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           590                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   385287524                       # The number of ROB reads
system.cpu1.rob.rob_writes                  160270048                       # The number of ROB writes
system.cpu1.timesIdled                           2467                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          5162637                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               984352                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             6409242                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                530                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                281409                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7185219                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      14306019                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1935230                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        78889                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     59151798                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3694271                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    118290347                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3773160                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1020939348000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4966283                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2804735                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4315940                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              328                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            249                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2218365                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2218362                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4966283                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           116                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     21490661                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               21490661                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    639320320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               639320320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              513                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7185341                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7185341    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7185341                       # Request fanout histogram
system.membus.respLayer1.occupancy        37427497368                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         27560620571                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1020939348000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1020939348000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1020939348000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1020939348000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1020939348000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1020939348000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1020939348000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1020939348000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1020939348000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1020939348000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    159843285.714286                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   327408028.050099                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       163500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    878475000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1019820445000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1118903000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1020939348000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    175170260                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       175170260                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    175170260                       # number of overall hits
system.cpu0.icache.overall_hits::total      175170260                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     31580604                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      31580604                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     31580604                       # number of overall misses
system.cpu0.icache.overall_misses::total     31580604                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 412439091495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 412439091495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 412439091495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 412439091495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    206750864                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    206750864                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    206750864                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    206750864                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.152747                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.152747                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.152747                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.152747                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13059.886109                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13059.886109                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13059.886109                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13059.886109                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3562                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          290                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               72                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    49.472222                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets    96.666667                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29776575                       # number of writebacks
system.cpu0.icache.writebacks::total         29776575                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1803996                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1803996                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1803996                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1803996                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29776608                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29776608                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29776608                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29776608                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 365600554499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 365600554499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 365600554499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 365600554499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.144022                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.144022                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.144022                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.144022                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12278.112890                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12278.112890                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12278.112890                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12278.112890                       # average overall mshr miss latency
system.cpu0.icache.replacements              29776575                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    175170260                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      175170260                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     31580604                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     31580604                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 412439091495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 412439091495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    206750864                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    206750864                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.152747                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.152747                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13059.886109                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13059.886109                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1803996                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1803996                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29776608                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29776608                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 365600554499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 365600554499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.144022                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.144022                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12278.112890                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12278.112890                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1020939348000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999957                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          204946604                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29776575                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.882813                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999957                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        443278335                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       443278335                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1020939348000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    411285058                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       411285058                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    411285058                       # number of overall hits
system.cpu0.dcache.overall_hits::total      411285058                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     44457866                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      44457866                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     44457866                       # number of overall misses
system.cpu0.dcache.overall_misses::total     44457866                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 883112270603                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 883112270603                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 883112270603                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 883112270603                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    455742924                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    455742924                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    455742924                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    455742924                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.097550                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.097550                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.097550                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.097550                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 19864.027450                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 19864.027450                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 19864.027450                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 19864.027450                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3186175                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       179657                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            79610                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1936                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    40.022296                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    92.798037                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     27627211                       # number of writebacks
system.cpu0.dcache.writebacks::total         27627211                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     17581911                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     17581911                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     17581911                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     17581911                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     26875955                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     26875955                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     26875955                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     26875955                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 436015973188                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 436015973188                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 436015973188                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 436015973188                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058972                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058972                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058972                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058972                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16223.273673                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16223.273673                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16223.273673                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16223.273673                       # average overall mshr miss latency
system.cpu0.dcache.replacements              27627211                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    295871032                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      295871032                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     32740729                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     32740729                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 579451254000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 579451254000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    328611761                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    328611761                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.099633                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.099633                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 17698.178132                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 17698.178132                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     10905615                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     10905615                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     21835114                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     21835114                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 316702639500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 316702639500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.066447                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.066447                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14504.281475                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14504.281475                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    115414026                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     115414026                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     11717137                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     11717137                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 303661016603                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 303661016603                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127131163                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127131163                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.092166                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.092166                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 25915.973894                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 25915.973894                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6676296                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6676296                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      5040841                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      5040841                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 119313333688                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 119313333688                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039651                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039651                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 23669.330909                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 23669.330909                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2440                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2440                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          705                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          705                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6610000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6610000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3145                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3145                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.224165                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.224165                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  9375.886525                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9375.886525                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          692                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          692                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       791000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       791000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004134                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004134                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 60846.153846                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 60846.153846                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2941                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2941                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          145                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          145                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       677500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       677500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3086                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3086                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.046986                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.046986                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4672.413793                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4672.413793                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          145                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          145                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       532500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       532500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.046986                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.046986                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3672.413793                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3672.413793                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1050665                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1050665                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       760810                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       760810                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  64287175500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  64287175500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811475                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811475                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.419995                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.419995                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 84498.331384                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 84498.331384                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       760809                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       760809                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  63526365500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  63526365500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.419994                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.419994                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 83498.441133                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 83498.441133                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1020939348000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.987754                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          439977574                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         27636532                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.920144                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.987754                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999617                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999617                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        942757824                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       942757824                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1020939348000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            29714803                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            25861473                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1101                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              463026                       # number of demand (read+write) hits
system.l2.demand_hits::total                 56040403                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           29714803                       # number of overall hits
system.l2.overall_hits::.cpu0.data           25861473                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1101                       # number of overall hits
system.l2.overall_hits::.cpu1.data             463026                       # number of overall hits
system.l2.overall_hits::total                56040403                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             61801                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1764757                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1519                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1265991                       # number of demand (read+write) misses
system.l2.demand_misses::total                3094068                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            61801                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1764757                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1519                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1265991                       # number of overall misses
system.l2.overall_misses::total               3094068                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5488268000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 170507665280                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    139112000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 129209112693                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     305344157973                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5488268000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 170507665280                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    139112000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 129209112693                       # number of overall miss cycles
system.l2.overall_miss_latency::total    305344157973                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29776604                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        27626230                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2620                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1729017                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             59134471                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29776604                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       27626230                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2620                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1729017                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            59134471                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002075                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.063880                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.579771                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.732203                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.052323                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002075                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.063880                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.579771                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.732203                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.052323                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88805.488584                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96618.211618                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91581.303489                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102061.636057                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98686.957744                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88805.488584                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96618.211618                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91581.303489                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102061.636057                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98686.957744                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              65345                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      1528                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      42.765052                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3203424                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2804735                       # number of writebacks
system.l2.writebacks::total                   2804735                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            255                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         119861                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          51490                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              171611                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           255                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        119861                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         51490                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             171611                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        61546                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1644896                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1514                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1214501                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2922457                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        61546                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1644896                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1514                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1214501                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      4338522                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7260979                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4858636001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 145359353810                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    123672000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 112627632951                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 262969294762                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4858636001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 145359353810                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    123672000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 112627632951                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 364316525880                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 627285820642                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002067                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.059541                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.577863                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.702423                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.049421                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002067                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.059541                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.577863                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.702423                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.122788                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78943.164479                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88369.935735                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81685.601057                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92735.726814                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89982.263131                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78943.164479                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88369.935735                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81685.601057                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92735.726814                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 83972.497058                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86391.355855                       # average overall mshr miss latency
system.l2.replacements                       10803436                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7430996                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7430996                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7430996                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7430996                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     51582420                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         51582420                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     51582420                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     51582420                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      4338522                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        4338522                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 364316525880                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 364316525880                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 83972.497058                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 83972.497058                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   11                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            34                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 48                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       421000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        28500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       449500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           40                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           19                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               59                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.850000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.736842                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.813559                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 12382.352941                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2035.714286                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  9364.583333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           34                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            48                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       679000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       270000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       949000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.850000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.736842                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.813559                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19970.588235                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19285.714286                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19770.833333                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.923077                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.736842                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2541.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2178.571429                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        39000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       246500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       285500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.923077                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.736842                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20541.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20392.857143                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4534258                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           186148                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4720406                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1265329                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1035089                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2300418                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 122403659924                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 104111477235                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  226515137159                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5799587                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1221237                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7020824                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.218176                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.847574                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.327656                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 96736.627331                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100582.150168                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98466.946946                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        58152                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        26003                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            84155                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1207177                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1009086                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2216263                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 105582076940                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  91561104490                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 197143181430                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.208149                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.826282                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.315670                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87461.968659                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90736.671096                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88952.972382                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      29714803                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1101                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           29715904                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        61801                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1519                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            63320                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5488268000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    139112000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5627380000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29776604                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2620                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       29779224                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002075                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.579771                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002126                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88805.488584                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91581.303489                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88872.078332                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          255                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           260                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        61546                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1514                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        63060                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4858636001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    123672000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4982308001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002067                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.577863                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002118                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78943.164479                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81685.601057                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79009.007310                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     21327215                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       276878                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          21604093                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       499428                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       230902                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          730330                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  48104005356                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  25097635458                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  73201640814                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     21826643                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       507780                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      22334423                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.022882                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.454728                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.032700                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 96318.198731                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 108693.885103                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100230.910430                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        61709                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        25487                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        87196                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       437719                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       205415                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       643134                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  39777276870                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  21066528461                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  60843805331                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.020054                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.404535                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.028796                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 90874.001060                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 102555.940223                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94605.176108                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          203                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           11                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               214                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          173                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            9                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             182                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      4830000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       284000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      5114000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          376                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           20                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           396                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.460106                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.450000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.459596                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 27919.075145                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 31555.555556                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 28098.901099                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           62                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            4                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           66                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          111                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            5                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          116                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2215497                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       103500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2318997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.295213                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.250000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.292929                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19959.432432                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        20700                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19991.353448                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1020939348000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1020939348000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999925                       # Cycle average of tags in use
system.l2.tags.total_refs                   122238542                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10803716                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.314490                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.582385                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.021849                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.080011                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.002823                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.320332                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    19.992524                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.462225                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.047216                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.157500                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.020630                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.312383                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            18                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.281250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 955990684                       # Number of tag accesses
system.l2.tags.data_accesses                955990684                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1020939348000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3939200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     105377024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         96896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      77782464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    272621696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          459817280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3939200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        96896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4036096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    179503040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       179503040                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          61550                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1646516                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1514                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1215351                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4259714                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7184645                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2804735                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2804735                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3858407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        103215753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst            94909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         76187155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    267030257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             450386481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3858407                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst        94909                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3953316                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      175821453                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            175821453                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      175821453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3858407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       103215753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst           94909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        76187155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    267030257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            626207934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2770488.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     61549.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1593183.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1513.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1194889.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4248983.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006347792250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       169673                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       169673                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            14343384                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2609267                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     7184645                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2804735                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7184645                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2804735                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  84528                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 34247                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            347580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            350689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            373391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            527723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            477268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            534859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            489355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            512509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            606649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            510440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           432212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           390304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           457198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           353625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           353609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           382706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            134758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            136731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            128775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            120009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            191856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            215971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            212563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            229038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            239600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            222845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           174116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           157837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           180659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           139505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           139512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           146682                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.96                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 239288127913                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                35500585000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            372415321663                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33702.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52452.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         3                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5224808                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1632821                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                58.94                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7184645                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2804735                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1675086                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1811268                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1163357                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  764569                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  336800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  275159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  231728                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  199117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  163454                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  128501                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  95280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 101042                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  57301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  32751                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  24519                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  18348                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  12886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   7885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    855                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  16479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  18668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  62196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 119193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 154061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 169456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 177891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 182997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 187086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 189205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 192179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 195999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 186833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 184380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 180579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 175572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 175002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 173655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      6                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3012931                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    209.667378                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   142.981527                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   227.952791                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1065327     35.36%     35.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1157447     38.42%     73.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       292431      9.71%     83.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       168454      5.59%     89.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       119342      3.96%     93.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        45177      1.50%     94.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        28258      0.94%     95.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        20840      0.69%     96.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       115655      3.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3012931                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       169673                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      41.845084                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     37.952125                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    277.807500                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       169668    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::110592-114687            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        169673                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       169673                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.328214                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.304826                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.925909                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           146142     86.13%     86.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3705      2.18%     88.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12628      7.44%     95.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4320      2.55%     98.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1736      1.02%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              567      0.33%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              290      0.17%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              148      0.09%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               77      0.05%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               31      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               18      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        169673                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              454407488                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5409792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               177309248                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               459817280                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            179503040                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       445.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       173.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    450.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    175.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1020939239000                       # Total gap between requests
system.mem_ctrls.avgGap                     102202.46                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3939136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    101963712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        96832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     76472896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    271934912                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    177309248                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3858344.776030710898                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 99872448.054573372006                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 94845.986874432827                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 74904445.743822976947                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 266357558.392391413450                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 173672655.821665912867                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        61550                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1646516                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1514                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1215351                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4259714                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2804735                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2302424849                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  77456792053                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     60250803                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  62219579993                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 230376273965                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 24367095763871                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37407.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47042.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39795.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51194.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     54082.57                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8687842.44                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          10926299160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5807439165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         24895345020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7311946320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     80591596800.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     186866698980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     234679279200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       551078604645                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        539.776046                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 608138166860                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  34091200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 378709981140                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          10586128140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5626633980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         25799490360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7149839220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     80591596800.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     250884618210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     180769452480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       561407759190                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        549.893351                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 467229338001                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  34091200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 519618809999                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                165                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           83                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10419654337.349398                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   47434647241.472610                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           79     95.18%     95.18% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.20%     96.39% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.20%     97.59% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.20%     98.80% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.20%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        39500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 346553466000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             83                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   156108038000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 864831310000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1020939348000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     12653388                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12653388                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     12653388                       # number of overall hits
system.cpu1.icache.overall_hits::total       12653388                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2936                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2936                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2936                       # number of overall misses
system.cpu1.icache.overall_misses::total         2936                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    171790000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    171790000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    171790000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    171790000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     12656324                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12656324                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     12656324                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12656324                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000232                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000232                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000232                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000232                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 58511.580381                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 58511.580381                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 58511.580381                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 58511.580381                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           24                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2588                       # number of writebacks
system.cpu1.icache.writebacks::total             2588                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          316                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          316                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          316                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          316                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2620                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2620                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2620                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2620                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    155374000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    155374000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    155374000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    155374000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000207                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000207                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000207                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000207                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 59303.053435                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 59303.053435                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 59303.053435                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 59303.053435                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2588                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     12653388                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12653388                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2936                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2936                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    171790000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    171790000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     12656324                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12656324                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000232                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000232                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 58511.580381                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 58511.580381                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          316                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          316                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2620                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2620                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    155374000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    155374000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000207                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000207                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 59303.053435                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 59303.053435                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1020939348000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.990484                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           12599130                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2588                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          4868.288253                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        302592000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.990484                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999703                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999703                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         25315268                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        25315268                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1020939348000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16415177                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16415177                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16415177                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16415177                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3794972                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3794972                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3794972                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3794972                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 244405066314                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 244405066314                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 244405066314                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 244405066314                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20210149                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20210149                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20210149                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20210149                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.187776                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.187776                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.187776                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.187776                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 64402.337175                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 64402.337175                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 64402.337175                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 64402.337175                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       719015                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       128950                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            15066                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1226                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    47.724346                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   105.179445                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1728437                       # number of writebacks
system.cpu1.dcache.writebacks::total          1728437                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2764668                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2764668                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2764668                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2764668                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1030304                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1030304                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1030304                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1030304                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  76126091874                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  76126091874                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  76126091874                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  76126091874                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050980                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050980                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050980                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050980                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 73887.019631                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 73887.019631                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 73887.019631                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 73887.019631                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1728437                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14700852                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14700852                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2196567                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2196567                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 128493896000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 128493896000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16897419                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16897419                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.129994                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.129994                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 58497.599208                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 58497.599208                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1688567                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1688567                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       508000                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       508000                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  29165214500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  29165214500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030064                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030064                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 57411.839567                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 57411.839567                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1714325                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1714325                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1598405                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1598405                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 115911170314                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 115911170314                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3312730                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3312730                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.482504                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.482504                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 72516.771603                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 72516.771603                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1076101                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1076101                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       522304                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       522304                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  46960877374                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  46960877374                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.157666                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.157666                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 89911.004652                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 89911.004652                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          296                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          296                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          161                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          161                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7082500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7082500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          457                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          457                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.352298                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.352298                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 43990.683230                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 43990.683230                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          114                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          114                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3901000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3901000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.102845                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.102845                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        83000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        83000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          331                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          331                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          110                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          110                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       795000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       795000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          441                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          441                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.249433                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.249433                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7227.272727                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7227.272727                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          109                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          109                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       686000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       686000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.247166                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.247166                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6293.577982                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6293.577982                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1103022                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1103022                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       708175                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       708175                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  62211633000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  62211633000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811197                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811197                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.390998                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.390998                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 87847.824337                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 87847.824337                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       708175                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       708175                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  61503458000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  61503458000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.390998                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.390998                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 86847.824337                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 86847.824337                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1020939348000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.631827                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19253251                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1738380                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.075398                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        302603500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.631827                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.957245                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.957245                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45782895                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45782895                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1020939348000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          52114354                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10235731                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     51703799                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7998701                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6476492                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               6                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             334                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           254                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            588                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7039448                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7039448                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      29779228                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     22335127                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          396                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          396                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     89329786                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     82890781                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7828                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5196137                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             177424532                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3811403392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3536219840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       333312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    221276800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7569233344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        17299776                       # Total snoops (count)
system.tol2bus.snoopTraffic                 180740672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         76435111                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.075985                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.269111                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               70710177     92.51%     92.51% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5643424      7.38%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  80041      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1469      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           76435111                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       118280332521                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       41457148993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44701129916                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2609057289                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3931497                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             9003                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1582355226000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 144262                       # Simulator instruction rate (inst/s)
host_mem_usage                                 717948                       # Number of bytes of host memory used
host_op_rate                                   144629                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9876.76                       # Real time elapsed on the host
host_tick_rate                               56842122                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1424842491                       # Number of instructions simulated
sim_ops                                    1428469266                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.561416                       # Number of seconds simulated
sim_ticks                                561415878000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.885997                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               92127747                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            92232895                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3445637                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        100648931                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              4922                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          13495                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            8573                       # Number of indirect misses.
system.cpu0.branchPred.lookups              102117732                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1860                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           765                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3443730                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  59801533                       # Number of branches committed
system.cpu0.commit.bw_lim_events             12938419                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           2848                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      114773593                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           262028863                       # Number of instructions committed
system.cpu0.commit.committedOps             262029497                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1101749909                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.237830                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.182128                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1038704548     94.28%     94.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     12041807      1.09%     95.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     21054542      1.91%     97.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2241761      0.20%     97.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       957568      0.09%     97.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1293756      0.12%     97.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       275637      0.03%     97.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     12241871      1.11%     98.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     12938419      1.17%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1101749909                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               10399                       # Number of function calls committed.
system.cpu0.commit.int_insts                260788475                       # Number of committed integer instructions.
system.cpu0.commit.loads                     80960388                       # Number of loads committed
system.cpu0.commit.membars                       1006                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1057      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       179793516     68.62%     68.62% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            803      0.00%     68.62% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             236      0.00%     68.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     68.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     68.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     68.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     68.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.62% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       80961097     30.90%     99.51% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1272473      0.49%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        262029497                       # Class of committed instruction
system.cpu0.commit.refs                      82233664                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  262028863                       # Number of Instructions Simulated
system.cpu0.committedOps                    262029497                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.274639                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.274639                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            912871804                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 1984                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            79636990                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             398010671                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                47729923                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                134325211                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3444119                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 3607                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             20469146                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  102117732                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 93299740                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1020541199                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               983338                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.Insts                     455329869                       # Number of instructions fetch has processed
system.cpu0.fetch.SquashCycles                6892052                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.091170                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          94852978                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          92132669                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.406516                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1118840203                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.406967                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.710621                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               781220845     69.82%     69.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               235541930     21.05%     90.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                94643541      8.46%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3191046      0.29%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 2259052      0.20%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   12846      0.00%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1969161      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     441      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1341      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1118840203                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      312                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     215                       # number of floating regfile writes
system.cpu0.idleCycles                        1238542                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3561020                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                72048666                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.474318                       # Inst execution rate
system.cpu0.iew.exec_refs                   307144931                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1293157                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               89221064                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            116858783                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              2038                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2010208                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1660013                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          373323855                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            305851774                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3061199                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            531273714                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                872652                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            585991198                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3444119                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            587094586                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     19792515                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            1856                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           56                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          191                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           52                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     35898395                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       386737                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           191                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       626949                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2934071                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                273863719                       # num instructions consuming a value
system.cpu0.iew.wb_count                    319519194                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.742574                       # average fanout of values written-back
system.cpu0.iew.wb_producers                203363992                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.285265                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     320412246                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               638965845                       # number of integer regfile reads
system.cpu0.int_regfile_writes              247076999                       # number of integer regfile writes
system.cpu0.ipc                              0.233938                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.233938                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1320      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            225000520     42.11%     42.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1358      0.00%     42.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  262      0.00%     42.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 17      0.00%     42.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     42.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     42.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     42.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     42.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     42.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                52      0.00%     42.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     42.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     42.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     42.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     42.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     42.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     42.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     42.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     42.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     42.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     42.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     42.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     42.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     42.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     42.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     42.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     42.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     42.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     42.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     42.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     42.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     42.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     42.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     42.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     42.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     42.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     42.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     42.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     42.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     42.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     42.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     42.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     42.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     42.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     42.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     42.11% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           307989820     57.64%     99.75% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1341310      0.25%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             58      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             534334912                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    322                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                644                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          321                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               333                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   41678149                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.078000                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1875969      4.50%      4.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      4.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      4.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      4.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      4.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      4.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      4.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      4.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      4.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      4.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      4.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      4.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      4.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      4.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      4.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      4.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      4.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      4.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      4.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      4.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      4.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      4.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      4.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      4.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      4.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      4.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      4.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      4.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      4.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      4.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      4.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      4.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      4.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      4.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      4.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      4.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      4.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      4.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      4.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      4.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      4.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      4.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      4.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              39801207     95.50%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  973      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             576011419                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2235573671                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    319518873                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        484618020                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 373320708                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                534334912                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               3147                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      111294361                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          6386138                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           299                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     71985199                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1118840203                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.477579                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.223162                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          904579811     80.85%     80.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           91025936      8.14%     88.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           38593380      3.45%     92.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           18182599      1.63%     94.06% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           36070609      3.22%     97.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           20686733      1.85%     99.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            5579539      0.50%     99.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            2591684      0.23%     99.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            1529912      0.14%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1118840203                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.477051                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2617678                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          510175                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           116858783                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1660013                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    589                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      1120078745                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2753011                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              684190490                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            200960626                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              24051120                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                58184222                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             222140731                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               265838                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            515183839                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             384294586                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          296471410                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                140914813                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                791010                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3444119                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            232019467                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                95510792                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              316                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       515183523                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         87092                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1268                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                124181973                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1256                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1465611408                       # The number of ROB reads
system.cpu0.rob.rob_writes                  770707990                       # The number of ROB writes
system.cpu0.timesIdled                          16218                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  263                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.489308                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               16078866                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            16161401                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2173499                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         27507690                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              4371                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          20975                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           16604                       # Number of indirect misses.
system.cpu1.branchPred.lookups               29184269                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          358                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           455                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2173222                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  13104610                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3070036                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2567                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       46376598                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            57105539                       # Number of instructions committed
system.cpu1.commit.committedOps              57106314                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    182115513                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.313572                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.250788                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    163143305     89.58%     89.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      8231632      4.52%     94.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4419147      2.43%     96.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       850485      0.47%     97.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       603024      0.33%     97.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       988007      0.54%     97.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        96625      0.05%     97.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       713252      0.39%     98.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3070036      1.69%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    182115513                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                4162                       # Number of function calls committed.
system.cpu1.commit.int_insts                 55866660                       # Number of committed integer instructions.
system.cpu1.commit.loads                     13944809                       # Number of loads committed
system.cpu1.commit.membars                       1123                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1123      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        41791917     73.18%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             160      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       13945264     24.42%     97.60% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1367770      2.40%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         57106314                       # Class of committed instruction
system.cpu1.commit.refs                      15313034                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   57105539                       # Number of Instructions Simulated
system.cpu1.committedOps                     57106314                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.329046                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.329046                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            116159798                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  291                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13715008                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             115940636                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                15536547                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 53383647                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2181458                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1133                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2659235                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   29184269                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 17685505                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    169447205                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               613874                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     135644685                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                4363470                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.153515                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          18291745                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          16083237                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.713518                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         189920685                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.714227                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.105135                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               108444628     57.10%     57.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                49114786     25.86%     82.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                22421415     11.81%     94.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3912327      2.06%     96.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3088837      1.63%     98.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   36735      0.02%     98.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 2901380      1.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      58      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     519      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           189920685                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         186296                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2310329                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                17957008                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.456755                       # Inst execution rate
system.cpu1.iew.exec_refs                    25673221                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1532178                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               52479158                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             25632701                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1563                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          3378188                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2399648                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          103064420                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             24141043                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1841771                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             86832231                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                327208                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             36088991                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2181458                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             36626895                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       668956                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          290330                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          911                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         8091                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     11687892                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1031423                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          8091                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1231277                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1079052                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 64448098                       # num instructions consuming a value
system.cpu1.iew.wb_count                     80562421                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.737578                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 47535521                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.423774                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      80893108                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               112278496                       # number of integer regfile reads
system.cpu1.int_regfile_writes               61407325                       # number of integer regfile writes
system.cpu1.ipc                              0.300386                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.300386                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1311      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             62183221     70.13%     70.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                2630      0.00%     70.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  160      0.00%     70.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     70.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     70.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     70.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     70.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     70.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     70.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     70.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     70.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     70.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     70.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     70.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     70.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     70.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     70.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     70.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     70.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     70.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     70.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     70.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     70.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     70.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     70.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     70.13% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            24874621     28.05%     98.18% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1612059      1.82%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              88674002                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     965023                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.010883                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 141680     14.68%     14.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     14.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     14.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     14.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     14.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     14.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     14.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     14.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     14.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     14.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     14.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     14.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     14.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     14.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     14.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     14.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     14.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     14.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     14.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     14.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     14.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     14.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     14.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     14.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     14.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     14.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     14.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     14.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     14.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     14.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     14.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     14.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     14.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     14.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     14.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     14.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     14.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     14.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     14.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     14.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     14.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     14.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     14.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                823116     85.29%     99.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  227      0.02%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              89637714                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         368572280                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     80562421                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        149030591                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 103061565                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 88674002                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               2855                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       45958106                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           338568                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           288                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     30812958                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    189920685                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.466900                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.016729                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          142789027     75.18%     75.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           24344702     12.82%     88.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           12743596      6.71%     94.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4708145      2.48%     97.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3379617      1.78%     98.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1086297      0.57%     99.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             485643      0.26%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             215402      0.11%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             168256      0.09%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      189920685                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.466443                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          5145574                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          891079                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            25632701                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2399648                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    188                       # number of misc regfile reads
system.cpu1.numCycles                       190106981                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   932629143                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               95927957                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             42635773                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3119208                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                18100005                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              17504904                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               253621                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            149257173                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             111155997                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           84599912                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 52602679                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                816519                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2181458                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             21052999                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                41964139                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       149257173                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         55587                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1215                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 10600829                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1216                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   282528025                       # The number of ROB reads
system.cpu1.rob.rob_writes                  214780139                       # The number of ROB writes
system.cpu1.timesIdled                           2233                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         26217423                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1461630                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            28092009                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                157                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                839275                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     45583956                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      90876637                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       375636                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       244602                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     25276678                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     17566883                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     50551912                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       17811485                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 561415878000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           45566115                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       411228                       # Transaction distribution
system.membus.trans_dist::CleanEvict         44881936                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1333                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            438                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15585                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15582                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      45566117                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    136458334                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              136458334                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2943547200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2943547200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1324                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          45583473                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                45583473    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            45583473                       # Request fanout histogram
system.membus.respLayer1.occupancy       236049060541                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             42.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        106980810813                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              19.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   561415878000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 561415878000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 561415878000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 561415878000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 561415878000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   561415878000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 561415878000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 561415878000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 561415878000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 561415878000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 38                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           19                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    72448157.894737                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   32177725.564456                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           19    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       182500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     89170500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             19                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   560039363000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1376515000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 561415878000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     93282891                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        93282891                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     93282891                       # number of overall hits
system.cpu0.icache.overall_hits::total       93282891                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        16849                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         16849                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        16849                       # number of overall misses
system.cpu0.icache.overall_misses::total        16849                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1036555500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1036555500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1036555500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1036555500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     93299740                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     93299740                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     93299740                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     93299740                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000181                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000181                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000181                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000181                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 61520.297941                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 61520.297941                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 61520.297941                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 61520.297941                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1398                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               35                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    39.942857                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        15444                       # number of writebacks
system.cpu0.icache.writebacks::total            15444                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1404                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1404                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1404                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1404                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        15445                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15445                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        15445                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15445                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    948163500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    948163500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    948163500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    948163500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000166                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000166                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000166                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000166                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 61389.673033                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 61389.673033                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 61389.673033                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 61389.673033                       # average overall mshr miss latency
system.cpu0.icache.replacements                 15444                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     93282891                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       93282891                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        16849                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        16849                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1036555500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1036555500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     93299740                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     93299740                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000181                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000181                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 61520.297941                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 61520.297941                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1404                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1404                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        15445                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15445                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    948163500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    948163500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000166                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000166                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 61389.673033                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 61389.673033                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 561415878000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           93298598                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15476                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          6028.598992                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        186614924                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       186614924                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 561415878000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     67026986                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        67026986                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     67026986                       # number of overall hits
system.cpu0.dcache.overall_hits::total       67026986                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     34362916                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      34362916                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     34362916                       # number of overall misses
system.cpu0.dcache.overall_misses::total     34362916                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2579370461501                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2579370461501                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2579370461501                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2579370461501                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    101389902                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    101389902                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    101389902                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    101389902                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.338919                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.338919                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.338919                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.338919                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 75062.618711                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 75062.618711                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 75062.618711                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 75062.618711                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    862166874                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       145695                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         20009393                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2535                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    43.088107                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    57.473373                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     23212177                       # number of writebacks
system.cpu0.dcache.writebacks::total         23212177                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     11148937                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     11148937                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     11148937                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     11148937                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     23213979                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     23213979                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     23213979                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     23213979                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1989499939276                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1989499939276                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1989499939276                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1989499939276                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.228958                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.228958                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.228958                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.228958                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 85702.668176                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 85702.668176                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 85702.668176                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 85702.668176                       # average overall mshr miss latency
system.cpu0.dcache.replacements              23212177                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     66131743                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       66131743                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     33986411                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     33986411                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2559411403000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2559411403000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    100118154                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    100118154                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.339463                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.339463                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 75306.904368                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 75306.904368                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     10816646                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     10816646                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     23169765                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     23169765                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1987374730000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1987374730000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.231424                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.231424                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 85774.488002                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 85774.488002                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       895243                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        895243                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       376505                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       376505                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  19959058501                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  19959058501                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1271748                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1271748                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.296053                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.296053                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 53011.403570                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 53011.403570                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       332291                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       332291                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        44214                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        44214                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2125209276                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2125209276                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.034766                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.034766                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 48066.433166                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 48066.433166                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          694                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          694                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          148                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          148                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7309500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7309500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          842                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          842                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.175772                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.175772                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 49388.513514                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 49388.513514                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          139                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          139                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            9                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       246500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       246500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010689                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010689                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 27388.888889                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27388.888889                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          527                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          527                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          230                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          230                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1039500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1039500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          757                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          757                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.303831                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.303831                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4519.565217                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4519.565217                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          230                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          230                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       809500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       809500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.303831                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.303831                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3519.565217                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3519.565217                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          664                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            664                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          101                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          101                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       434000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       434000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          765                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          765                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.132026                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.132026                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4297.029703                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4297.029703                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          101                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          101                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       333000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       333000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.132026                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.132026                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3297.029703                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3297.029703                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 561415878000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999331                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           90245379                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         23212882                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             3.887728                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999331                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999979                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        225997382                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       225997382                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 561415878000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                5216                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2316931                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 803                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              427921                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2750871                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               5216                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2316931                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                803                       # number of overall hits
system.l2.overall_hits::.cpu1.data             427921                       # number of overall hits
system.l2.overall_hits::total                 2750871                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             10229                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          20894522                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1642                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1611610                       # number of demand (read+write) misses
system.l2.demand_misses::total               22518003                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            10229                       # number of overall misses
system.l2.overall_misses::.cpu0.data         20894522                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1642                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1611610                       # number of overall misses
system.l2.overall_misses::total              22518003                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    867185999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1916892075113                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    146602500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 180277545842                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2098183409454                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    867185999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1916892075113                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    146602500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 180277545842                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2098183409454                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           15445                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        23211453                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2445                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2039531                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25268874                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          15445                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       23211453                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2445                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2039531                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25268874                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.662286                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.900182                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.671575                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.790187                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.891136                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.662286                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.900182                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.671575                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.790187                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.891136                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84777.201975                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 91741.370064                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89282.886724                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 111861.769189                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93178.041119                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84777.201975                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 91741.370064                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89282.886724                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 111861.769189                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93178.041119                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             649592                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     27605                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      23.531679                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  22835702                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              411228                       # number of writebacks
system.l2.writebacks::total                    411228                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             46                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        1391457                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          46471                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1437976                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            46                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       1391457                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         46471                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1437976                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        10183                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     19503065                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1640                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1565139                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          21080027                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        10183                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     19503065                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1640                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1565139                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     24677096                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         45757123                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    762677999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1646786235169                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    130109500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 161690701390                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1809369724058                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    762677999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1646786235169                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    130109500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 161690701390                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1820156551772                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 3629526275830                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.659307                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.840235                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.670757                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.767401                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.834229                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.659307                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.840235                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.670757                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.767401                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.810810                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74897.181479                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 84437.304350                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79335.060976                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 103307.566542                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85833.368432                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74897.181479                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 84437.304350                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79335.060976                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 103307.566542                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 73758.944398                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79321.557779                       # average overall mshr miss latency
system.l2.replacements                       62898630                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       466349                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           466349                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       466349                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       466349                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     24431312                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         24431312                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     24431312                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     24431312                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     24677096                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       24677096                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1820156551772                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1820156551772                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 73758.944398                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 73758.944398                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             296                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              54                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  350                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           296                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           128                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                424                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      7704000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1288500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      8992500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          592                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          182                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              774                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.703297                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.547804                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 26027.027027                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 10066.406250                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 21208.726415                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          296                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          126                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           422                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      5918000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      2457498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      8375498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.692308                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.545220                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19993.243243                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19503.952381                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19847.151659                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           24                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               27                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             34                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.794118                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           24                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           27                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        58500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       483000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       541500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.857143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.794118                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20125                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20055.555556                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            20533                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            21828                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 42361                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          22460                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          20394                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               42854                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   1817215997                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1685555498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3502771495                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        42993                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        42222                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             85215                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.522411                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.483018                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.502893                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 80908.993633                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 82649.578209                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81737.328954                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        13757                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        13527                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            27284                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data         8703                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         6867                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          15570                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    853173499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    730094498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1583267997                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.202428                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.162640                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.182714                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 98032.115248                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 106319.280326                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 101687.090366                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          5216                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           803                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               6019                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        10229                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1642                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            11871                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    867185999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    146602500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1013788499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        15445                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2445                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          17890                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.662286                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.671575                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.663555                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84777.201975                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89282.886724                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85400.429534                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           46                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            48                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        10183                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1640                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        11823                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    762677999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    130109500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    892787499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.659307                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.670757                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.660872                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74897.181479                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79335.060976                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75512.771632                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2296398                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       406093                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2702491                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     20872062                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1591216                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        22463278                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1915074859116                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 178591990344                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2093666849460                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     23168460                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1997309                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      25165769                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.900883                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.796680                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.892612                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 91753.026563                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 112236.170541                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93203.977152                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      1377700                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        32944                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      1410644                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     19494362                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1558272                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     21052634                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1645933061670                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 160960606892                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1806893668562                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.841418                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.780186                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.836558                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 84431.235127                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 103294.294508                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85827.439387                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 561415878000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 561415878000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    73231064                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  62898694                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.164270                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      16.874997                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.021135                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       21.679806                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.003085                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.236339                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    24.184638                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.263672                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000330                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.338747                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.019318                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.377885                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            18                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.281250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 464238766                       # Number of tag accesses
system.l2.tags.data_accesses                464238766                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 561415878000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        651776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    1249530624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        104960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     100226112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1566715200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2917228672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       651776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       104960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        756736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     26318592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        26318592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          10184                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       19523916                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1640                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1566033                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     24479925                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            45581698                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       411228                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             411228                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1160950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2225677386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           186956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        178523829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2790649964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5196199086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1160950                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       186956                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1347906                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       46878959                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             46878959                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       46878959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1160950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2225677386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          186956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       178523829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2790649964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5243078045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    386729.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     10185.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  19472659.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1640.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1553167.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  24463815.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.032779752250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        23242                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        23242                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            76679504                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             365457                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    45581699                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     411228                       # Number of write requests accepted
system.mem_ctrls.readBursts                  45581699                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   411228                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  80233                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 24499                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            873484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            761631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            702804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            715696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           4835860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           6880404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           7227487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           5286357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           5672401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           4758668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          2627995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1204386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1086406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1009378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           947413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           911096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             21772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             38385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             44481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             29966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             17650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             20419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             24675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            26344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            22095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            22234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            23203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            21884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            22132                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.40                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.97                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1136441588267                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               227507330000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1989594075767                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     24975.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43725.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 37789008                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  324991                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.05                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              45581699                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               411228                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4352059                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 6588504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 7877867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 7898244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 5992740                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 4106293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 2603135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1661283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  999917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  824557                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 710888                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 735597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 496475                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 265636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 178791                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 113935                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  64219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  27235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   3418                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  19362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  22869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  24013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  24723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  25289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  25618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  27390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  25052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  24471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  24296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  24048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  23926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  23953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7774202                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    377.768139                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   265.754985                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   313.116582                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       700402      9.01%      9.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2664909     34.28%     43.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1270070     16.34%     59.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       823151     10.59%     70.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       573556      7.38%     77.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       382783      4.92%     82.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       278195      3.58%     86.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       208205      2.68%     88.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       872931     11.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7774202                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        23242                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1957.726142                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    168.053776                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  35824.021085                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-65535        23226     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.31072e+06-1.37626e+06           16      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         23242                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        23242                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.639231                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.543850                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.087785                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            19612     84.38%     84.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              410      1.76%     86.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1286      5.53%     91.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              641      2.76%     94.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              321      1.38%     95.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              173      0.74%     96.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              162      0.70%     97.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              115      0.49%     97.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              120      0.52%     98.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               93      0.40%     98.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               75      0.32%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               50      0.22%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               37      0.16%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               38      0.16%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30               16      0.07%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31               12      0.05%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32               17      0.07%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                9      0.04%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34               12      0.05%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35               10      0.04%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36               10      0.04%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                5      0.02%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                6      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39                2      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                4      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42                1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::43                1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::45                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::51                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         23242                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2912093824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5134912                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                24750656                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2917228736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             26318592                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5187.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        44.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5196.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     46.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        40.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    40.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  561415963500                       # Total gap between requests
system.mem_ctrls.avgGap                      12206.57                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       651840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   1246250176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       104960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     99402688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1565684160                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     24750656                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1161064.418630496832                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2219834217.086392879486                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 186955.880859500729                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 177057136.955431818962                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2788813464.944430828094                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 44086134.663971863687                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        10185                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     19523916                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1640                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1566033                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     24479925                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       411228                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    340644764                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 837038610568                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     61714511                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  96650567888                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1055502538036                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13965374186279                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33445.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     42872.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37630.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     61716.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     43117.07                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  33960173.40                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          24197938380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          12861524445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        130074685020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          955186920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     44318002560.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     250786244760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4395280320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       467588862405                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        832.874311                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   9167286706                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  18747040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 533501551294                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          31309821060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          16641572145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        194805782220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1063538460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     44318002560.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     253556526270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2062411680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       543757654395                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        968.546982                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3210997882                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  18747040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 539457840118                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                320                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          161                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    2896661288.819876                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   5823238243.615523                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          161    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        39000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  14785859000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            161                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    95053410500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 466362467500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 561415878000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     17682942                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        17682942                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     17682942                       # number of overall hits
system.cpu1.icache.overall_hits::total       17682942                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2563                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2563                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2563                       # number of overall misses
system.cpu1.icache.overall_misses::total         2563                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    167888000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    167888000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    167888000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    167888000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     17685505                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     17685505                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     17685505                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     17685505                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000145                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000145                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000145                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000145                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 65504.486929                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 65504.486929                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 65504.486929                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 65504.486929                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2445                       # number of writebacks
system.cpu1.icache.writebacks::total             2445                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          118                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          118                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          118                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          118                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2445                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2445                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2445                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2445                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    159585500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    159585500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    159585500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    159585500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000138                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000138                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000138                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000138                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 65270.143149                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 65270.143149                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 65270.143149                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 65270.143149                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2445                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     17682942                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       17682942                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2563                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2563                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    167888000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    167888000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     17685505                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     17685505                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000145                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000145                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 65504.486929                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 65504.486929                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          118                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          118                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2445                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2445                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    159585500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    159585500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000138                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000138                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 65270.143149                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 65270.143149                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 561415878000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           17742265                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2477                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          7162.803795                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         35373455                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        35373455                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 561415878000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16108208                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16108208                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16108208                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16108208                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4442968                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4442968                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4442968                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4442968                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 335845634329                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 335845634329                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 335845634329                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 335845634329                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20551176                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20551176                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20551176                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20551176                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.216190                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.216190                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.216190                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.216190                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 75590.378848                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 75590.378848                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 75590.378848                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 75590.378848                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     42170167                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        23200                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           708541                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            319                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    59.516904                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    72.727273                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2039432                       # number of writebacks
system.cpu1.dcache.writebacks::total          2039432                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2401651                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2401651                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2401651                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2401651                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2041317                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2041317                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2041317                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2041317                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 189302248878                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 189302248878                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 189302248878                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 189302248878                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.099328                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.099328                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.099328                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.099328                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 92735.351187                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 92735.351187                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 92735.351187                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 92735.351187                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2039432                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15116110                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15116110                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4068097                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4068097                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 315696224500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 315696224500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     19184207                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     19184207                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.212054                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.212054                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 77602.924537                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 77602.924537                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2069189                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2069189                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1998908                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1998908                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 187295086500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 187295086500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.104195                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.104195                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 93698.702742                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 93698.702742                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       992098                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        992098                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       374871                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       374871                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  20149409829                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  20149409829                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1366969                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1366969                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.274235                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.274235                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 53750.249630                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 53750.249630                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       332462                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       332462                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        42409                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        42409                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2007162378                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2007162378                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.031024                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.031024                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 47328.689146                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 47328.689146                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          684                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          684                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          142                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          142                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     11939000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     11939000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          826                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          826                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.171913                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.171913                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 84077.464789                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 84077.464789                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           57                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           57                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           85                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           85                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      6925000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      6925000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.102906                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.102906                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 81470.588235                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 81470.588235                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          584                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          584                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          215                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          215                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1590000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1590000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          799                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          799                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.269086                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.269086                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7395.348837                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7395.348837                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          215                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          215                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1375000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1375000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.269086                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.269086                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6395.348837                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6395.348837                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          308                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            308                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          147                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          147                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data       721500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total       721500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          455                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          455                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.323077                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.323077                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  4908.163265                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  4908.163265                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          147                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          147                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       574500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       574500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.323077                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.323077                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  3908.163265                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  3908.163265                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 561415878000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.968589                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18155952                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2041131                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.895045                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.968589                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999018                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999018                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         43147616                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        43147616                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 561415878000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          25186430                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       877577                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     24803148                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        62487402                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         33846259                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1684                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           445                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2129                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            85413                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           85413                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         17890                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     25168541                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        46333                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     69638547                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7335                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      6120936                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              75813151                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1976832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2971112320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       312960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    261053568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3234455680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        96749180                       # Total snoops (count)
system.tol2bus.snoopTraffic                  26508672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        122022377                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.151065                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.363667                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              103833649     85.09%     85.09% # Request fanout histogram
system.tol2bus.snoop_fanout::1               17944126     14.71%     99.80% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 244602      0.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          122022377                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        50549511866                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       34824721563                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          23177477                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3064666130                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3669496                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
