Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sun Dec  7 18:37:10 2025
| Host         : LAPTOP-UHECG2JI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          11          
TIMING-18  Warning   Missing input or output delay  55          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (20)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.536      -17.807                     14                  383        0.133        0.000                      0                  383        4.500        0.000                       0                   225  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.536      -17.807                     14                  383        0.133        0.000                      0                  383        4.500        0.000                       0                   225  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           14  Failing Endpoints,  Worst Slack       -1.536ns,  Total Violation      -17.807ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.536ns  (required time - arrival time)
  Source:                 rng/lfsr_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player/ace_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.506ns  (logic 2.440ns (21.207%)  route 9.066ns (78.793%))
  Logic Levels:           16  (LUT4=2 LUT5=1 LUT6=13)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns = ( 15.192 - 10.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.897     5.500    rng/sys_clk_IBUF_BUFG
    SLICE_X5Y42          FDSE                                         r  rng/lfsr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDSE (Prop_fdse_C_Q)         0.456     5.956 r  rng/lfsr_reg[15]/Q
                         net (fo=6, routed)           0.991     6.947    rng/lfsr_reg_n_0_[15]
    SLICE_X4Y41          LUT6 (Prop_lut6_I5_O)        0.124     7.071 r  rng/saved_card[3]_i_39/O
                         net (fo=2, routed)           0.728     7.799    rng/saved_card[3]_i_39_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I1_O)        0.124     7.923 r  rng/saved_card[3]_i_36/O
                         net (fo=6, routed)           0.428     8.351    rng/saved_card[3]_i_36_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I0_O)        0.124     8.475 r  rng/saved_card[3]_i_33/O
                         net (fo=3, routed)           0.541     9.016    rng/saved_card[3]_i_33_n_0
    SLICE_X6Y41          LUT6 (Prop_lut6_I0_O)        0.124     9.140 r  rng/saved_card[3]_i_28/O
                         net (fo=5, routed)           0.427     9.567    rng/saved_card[3]_i_28_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I0_O)        0.124     9.691 r  rng/saved_card[3]_i_25/O
                         net (fo=1, routed)           0.637    10.327    rng/saved_card[3]_i_25_n_0
    SLICE_X5Y42          LUT6 (Prop_lut6_I0_O)        0.124    10.451 r  rng/saved_card[3]_i_19/O
                         net (fo=6, routed)           0.607    11.058    rng/saved_card[3]_i_19_n_0
    SLICE_X1Y42          LUT6 (Prop_lut6_I0_O)        0.124    11.182 r  rng/saved_card[3]_i_17/O
                         net (fo=1, routed)           0.627    11.809    rng/saved_card[3]_i_17_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I0_O)        0.124    11.933 r  rng/saved_card[3]_i_11/O
                         net (fo=6, routed)           0.364    12.297    rng/saved_card[3]_i_11_n_0
    SLICE_X4Y42          LUT6 (Prop_lut6_I0_O)        0.124    12.421 r  rng/saved_card[3]_i_7/O
                         net (fo=1, routed)           0.637    13.057    rng/saved_card[3]_i_7_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I0_O)        0.124    13.181 r  rng/saved_card[3]_i_3/O
                         net (fo=9, routed)           0.735    13.916    rng/saved_card[3]_i_3_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I2_O)        0.124    14.040 r  rng/score[3]_i_7/O
                         net (fo=11, routed)          0.595    14.635    rng/lfsr_reg[1]_0[0]
    SLICE_X5Y45          LUT6 (Prop_lut6_I3_O)        0.124    14.759 r  rng/score[4]_i_14/O
                         net (fo=3, routed)           0.307    15.066    rng/score[4]_i_14_n_0
    SLICE_X7Y45          LUT6 (Prop_lut6_I5_O)        0.124    15.190 r  rng/score[4]_i_11__0_comp_1/O
                         net (fo=1, routed)           0.566    15.757    player/score_reg[3]_0_repN_1_alias
    SLICE_X5Y45          LUT5 (Prop_lut5_I4_O)        0.124    15.881 r  player/score[4]_i_10__0_comp/O
                         net (fo=7, routed)           0.463    16.343    player/ace_count_reg[2]_0
    SLICE_X4Y46          LUT4 (Prop_lut4_I1_O)        0.124    16.467 r  player/ace_count[2]_i_2/O
                         net (fo=3, routed)           0.414    16.881    player/ace_count
    SLICE_X5Y46          LUT4 (Prop_lut4_I2_O)        0.124    17.005 r  player/ace_count[1]_i_1/O
                         net (fo=1, routed)           0.000    17.005    player/ace_count[1]_i_1_n_0
    SLICE_X5Y46          FDRE                                         r  player/ace_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.770    15.192    player/sys_clk_IBUF_BUFG
    SLICE_X5Y46          FDRE                                         r  player/ace_count_reg[1]/C
                         clock pessimism              0.283    15.476    
                         clock uncertainty           -0.035    15.440    
    SLICE_X5Y46          FDRE (Setup_fdre_C_D)        0.029    15.469    player/ace_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.469    
                         arrival time                         -17.005    
  -------------------------------------------------------------------
                         slack                                 -1.536    

Slack (VIOLATED) :        -1.484ns  (required time - arrival time)
  Source:                 rng/lfsr_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player/ace_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.500ns  (logic 2.434ns (21.166%)  route 9.066ns (78.834%))
  Logic Levels:           16  (LUT4=1 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns = ( 15.192 - 10.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.897     5.500    rng/sys_clk_IBUF_BUFG
    SLICE_X5Y42          FDSE                                         r  rng/lfsr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDSE (Prop_fdse_C_Q)         0.456     5.956 r  rng/lfsr_reg[15]/Q
                         net (fo=6, routed)           0.991     6.947    rng/lfsr_reg_n_0_[15]
    SLICE_X4Y41          LUT6 (Prop_lut6_I5_O)        0.124     7.071 r  rng/saved_card[3]_i_39/O
                         net (fo=2, routed)           0.728     7.799    rng/saved_card[3]_i_39_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I1_O)        0.124     7.923 r  rng/saved_card[3]_i_36/O
                         net (fo=6, routed)           0.428     8.351    rng/saved_card[3]_i_36_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I0_O)        0.124     8.475 r  rng/saved_card[3]_i_33/O
                         net (fo=3, routed)           0.541     9.016    rng/saved_card[3]_i_33_n_0
    SLICE_X6Y41          LUT6 (Prop_lut6_I0_O)        0.124     9.140 r  rng/saved_card[3]_i_28/O
                         net (fo=5, routed)           0.427     9.567    rng/saved_card[3]_i_28_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I0_O)        0.124     9.691 r  rng/saved_card[3]_i_25/O
                         net (fo=1, routed)           0.637    10.327    rng/saved_card[3]_i_25_n_0
    SLICE_X5Y42          LUT6 (Prop_lut6_I0_O)        0.124    10.451 r  rng/saved_card[3]_i_19/O
                         net (fo=6, routed)           0.607    11.058    rng/saved_card[3]_i_19_n_0
    SLICE_X1Y42          LUT6 (Prop_lut6_I0_O)        0.124    11.182 r  rng/saved_card[3]_i_17/O
                         net (fo=1, routed)           0.627    11.809    rng/saved_card[3]_i_17_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I0_O)        0.124    11.933 r  rng/saved_card[3]_i_11/O
                         net (fo=6, routed)           0.364    12.297    rng/saved_card[3]_i_11_n_0
    SLICE_X4Y42          LUT6 (Prop_lut6_I0_O)        0.124    12.421 r  rng/saved_card[3]_i_7/O
                         net (fo=1, routed)           0.637    13.057    rng/saved_card[3]_i_7_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I0_O)        0.124    13.181 r  rng/saved_card[3]_i_3/O
                         net (fo=9, routed)           0.735    13.916    rng/saved_card[3]_i_3_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I2_O)        0.124    14.040 r  rng/score[3]_i_7/O
                         net (fo=11, routed)          0.595    14.635    rng/lfsr_reg[1]_0[0]
    SLICE_X5Y45          LUT6 (Prop_lut6_I3_O)        0.124    14.759 r  rng/score[4]_i_14/O
                         net (fo=3, routed)           0.307    15.066    rng/score[4]_i_14_n_0
    SLICE_X7Y45          LUT6 (Prop_lut6_I5_O)        0.124    15.190 r  rng/score[4]_i_11__0_comp_1/O
                         net (fo=1, routed)           0.566    15.757    player/score_reg[3]_0_repN_1_alias
    SLICE_X5Y45          LUT5 (Prop_lut5_I4_O)        0.124    15.881 r  player/score[4]_i_10__0_comp/O
                         net (fo=7, routed)           0.463    16.343    player/ace_count_reg[2]_0
    SLICE_X4Y46          LUT4 (Prop_lut4_I1_O)        0.124    16.467 r  player/ace_count[2]_i_2/O
                         net (fo=3, routed)           0.414    16.881    player/ace_count
    SLICE_X5Y46          LUT5 (Prop_lut5_I3_O)        0.118    16.999 r  player/ace_count[2]_i_1/O
                         net (fo=1, routed)           0.000    16.999    player/ace_count[2]_i_1_n_0
    SLICE_X5Y46          FDRE                                         r  player/ace_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.770    15.192    player/sys_clk_IBUF_BUFG
    SLICE_X5Y46          FDRE                                         r  player/ace_count_reg[2]/C
                         clock pessimism              0.283    15.476    
                         clock uncertainty           -0.035    15.440    
    SLICE_X5Y46          FDRE (Setup_fdre_C_D)        0.075    15.515    player/ace_count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.515    
                         arrival time                         -16.999    
  -------------------------------------------------------------------
                         slack                                 -1.484    

Slack (VIOLATED) :        -1.444ns  (required time - arrival time)
  Source:                 rng/lfsr_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player/score_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.401ns  (logic 2.440ns (21.402%)  route 8.961ns (78.598%))
  Logic Levels:           16  (LUT5=2 LUT6=14)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.193ns = ( 15.193 - 10.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.897     5.500    rng/sys_clk_IBUF_BUFG
    SLICE_X5Y42          FDSE                                         r  rng/lfsr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDSE (Prop_fdse_C_Q)         0.456     5.956 r  rng/lfsr_reg[15]/Q
                         net (fo=6, routed)           0.991     6.947    rng/lfsr_reg_n_0_[15]
    SLICE_X4Y41          LUT6 (Prop_lut6_I5_O)        0.124     7.071 r  rng/saved_card[3]_i_39/O
                         net (fo=2, routed)           0.728     7.799    rng/saved_card[3]_i_39_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I1_O)        0.124     7.923 r  rng/saved_card[3]_i_36/O
                         net (fo=6, routed)           0.428     8.351    rng/saved_card[3]_i_36_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I0_O)        0.124     8.475 r  rng/saved_card[3]_i_33/O
                         net (fo=3, routed)           0.541     9.016    rng/saved_card[3]_i_33_n_0
    SLICE_X6Y41          LUT6 (Prop_lut6_I0_O)        0.124     9.140 r  rng/saved_card[3]_i_28/O
                         net (fo=5, routed)           0.427     9.567    rng/saved_card[3]_i_28_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I0_O)        0.124     9.691 r  rng/saved_card[3]_i_25/O
                         net (fo=1, routed)           0.637    10.327    rng/saved_card[3]_i_25_n_0
    SLICE_X5Y42          LUT6 (Prop_lut6_I0_O)        0.124    10.451 r  rng/saved_card[3]_i_19/O
                         net (fo=6, routed)           0.607    11.058    rng/saved_card[3]_i_19_n_0
    SLICE_X1Y42          LUT6 (Prop_lut6_I0_O)        0.124    11.182 r  rng/saved_card[3]_i_17/O
                         net (fo=1, routed)           0.627    11.809    rng/saved_card[3]_i_17_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I0_O)        0.124    11.933 r  rng/saved_card[3]_i_11/O
                         net (fo=6, routed)           0.364    12.297    rng/saved_card[3]_i_11_n_0
    SLICE_X4Y42          LUT6 (Prop_lut6_I0_O)        0.124    12.421 r  rng/saved_card[3]_i_7/O
                         net (fo=1, routed)           0.637    13.057    rng/saved_card[3]_i_7_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I0_O)        0.124    13.181 r  rng/saved_card[3]_i_3/O
                         net (fo=9, routed)           0.735    13.916    rng/saved_card[3]_i_3_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I2_O)        0.124    14.040 r  rng/score[3]_i_7/O
                         net (fo=11, routed)          0.595    14.635    rng/lfsr_reg[1]_0[0]
    SLICE_X5Y45          LUT6 (Prop_lut6_I3_O)        0.124    14.759 r  rng/score[4]_i_14/O
                         net (fo=3, routed)           0.307    15.066    rng/score[4]_i_14_n_0
    SLICE_X7Y45          LUT6 (Prop_lut6_I5_O)        0.124    15.190 r  rng/score[4]_i_11__0_comp_1/O
                         net (fo=1, routed)           0.566    15.757    player/score_reg[3]_0_repN_1_alias
    SLICE_X5Y45          LUT5 (Prop_lut5_I4_O)        0.124    15.881 r  player/score[4]_i_10__0_comp/O
                         net (fo=7, routed)           0.374    16.255    rng/score_reg[4]_2
    SLICE_X3Y46          LUT6 (Prop_lut6_I5_O)        0.124    16.379 r  rng/score[4]_i_2__0/O
                         net (fo=1, routed)           0.398    16.777    player/score_reg[4]_2
    SLICE_X1Y46          LUT5 (Prop_lut5_I0_O)        0.124    16.901 r  player/score[4]_i_1/O
                         net (fo=1, routed)           0.000    16.901    player/p_0_in[4]
    SLICE_X1Y46          FDRE                                         r  player/score_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.771    15.193    player/sys_clk_IBUF_BUFG
    SLICE_X1Y46          FDRE                                         r  player/score_reg[4]/C
                         clock pessimism              0.267    15.461    
                         clock uncertainty           -0.035    15.425    
    SLICE_X1Y46          FDRE (Setup_fdre_C_D)        0.031    15.456    player/score_reg[4]
  -------------------------------------------------------------------
                         required time                         15.456    
                         arrival time                         -16.901    
  -------------------------------------------------------------------
                         slack                                 -1.444    

Slack (VIOLATED) :        -1.412ns  (required time - arrival time)
  Source:                 rng/lfsr_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player/ace_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.383ns  (logic 2.440ns (21.435%)  route 8.943ns (78.565%))
  Logic Levels:           16  (LUT2=1 LUT4=1 LUT5=1 LUT6=13)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns = ( 15.192 - 10.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.897     5.500    rng/sys_clk_IBUF_BUFG
    SLICE_X5Y42          FDSE                                         r  rng/lfsr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDSE (Prop_fdse_C_Q)         0.456     5.956 r  rng/lfsr_reg[15]/Q
                         net (fo=6, routed)           0.991     6.947    rng/lfsr_reg_n_0_[15]
    SLICE_X4Y41          LUT6 (Prop_lut6_I5_O)        0.124     7.071 r  rng/saved_card[3]_i_39/O
                         net (fo=2, routed)           0.728     7.799    rng/saved_card[3]_i_39_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I1_O)        0.124     7.923 r  rng/saved_card[3]_i_36/O
                         net (fo=6, routed)           0.428     8.351    rng/saved_card[3]_i_36_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I0_O)        0.124     8.475 r  rng/saved_card[3]_i_33/O
                         net (fo=3, routed)           0.541     9.016    rng/saved_card[3]_i_33_n_0
    SLICE_X6Y41          LUT6 (Prop_lut6_I0_O)        0.124     9.140 r  rng/saved_card[3]_i_28/O
                         net (fo=5, routed)           0.427     9.567    rng/saved_card[3]_i_28_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I0_O)        0.124     9.691 r  rng/saved_card[3]_i_25/O
                         net (fo=1, routed)           0.637    10.327    rng/saved_card[3]_i_25_n_0
    SLICE_X5Y42          LUT6 (Prop_lut6_I0_O)        0.124    10.451 r  rng/saved_card[3]_i_19/O
                         net (fo=6, routed)           0.607    11.058    rng/saved_card[3]_i_19_n_0
    SLICE_X1Y42          LUT6 (Prop_lut6_I0_O)        0.124    11.182 r  rng/saved_card[3]_i_17/O
                         net (fo=1, routed)           0.627    11.809    rng/saved_card[3]_i_17_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I0_O)        0.124    11.933 r  rng/saved_card[3]_i_11/O
                         net (fo=6, routed)           0.364    12.297    rng/saved_card[3]_i_11_n_0
    SLICE_X4Y42          LUT6 (Prop_lut6_I0_O)        0.124    12.421 r  rng/saved_card[3]_i_7/O
                         net (fo=1, routed)           0.637    13.057    rng/saved_card[3]_i_7_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I0_O)        0.124    13.181 r  rng/saved_card[3]_i_3/O
                         net (fo=9, routed)           0.735    13.916    rng/saved_card[3]_i_3_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I2_O)        0.124    14.040 r  rng/score[3]_i_7/O
                         net (fo=11, routed)          0.595    14.635    rng/lfsr_reg[1]_0[0]
    SLICE_X5Y45          LUT6 (Prop_lut6_I3_O)        0.124    14.759 r  rng/score[4]_i_14/O
                         net (fo=3, routed)           0.307    15.066    rng/score[4]_i_14_n_0
    SLICE_X7Y45          LUT6 (Prop_lut6_I5_O)        0.124    15.190 r  rng/score[4]_i_11__0_comp_1/O
                         net (fo=1, routed)           0.566    15.757    player/score_reg[3]_0_repN_1_alias
    SLICE_X5Y45          LUT5 (Prop_lut5_I4_O)        0.124    15.881 r  player/score[4]_i_10__0_comp/O
                         net (fo=7, routed)           0.463    16.343    player/ace_count_reg[2]_0
    SLICE_X4Y46          LUT4 (Prop_lut4_I1_O)        0.124    16.467 r  player/ace_count[2]_i_2/O
                         net (fo=3, routed)           0.292    16.759    player/ace_count
    SLICE_X4Y46          LUT2 (Prop_lut2_I0_O)        0.124    16.883 r  player/ace_count[0]_i_1/O
                         net (fo=1, routed)           0.000    16.883    player/ace_count[0]_i_1_n_0
    SLICE_X4Y46          FDRE                                         r  player/ace_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.770    15.192    player/sys_clk_IBUF_BUFG
    SLICE_X4Y46          FDRE                                         r  player/ace_count_reg[0]/C
                         clock pessimism              0.283    15.476    
                         clock uncertainty           -0.035    15.440    
    SLICE_X4Y46          FDRE (Setup_fdre_C_D)        0.031    15.471    player/ace_count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.471    
                         arrival time                         -16.883    
  -------------------------------------------------------------------
                         slack                                 -1.412    

Slack (VIOLATED) :        -1.408ns  (required time - arrival time)
  Source:                 rng/lfsr_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dealer/score_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.365ns  (logic 2.316ns (20.379%)  route 9.048ns (79.621%))
  Logic Levels:           15  (LUT5=1 LUT6=14)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.193ns = ( 15.193 - 10.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.897     5.500    rng/sys_clk_IBUF_BUFG
    SLICE_X5Y42          FDSE                                         r  rng/lfsr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDSE (Prop_fdse_C_Q)         0.456     5.956 r  rng/lfsr_reg[15]/Q
                         net (fo=6, routed)           0.991     6.947    rng/lfsr_reg_n_0_[15]
    SLICE_X4Y41          LUT6 (Prop_lut6_I5_O)        0.124     7.071 r  rng/saved_card[3]_i_39/O
                         net (fo=2, routed)           0.728     7.799    rng/saved_card[3]_i_39_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I1_O)        0.124     7.923 r  rng/saved_card[3]_i_36/O
                         net (fo=6, routed)           0.428     8.351    rng/saved_card[3]_i_36_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I0_O)        0.124     8.475 r  rng/saved_card[3]_i_33/O
                         net (fo=3, routed)           0.541     9.016    rng/saved_card[3]_i_33_n_0
    SLICE_X6Y41          LUT6 (Prop_lut6_I0_O)        0.124     9.140 r  rng/saved_card[3]_i_28/O
                         net (fo=5, routed)           0.427     9.567    rng/saved_card[3]_i_28_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I0_O)        0.124     9.691 r  rng/saved_card[3]_i_25/O
                         net (fo=1, routed)           0.637    10.327    rng/saved_card[3]_i_25_n_0
    SLICE_X5Y42          LUT6 (Prop_lut6_I0_O)        0.124    10.451 r  rng/saved_card[3]_i_19/O
                         net (fo=6, routed)           0.607    11.058    rng/saved_card[3]_i_19_n_0
    SLICE_X1Y42          LUT6 (Prop_lut6_I0_O)        0.124    11.182 r  rng/saved_card[3]_i_17/O
                         net (fo=1, routed)           0.627    11.809    rng/saved_card[3]_i_17_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I0_O)        0.124    11.933 r  rng/saved_card[3]_i_11/O
                         net (fo=6, routed)           0.364    12.297    rng/saved_card[3]_i_11_n_0
    SLICE_X4Y42          LUT6 (Prop_lut6_I0_O)        0.124    12.421 r  rng/saved_card[3]_i_7/O
                         net (fo=1, routed)           0.637    13.057    rng/saved_card[3]_i_7_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I0_O)        0.124    13.181 r  rng/saved_card[3]_i_3/O
                         net (fo=9, routed)           0.735    13.916    rng/saved_card[3]_i_3_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I2_O)        0.124    14.040 r  rng/score[3]_i_7/O
                         net (fo=11, routed)          0.463    14.503    rng/lfsr_reg[1]_0[0]
    SLICE_X4Y44          LUT6 (Prop_lut6_I2_O)        0.124    14.627 f  rng/score[4]_i_10/O
                         net (fo=1, routed)           0.615    15.242    rng/score[4]_i_10_n_0
    SLICE_X2Y45          LUT6 (Prop_lut6_I0_O)        0.124    15.366 f  rng/score[4]_i_9/O
                         net (fo=5, routed)           0.619    15.986    dealer/score[4]_i_3
    SLICE_X0Y44          LUT5 (Prop_lut5_I2_O)        0.124    16.110 r  dealer/score[3]_i_3_comp/O
                         net (fo=1, routed)           0.630    16.740    dealer/score[3]_i_3_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I3_O)        0.124    16.864 r  dealer/score[3]_i_1__0_comp/O
                         net (fo=1, routed)           0.000    16.864    dealer/score[3]_i_1__0_n_0
    SLICE_X3Y45          FDRE                                         r  dealer/score_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.771    15.193    dealer/sys_clk_IBUF_BUFG
    SLICE_X3Y45          FDRE                                         r  dealer/score_reg[3]/C
                         clock pessimism              0.267    15.461    
                         clock uncertainty           -0.035    15.425    
    SLICE_X3Y45          FDRE (Setup_fdre_C_D)        0.031    15.456    dealer/score_reg[3]
  -------------------------------------------------------------------
                         required time                         15.456    
                         arrival time                         -16.864    
  -------------------------------------------------------------------
                         slack                                 -1.408    

Slack (VIOLATED) :        -1.370ns  (required time - arrival time)
  Source:                 rng/lfsr_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dealer/score_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.324ns  (logic 2.440ns (21.547%)  route 8.884ns (78.453%))
  Logic Levels:           16  (LUT4=1 LUT6=15)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.193ns = ( 15.193 - 10.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.897     5.500    rng/sys_clk_IBUF_BUFG
    SLICE_X5Y42          FDSE                                         r  rng/lfsr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDSE (Prop_fdse_C_Q)         0.456     5.956 r  rng/lfsr_reg[15]/Q
                         net (fo=6, routed)           0.991     6.947    rng/lfsr_reg_n_0_[15]
    SLICE_X4Y41          LUT6 (Prop_lut6_I5_O)        0.124     7.071 r  rng/saved_card[3]_i_39/O
                         net (fo=2, routed)           0.728     7.799    rng/saved_card[3]_i_39_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I1_O)        0.124     7.923 r  rng/saved_card[3]_i_36/O
                         net (fo=6, routed)           0.428     8.351    rng/saved_card[3]_i_36_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I0_O)        0.124     8.475 r  rng/saved_card[3]_i_33/O
                         net (fo=3, routed)           0.541     9.016    rng/saved_card[3]_i_33_n_0
    SLICE_X6Y41          LUT6 (Prop_lut6_I0_O)        0.124     9.140 r  rng/saved_card[3]_i_28/O
                         net (fo=5, routed)           0.427     9.567    rng/saved_card[3]_i_28_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I0_O)        0.124     9.691 r  rng/saved_card[3]_i_25/O
                         net (fo=1, routed)           0.637    10.327    rng/saved_card[3]_i_25_n_0
    SLICE_X5Y42          LUT6 (Prop_lut6_I0_O)        0.124    10.451 r  rng/saved_card[3]_i_19/O
                         net (fo=6, routed)           0.607    11.058    rng/saved_card[3]_i_19_n_0
    SLICE_X1Y42          LUT6 (Prop_lut6_I0_O)        0.124    11.182 r  rng/saved_card[3]_i_17/O
                         net (fo=1, routed)           0.627    11.809    rng/saved_card[3]_i_17_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I0_O)        0.124    11.933 r  rng/saved_card[3]_i_11/O
                         net (fo=6, routed)           0.364    12.297    rng/saved_card[3]_i_11_n_0
    SLICE_X4Y42          LUT6 (Prop_lut6_I0_O)        0.124    12.421 r  rng/saved_card[3]_i_7/O
                         net (fo=1, routed)           0.637    13.057    rng/saved_card[3]_i_7_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I0_O)        0.124    13.181 r  rng/saved_card[3]_i_3/O
                         net (fo=9, routed)           0.735    13.916    rng/saved_card[3]_i_3_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I2_O)        0.124    14.040 r  rng/score[3]_i_7/O
                         net (fo=11, routed)          0.463    14.503    rng/lfsr_reg[1]_0[0]
    SLICE_X4Y44          LUT6 (Prop_lut6_I2_O)        0.124    14.627 r  rng/score[4]_i_10/O
                         net (fo=1, routed)           0.615    15.242    rng/score[4]_i_10_n_0
    SLICE_X2Y45          LUT6 (Prop_lut6_I0_O)        0.124    15.366 r  rng/score[4]_i_9/O
                         net (fo=5, routed)           0.494    15.861    dealer/score[4]_i_3
    SLICE_X3Y44          LUT4 (Prop_lut4_I1_O)        0.124    15.985 r  dealer/score[4]_i_8/O
                         net (fo=4, routed)           0.190    16.175    rng/score_reg[4]_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I5_O)        0.124    16.299 r  rng/score[4]_i_3/O
                         net (fo=1, routed)           0.401    16.700    dealer/score_reg[4]_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I2_O)        0.124    16.824 r  dealer/score[4]_i_1__0_comp_1/O
                         net (fo=1, routed)           0.000    16.824    dealer/score[4]_i_1__0_n_0
    SLICE_X3Y43          FDRE                                         r  dealer/score_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.771    15.193    dealer/sys_clk_IBUF_BUFG
    SLICE_X3Y43          FDRE                                         r  dealer/score_reg[4]/C
                         clock pessimism              0.267    15.461    
                         clock uncertainty           -0.035    15.425    
    SLICE_X3Y43          FDRE (Setup_fdre_C_D)        0.029    15.454    dealer/score_reg[4]
  -------------------------------------------------------------------
                         required time                         15.454    
                         arrival time                         -16.824    
  -------------------------------------------------------------------
                         slack                                 -1.370    

Slack (VIOLATED) :        -1.366ns  (required time - arrival time)
  Source:                 rng/lfsr_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player/score_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.384ns  (logic 2.440ns (21.434%)  route 8.944ns (78.566%))
  Logic Levels:           16  (LUT3=1 LUT5=1 LUT6=14)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns = ( 15.192 - 10.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.897     5.500    rng/sys_clk_IBUF_BUFG
    SLICE_X5Y42          FDSE                                         r  rng/lfsr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDSE (Prop_fdse_C_Q)         0.456     5.956 r  rng/lfsr_reg[15]/Q
                         net (fo=6, routed)           0.991     6.947    rng/lfsr_reg_n_0_[15]
    SLICE_X4Y41          LUT6 (Prop_lut6_I5_O)        0.124     7.071 r  rng/saved_card[3]_i_39/O
                         net (fo=2, routed)           0.728     7.799    rng/saved_card[3]_i_39_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I1_O)        0.124     7.923 r  rng/saved_card[3]_i_36/O
                         net (fo=6, routed)           0.428     8.351    rng/saved_card[3]_i_36_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I0_O)        0.124     8.475 r  rng/saved_card[3]_i_33/O
                         net (fo=3, routed)           0.541     9.016    rng/saved_card[3]_i_33_n_0
    SLICE_X6Y41          LUT6 (Prop_lut6_I0_O)        0.124     9.140 r  rng/saved_card[3]_i_28/O
                         net (fo=5, routed)           0.427     9.567    rng/saved_card[3]_i_28_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I0_O)        0.124     9.691 r  rng/saved_card[3]_i_25/O
                         net (fo=1, routed)           0.637    10.327    rng/saved_card[3]_i_25_n_0
    SLICE_X5Y42          LUT6 (Prop_lut6_I0_O)        0.124    10.451 r  rng/saved_card[3]_i_19/O
                         net (fo=6, routed)           0.607    11.058    rng/saved_card[3]_i_19_n_0
    SLICE_X1Y42          LUT6 (Prop_lut6_I0_O)        0.124    11.182 r  rng/saved_card[3]_i_17/O
                         net (fo=1, routed)           0.627    11.809    rng/saved_card[3]_i_17_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I0_O)        0.124    11.933 r  rng/saved_card[3]_i_11/O
                         net (fo=6, routed)           0.364    12.297    rng/saved_card[3]_i_11_n_0
    SLICE_X4Y42          LUT6 (Prop_lut6_I0_O)        0.124    12.421 r  rng/saved_card[3]_i_7/O
                         net (fo=1, routed)           0.637    13.057    rng/saved_card[3]_i_7_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I0_O)        0.124    13.181 r  rng/saved_card[3]_i_3/O
                         net (fo=9, routed)           0.735    13.916    rng/saved_card[3]_i_3_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I2_O)        0.124    14.040 r  rng/score[3]_i_7/O
                         net (fo=11, routed)          0.595    14.635    rng/lfsr_reg[1]_0[0]
    SLICE_X5Y45          LUT6 (Prop_lut6_I3_O)        0.124    14.759 r  rng/score[4]_i_14/O
                         net (fo=3, routed)           0.307    15.066    rng/score[4]_i_14_n_0
    SLICE_X7Y45          LUT6 (Prop_lut6_I5_O)        0.124    15.190 r  rng/score[4]_i_11__0_comp_1/O
                         net (fo=1, routed)           0.566    15.757    player/score_reg[3]_0_repN_1_alias
    SLICE_X5Y45          LUT5 (Prop_lut5_I4_O)        0.124    15.881 r  player/score[4]_i_10__0_comp/O
                         net (fo=7, routed)           0.340    16.221    player/ace_count_reg[2]_0
    SLICE_X7Y45          LUT3 (Prop_lut3_I2_O)        0.124    16.345 r  player/score[3]_i_2__0/O
                         net (fo=1, routed)           0.415    16.760    player/score[3]_i_2__0_n_0
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.124    16.884 r  player/score[3]_i_1/O
                         net (fo=1, routed)           0.000    16.884    player/p_0_in[3]
    SLICE_X6Y46          FDRE                                         r  player/score_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.770    15.192    player/sys_clk_IBUF_BUFG
    SLICE_X6Y46          FDRE                                         r  player/score_reg[3]/C
                         clock pessimism              0.283    15.476    
                         clock uncertainty           -0.035    15.440    
    SLICE_X6Y46          FDRE (Setup_fdre_C_D)        0.077    15.517    player/score_reg[3]
  -------------------------------------------------------------------
                         required time                         15.517    
                         arrival time                         -16.884    
  -------------------------------------------------------------------
                         slack                                 -1.366    

Slack (VIOLATED) :        -1.361ns  (required time - arrival time)
  Source:                 rng/lfsr_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dealer/score_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.405ns  (logic 2.433ns (21.334%)  route 8.971ns (78.666%))
  Logic Levels:           16  (LUT4=1 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.193ns = ( 15.193 - 10.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.897     5.500    rng/sys_clk_IBUF_BUFG
    SLICE_X5Y42          FDSE                                         r  rng/lfsr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDSE (Prop_fdse_C_Q)         0.456     5.956 r  rng/lfsr_reg[15]/Q
                         net (fo=6, routed)           0.991     6.947    rng/lfsr_reg_n_0_[15]
    SLICE_X4Y41          LUT6 (Prop_lut6_I5_O)        0.124     7.071 r  rng/saved_card[3]_i_39/O
                         net (fo=2, routed)           0.728     7.799    rng/saved_card[3]_i_39_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I1_O)        0.124     7.923 r  rng/saved_card[3]_i_36/O
                         net (fo=6, routed)           0.428     8.351    rng/saved_card[3]_i_36_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I0_O)        0.124     8.475 r  rng/saved_card[3]_i_33/O
                         net (fo=3, routed)           0.541     9.016    rng/saved_card[3]_i_33_n_0
    SLICE_X6Y41          LUT6 (Prop_lut6_I0_O)        0.124     9.140 r  rng/saved_card[3]_i_28/O
                         net (fo=5, routed)           0.427     9.567    rng/saved_card[3]_i_28_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I0_O)        0.124     9.691 r  rng/saved_card[3]_i_25/O
                         net (fo=1, routed)           0.637    10.327    rng/saved_card[3]_i_25_n_0
    SLICE_X5Y42          LUT6 (Prop_lut6_I0_O)        0.124    10.451 r  rng/saved_card[3]_i_19/O
                         net (fo=6, routed)           0.607    11.058    rng/saved_card[3]_i_19_n_0
    SLICE_X1Y42          LUT6 (Prop_lut6_I0_O)        0.124    11.182 r  rng/saved_card[3]_i_17/O
                         net (fo=1, routed)           0.627    11.809    rng/saved_card[3]_i_17_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I0_O)        0.124    11.933 r  rng/saved_card[3]_i_11/O
                         net (fo=6, routed)           0.364    12.297    rng/saved_card[3]_i_11_n_0
    SLICE_X4Y42          LUT6 (Prop_lut6_I0_O)        0.124    12.421 r  rng/saved_card[3]_i_7/O
                         net (fo=1, routed)           0.637    13.057    rng/saved_card[3]_i_7_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I0_O)        0.124    13.181 r  rng/saved_card[3]_i_3/O
                         net (fo=9, routed)           0.735    13.916    rng/saved_card[3]_i_3_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I2_O)        0.124    14.040 r  rng/score[3]_i_7/O
                         net (fo=11, routed)          0.463    14.503    rng/lfsr_reg[1]_0[0]
    SLICE_X4Y44          LUT6 (Prop_lut6_I2_O)        0.124    14.627 r  rng/score[4]_i_10/O
                         net (fo=1, routed)           0.615    15.242    rng/score[4]_i_10_n_0
    SLICE_X2Y45          LUT6 (Prop_lut6_I0_O)        0.124    15.366 r  rng/score[4]_i_9/O
                         net (fo=5, routed)           0.494    15.861    dealer/score[4]_i_3
    SLICE_X3Y44          LUT4 (Prop_lut4_I1_O)        0.124    15.985 r  dealer/score[4]_i_8/O
                         net (fo=4, routed)           0.397    16.381    dealer/ace_count_reg[2]_0
    SLICE_X2Y44          LUT5 (Prop_lut5_I4_O)        0.124    16.505 r  dealer/score[2]_i_4/O
                         net (fo=1, routed)           0.282    16.787    dealer/score[2]_i_4_n_0
    SLICE_X2Y44          LUT5 (Prop_lut5_I4_O)        0.117    16.904 r  dealer/score[2]_i_1__0/O
                         net (fo=1, routed)           0.000    16.904    dealer/score[2]_i_1__0_n_0
    SLICE_X2Y44          FDRE                                         r  dealer/score_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.771    15.193    dealer/sys_clk_IBUF_BUFG
    SLICE_X2Y44          FDRE                                         r  dealer/score_reg[2]/C
                         clock pessimism              0.267    15.461    
                         clock uncertainty           -0.035    15.425    
    SLICE_X2Y44          FDRE (Setup_fdre_C_D)        0.118    15.543    dealer/score_reg[2]
  -------------------------------------------------------------------
                         required time                         15.543    
                         arrival time                         -16.904    
  -------------------------------------------------------------------
                         slack                                 -1.361    

Slack (VIOLATED) :        -1.340ns  (required time - arrival time)
  Source:                 rng/lfsr_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player/score_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.311ns  (logic 2.440ns (21.572%)  route 8.871ns (78.427%))
  Logic Levels:           16  (LUT5=3 LUT6=13)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.193ns = ( 15.193 - 10.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.897     5.500    rng/sys_clk_IBUF_BUFG
    SLICE_X5Y42          FDSE                                         r  rng/lfsr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDSE (Prop_fdse_C_Q)         0.456     5.956 r  rng/lfsr_reg[15]/Q
                         net (fo=6, routed)           0.991     6.947    rng/lfsr_reg_n_0_[15]
    SLICE_X4Y41          LUT6 (Prop_lut6_I5_O)        0.124     7.071 r  rng/saved_card[3]_i_39/O
                         net (fo=2, routed)           0.728     7.799    rng/saved_card[3]_i_39_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I1_O)        0.124     7.923 r  rng/saved_card[3]_i_36/O
                         net (fo=6, routed)           0.428     8.351    rng/saved_card[3]_i_36_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I0_O)        0.124     8.475 r  rng/saved_card[3]_i_33/O
                         net (fo=3, routed)           0.541     9.016    rng/saved_card[3]_i_33_n_0
    SLICE_X6Y41          LUT6 (Prop_lut6_I0_O)        0.124     9.140 r  rng/saved_card[3]_i_28/O
                         net (fo=5, routed)           0.427     9.567    rng/saved_card[3]_i_28_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I0_O)        0.124     9.691 r  rng/saved_card[3]_i_25/O
                         net (fo=1, routed)           0.637    10.327    rng/saved_card[3]_i_25_n_0
    SLICE_X5Y42          LUT6 (Prop_lut6_I0_O)        0.124    10.451 r  rng/saved_card[3]_i_19/O
                         net (fo=6, routed)           0.607    11.058    rng/saved_card[3]_i_19_n_0
    SLICE_X1Y42          LUT6 (Prop_lut6_I0_O)        0.124    11.182 r  rng/saved_card[3]_i_17/O
                         net (fo=1, routed)           0.627    11.809    rng/saved_card[3]_i_17_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I0_O)        0.124    11.933 r  rng/saved_card[3]_i_11/O
                         net (fo=6, routed)           0.364    12.297    rng/saved_card[3]_i_11_n_0
    SLICE_X4Y42          LUT6 (Prop_lut6_I0_O)        0.124    12.421 r  rng/saved_card[3]_i_7/O
                         net (fo=1, routed)           0.637    13.057    rng/saved_card[3]_i_7_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I0_O)        0.124    13.181 r  rng/saved_card[3]_i_3/O
                         net (fo=9, routed)           0.735    13.916    rng/saved_card[3]_i_3_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I2_O)        0.124    14.040 r  rng/score[3]_i_7/O
                         net (fo=11, routed)          0.595    14.635    rng/lfsr_reg[1]_0[0]
    SLICE_X5Y45          LUT6 (Prop_lut6_I3_O)        0.124    14.759 r  rng/score[4]_i_14/O
                         net (fo=3, routed)           0.307    15.066    rng/score[4]_i_14_n_0
    SLICE_X7Y45          LUT6 (Prop_lut6_I5_O)        0.124    15.190 r  rng/score[4]_i_11__0_comp_1/O
                         net (fo=1, routed)           0.566    15.757    player/score_reg[3]_0_repN_1_alias
    SLICE_X5Y45          LUT5 (Prop_lut5_I4_O)        0.124    15.881 r  player/score[4]_i_10__0_comp/O
                         net (fo=7, routed)           0.386    16.267    player/ace_count_reg[2]_0
    SLICE_X5Y46          LUT5 (Prop_lut5_I4_O)        0.124    16.391 r  player/score[2]_i_4__0/O
                         net (fo=1, routed)           0.295    16.686    player/score[2]_i_4__0_n_0
    SLICE_X5Y47          LUT5 (Prop_lut5_I4_O)        0.124    16.810 r  player/score[2]_i_1/O
                         net (fo=1, routed)           0.000    16.810    player/p_0_in[2]
    SLICE_X5Y47          FDRE                                         r  player/score_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.771    15.193    player/sys_clk_IBUF_BUFG
    SLICE_X5Y47          FDRE                                         r  player/score_reg[2]/C
                         clock pessimism              0.283    15.477    
                         clock uncertainty           -0.035    15.441    
    SLICE_X5Y47          FDRE (Setup_fdre_C_D)        0.029    15.470    player/score_reg[2]
  -------------------------------------------------------------------
                         required time                         15.470    
                         arrival time                         -16.810    
  -------------------------------------------------------------------
                         slack                                 -1.340    

Slack (VIOLATED) :        -1.263ns  (required time - arrival time)
  Source:                 rng/lfsr_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dealer/score_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.221ns  (logic 2.440ns (21.745%)  route 8.781ns (78.254%))
  Logic Levels:           16  (LUT2=1 LUT4=1 LUT6=14)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.193ns = ( 15.193 - 10.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.897     5.500    rng/sys_clk_IBUF_BUFG
    SLICE_X5Y42          FDSE                                         r  rng/lfsr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDSE (Prop_fdse_C_Q)         0.456     5.956 r  rng/lfsr_reg[15]/Q
                         net (fo=6, routed)           0.991     6.947    rng/lfsr_reg_n_0_[15]
    SLICE_X4Y41          LUT6 (Prop_lut6_I5_O)        0.124     7.071 r  rng/saved_card[3]_i_39/O
                         net (fo=2, routed)           0.728     7.799    rng/saved_card[3]_i_39_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I1_O)        0.124     7.923 r  rng/saved_card[3]_i_36/O
                         net (fo=6, routed)           0.428     8.351    rng/saved_card[3]_i_36_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I0_O)        0.124     8.475 r  rng/saved_card[3]_i_33/O
                         net (fo=3, routed)           0.541     9.016    rng/saved_card[3]_i_33_n_0
    SLICE_X6Y41          LUT6 (Prop_lut6_I0_O)        0.124     9.140 r  rng/saved_card[3]_i_28/O
                         net (fo=5, routed)           0.427     9.567    rng/saved_card[3]_i_28_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I0_O)        0.124     9.691 r  rng/saved_card[3]_i_25/O
                         net (fo=1, routed)           0.637    10.327    rng/saved_card[3]_i_25_n_0
    SLICE_X5Y42          LUT6 (Prop_lut6_I0_O)        0.124    10.451 r  rng/saved_card[3]_i_19/O
                         net (fo=6, routed)           0.607    11.058    rng/saved_card[3]_i_19_n_0
    SLICE_X1Y42          LUT6 (Prop_lut6_I0_O)        0.124    11.182 r  rng/saved_card[3]_i_17/O
                         net (fo=1, routed)           0.627    11.809    rng/saved_card[3]_i_17_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I0_O)        0.124    11.933 r  rng/saved_card[3]_i_11/O
                         net (fo=6, routed)           0.364    12.297    rng/saved_card[3]_i_11_n_0
    SLICE_X4Y42          LUT6 (Prop_lut6_I0_O)        0.124    12.421 r  rng/saved_card[3]_i_7/O
                         net (fo=1, routed)           0.637    13.057    rng/saved_card[3]_i_7_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I0_O)        0.124    13.181 r  rng/saved_card[3]_i_3/O
                         net (fo=9, routed)           0.735    13.916    rng/saved_card[3]_i_3_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I2_O)        0.124    14.040 r  rng/score[3]_i_7/O
                         net (fo=11, routed)          0.463    14.503    rng/lfsr_reg[1]_0[0]
    SLICE_X4Y44          LUT6 (Prop_lut6_I2_O)        0.124    14.627 r  rng/score[4]_i_10/O
                         net (fo=1, routed)           0.615    15.242    rng/score[4]_i_10_n_0
    SLICE_X2Y45          LUT6 (Prop_lut6_I0_O)        0.124    15.366 r  rng/score[4]_i_9/O
                         net (fo=5, routed)           0.494    15.861    dealer/score[4]_i_3
    SLICE_X3Y44          LUT4 (Prop_lut4_I1_O)        0.124    15.985 r  dealer/score[4]_i_8/O
                         net (fo=4, routed)           0.327    16.311    dealer/ace_count_reg[2]_0
    SLICE_X0Y44          LUT2 (Prop_lut2_I1_O)        0.124    16.435 r  dealer/score[1]_i_4__0/O
                         net (fo=1, routed)           0.161    16.596    dealer/score[1]_i_4__0_n_0
    SLICE_X0Y44          LUT6 (Prop_lut6_I5_O)        0.124    16.720 r  dealer/score[1]_i_1__0/O
                         net (fo=1, routed)           0.000    16.720    dealer/score[1]_i_1__0_n_0
    SLICE_X0Y44          FDRE                                         r  dealer/score_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.771    15.193    dealer/sys_clk_IBUF_BUFG
    SLICE_X0Y44          FDRE                                         r  dealer/score_reg[1]/C
                         clock pessimism              0.267    15.461    
                         clock uncertainty           -0.035    15.425    
    SLICE_X0Y44          FDRE (Setup_fdre_C_D)        0.032    15.457    dealer/score_reg[1]
  -------------------------------------------------------------------
                         required time                         15.457    
                         arrival time                         -16.720    
  -------------------------------------------------------------------
                         slack                                 -1.263    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 blackjack_fsm/reset_hands_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player/ace_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.184%)  route 0.311ns (68.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.604     1.523    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X3Y53          FDPE                                         r  blackjack_fsm/reset_hands_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDPE (Prop_fdpe_C_Q)         0.141     1.664 r  blackjack_fsm/reset_hands_reg/Q
                         net (fo=16, routed)          0.311     1.975    player/reset_hands
    SLICE_X5Y46          FDRE                                         r  player/ace_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.946     2.111    player/sys_clk_IBUF_BUFG
    SLICE_X5Y46          FDRE                                         r  player/ace_count_reg[1]/C
                         clock pessimism             -0.250     1.860    
    SLICE_X5Y46          FDRE (Hold_fdre_C_R)        -0.018     1.842    player/ace_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 blackjack_fsm/reset_hands_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player/ace_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.184%)  route 0.311ns (68.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.604     1.523    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X3Y53          FDPE                                         r  blackjack_fsm/reset_hands_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDPE (Prop_fdpe_C_Q)         0.141     1.664 r  blackjack_fsm/reset_hands_reg/Q
                         net (fo=16, routed)          0.311     1.975    player/reset_hands
    SLICE_X5Y46          FDRE                                         r  player/ace_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.946     2.111    player/sys_clk_IBUF_BUFG
    SLICE_X5Y46          FDRE                                         r  player/ace_count_reg[2]/C
                         clock pessimism             -0.250     1.860    
    SLICE_X5Y46          FDRE (Hold_fdre_C_R)        -0.018     1.842    player/ace_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 blackjack_fsm/reset_hands_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player/ace_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.887%)  route 0.316ns (69.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.604     1.523    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X3Y53          FDPE                                         r  blackjack_fsm/reset_hands_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDPE (Prop_fdpe_C_Q)         0.141     1.664 r  blackjack_fsm/reset_hands_reg/Q
                         net (fo=16, routed)          0.316     1.980    player/reset_hands
    SLICE_X4Y46          FDRE                                         r  player/ace_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.946     2.111    player/sys_clk_IBUF_BUFG
    SLICE_X4Y46          FDRE                                         r  player/ace_count_reg[0]/C
                         clock pessimism             -0.250     1.860    
    SLICE_X4Y46          FDRE (Hold_fdre_C_R)        -0.018     1.842    player/ace_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 blackjack_fsm/reset_hands_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dealer/score_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.141ns (28.023%)  route 0.362ns (71.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.604     1.523    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X3Y53          FDPE                                         r  blackjack_fsm/reset_hands_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDPE (Prop_fdpe_C_Q)         0.141     1.664 r  blackjack_fsm/reset_hands_reg/Q
                         net (fo=16, routed)          0.362     2.026    dealer/reset_hands
    SLICE_X2Y44          FDRE                                         r  dealer/score_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.947     2.112    dealer/sys_clk_IBUF_BUFG
    SLICE_X2Y44          FDRE                                         r  dealer/score_reg[0]/C
                         clock pessimism             -0.250     1.861    
    SLICE_X2Y44          FDRE (Hold_fdre_C_R)         0.009     1.870    dealer/score_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 blackjack_fsm/reset_hands_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dealer/score_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.141ns (28.023%)  route 0.362ns (71.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.604     1.523    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X3Y53          FDPE                                         r  blackjack_fsm/reset_hands_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDPE (Prop_fdpe_C_Q)         0.141     1.664 r  blackjack_fsm/reset_hands_reg/Q
                         net (fo=16, routed)          0.362     2.026    dealer/reset_hands
    SLICE_X2Y44          FDRE                                         r  dealer/score_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.947     2.112    dealer/sys_clk_IBUF_BUFG
    SLICE_X2Y44          FDRE                                         r  dealer/score_reg[2]/C
                         clock pessimism             -0.250     1.861    
    SLICE_X2Y44          FDRE (Hold_fdre_C_R)         0.009     1.870    dealer/score_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 rng/lfsr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            card_logger/saved_card_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.209ns (33.631%)  route 0.412ns (66.369%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.575     1.494    rng/sys_clk_IBUF_BUFG
    SLICE_X10Y54         FDRE                                         r  rng/lfsr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y54         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  rng/lfsr_reg[0]/Q
                         net (fo=11, routed)          0.412     2.071    rng/lfsr_reg_n_0_[0]
    SLICE_X5Y48          LUT6 (Prop_lut6_I0_O)        0.045     2.116 r  rng/saved_card[1]_i_1/O
                         net (fo=1, routed)           0.000     2.116    card_logger/rng_card[1]
    SLICE_X5Y48          FDRE                                         r  card_logger/saved_card_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.947     2.112    card_logger/sys_clk_IBUF_BUFG
    SLICE_X5Y48          FDRE                                         r  card_logger/saved_card_reg[1]/C
                         clock pessimism             -0.250     1.861    
    SLICE_X5Y48          FDRE (Hold_fdre_C_D)         0.092     1.953    card_logger/saved_card_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 blackjack_fsm/reset_hands_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player/score_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.141ns (27.295%)  route 0.376ns (72.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.604     1.523    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X3Y53          FDPE                                         r  blackjack_fsm/reset_hands_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDPE (Prop_fdpe_C_Q)         0.141     1.664 r  blackjack_fsm/reset_hands_reg/Q
                         net (fo=16, routed)          0.376     2.040    player/reset_hands
    SLICE_X2Y45          FDRE                                         r  player/score_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.947     2.112    player/sys_clk_IBUF_BUFG
    SLICE_X2Y45          FDRE                                         r  player/score_reg[0]/C
                         clock pessimism             -0.250     1.861    
    SLICE_X2Y45          FDRE (Hold_fdre_C_R)         0.009     1.870    player/score_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 rng/lfsr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rng/lfsr_reg[29]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.575     1.494    rng/sys_clk_IBUF_BUFG
    SLICE_X11Y54         FDRE                                         r  rng/lfsr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDRE (Prop_fdre_C_Q)         0.128     1.622 r  rng/lfsr_reg[28]/Q
                         net (fo=1, routed)           0.059     1.681    rng/lfsr_reg_n_0_[28]
    SLICE_X10Y54         FDSE                                         r  rng/lfsr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.846     2.011    rng/sys_clk_IBUF_BUFG
    SLICE_X10Y54         FDSE                                         r  rng/lfsr_reg[29]/C
                         clock pessimism             -0.503     1.507    
    SLICE_X10Y54         FDSE (Hold_fdse_C_D)         0.000     1.507    rng/lfsr_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 blackjack_fsm/dealer_hit_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dealer/score_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.141ns (28.273%)  route 0.358ns (71.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.602     1.521    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X5Y58          FDCE                                         r  blackjack_fsm/dealer_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  blackjack_fsm/dealer_hit_reg/Q
                         net (fo=10, routed)          0.358     2.020    dealer/E[0]
    SLICE_X2Y44          FDRE                                         r  dealer/score_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.947     2.112    dealer/sys_clk_IBUF_BUFG
    SLICE_X2Y44          FDRE                                         r  dealer/score_reg[0]/C
                         clock pessimism             -0.250     1.861    
    SLICE_X2Y44          FDRE (Hold_fdre_C_CE)       -0.016     1.845    dealer/score_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 blackjack_fsm/dealer_hit_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dealer/score_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.141ns (28.273%)  route 0.358ns (71.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.602     1.521    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X5Y58          FDCE                                         r  blackjack_fsm/dealer_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  blackjack_fsm/dealer_hit_reg/Q
                         net (fo=10, routed)          0.358     2.020    dealer/E[0]
    SLICE_X2Y44          FDRE                                         r  dealer/score_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.947     2.112    dealer/sys_clk_IBUF_BUFG
    SLICE_X2Y44          FDRE                                         r  dealer/score_reg[2]/C
                         clock pessimism             -0.250     1.861    
    SLICE_X2Y44          FDRE (Hold_fdre_C_CE)       -0.016     1.845    dealer/score_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y59     button_hit_prev_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y59     button_stand_prev_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y60     button_start_prev_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y59     blackjack_fsm/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y58     blackjack_fsm/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y58     blackjack_fsm/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y62     blackjack_fsm/current_bet_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y64     blackjack_fsm/current_bet_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y63     blackjack_fsm/current_bet_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y59     button_hit_prev_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y59     button_hit_prev_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y59     button_stand_prev_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y59     button_stand_prev_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y60     button_start_prev_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y60     button_start_prev_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y59     blackjack_fsm/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y59     blackjack_fsm/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y58     blackjack_fsm/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y58     blackjack_fsm/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y59     button_hit_prev_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y59     button_hit_prev_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y59     button_stand_prev_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y59     button_stand_prev_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y60     button_start_prev_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y60     button_start_prev_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y59     blackjack_fsm/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y59     blackjack_fsm/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y58     blackjack_fsm/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y58     blackjack_fsm/FSM_sequential_state_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 player/score_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.962ns  (logic 5.028ns (42.035%)  route 6.934ns (57.965%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.898     5.501    player/sys_clk_IBUF_BUFG
    SLICE_X6Y46          FDRE                                         r  player/score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.518     6.019 r  player/score_reg[3]/Q
                         net (fo=25, routed)          1.902     7.921    player/Q[3]
    SLICE_X3Y53          LUT4 (Prop_lut4_I3_O)        0.152     8.073 r  player/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.266     8.338    player/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X3Y53          LUT6 (Prop_lut6_I5_O)        0.332     8.670 r  player/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.263     8.933    dealer/seg_OBUF[2]_inst_i_1_1
    SLICE_X3Y53          LUT6 (Prop_lut6_I0_O)        0.124     9.057 r  dealer/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.745     9.802    dealer/seven_seg/sel0[1]
    SLICE_X2Y53          LUT5 (Prop_lut5_I0_O)        0.148     9.950 r  dealer/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.759    13.709    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.754    17.463 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.463    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player/score_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.036ns  (logic 4.743ns (42.978%)  route 6.293ns (57.022%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.898     5.501    player/sys_clk_IBUF_BUFG
    SLICE_X6Y46          FDRE                                         r  player/score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.518     6.019 r  player/score_reg[3]/Q
                         net (fo=25, routed)          1.902     7.921    player/Q[3]
    SLICE_X3Y53          LUT4 (Prop_lut4_I3_O)        0.152     8.073 r  player/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.266     8.338    player/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X3Y53          LUT6 (Prop_lut6_I5_O)        0.332     8.670 r  player/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.263     8.933    dealer/seg_OBUF[2]_inst_i_1_1
    SLICE_X3Y53          LUT6 (Prop_lut6_I0_O)        0.124     9.057 r  dealer/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.743     9.800    dealer/seven_seg/sel0[1]
    SLICE_X2Y53          LUT5 (Prop_lut5_I1_O)        0.124     9.924 r  dealer/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.120    13.044    seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    16.537 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.537    seg[2]
    K16                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player/score_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.010ns  (logic 5.023ns (45.627%)  route 5.986ns (54.373%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.898     5.501    player/sys_clk_IBUF_BUFG
    SLICE_X6Y46          FDRE                                         r  player/score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.518     6.019 r  player/score_reg[3]/Q
                         net (fo=25, routed)          1.902     7.921    player/Q[3]
    SLICE_X3Y53          LUT4 (Prop_lut4_I3_O)        0.152     8.073 r  player/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.266     8.338    player/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X3Y53          LUT6 (Prop_lut6_I5_O)        0.332     8.670 r  player/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.263     8.933    dealer/seg_OBUF[2]_inst_i_1_1
    SLICE_X3Y53          LUT6 (Prop_lut6_I0_O)        0.124     9.057 r  dealer/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.678     9.735    dealer/seven_seg/sel0[1]
    SLICE_X2Y53          LUT5 (Prop_lut5_I0_O)        0.153     9.888 r  dealer/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.878    12.766    seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.744    16.510 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.510    seg[6]
    L18                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.837ns  (logic 4.527ns (41.771%)  route 6.310ns (58.229%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.725     5.328    seven_seg/sys_clk_IBUF_BUFG
    SLICE_X2Y56          FDRE                                         r  seven_seg/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.478     5.806 f  seven_seg/digit_select_reg[1]/Q
                         net (fo=12, routed)          0.715     6.520    seven_seg/digit_select[1]
    SLICE_X2Y56          LUT2 (Prop_lut2_I1_O)        0.327     6.847 r  seven_seg/anode_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           5.595    12.443    anode_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.722    16.164 r  anode_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.164    anode[6]
    K2                                                                r  anode[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player/score_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.299ns  (logic 5.061ns (49.139%)  route 5.238ns (50.861%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.898     5.501    player/sys_clk_IBUF_BUFG
    SLICE_X6Y46          FDRE                                         r  player/score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.518     6.019 r  player/score_reg[3]/Q
                         net (fo=25, routed)          1.902     7.921    player/Q[3]
    SLICE_X3Y53          LUT4 (Prop_lut4_I3_O)        0.152     8.073 r  player/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.266     8.338    player/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X3Y53          LUT6 (Prop_lut6_I5_O)        0.332     8.670 r  player/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.263     8.933    dealer/seg_OBUF[2]_inst_i_1_1
    SLICE_X3Y53          LUT6 (Prop_lut6_I0_O)        0.124     9.057 r  dealer/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.743     9.800    dealer/seven_seg/sel0[1]
    SLICE_X2Y53          LUT5 (Prop_lut5_I1_O)        0.150     9.950 r  dealer/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.065    12.015    seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.785    15.800 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.800    seg[5]
    T11                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player/score_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.209ns  (logic 4.784ns (46.856%)  route 5.425ns (53.144%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.898     5.501    player/sys_clk_IBUF_BUFG
    SLICE_X6Y46          FDRE                                         r  player/score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.518     6.019 r  player/score_reg[3]/Q
                         net (fo=25, routed)          1.902     7.921    player/Q[3]
    SLICE_X3Y53          LUT4 (Prop_lut4_I3_O)        0.152     8.073 r  player/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.266     8.338    player/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X3Y53          LUT6 (Prop_lut6_I5_O)        0.332     8.670 f  player/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.263     8.933    dealer/seg_OBUF[2]_inst_i_1_1
    SLICE_X3Y53          LUT6 (Prop_lut6_I0_O)        0.124     9.057 f  dealer/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.678     9.735    dealer/seven_seg/sel0[1]
    SLICE_X2Y53          LUT5 (Prop_lut5_I1_O)        0.124     9.859 r  dealer/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.317    12.176    seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    15.710 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.710    seg[4]
    P15                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player/score_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.786ns  (logic 4.827ns (49.326%)  route 4.959ns (50.674%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.898     5.501    player/sys_clk_IBUF_BUFG
    SLICE_X6Y46          FDRE                                         r  player/score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.518     6.019 r  player/score_reg[3]/Q
                         net (fo=25, routed)          1.902     7.921    player/Q[3]
    SLICE_X3Y53          LUT4 (Prop_lut4_I3_O)        0.152     8.073 r  player/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.266     8.338    player/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X3Y53          LUT6 (Prop_lut6_I5_O)        0.332     8.670 f  player/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.263     8.933    dealer/seg_OBUF[2]_inst_i_1_1
    SLICE_X3Y53          LUT6 (Prop_lut6_I0_O)        0.124     9.057 f  dealer/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.692     9.749    dealer/seven_seg/sel0[1]
    SLICE_X2Y53          LUT5 (Prop_lut5_I0_O)        0.124     9.873 r  dealer/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.837    11.710    seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    15.287 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.287    seg[0]
    T10                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player/score_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.704ns  (logic 4.805ns (49.521%)  route 4.898ns (50.479%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.898     5.501    player/sys_clk_IBUF_BUFG
    SLICE_X6Y46          FDRE                                         r  player/score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.518     6.019 r  player/score_reg[3]/Q
                         net (fo=25, routed)          1.902     7.921    player/Q[3]
    SLICE_X3Y53          LUT4 (Prop_lut4_I3_O)        0.152     8.073 r  player/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.266     8.338    player/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X3Y53          LUT6 (Prop_lut6_I5_O)        0.332     8.670 r  player/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.263     8.933    dealer/seg_OBUF[2]_inst_i_1_1
    SLICE_X3Y53          LUT6 (Prop_lut6_I0_O)        0.124     9.057 r  dealer/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.745     9.802    dealer/seven_seg/sel0[1]
    SLICE_X2Y53          LUT5 (Prop_lut5_I0_O)        0.124     9.926 r  dealer/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.723    11.649    seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    15.205 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.205    seg[1]
    R10                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 card_logger/transmitter_log/tx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_txd_in
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.656ns  (logic 4.011ns (41.541%)  route 5.645ns (58.459%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.645     5.248    card_logger/transmitter_log/sys_clk_IBUF_BUFG
    SLICE_X13Y57         FDRE                                         r  card_logger/transmitter_log/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y57         FDRE (Prop_fdre_C_Q)         0.456     5.704 r  card_logger/transmitter_log/tx_reg/Q
                         net (fo=1, routed)           5.645    11.349    uart_txd_in_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    14.904 r  uart_txd_in_OBUF_inst/O
                         net (fo=0)                   0.000    14.904    uart_txd_in
    D4                                                                r  uart_txd_in (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.760ns  (logic 4.178ns (47.689%)  route 4.582ns (52.311%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.725     5.328    seven_seg/sys_clk_IBUF_BUFG
    SLICE_X2Y56          FDRE                                         r  seven_seg/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  seven_seg/digit_select_reg[0]/Q
                         net (fo=13, routed)          1.603     7.448    seven_seg/digit_select[0]
    SLICE_X1Y53          LUT2 (Prop_lut2_I0_O)        0.124     7.572 r  seven_seg/anode_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.980    10.552    anode_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536    14.088 r  anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.088    anode[0]
    J17                                                               r  anode[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blackjack_fsm/money_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.746ns  (logic 1.397ns (79.998%)  route 0.349ns (20.002%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.600     1.519    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X1Y63          FDCE                                         r  blackjack_fsm/money_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  blackjack_fsm/money_out_reg[7]/Q
                         net (fo=9, routed)           0.349     2.010    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     3.265 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.265    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blackjack_fsm/money_out_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.760ns  (logic 1.373ns (78.017%)  route 0.387ns (21.983%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.600     1.519    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X1Y64          FDCE                                         r  blackjack_fsm/money_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  blackjack_fsm/money_out_reg[11]/Q
                         net (fo=9, routed)           0.387     2.047    LED_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.279 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.279    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blackjack_fsm/money_out_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.812ns  (logic 1.393ns (76.921%)  route 0.418ns (23.079%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.602     1.521    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X3Y61          FDPE                                         r  blackjack_fsm/money_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDPE (Prop_fdpe_C_Q)         0.141     1.662 r  blackjack_fsm/money_out_reg[5]/Q
                         net (fo=9, routed)           0.418     2.080    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.333 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.333    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blackjack_fsm/money_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.818ns  (logic 1.389ns (76.422%)  route 0.429ns (23.578%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.600     1.519    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X1Y64          FDCE                                         r  blackjack_fsm/money_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  blackjack_fsm/money_out_reg[8]/Q
                         net (fo=9, routed)           0.429     2.089    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.337 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.337    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blackjack_fsm/money_out_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.893ns  (logic 1.393ns (73.600%)  route 0.500ns (26.400%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.599     1.518    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X4Y64          FDCE                                         r  blackjack_fsm/money_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  blackjack_fsm/money_out_reg[12]/Q
                         net (fo=8, routed)           0.500     2.159    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     3.412 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.412    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blackjack_fsm/money_out_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.940ns  (logic 1.397ns (71.979%)  route 0.544ns (28.021%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.602     1.521    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X3Y61          FDPE                                         r  blackjack_fsm/money_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDPE (Prop_fdpe_C_Q)         0.141     1.662 r  blackjack_fsm/money_out_reg[6]/Q
                         net (fo=8, routed)           0.544     2.206    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.462 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.462    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blackjack_fsm/money_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.953ns  (logic 1.396ns (71.494%)  route 0.557ns (28.506%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.599     1.518    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X4Y64          FDCE                                         r  blackjack_fsm/money_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  blackjack_fsm/money_out_reg[9]/Q
                         net (fo=8, routed)           0.557     2.216    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     3.471 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.471    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blackjack_fsm/money_out_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.004ns  (logic 1.410ns (70.371%)  route 0.594ns (29.629%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.599     1.518    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X4Y64          FDCE                                         r  blackjack_fsm/money_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  blackjack_fsm/money_out_reg[15]/Q
                         net (fo=6, routed)           0.594     2.253    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.523 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.523    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blackjack_fsm/money_out_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.021ns  (logic 1.396ns (69.063%)  route 0.625ns (30.937%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.599     1.518    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X4Y64          FDCE                                         r  blackjack_fsm/money_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  blackjack_fsm/money_out_reg[13]/Q
                         net (fo=9, routed)           0.625     2.285    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     3.539 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.539    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blackjack_fsm/rgb_r_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.021ns  (logic 1.382ns (68.397%)  route 0.639ns (31.603%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.603     1.522    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X2Y57          FDCE                                         r  blackjack_fsm/rgb_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDCE (Prop_fdce_C_Q)         0.164     1.686 r  blackjack_fsm/rgb_r_reg/Q
                         net (fo=1, routed)           0.639     2.325    rgb_r_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.218     3.544 r  rgb_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.544    rgb_r
    N15                                                               r  rgb_r (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           258 Endpoints
Min Delay           258 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_bet[12]
                            (input port)
  Destination:            blackjack_fsm/delay_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.512ns  (logic 2.591ns (22.504%)  route 8.921ns (77.496%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sw_bet[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sw_bet_IBUF[12]_inst/O
                         net (fo=5, routed)           5.468     6.934    blackjack_fsm/sw_bet_IBUF[12]
    SLICE_X4Y63          LUT4 (Prop_lut4_I1_O)        0.124     7.058 r  blackjack_fsm/state1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.058    blackjack_fsm/state1_carry__0_i_6_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.456 r  blackjack_fsm/state1_carry__0/CO[3]
                         net (fo=1, routed)           1.269     8.726    db1/CO[0]
    SLICE_X3Y60          LUT5 (Prop_lut5_I2_O)        0.152     8.878 f  db1/current_bet[15]_i_2/O
                         net (fo=5, routed)           0.375     9.253    blackjack_fsm/reset_hands_reg_0
    SLICE_X4Y59          LUT6 (Prop_lut6_I5_O)        0.326     9.579 r  blackjack_fsm/delay[25]_i_2/O
                         net (fo=27, routed)          0.467    10.046    blackjack_fsm/delay[25]_i_2_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I0_O)        0.124    10.170 r  blackjack_fsm/delay[25]_i_1/O
                         net (fo=25, routed)          1.341    11.512    blackjack_fsm/delay[25]_i_1_n_0
    SLICE_X6Y62          FDRE                                         r  blackjack_fsm/delay_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.599     5.022    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X6Y62          FDRE                                         r  blackjack_fsm/delay_reg[21]/C

Slack:                    inf
  Source:                 sw_bet[12]
                            (input port)
  Destination:            blackjack_fsm/delay_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.512ns  (logic 2.591ns (22.504%)  route 8.921ns (77.496%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sw_bet[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sw_bet_IBUF[12]_inst/O
                         net (fo=5, routed)           5.468     6.934    blackjack_fsm/sw_bet_IBUF[12]
    SLICE_X4Y63          LUT4 (Prop_lut4_I1_O)        0.124     7.058 r  blackjack_fsm/state1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.058    blackjack_fsm/state1_carry__0_i_6_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.456 r  blackjack_fsm/state1_carry__0/CO[3]
                         net (fo=1, routed)           1.269     8.726    db1/CO[0]
    SLICE_X3Y60          LUT5 (Prop_lut5_I2_O)        0.152     8.878 f  db1/current_bet[15]_i_2/O
                         net (fo=5, routed)           0.375     9.253    blackjack_fsm/reset_hands_reg_0
    SLICE_X4Y59          LUT6 (Prop_lut6_I5_O)        0.326     9.579 r  blackjack_fsm/delay[25]_i_2/O
                         net (fo=27, routed)          0.467    10.046    blackjack_fsm/delay[25]_i_2_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I0_O)        0.124    10.170 r  blackjack_fsm/delay[25]_i_1/O
                         net (fo=25, routed)          1.341    11.512    blackjack_fsm/delay[25]_i_1_n_0
    SLICE_X6Y62          FDRE                                         r  blackjack_fsm/delay_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.599     5.022    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X6Y62          FDRE                                         r  blackjack_fsm/delay_reg[22]/C

Slack:                    inf
  Source:                 sw_bet[12]
                            (input port)
  Destination:            blackjack_fsm/delay_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.512ns  (logic 2.591ns (22.504%)  route 8.921ns (77.496%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sw_bet[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sw_bet_IBUF[12]_inst/O
                         net (fo=5, routed)           5.468     6.934    blackjack_fsm/sw_bet_IBUF[12]
    SLICE_X4Y63          LUT4 (Prop_lut4_I1_O)        0.124     7.058 r  blackjack_fsm/state1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.058    blackjack_fsm/state1_carry__0_i_6_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.456 r  blackjack_fsm/state1_carry__0/CO[3]
                         net (fo=1, routed)           1.269     8.726    db1/CO[0]
    SLICE_X3Y60          LUT5 (Prop_lut5_I2_O)        0.152     8.878 f  db1/current_bet[15]_i_2/O
                         net (fo=5, routed)           0.375     9.253    blackjack_fsm/reset_hands_reg_0
    SLICE_X4Y59          LUT6 (Prop_lut6_I5_O)        0.326     9.579 r  blackjack_fsm/delay[25]_i_2/O
                         net (fo=27, routed)          0.467    10.046    blackjack_fsm/delay[25]_i_2_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I0_O)        0.124    10.170 r  blackjack_fsm/delay[25]_i_1/O
                         net (fo=25, routed)          1.341    11.512    blackjack_fsm/delay[25]_i_1_n_0
    SLICE_X6Y62          FDRE                                         r  blackjack_fsm/delay_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.599     5.022    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X6Y62          FDRE                                         r  blackjack_fsm/delay_reg[23]/C

Slack:                    inf
  Source:                 sw_bet[12]
                            (input port)
  Destination:            blackjack_fsm/delay_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.512ns  (logic 2.591ns (22.504%)  route 8.921ns (77.496%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sw_bet[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sw_bet_IBUF[12]_inst/O
                         net (fo=5, routed)           5.468     6.934    blackjack_fsm/sw_bet_IBUF[12]
    SLICE_X4Y63          LUT4 (Prop_lut4_I1_O)        0.124     7.058 r  blackjack_fsm/state1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.058    blackjack_fsm/state1_carry__0_i_6_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.456 r  blackjack_fsm/state1_carry__0/CO[3]
                         net (fo=1, routed)           1.269     8.726    db1/CO[0]
    SLICE_X3Y60          LUT5 (Prop_lut5_I2_O)        0.152     8.878 f  db1/current_bet[15]_i_2/O
                         net (fo=5, routed)           0.375     9.253    blackjack_fsm/reset_hands_reg_0
    SLICE_X4Y59          LUT6 (Prop_lut6_I5_O)        0.326     9.579 r  blackjack_fsm/delay[25]_i_2/O
                         net (fo=27, routed)          0.467    10.046    blackjack_fsm/delay[25]_i_2_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I0_O)        0.124    10.170 r  blackjack_fsm/delay[25]_i_1/O
                         net (fo=25, routed)          1.341    11.512    blackjack_fsm/delay[25]_i_1_n_0
    SLICE_X6Y62          FDRE                                         r  blackjack_fsm/delay_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.599     5.022    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X6Y62          FDRE                                         r  blackjack_fsm/delay_reg[24]/C

Slack:                    inf
  Source:                 sw_bet[12]
                            (input port)
  Destination:            blackjack_fsm/delay_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.345ns  (logic 2.591ns (22.834%)  route 8.755ns (77.166%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sw_bet[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sw_bet_IBUF[12]_inst/O
                         net (fo=5, routed)           5.468     6.934    blackjack_fsm/sw_bet_IBUF[12]
    SLICE_X4Y63          LUT4 (Prop_lut4_I1_O)        0.124     7.058 r  blackjack_fsm/state1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.058    blackjack_fsm/state1_carry__0_i_6_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.456 r  blackjack_fsm/state1_carry__0/CO[3]
                         net (fo=1, routed)           1.269     8.726    db1/CO[0]
    SLICE_X3Y60          LUT5 (Prop_lut5_I2_O)        0.152     8.878 f  db1/current_bet[15]_i_2/O
                         net (fo=5, routed)           0.375     9.253    blackjack_fsm/reset_hands_reg_0
    SLICE_X4Y59          LUT6 (Prop_lut6_I5_O)        0.326     9.579 r  blackjack_fsm/delay[25]_i_2/O
                         net (fo=27, routed)          0.467    10.046    blackjack_fsm/delay[25]_i_2_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I0_O)        0.124    10.170 r  blackjack_fsm/delay[25]_i_1/O
                         net (fo=25, routed)          1.175    11.345    blackjack_fsm/delay[25]_i_1_n_0
    SLICE_X6Y63          FDRE                                         r  blackjack_fsm/delay_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.598     5.021    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X6Y63          FDRE                                         r  blackjack_fsm/delay_reg[25]/C

Slack:                    inf
  Source:                 sw_bet[12]
                            (input port)
  Destination:            blackjack_fsm/delay_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.202ns  (logic 2.591ns (23.125%)  route 8.612ns (76.875%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sw_bet[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sw_bet_IBUF[12]_inst/O
                         net (fo=5, routed)           5.468     6.934    blackjack_fsm/sw_bet_IBUF[12]
    SLICE_X4Y63          LUT4 (Prop_lut4_I1_O)        0.124     7.058 r  blackjack_fsm/state1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.058    blackjack_fsm/state1_carry__0_i_6_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.456 r  blackjack_fsm/state1_carry__0/CO[3]
                         net (fo=1, routed)           1.269     8.726    db1/CO[0]
    SLICE_X3Y60          LUT5 (Prop_lut5_I2_O)        0.152     8.878 f  db1/current_bet[15]_i_2/O
                         net (fo=5, routed)           0.375     9.253    blackjack_fsm/reset_hands_reg_0
    SLICE_X4Y59          LUT6 (Prop_lut6_I5_O)        0.326     9.579 r  blackjack_fsm/delay[25]_i_2/O
                         net (fo=27, routed)          0.467    10.046    blackjack_fsm/delay[25]_i_2_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I0_O)        0.124    10.170 r  blackjack_fsm/delay[25]_i_1/O
                         net (fo=25, routed)          1.032    11.202    blackjack_fsm/delay[25]_i_1_n_0
    SLICE_X6Y61          FDRE                                         r  blackjack_fsm/delay_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.600     5.023    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X6Y61          FDRE                                         r  blackjack_fsm/delay_reg[17]/C

Slack:                    inf
  Source:                 sw_bet[12]
                            (input port)
  Destination:            blackjack_fsm/delay_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.202ns  (logic 2.591ns (23.125%)  route 8.612ns (76.875%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sw_bet[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sw_bet_IBUF[12]_inst/O
                         net (fo=5, routed)           5.468     6.934    blackjack_fsm/sw_bet_IBUF[12]
    SLICE_X4Y63          LUT4 (Prop_lut4_I1_O)        0.124     7.058 r  blackjack_fsm/state1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.058    blackjack_fsm/state1_carry__0_i_6_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.456 r  blackjack_fsm/state1_carry__0/CO[3]
                         net (fo=1, routed)           1.269     8.726    db1/CO[0]
    SLICE_X3Y60          LUT5 (Prop_lut5_I2_O)        0.152     8.878 f  db1/current_bet[15]_i_2/O
                         net (fo=5, routed)           0.375     9.253    blackjack_fsm/reset_hands_reg_0
    SLICE_X4Y59          LUT6 (Prop_lut6_I5_O)        0.326     9.579 r  blackjack_fsm/delay[25]_i_2/O
                         net (fo=27, routed)          0.467    10.046    blackjack_fsm/delay[25]_i_2_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I0_O)        0.124    10.170 r  blackjack_fsm/delay[25]_i_1/O
                         net (fo=25, routed)          1.032    11.202    blackjack_fsm/delay[25]_i_1_n_0
    SLICE_X6Y61          FDRE                                         r  blackjack_fsm/delay_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.600     5.023    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X6Y61          FDRE                                         r  blackjack_fsm/delay_reg[18]/C

Slack:                    inf
  Source:                 sw_bet[12]
                            (input port)
  Destination:            blackjack_fsm/delay_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.202ns  (logic 2.591ns (23.125%)  route 8.612ns (76.875%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sw_bet[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sw_bet_IBUF[12]_inst/O
                         net (fo=5, routed)           5.468     6.934    blackjack_fsm/sw_bet_IBUF[12]
    SLICE_X4Y63          LUT4 (Prop_lut4_I1_O)        0.124     7.058 r  blackjack_fsm/state1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.058    blackjack_fsm/state1_carry__0_i_6_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.456 r  blackjack_fsm/state1_carry__0/CO[3]
                         net (fo=1, routed)           1.269     8.726    db1/CO[0]
    SLICE_X3Y60          LUT5 (Prop_lut5_I2_O)        0.152     8.878 f  db1/current_bet[15]_i_2/O
                         net (fo=5, routed)           0.375     9.253    blackjack_fsm/reset_hands_reg_0
    SLICE_X4Y59          LUT6 (Prop_lut6_I5_O)        0.326     9.579 r  blackjack_fsm/delay[25]_i_2/O
                         net (fo=27, routed)          0.467    10.046    blackjack_fsm/delay[25]_i_2_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I0_O)        0.124    10.170 r  blackjack_fsm/delay[25]_i_1/O
                         net (fo=25, routed)          1.032    11.202    blackjack_fsm/delay[25]_i_1_n_0
    SLICE_X6Y61          FDRE                                         r  blackjack_fsm/delay_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.600     5.023    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X6Y61          FDRE                                         r  blackjack_fsm/delay_reg[19]/C

Slack:                    inf
  Source:                 sw_bet[12]
                            (input port)
  Destination:            blackjack_fsm/delay_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.202ns  (logic 2.591ns (23.125%)  route 8.612ns (76.875%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sw_bet[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sw_bet_IBUF[12]_inst/O
                         net (fo=5, routed)           5.468     6.934    blackjack_fsm/sw_bet_IBUF[12]
    SLICE_X4Y63          LUT4 (Prop_lut4_I1_O)        0.124     7.058 r  blackjack_fsm/state1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.058    blackjack_fsm/state1_carry__0_i_6_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.456 r  blackjack_fsm/state1_carry__0/CO[3]
                         net (fo=1, routed)           1.269     8.726    db1/CO[0]
    SLICE_X3Y60          LUT5 (Prop_lut5_I2_O)        0.152     8.878 f  db1/current_bet[15]_i_2/O
                         net (fo=5, routed)           0.375     9.253    blackjack_fsm/reset_hands_reg_0
    SLICE_X4Y59          LUT6 (Prop_lut6_I5_O)        0.326     9.579 r  blackjack_fsm/delay[25]_i_2/O
                         net (fo=27, routed)          0.467    10.046    blackjack_fsm/delay[25]_i_2_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I0_O)        0.124    10.170 r  blackjack_fsm/delay[25]_i_1/O
                         net (fo=25, routed)          1.032    11.202    blackjack_fsm/delay[25]_i_1_n_0
    SLICE_X6Y61          FDRE                                         r  blackjack_fsm/delay_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.600     5.023    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X6Y61          FDRE                                         r  blackjack_fsm/delay_reg[20]/C

Slack:                    inf
  Source:                 sw_bet[12]
                            (input port)
  Destination:            blackjack_fsm/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.003ns  (logic 2.743ns (24.927%)  route 8.260ns (75.073%))
  Logic Levels:           7  (CARRY4=1 IBUF=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sw_bet[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sw_bet_IBUF[12]_inst/O
                         net (fo=5, routed)           5.468     6.934    blackjack_fsm/sw_bet_IBUF[12]
    SLICE_X4Y63          LUT4 (Prop_lut4_I1_O)        0.124     7.058 r  blackjack_fsm/state1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.058    blackjack_fsm/state1_carry__0_i_6_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.456 r  blackjack_fsm/state1_carry__0/CO[3]
                         net (fo=1, routed)           1.269     8.726    db1/CO[0]
    SLICE_X3Y60          LUT5 (Prop_lut5_I2_O)        0.152     8.878 f  db1/current_bet[15]_i_2/O
                         net (fo=5, routed)           0.378     9.256    blackjack_fsm/reset_hands_reg_0
    SLICE_X4Y59          LUT6 (Prop_lut6_I2_O)        0.326     9.582 r  blackjack_fsm/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.300     9.882    blackjack_fsm/FSM_sequential_state[2]_i_5_n_0
    SLICE_X4Y58          LUT6 (Prop_lut6_I0_O)        0.124    10.006 r  blackjack_fsm/FSM_sequential_state[2]_i_4/O
                         net (fo=3, routed)           0.845    10.851    blackjack_fsm/FSM_sequential_state[2]_i_4_n_0
    SLICE_X3Y59          LUT5 (Prop_lut5_I3_O)        0.152    11.003 r  blackjack_fsm/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    11.003    blackjack_fsm/FSM_sequential_state[0]_i_1_n_0
    SLICE_X3Y59          FDCE                                         r  blackjack_fsm/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.603     5.026    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X3Y59          FDCE                                         r  blackjack_fsm/FSM_sequential_state_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_bet[13]
                            (input port)
  Destination:            blackjack_fsm/current_bet_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.291ns (41.153%)  route 0.416ns (58.847%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  sw_bet[13] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[13]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  sw_bet_IBUF[13]_inst/O
                         net (fo=5, routed)           0.416     0.707    blackjack_fsm/sw_bet_IBUF[13]
    SLICE_X2Y63          FDRE                                         r  blackjack_fsm/current_bet_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.872     2.037    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X2Y63          FDRE                                         r  blackjack_fsm/current_bet_reg[13]/C

Slack:                    inf
  Source:                 sw_bet[10]
                            (input port)
  Destination:            blackjack_fsm/current_bet_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.768ns  (logic 0.250ns (32.533%)  route 0.518ns (67.467%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  sw_bet[10] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[10]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sw_bet_IBUF[10]_inst/O
                         net (fo=5, routed)           0.518     0.768    blackjack_fsm/sw_bet_IBUF[10]
    SLICE_X3Y64          FDRE                                         r  blackjack_fsm/current_bet_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.872     2.037    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X3Y64          FDRE                                         r  blackjack_fsm/current_bet_reg[10]/C

Slack:                    inf
  Source:                 sw_bet[6]
                            (input port)
  Destination:            blackjack_fsm/current_bet_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.812ns  (logic 0.262ns (32.253%)  route 0.550ns (67.747%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw_bet[6] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  sw_bet_IBUF[6]_inst/O
                         net (fo=5, routed)           0.550     0.812    blackjack_fsm/sw_bet_IBUF[6]
    SLICE_X3Y63          FDRE                                         r  blackjack_fsm/current_bet_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.872     2.037    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  blackjack_fsm/current_bet_reg[6]/C

Slack:                    inf
  Source:                 sw_bet[15]
                            (input port)
  Destination:            blackjack_fsm/current_bet_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.815ns  (logic 0.292ns (35.767%)  route 0.524ns (64.232%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  sw_bet[15] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  sw_bet_IBUF[15]_inst/O
                         net (fo=5, routed)           0.524     0.815    blackjack_fsm/sw_bet_IBUF[15]
    SLICE_X2Y63          FDRE                                         r  blackjack_fsm/current_bet_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.872     2.037    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X2Y63          FDRE                                         r  blackjack_fsm/current_bet_reg[15]/C

Slack:                    inf
  Source:                 button_hit_unbounced
                            (input port)
  Destination:            db2/button_sync0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.817ns  (logic 0.256ns (31.276%)  route 0.562ns (68.724%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  button_hit_unbounced (IN)
                         net (fo=0)                   0.000     0.000    button_hit_unbounced
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  button_hit_unbounced_IBUF_inst/O
                         net (fo=1, routed)           0.562     0.817    db2/button_hit_unbounced_IBUF
    SLICE_X4Y63          FDRE                                         r  db2/button_sync0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.869     2.034    db2/sys_clk_IBUF_BUFG
    SLICE_X4Y63          FDRE                                         r  db2/button_sync0_reg/C

Slack:                    inf
  Source:                 sw_bet[14]
                            (input port)
  Destination:            card_logger/saved_bet_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.855ns  (logic 0.277ns (32.454%)  route 0.577ns (67.546%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  sw_bet[14] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[14]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  sw_bet_IBUF[14]_inst/O
                         net (fo=5, routed)           0.577     0.855    card_logger/D[14]
    SLICE_X11Y61         FDRE                                         r  card_logger/saved_bet_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.844     2.009    card_logger/sys_clk_IBUF_BUFG
    SLICE_X11Y61         FDRE                                         r  card_logger/saved_bet_reg[14]/C

Slack:                    inf
  Source:                 sw_bet[3]
                            (input port)
  Destination:            blackjack_fsm/current_bet_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.863ns  (logic 0.245ns (28.386%)  route 0.618ns (71.614%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  sw_bet[3] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_bet_IBUF[3]_inst/O
                         net (fo=5, routed)           0.618     0.863    blackjack_fsm/sw_bet_IBUF[3]
    SLICE_X1Y62          FDRE                                         r  blackjack_fsm/current_bet_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.873     2.038    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X1Y62          FDRE                                         r  blackjack_fsm/current_bet_reg[3]/C

Slack:                    inf
  Source:                 sw_bet[11]
                            (input port)
  Destination:            card_logger/saved_bet_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.864ns  (logic 0.270ns (31.211%)  route 0.594ns (68.789%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  sw_bet[11] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[11]
    T13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sw_bet_IBUF[11]_inst/O
                         net (fo=5, routed)           0.594     0.864    card_logger/D[11]
    SLICE_X10Y61         FDRE                                         r  card_logger/saved_bet_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.844     2.009    card_logger/sys_clk_IBUF_BUFG
    SLICE_X10Y61         FDRE                                         r  card_logger/saved_bet_reg[11]/C

Slack:                    inf
  Source:                 sw_bet[13]
                            (input port)
  Destination:            card_logger/saved_bet_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.888ns  (logic 0.291ns (32.740%)  route 0.597ns (67.260%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  sw_bet[13] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[13]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  sw_bet_IBUF[13]_inst/O
                         net (fo=5, routed)           0.597     0.888    card_logger/D[13]
    SLICE_X11Y61         FDRE                                         r  card_logger/saved_bet_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.844     2.009    card_logger/sys_clk_IBUF_BUFG
    SLICE_X11Y61         FDRE                                         r  card_logger/saved_bet_reg[13]/C

Slack:                    inf
  Source:                 sw_bet[4]
                            (input port)
  Destination:            blackjack_fsm/current_bet_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.911ns  (logic 0.260ns (28.578%)  route 0.650ns (71.422%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  sw_bet[4] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  sw_bet_IBUF[4]_inst/O
                         net (fo=5, routed)           0.650     0.911    blackjack_fsm/sw_bet_IBUF[4]
    SLICE_X3Y63          FDRE                                         r  blackjack_fsm/current_bet_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.872     2.037    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  blackjack_fsm/current_bet_reg[4]/C





