# SystemVerilog Accelerated Verification using UVM

This repository contains lab exercises on the YAPP packet router for the training course SystemVerilog Accelerated Verification with UVM (ver 1.2.5) offered by Cadence.

## Lab 1 - Creating a Stimulus Model
### Objective:
To use the UVM class library to create the YAPP packet data item and explore the automation provided.
