{"vcs1":{"timestamp_begin":1739963323.562078903, "rt":3.37, "ut":3.13, "st":0.18}}
{"vcselab":{"timestamp_begin":1739963327.009419302, "rt":0.25, "ut":0.16, "st":0.08}}
{"link":{"timestamp_begin":1739963327.319146729, "rt":0.23, "ut":0.12, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739963323.269907113}
{"VCS_COMP_START_TIME": 1739963323.269907113}
{"VCS_COMP_END_TIME": 1739963327.612088918}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287960}}
{"vcselab": {"peak_mem": 150344}}
