

================================================================
== Vitis HLS Report for 'compute_attention_coefficients_sum_Pipeline_VITIS_LOOP_111_3'
================================================================
* Date:           Sat Dec 11 19:30:56 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.754 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                        |             |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |        Instance        |    Module   |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------+-------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_exp_28_10_s_fu_124  |exp_28_10_s  |       12|       12|  48.000 ns|  48.000 ns|    1|    1|      yes|
        +------------------------+-------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_111_3  |        ?|        ?|        16|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      164|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        4|    20|     1879|     1117|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|      286|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        4|    20|     2165|     1390|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------+-------------+---------+----+------+------+-----+
    |        Instance        |    Module   | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------+-------------+---------+----+------+------+-----+
    |grp_exp_28_10_s_fu_124  |exp_28_10_s  |        4|  20|  1879|  1117|    0|
    +------------------------+-------------+---------+----+------+------+-----+
    |Total                   |             |        4|  20|  1879|  1117|    0|
    +------------------------+-------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln111_fu_159_p2   |         +|   0|  0|  39|          32|           1|
    |add_ln113_fu_179_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln116_fu_173_p2   |         +|   0|  0|  25|          18|          18|
    |sum_V_2_fu_208_p2     |         +|   0|  0|  35|          28|          28|
    |icmp_ln111_fu_153_p2  |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln113_fu_199_p2  |      icmp|   0|  0|  20|          32|          33|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 164|         159|         130|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_n2_2    |   9|          2|   32|         64|
    |n2_fu_60                 |   9|          2|   32|         64|
    |sum_V_fu_64              |   9|          2|   28|         56|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   94|        188|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln116_reg_241                    |  18|   0|   18|          0|
    |all_scores_V_addr_reg_251            |  18|   0|   18|          0|
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg     |   1|   0|    1|          0|
    |grp_exp_28_10_s_fu_124_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln111_reg_237                   |   1|   0|    1|          0|
    |icmp_ln113_reg_257                   |   1|   0|    1|          0|
    |n2_fu_60                             |  32|   0|   32|          0|
    |op2_V_reg_261                        |  28|   0|   28|          0|
    |sum_V_fu_64                          |  28|   0|   28|          0|
    |icmp_ln111_reg_237                   |  64|  32|    1|          0|
    |icmp_ln113_reg_257                   |  64|  32|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 286|  64|  160|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+----------------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|  compute_attention_coefficients_sum_Pipeline_VITIS_LOOP_111_3|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|  compute_attention_coefficients_sum_Pipeline_VITIS_LOOP_111_3|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|  compute_attention_coefficients_sum_Pipeline_VITIS_LOOP_111_3|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|  compute_attention_coefficients_sum_Pipeline_VITIS_LOOP_111_3|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|  compute_attention_coefficients_sum_Pipeline_VITIS_LOOP_111_3|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|  compute_attention_coefficients_sum_Pipeline_VITIS_LOOP_111_3|  return value|
|num_of_nodes                      |   in|   32|     ap_none|                                                  num_of_nodes|        scalar|
|mul_ln116_1                       |   in|   18|     ap_none|                                                   mul_ln116_1|        scalar|
|mul_ln113                         |   in|   16|     ap_none|                                                     mul_ln113|        scalar|
|sum_V_out                         |  out|   28|      ap_vld|                                                     sum_V_out|       pointer|
|sum_V_out_ap_vld                  |  out|    1|      ap_vld|                                                     sum_V_out|       pointer|
|all_scores_V_address0             |  out|   18|   ap_memory|                                                  all_scores_V|         array|
|all_scores_V_ce0                  |  out|    1|   ap_memory|                                                  all_scores_V|         array|
|all_scores_V_q0                   |   in|   28|   ap_memory|                                                  all_scores_V|         array|
|all_scores_V_address1             |  out|   18|   ap_memory|                                                  all_scores_V|         array|
|all_scores_V_ce1                  |  out|    1|   ap_memory|                                                  all_scores_V|         array|
|all_scores_V_we1                  |  out|    1|   ap_memory|                                                  all_scores_V|         array|
|all_scores_V_d1                   |  out|   28|   ap_memory|                                                  all_scores_V|         array|
|connectivity_mask_final_address0  |  out|   16|   ap_memory|                                       connectivity_mask_final|         array|
|connectivity_mask_final_ce0       |  out|    1|   ap_memory|                                       connectivity_mask_final|         array|
|connectivity_mask_final_q0        |   in|   32|   ap_memory|                                       connectivity_mask_final|         array|
+----------------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+

