{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": "# Timing Diagrams in Digital Design\n\n*Understanding signal behavior in multi-component systems*\n\n---\n\n## Prerequisites\n\nThis tutorial assumes you have completed:\n\n- **[D Flip-Flops in Digital Design](/d_flipflop_tutorial.html)** — including how to read basic timing diagrams, edge-triggered capture, setup/hold times, and propagation delay\n\nYou should also be familiar with:\n\n- **Binary numbers** and logic levels (HIGH/LOW, 1/0)\n- **Logic gates** (AND, OR, NOT) and their behavior\n\n---\n\n## What This Tutorial Covers\n\nThe D flip-flop tutorial taught you to read timing diagrams for a single component. This tutorial extends that skill to **system-level timing diagrams** involving multiple signals working together:\n\n- **Signal types and notation** — buses, active-low signals, conventions\n- **Input/output perspectives** — understanding whose view you're looking at\n- **Multi-signal coordination** — memory interfaces, handshaking protocols\n- **Pipeline timing** — overlapped operations\n- **Timing hazards** — glitches and how to avoid them\n\nThese skills are essential for reading datasheets and debugging real hardware."
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": "---\n\n## Anatomy of a Timing Diagram\n\nLet's start with a simple timing diagram showing a clock and a data signal.\n\n**About the example data:** The data pattern `[0, 0, 1, 1, 1, 0, 1, 0]` was chosen deliberately to show:\n- **Staying low** (cycles 0-1): Data can remain stable across multiple cycles\n- **Rising transition** (cycle 2): LOW→HIGH change\n- **Staying high** (cycles 2-4): Data holds its value\n- **Multiple transitions** (cycles 5-7): Demonstrates that data can change every cycle\n\nThis pattern gives you a representative sample of the behaviors you'll encounter in real timing diagrams."
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "tags": [
     "hide-input"
    ]
   },
   "outputs": [],
   "source": [
    "import matplotlib.pyplot as plt\n",
    "import numpy as np\n",
    "\n",
    "fig, axes = plt.subplots(2, 1, figsize=(12, 4), sharex=True)\n",
    "fig.suptitle('Basic Timing Diagram Components', fontsize=14, fontweight='bold')\n",
    "\n",
    "t = np.arange(0, 8, 0.01)\n",
    "\n",
    "# Clock signal\n",
    "clk = np.zeros_like(t)\n",
    "for i in range(8):\n",
    "    clk[(t >= i) & (t < i + 0.5)] = 1\n",
    "\n",
    "# Data signal\n",
    "data_values = [0, 0, 1, 1, 1, 0, 1, 0]\n",
    "data = np.zeros_like(t)\n",
    "for i, val in enumerate(data_values):\n",
    "    data[(t >= i) & (t < i + 1)] = val\n",
    "\n",
    "# Plot clock\n",
    "axes[0].fill_between(t, 0, clk, color='#3b82f6', alpha=0.3, step='pre')\n",
    "axes[0].plot(t, clk, color='#3b82f6', lw=2, drawstyle='steps-pre')\n",
    "axes[0].set_ylabel('CLK', fontsize=11, fontweight='bold')\n",
    "axes[0].set_ylim(-0.3, 1.5)\n",
    "axes[0].set_yticks([0, 1])\n",
    "axes[0].set_yticklabels(['0', '1'])\n",
    "axes[0].grid(True, alpha=0.3, axis='x')\n",
    "\n",
    "# Annotate clock features\n",
    "axes[0].annotate('Rising edge', xy=(1.0, 0.5), xytext=(1.2, 1.3),\n",
    "                fontsize=9, color='#1e40af',\n",
    "                arrowprops=dict(arrowstyle='->', color='#1e40af', lw=1.5))\n",
    "axes[0].annotate('Falling edge', xy=(1.5, 0.5), xytext=(1.8, -0.1),\n",
    "                fontsize=9, color='#1e40af',\n",
    "                arrowprops=dict(arrowstyle='->', color='#1e40af', lw=1.5))\n",
    "axes[0].annotate('', xy=(3, 1.35), xytext=(4, 1.35),\n",
    "                arrowprops=dict(arrowstyle='<->', color='#059669', lw=1.5))\n",
    "axes[0].text(3.5, 1.45, 'Period', ha='center', fontsize=9, color='#059669')\n",
    "\n",
    "# Plot data\n",
    "axes[1].fill_between(t, 0, data, color='#10b981', alpha=0.3, step='pre')\n",
    "axes[1].plot(t, data, color='#10b981', lw=2, drawstyle='steps-pre')\n",
    "axes[1].set_ylabel('DATA', fontsize=11, fontweight='bold')\n",
    "axes[1].set_ylim(-0.3, 1.5)\n",
    "axes[1].set_yticks([0, 1])\n",
    "axes[1].set_yticklabels(['0', '1'])\n",
    "axes[1].set_xlabel('Time', fontsize=11)\n",
    "axes[1].grid(True, alpha=0.3, axis='x')\n",
    "\n",
    "# Mark clock edges\n",
    "for i in range(8):\n",
    "    for ax in axes:\n",
    "        ax.axvline(x=i, color='#d1d5db', linestyle='--', lw=0.5)\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "**Key elements:**\n",
    "\n",
    "| Element | Description |\n",
    "|---------|-------------|\n",
    "| **Signal name** | Label on Y-axis (CLK, DATA, etc.) |\n",
    "| **Logic levels** | HIGH (1) and LOW (0) positions |\n",
    "| **Time axis** | Horizontal axis showing progression |\n",
    "| **Rising edge** | Transition from LOW to HIGH (↑) |\n",
    "| **Falling edge** | Transition from LOW to HIGH (↓) |\n",
    "| **Period** | Time for one complete clock cycle |"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": "---\n\n## Signal Types in Timing Diagrams\n\nDigital systems use several types of signals, each with distinct characteristics.\n\n**Important: Inputs vs Outputs**\n\nTiming diagrams show signals from the perspective of a specific component. Before reading any timing diagram, ask: \"What component am I looking at?\"\n\n- **Inputs**: Signals coming *into* the component from external sources\n- **Outputs**: Signals generated *by* the component\n\nIn the example below, imagine we're looking at a **data processing module**:\n\n| Signal | Direction | Source |\n|--------|-----------|--------|\n| CLK | Input | Crystal oscillator or PLL on the board |\n| RST_N | Input | Power-on reset circuit (hardware that monitors power supply) |\n| EN | Input | A controller or state machine that decides when this module should operate |\n| D | Input | Upstream logic (e.g., a FIFO, another module's output, or external pins) |\n| BUS[7:0] | Output | This module's result — downstream logic will read it |\n\n**About the example signals:**\n\n- **CLK**: Input from the system clock generator — every synchronous component receives this\n\n- **RST_N (active-low reset)**: Input from the **power-on reset circuit**. The timing (0.3 to 1.8) represents:\n  - **Starts at 0.3** (not exactly 0): The reset circuit needs time to detect stable power\n  - **Releases at 1.8**: Released after power and clock are confirmed stable\n  - This is *asynchronous* to the clock — notice it doesn't align with clock edges\n\n- **EN (enable)**: Input from a **controller state machine** that orchestrates the system. The controller asserts EN when it wants this module to process data (cycles 2-7), then deasserts it when done.\n\n- **D (data)**: Input from **upstream logic** — could be a sensor interface, a FIFO buffer, or another module's output. The pattern shows data arriving while the module is enabled.\n\n- **BUS[7:0]**: Output produced by this module. The **slanting \"X\" lines at transitions** are standard notation meaning:\n  - All 8 bits are changing simultaneously\n  - The \"X\" pattern says \"transition happening — don't sample during this time\"\n  - Values shown (`XX`, `00`, `01`, etc.) are the stable values between transitions\n  - `XX` at startup means \"unknown\" — the module hasn't produced valid output yet"
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "tags": [
     "hide-input"
    ]
   },
   "outputs": [],
   "source": [
    "import matplotlib.pyplot as plt\n",
    "import numpy as np\n",
    "\n",
    "fig, axes = plt.subplots(5, 1, figsize=(12, 10), sharex=True)\n",
    "fig.suptitle('Common Signal Types', fontsize=14, fontweight='bold')\n",
    "\n",
    "t = np.arange(0, 10, 0.01)\n",
    "\n",
    "# 1. Clock signal - periodic\n",
    "clk = np.zeros_like(t)\n",
    "for i in range(10):\n",
    "    clk[(t >= i) & (t < i + 0.5)] = 1\n",
    "\n",
    "axes[0].fill_between(t, 0, clk, color='#3b82f6', alpha=0.3, step='pre')\n",
    "axes[0].plot(t, clk, color='#3b82f6', lw=2, drawstyle='steps-pre')\n",
    "axes[0].set_ylabel('CLK', fontsize=10, fontweight='bold')\n",
    "axes[0].set_ylim(-0.2, 1.4)\n",
    "axes[0].set_yticks([0, 1])\n",
    "axes[0].text(10.2, 0.5, 'Clock\\n(periodic)', fontsize=9, va='center', color='#3b82f6')\n",
    "\n",
    "# 2. Reset signal - active low, asynchronous\n",
    "reset = np.ones_like(t)\n",
    "reset[(t >= 0.3) & (t < 1.8)] = 0\n",
    "\n",
    "axes[1].fill_between(t, 0, reset, color='#ef4444', alpha=0.3, step='pre')\n",
    "axes[1].plot(t, reset, color='#ef4444', lw=2, drawstyle='steps-pre')\n",
    "axes[1].set_ylabel('RST_N', fontsize=10, fontweight='bold')\n",
    "axes[1].set_ylim(-0.2, 1.4)\n",
    "axes[1].set_yticks([0, 1])\n",
    "axes[1].text(10.2, 0.5, 'Reset\\n(active-low)', fontsize=9, va='center', color='#ef4444')\n",
    "axes[1].annotate('Active', xy=(1, 0.2), fontsize=8, color='#ef4444', ha='center')\n",
    "\n",
    "# 3. Enable signal - control\n",
    "enable = np.zeros_like(t)\n",
    "enable[(t >= 2) & (t < 7)] = 1\n",
    "\n",
    "axes[2].fill_between(t, 0, enable, color='#f59e0b', alpha=0.3, step='pre')\n",
    "axes[2].plot(t, enable, color='#f59e0b', lw=2, drawstyle='steps-pre')\n",
    "axes[2].set_ylabel('EN', fontsize=10, fontweight='bold')\n",
    "axes[2].set_ylim(-0.2, 1.4)\n",
    "axes[2].set_yticks([0, 1])\n",
    "axes[2].text(10.2, 0.5, 'Enable\\n(control)', fontsize=9, va='center', color='#f59e0b')\n",
    "\n",
    "# 4. Data signal - changes on clock edges\n",
    "data_values = [0, 0, 0, 1, 0, 1, 1, 0, 1, 0]\n",
    "data = np.zeros_like(t)\n",
    "for i, val in enumerate(data_values):\n",
    "    data[(t >= i) & (t < i + 1)] = val\n",
    "\n",
    "axes[3].fill_between(t, 0, data, color='#10b981', alpha=0.3, step='pre')\n",
    "axes[3].plot(t, data, color='#10b981', lw=2, drawstyle='steps-pre')\n",
    "axes[3].set_ylabel('D', fontsize=10, fontweight='bold')\n",
    "axes[3].set_ylim(-0.2, 1.4)\n",
    "axes[3].set_yticks([0, 1])\n",
    "axes[3].text(10.2, 0.5, 'Data\\n(synchronous)', fontsize=9, va='center', color='#10b981')\n",
    "\n",
    "# 5. Bus signal - multi-bit represented as a group\n",
    "bus_values = ['XX', '00', '00', '01', '02', '03', '03', '03', '04', '00']\n",
    "bus = np.zeros_like(t)\n",
    "for i in range(10):\n",
    "    bus[(t >= i) & (t < i + 1)] = 0.5\n",
    "\n",
    "axes[4].fill_between(t, 0.2, 0.8, color='#8b5cf6', alpha=0.2, step='pre')\n",
    "axes[4].plot(t, np.ones_like(t) * 0.8, color='#8b5cf6', lw=2, drawstyle='steps-pre')\n",
    "axes[4].plot(t, np.ones_like(t) * 0.2, color='#8b5cf6', lw=2, drawstyle='steps-pre')\n",
    "# Draw transitions\n",
    "for i in range(1, 10):\n",
    "    if bus_values[i] != bus_values[i-1]:\n",
    "        axes[4].plot([i, i], [0.2, 0.8], color='#8b5cf6', lw=2)\n",
    "        # X crossing for transition\n",
    "        axes[4].plot([i-0.05, i+0.05], [0.2, 0.8], color='#8b5cf6', lw=1)\n",
    "        axes[4].plot([i-0.05, i+0.05], [0.8, 0.2], color='#8b5cf6', lw=1)\n",
    "for i, val in enumerate(bus_values):\n",
    "    axes[4].text(i + 0.5, 0.5, val, ha='center', va='center', fontsize=9, fontweight='bold', color='#5b21b6')\n",
    "\n",
    "axes[4].set_ylabel('BUS[7:0]', fontsize=10, fontweight='bold')\n",
    "axes[4].set_ylim(-0.1, 1.1)\n",
    "axes[4].set_yticks([])\n",
    "axes[4].set_xlabel('Clock Cycles', fontsize=11)\n",
    "axes[4].text(10.2, 0.5, 'Bus\\n(multi-bit)', fontsize=9, va='center', color='#8b5cf6')\n",
    "\n",
    "# Mark clock edges\n",
    "for i in range(10):\n",
    "    for ax in axes:\n",
    "        ax.axvline(x=i, color='#d1d5db', linestyle='--', lw=0.5)\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "**Signal type characteristics:**\n",
    "\n",
    "| Type | Characteristics | Examples |\n",
    "|------|-----------------|----------|\n",
    "| **Clock** | Periodic, fixed frequency | CLK, SYSCLK |\n",
    "| **Reset** | Often active-low, assertion clears state | RST_N, RESET |\n",
    "| **Enable** | Gates operations on/off | EN, CE, OE |\n",
    "| **Data** | Changes relative to clock | D, Q, DATA_IN |\n",
    "| **Bus** | Multi-bit values shown as hex/decimal | ADDR[15:0], DATA[7:0] |"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": "---\n\n## Example: Reading a Memory Interface\n\nLet's examine a realistic timing diagram for a simple synchronous memory read operation.\n\n**About the signal timing:** This example models a typical synchronous SRAM read sequence:\n\n- **CS_N (Chip Select)**: Goes low at cycle 2 and stays low through cycle 6 — the memory chip ignores all other signals when CS_N is high\n- **RD_N (Read Enable)**: Asserted one cycle after CS_N (cycle 3) — this is the actual read command\n- **ADDR**: Set to address `00` when CS_N goes low — we're reading from memory address 0x00\n- **DATA**: Returns `42` after one cycle delay (cycle 4) — memory needs time to fetch the data\n- **VALID**: Goes high when data is ready — tells the controller \"you can sample now\"\n\n**Why these specific values?**\n- Address `00` is simple — any address would work the same way\n- Data value `42` (the \"answer to everything\") is memorable and clearly shows valid data vs high-impedance `ZZ`\n- One-cycle latency between RD_N assertion and data valid is typical for synchronous memory\n- The `ZZ` (high-impedance) shows the data bus is not being driven when no read is active"
  },
  {
   "cell_type": "code",
   "source": "import matplotlib.pyplot as plt\nimport numpy as np\n\nfig, axes = plt.subplots(6, 1, figsize=(14, 10), sharex=True)\nfig.suptitle('Synchronous Memory Read Timing', fontsize=14, fontweight='bold')\n\nt = np.arange(0, 10, 0.01)\n\n# Clock\nclk = np.zeros_like(t)\nfor i in range(10):\n    clk[(t >= i) & (t < i + 0.5)] = 1\n\n# Chip Select (active low) - asserted at cycle 2\ncs_n = np.ones_like(t)\ncs_n[(t >= 2) & (t < 7)] = 0\n\n# Read Enable (active low) - asserted at cycle 3\nrd_n = np.ones_like(t)\nrd_n[(t >= 3) & (t < 6)] = 0\n\n# Address bus\naddr_values = ['--', '--', '00', '00', '00', '00', '00', '--', '--', '--']\n\n# Data bus - valid 1 cycle after read enable\ndata_values = ['ZZ', 'ZZ', 'ZZ', 'ZZ', '42', '42', 'ZZ', 'ZZ', 'ZZ', 'ZZ']\n\n# Data Valid signal\nvalid = np.zeros_like(t)\nvalid[(t >= 4) & (t < 6)] = 1\n\n# Plot clock\naxes[0].fill_between(t, 0, clk, color='#3b82f6', alpha=0.3, step='pre')\naxes[0].plot(t, clk, color='#3b82f6', lw=2, drawstyle='steps-pre')\naxes[0].set_ylabel('CLK', fontsize=10, fontweight='bold')\naxes[0].set_ylim(-0.2, 1.4)\naxes[0].set_yticks([0, 1])\n\n# Plot CS_N\naxes[1].fill_between(t, 0, cs_n, color='#ef4444', alpha=0.3, step='pre')\naxes[1].plot(t, cs_n, color='#ef4444', lw=2, drawstyle='steps-pre')\naxes[1].set_ylabel('CS_N', fontsize=10, fontweight='bold')\naxes[1].set_ylim(-0.2, 1.4)\naxes[1].set_yticks([0, 1])\naxes[1].text(4.5, 0.2, 'chip selected', fontsize=9, ha='center', color='#ef4444')\n\n# Plot RD_N\naxes[2].fill_between(t, 0, rd_n, color='#f59e0b', alpha=0.3, step='pre')\naxes[2].plot(t, rd_n, color='#f59e0b', lw=2, drawstyle='steps-pre')\naxes[2].set_ylabel('RD_N', fontsize=10, fontweight='bold')\naxes[2].set_ylim(-0.2, 1.4)\naxes[2].set_yticks([0, 1])\naxes[2].text(4.5, 0.2, 'read active', fontsize=9, ha='center', color='#f59e0b')\n\n# Plot Address bus\naxes[3].fill_between(t, 0.2, 0.8, color='#8b5cf6', alpha=0.2)\naxes[3].plot(t, np.ones_like(t) * 0.8, color='#8b5cf6', lw=2)\naxes[3].plot(t, np.ones_like(t) * 0.2, color='#8b5cf6', lw=2)\nfor i in range(1, 10):\n    if addr_values[i] != addr_values[i-1]:\n        axes[3].plot([i, i], [0.2, 0.8], color='#8b5cf6', lw=2)\n        axes[3].plot([i-0.05, i+0.05], [0.2, 0.8], color='#8b5cf6', lw=1)\n        axes[3].plot([i-0.05, i+0.05], [0.8, 0.2], color='#8b5cf6', lw=1)\nfor i, val in enumerate(addr_values):\n    axes[3].text(i + 0.5, 0.5, val, ha='center', va='center', fontsize=9, fontweight='bold', color='#5b21b6')\naxes[3].set_ylabel('ADDR', fontsize=10, fontweight='bold')\naxes[3].set_ylim(-0.1, 1.1)\naxes[3].set_yticks([])\n\n# Plot Data bus\naxes[4].fill_between(t, 0.2, 0.8, color='#10b981', alpha=0.2)\naxes[4].plot(t, np.ones_like(t) * 0.8, color='#10b981', lw=2)\naxes[4].plot(t, np.ones_like(t) * 0.2, color='#10b981', lw=2)\nfor i in range(1, 10):\n    if data_values[i] != data_values[i-1]:\n        axes[4].plot([i, i], [0.2, 0.8], color='#10b981', lw=2)\n        axes[4].plot([i-0.05, i+0.05], [0.2, 0.8], color='#10b981', lw=1)\n        axes[4].plot([i-0.05, i+0.05], [0.8, 0.2], color='#10b981', lw=1)\nfor i, val in enumerate(data_values):\n    color = '#065f46' if val not in ['ZZ', '--'] else '#9ca3af'\n    axes[4].text(i + 0.5, 0.5, val, ha='center', va='center', fontsize=9, fontweight='bold', color=color)\naxes[4].set_ylabel('DATA', fontsize=10, fontweight='bold')\naxes[4].set_ylim(-0.1, 1.1)\naxes[4].set_yticks([])\n\n# Plot Valid\naxes[5].fill_between(t, 0, valid, color='#22c55e', alpha=0.3, step='pre')\naxes[5].plot(t, valid, color='#22c55e', lw=2, drawstyle='steps-pre')\naxes[5].set_ylabel('VALID', fontsize=10, fontweight='bold')\naxes[5].set_ylim(-0.2, 1.4)\naxes[5].set_yticks([0, 1])\naxes[5].set_xlabel('Clock Cycles', fontsize=11)\naxes[5].text(5, 1.2, 'Data can be sampled', fontsize=9, ha='center', color='#22c55e')\n\n# Mark clock edges\nfor i in range(10):\n    for ax in axes:\n        ax.axvline(x=i, color='#d1d5db', linestyle='--', lw=0.5)\n\n# Annotate phases\naxes[0].text(2.5, 1.3, '1. Select chip', fontsize=9, ha='center', color='#374151')\naxes[0].text(3.5, 1.3, '2. Assert read', fontsize=9, ha='center', color='#374151')\naxes[0].text(5, 1.3, '3. Capture data', fontsize=9, ha='center', color='#374151')\n\nplt.tight_layout()\nplt.show()",
   "metadata": {},
   "execution_count": null,
   "outputs": []
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "**Reading this timing diagram:**\n",
    "\n",
    "1. **Cycle 2**: Address is placed on bus, chip select asserted (CS_N goes low)\n",
    "2. **Cycle 3**: Read enable asserted (RD_N goes low)\n",
    "3. **Cycle 4**: Memory responds with data, VALID goes high\n",
    "4. **Cycles 4-5**: Data is valid — controller samples it on the rising edge\n",
    "5. **Cycle 6**: Read complete, signals deasserted\n",
    "\n",
    "**Notation conventions:**\n",
    "- **ZZ**: High-impedance (tri-state, bus not driven)\n",
    "- **--**: Don't care (value irrelevant)\n",
    "- **_N suffix**: Active-low signal"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": "---\n\n## Common Timing Diagram Patterns\n\n### Pattern 1: Handshaking (Request/Acknowledge)\n\n**About the signal timing:** This pattern shows a classic \"four-phase handshake\":\n\n1. **REQ asserts** (cycle 2): Requester says \"I need something\"\n2. **ACK asserts** (cycle 4): Responder says \"Got it, working on it\" — the 2-cycle delay represents processing time\n3. **REQ deasserts** (cycle 6): Requester sees ACK, says \"Okay, I'll wait\"\n4. **ACK deasserts** (cycle 7): Responder finishes, ready for next request\n\n**Why these specific timings?**\n- 2-cycle delay before ACK: Shows that the responder needs time to process (could be memory access, computation, etc.)\n- REQ held until ACK seen: Demonstrates proper protocol — you don't drop your request until acknowledged\n- ACK held one cycle after REQ drops: Shows clean completion of the handshake\n\nThis pattern is fundamental — you'll see it in bus protocols, FIFO interfaces, and inter-module communication."
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "tags": [
     "hide-input"
    ]
   },
   "outputs": [],
   "source": [
    "import matplotlib.pyplot as plt\n",
    "import numpy as np\n",
    "\n",
    "fig, axes = plt.subplots(3, 1, figsize=(12, 5), sharex=True)\n",
    "fig.suptitle('Request/Acknowledge Handshaking', fontsize=14, fontweight='bold')\n",
    "\n",
    "t = np.arange(0, 10, 0.01)\n",
    "\n",
    "# Clock\n",
    "clk = np.zeros_like(t)\n",
    "for i in range(10):\n",
    "    clk[(t >= i) & (t < i + 0.5)] = 1\n",
    "\n",
    "# Request\n",
    "req = np.zeros_like(t)\n",
    "req[(t >= 2) & (t < 6)] = 1\n",
    "\n",
    "# Acknowledge (delayed response)\n",
    "ack = np.zeros_like(t)\n",
    "ack[(t >= 4) & (t < 7)] = 1\n",
    "\n",
    "# Plot\n",
    "axes[0].fill_between(t, 0, clk, color='#3b82f6', alpha=0.3, step='pre')\n",
    "axes[0].plot(t, clk, color='#3b82f6', lw=2, drawstyle='steps-pre')\n",
    "axes[0].set_ylabel('CLK', fontsize=10, fontweight='bold')\n",
    "axes[0].set_ylim(-0.2, 1.4)\n",
    "axes[0].set_yticks([0, 1])\n",
    "\n",
    "axes[1].fill_between(t, 0, req, color='#10b981', alpha=0.3, step='pre')\n",
    "axes[1].plot(t, req, color='#10b981', lw=2, drawstyle='steps-pre')\n",
    "axes[1].set_ylabel('REQ', fontsize=10, fontweight='bold')\n",
    "axes[1].set_ylim(-0.2, 1.4)\n",
    "axes[1].set_yticks([0, 1])\n",
    "\n",
    "axes[2].fill_between(t, 0, ack, color='#f59e0b', alpha=0.3, step='pre')\n",
    "axes[2].plot(t, ack, color='#f59e0b', lw=2, drawstyle='steps-pre')\n",
    "axes[2].set_ylabel('ACK', fontsize=10, fontweight='bold')\n",
    "axes[2].set_ylim(-0.2, 1.4)\n",
    "axes[2].set_yticks([0, 1])\n",
    "axes[2].set_xlabel('Clock Cycles', fontsize=11)\n",
    "\n",
    "# Annotations\n",
    "axes[1].annotate('Request asserted', xy=(2.5, 1.1), fontsize=9, color='#10b981')\n",
    "axes[2].annotate('Acknowledge returned', xy=(4.5, 1.1), fontsize=9, color='#f59e0b')\n",
    "axes[1].annotate('Request deasserted\\nafter ACK seen', xy=(6.5, 0.6), fontsize=9, color='#6b7280')\n",
    "\n",
    "for i in range(10):\n",
    "    for ax in axes:\n",
    "        ax.axvline(x=i, color='#d1d5db', linestyle='--', lw=0.5)\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": "### Pattern 2: Pipeline Stages\n\n**About the example:** We show 5 instructions (A, B, C, D, E) flowing through a 3-stage pipeline (Fetch → Decode → Execute).\n\n**Why these specific values?**\n- **3 stages**: The minimum to show pipeline behavior clearly — real CPUs have 5-20+ stages, but the principle is the same\n- **5 instructions**: Enough to show:\n  - Pipeline filling (cycles 1-3): Each cycle adds one more instruction in flight\n  - Steady state (cycles 4-5): All 3 stages busy simultaneously\n  - Pipeline draining (cycles 6-7): Last instructions completing\n- **Letters A-E**: Simple labels that make it easy to track each instruction's progress through stages\n\n**Key insight to notice:** Look at cycle 5 in the diagram — at that single instant:\n- Instruction **C** is being fetched\n- Instruction **B** is being decoded\n- Instruction **A** is executing\n\nThis \"overlap\" is why pipelines improve throughput — we're doing 3 things at once instead of waiting for each instruction to fully complete."
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "tags": [
     "hide-input"
    ]
   },
   "outputs": [],
   "source": [
    "import matplotlib.pyplot as plt\n",
    "import numpy as np\n",
    "\n",
    "fig, axes = plt.subplots(4, 1, figsize=(14, 7), sharex=True)\n",
    "fig.suptitle('3-Stage Pipeline Timing', fontsize=14, fontweight='bold')\n",
    "\n",
    "t = np.arange(0, 12, 0.01)\n",
    "\n",
    "# Clock\n",
    "clk = np.zeros_like(t)\n",
    "for i in range(12):\n",
    "    clk[(t >= i) & (t < i + 0.5)] = 1\n",
    "\n",
    "# Define colors for each instruction\n",
    "colors = ['#3b82f6', '#10b981', '#f59e0b', '#ef4444', '#8b5cf6']\n",
    "instr_names = ['A', 'B', 'C', 'D', 'E']\n",
    "\n",
    "# Stage 1: Fetch\n",
    "# Stage 2: Decode (1 cycle after fetch)\n",
    "# Stage 3: Execute (2 cycles after fetch)\n",
    "\n",
    "def draw_pipeline_stage(ax, stage_data, ylabel):\n",
    "    ax.fill_between(t, 0.2, 0.8, color='#f3f4f6', alpha=0.5)\n",
    "    ax.plot(t, np.ones_like(t) * 0.8, color='#9ca3af', lw=1)\n",
    "    ax.plot(t, np.ones_like(t) * 0.2, color='#9ca3af', lw=1)\n",
    "    \n",
    "    for start, name, color in stage_data:\n",
    "        ax.fill_between(t[(t >= start) & (t < start + 1)], 0.2, 0.8, color=color, alpha=0.6, step='pre')\n",
    "        ax.text(start + 0.5, 0.5, name, ha='center', va='center', fontsize=11, fontweight='bold', color='white')\n",
    "        ax.axvline(x=start, color='#374151', lw=1)\n",
    "        ax.axvline(x=start+1, color='#374151', lw=1)\n",
    "    \n",
    "    ax.set_ylabel(ylabel, fontsize=10, fontweight='bold')\n",
    "    ax.set_ylim(-0.1, 1.1)\n",
    "    ax.set_yticks([])\n",
    "\n",
    "# Plot clock\n",
    "axes[0].fill_between(t, 0, clk, color='#3b82f6', alpha=0.3, step='pre')\n",
    "axes[0].plot(t, clk, color='#3b82f6', lw=2, drawstyle='steps-pre')\n",
    "axes[0].set_ylabel('CLK', fontsize=10, fontweight='bold')\n",
    "axes[0].set_ylim(-0.2, 1.4)\n",
    "axes[0].set_yticks([0, 1])\n",
    "\n",
    "# Fetch stage\n",
    "fetch_data = [(1, 'A', colors[0]), (2, 'B', colors[1]), (3, 'C', colors[2]), \n",
    "              (4, 'D', colors[3]), (5, 'E', colors[4])]\n",
    "draw_pipeline_stage(axes[1], fetch_data, 'FETCH')\n",
    "\n",
    "# Decode stage (shifted by 1)\n",
    "decode_data = [(2, 'A', colors[0]), (3, 'B', colors[1]), (4, 'C', colors[2]),\n",
    "               (5, 'D', colors[3]), (6, 'E', colors[4])]\n",
    "draw_pipeline_stage(axes[2], decode_data, 'DECODE')\n",
    "\n",
    "# Execute stage (shifted by 2)\n",
    "exec_data = [(3, 'A', colors[0]), (4, 'B', colors[1]), (5, 'C', colors[2]),\n",
    "             (6, 'D', colors[3]), (7, 'E', colors[4])]\n",
    "draw_pipeline_stage(axes[3], exec_data, 'EXECUTE')\n",
    "axes[3].set_xlabel('Clock Cycles', fontsize=11)\n",
    "\n",
    "# Mark clock edges\n",
    "for i in range(12):\n",
    "    for ax in axes:\n",
    "        ax.axvline(x=i, color='#d1d5db', linestyle='--', lw=0.5)\n",
    "\n",
    "# Annotations\n",
    "axes[0].text(6.5, 1.3, 'At cycle 5: A executing, B decoding, C fetching', fontsize=10, color='#374151')\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "**Pipeline insight:** At any given cycle, multiple instructions are in flight simultaneously:\n",
    "- Each stage processes a different instruction\n",
    "- One instruction completes per cycle (after the pipeline fills)\n",
    "- Latency = 3 cycles, but throughput = 1 instruction/cycle"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": "---\n\n## Timing Hazards and Issues\n\n### Glitches\n\nA **glitch** is an unwanted short pulse caused by unequal propagation delays through different logic paths.\n\n**About this example:** We use the simple logic function `Y = A AND (NOT B)` with a specific input change designed to expose the glitch:\n\n**Why A=0→1 and B=0→1 simultaneously?**\n- In the ideal world (zero delay): When both go from 0 to 1:\n  - A becomes 1, B becomes 1, so NOT B becomes 0\n  - Y = 1 AND 0 = 0 (no change from initial state)\n- In the real world: The NOT gate has a small delay (~0.1 time units in our example)\n  - A rises to 1 immediately\n  - NOT B is still 1 (hasn't processed B's change yet)\n  - For that brief moment: Y = 1 AND 1 = 1 → **GLITCH!**\n\n**Why this matters:** This specific input transition (both inputs changing together) is the classic \"static hazard\" case. The glitch duration equals the NOT gate's propagation delay. In a real circuit, this could:\n- Cause a downstream flip-flop to capture the wrong value\n- Trigger unintended state machine transitions\n- Corrupt data in asynchronous designs"
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "tags": [
     "hide-input"
    ]
   },
   "outputs": [],
   "source": "import matplotlib.pyplot as plt\nimport numpy as np\n\nfig, axes = plt.subplots(4, 1, figsize=(12, 6), sharex=True)\nfig.suptitle('Glitch in Combinational Logic (Y = A AND NOT B)', fontsize=14, fontweight='bold')\n\nt = np.arange(0, 6, 0.001)\n\n# A changes at t=2\na_signal = np.zeros_like(t)\na_signal[t >= 2] = 1\n\n# B changes at t=2 (simultaneously in ideal world)\nb_signal = np.zeros_like(t)\nb_signal[t >= 2] = 1\n\n# NOT B (with small delay of 0.1)\nnot_b = np.ones_like(t)\nnot_b[t >= 2.1] = 0\n\n# Y = A AND NOT_B - shows glitch because A rises before NOT_B falls\ny_signal = np.zeros_like(t)\ny_signal[(t >= 2) & (t < 2.1)] = 1  # Glitch!\n\n# Plot\naxes[0].fill_between(t, 0, a_signal, color='#3b82f6', alpha=0.3, step='pre')\naxes[0].plot(t, a_signal, color='#3b82f6', lw=2, drawstyle='steps-pre')\naxes[0].set_ylabel('A', fontsize=11, fontweight='bold')\naxes[0].set_ylim(-0.2, 1.4)\naxes[0].set_yticks([0, 1])\n\naxes[1].fill_between(t, 0, b_signal, color='#10b981', alpha=0.3, step='pre')\naxes[1].plot(t, b_signal, color='#10b981', lw=2, drawstyle='steps-pre')\naxes[1].set_ylabel('B', fontsize=11, fontweight='bold')\naxes[1].set_ylim(-0.2, 1.4)\naxes[1].set_yticks([0, 1])\n\naxes[2].fill_between(t, 0, not_b, color='#f59e0b', alpha=0.3, step='pre')\naxes[2].plot(t, not_b, color='#f59e0b', lw=2, drawstyle='steps-pre')\naxes[2].set_ylabel('NOT B', fontsize=11, fontweight='bold')\naxes[2].set_ylim(-0.2, 1.4)\naxes[2].set_yticks([0, 1])\naxes[2].annotate('Delayed!', xy=(2.1, 0.5), xytext=(2.5, 1.1),\n                fontsize=9, color='#f59e0b',\n                arrowprops=dict(arrowstyle='->', color='#f59e0b'))\n\naxes[3].fill_between(t, 0, y_signal, color='#ef4444', alpha=0.3, step='pre')\naxes[3].plot(t, y_signal, color='#ef4444', lw=2, drawstyle='steps-pre')\naxes[3].set_ylabel('Y', fontsize=11, fontweight='bold')\naxes[3].set_ylim(-0.2, 1.4)\naxes[3].set_yticks([0, 1])\naxes[3].set_xlabel('Time', fontsize=11)\n\n# Highlight glitch\naxes[3].axvspan(2, 2.1, color='#fecaca', alpha=0.7)\naxes[3].annotate('GLITCH!', xy=(2.05, 1.0), xytext=(2.5, 1.2),\n                fontsize=10, fontweight='bold', color='#ef4444',\n                arrowprops=dict(arrowstyle='->', color='#ef4444', lw=2))\n\naxes[0].axvline(x=2, color='#d1d5db', linestyle='--', lw=1)\n\nplt.tight_layout()\nplt.show()"
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "**Why glitches occur:** When A and B both change from 0→1:\n",
    "- Ideally: Y stays 0 (since A·B̄ = 1·0 = 0)\n",
    "- Reality: A rises immediately, but NOT B takes time to fall\n",
    "- Brief moment: A=1, NOT B=1 (hasn't updated yet) → Y=1 (glitch!)\n",
    "\n",
    "**Avoiding glitch problems:**\n",
    "- Register outputs to sample only at clock edges\n",
    "- Use synchronous design practices\n",
    "- Add glitch filters for asynchronous inputs"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## Key Takeaways\n",
    "\n",
    "1. **Timing diagrams are essential** for understanding and debugging digital circuits\n",
    "\n",
    "2. **Clock edges are reference points** — in synchronous design, everything happens relative to the clock\n",
    "\n",
    "3. **Setup and hold times** define when data must be stable for reliable capture\n",
    "\n",
    "4. **Propagation delay** limits how fast your circuit can run\n",
    "\n",
    "5. **Common notation:**\n",
    "   - Active-low signals: _N suffix or overbar\n",
    "   - High-impedance: Z or Hi-Z\n",
    "   - Don't care: X or --\n",
    "   - Bus transitions: X-crossing pattern\n",
    "\n",
    "6. **Practice reading timing diagrams** from datasheets — they're the universal language of digital hardware\n",
    "\n",
    "---\n",
    "\n",
    "*Timing diagrams bridge the gap between abstract logic design and physical hardware reality. Master them, and you'll be able to debug the most challenging timing issues.*"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "name": "python",
   "version": "3.8.0"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}