Resource Report
Microchip Technology Inc. - Microchip Libero Software Release v2022.2 (Version 2022.2.0.10)
Date: Mon Dec  5 15:56:05 2022

Device Selection
+--------------------------------+----------------+
| Family                         | SmartFusion2   |
| Device                         | M2S010         |
| Package                        | 256 VF         |
| Speed Grade                    | STD            |
| Temp                           | 0:25:85        |
| Voltage                        | 1.26:1.20:1.14 |
| Core Voltage                   | 1.2V           |
| Ramp Rate                      | 100ms Minimum  |
| System Controller Suspend Mode | No             |
| PLL Supply Voltage             | 2.5V           |
| Default I/O technology         | LVCMOS 2.5V    |
| Restrict Probe Pins            | Yes            |
| Restrict SPI Pins              | No             |
+--------------------------------+----------------+

Source Files
+---------+--------------------------------------------------------------------+
| Topcell | soundchip                                                          |
| Format  | Verilog                                                            |
| Source  | C:\Users\Constantin\Documents\VHDLSoundchip\synthesis\soundchip.vm |
+---------+--------------------------------------------------------------------+

Options
+----------------------------------------------------+-------+
| Enable Single Event Transient mitigation           | false |
| Enable Design Separation Methodology               | false |
| Limit the number of high fanout nets to display to | 10    |
+----------------------------------------------------+-------+

Resource Usage
+---------------------------+------+-------+------------+
| Type                      | Used | Total | Percentage |
+---------------------------+------+-------+------------+
| 4LUT                      | 52   | 12084 | 0.43       |
| DFF                       | 177  | 12084 | 1.46       |
| I/O Register              | 0    | 414   | 0.00       |
| User I/O                  | 6    | 138   | 4.35       |
| -- Single-ended I/O       | 6    | 138   | 4.35       |
| -- Differential I/O Pairs | 0    | 65    | 0.00       |
| RAM64x18                  | 0    | 22    | 0.00       |
| RAM1K18                   | 0    | 21    | 0.00       |
| MACC                      | 0    | 22    | 0.00       |
| Chip Globals              | 4    | 8     | 50.00      |
| CCC                       | 1    | 2     | 50.00      |
| RCOSC_25_50MHZ            | 1    | 1     | 100.00     |
| RCOSC_1MHZ                | 0    | 1     | 0.00       |
| XTLOSC                    | 0    | 1     | 0.00       |
| MSS                       | 0    | 1     | 0.00       |
+---------------------------+------+-------+------------+

Detailed Logic Resource Usage
+--------------------------+------+-----+
| Type                     | 4LUT | DFF |
+--------------------------+------+-----+
| Fabric Logic             | 52   | 177 |
| RAM64x18 Interface Logic | 0    | 0   |
| RAM1K18 Interface Logic  | 0    | 0   |
| MACC Interface Logic     | 0    | 0   |
| Total Used               | 52   | 177 |
+--------------------------+------+-----+

Detailed Carry Chains Resource Usage
+--------+------+
| Length | Used |
| 18     | 2    |
| Total  | 2    |
+--------+------+

I/O Function
+-------------------------------+--------------+-------------+-----------------+
| Type                          | w/o register | w/ register | w/ DDR register |
+-------------------------------+--------------+-------------+-----------------+
| Input I/O                     | 3            | 0           | 0               |
| Output I/O                    | 3            | 0           | 0               |
| Bidirectional I/O             | 0            | 0           | 0               |
| Differential Input I/O Pairs  | 0            | 0           | 0               |
| Differential Output I/O Pairs | 0            | 0           | 0               |
+-------------------------------+--------------+-------------+-----------------+

I/O Technology
+--------------+--------+------+-------+--------+---------------+
| I/O Standard | Vddi   | Vref | Input | Output | Bidirectional |
+--------------+--------+------+-------+--------+---------------+
| LVCMOS25     |  2.50v |  N/A |  3    |  3     |  0            |
+--------------+--------+------+-------+--------+---------------+

Nets assigned to chip global resources
+--------+---------+-------------------------------------------------------------+
| Fanout | Type    | Name                                                        |
+--------+---------+-------------------------------------------------------------+
| 145    | INT_NET | Net   : clk_debug                                           |
|        |         | Driver: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1                |
|        |         | Source: NETLIST                                             |
| 107    | INT_NET | Net   : AND2_0_Y_arst                                       |
|        |         | Driver: AND2_0_RNIKOS1/U0_RGB1                              |
|        |         | Source: NETLIST                                             |
| 70     | INT_NET | Net   : data_receiver_0_dac_reset_i                         |
|        |         | Driver: data_receiver_0/dac_reset_RNILDSA/U0_RGB1           |
|        |         | Source: NETLIST                                             |
| 32     | INT_NET | Net   : spi_slave_0_SPI_DONE                                |
|        |         | Driver: spi_slave_0/SPI_DONE_inferred_clock_RNIDF25/U0_RGB1 |
|        |         | Source: NETLIST                                             |
+--------+---------+-------------------------------------------------------------+

Nets assigned to row global resources
+--------+------+------+
| Fanout | Type | Name |
+--------+------+------+
+--------+------+------+

High fanout nets
+--------+---------+------------------------------------------------+
| Fanout | Type    | Name                                           |
+--------+---------+------------------------------------------------+
| 32     | INT_NET | Net   : spi_slave_0/N_4_i                      |
|        |         | Driver: spi_slave_0/SS_latched_RNIF5U21        |
| 31     | INT_NET | Net   : spi_slave_0/N_2_i                      |
|        |         | Driver: spi_slave_0/SS_latched_RNIF5U21_0      |
| 7      | INT_NET | Net   : spi_slave_0/SCLK_latched_Z             |
|        |         | Driver: spi_slave_0/SCLK_latched               |
| 6      | INT_NET | Net   : spi_slave_0/SCLK_old_Z                 |
|        |         | Driver: spi_slave_0/SCLK_old                   |
| 5      | INT_NET | Net   : spi_slave_0/SS_latched_Z               |
|        |         | Driver: spi_slave_0/SS_latched                 |
| 5      | INT_NET | Net   : spi_slave_0/N_17_i                     |
|        |         | Driver: spi_slave_0/SS_old_RNIM0QF1            |
| 4      | INT_NET | Net   : spi_slave_0/index_Z[2]                 |
|        |         | Driver: spi_slave_0/index[2]                   |
| 4      | INT_NET | Net   : spi_slave_0/index_Z[0]                 |
|        |         | Driver: spi_slave_0/index[0]                   |
| 4      | INT_NET | Net   : spi_slave_0/N_149                      |
|        |         | Driver: spi_slave_0/index_n3_i_o2_0_RNIBMMH1   |
| 3      | INT_NET | Net   : dac_out_left_c                         |
|        |         | Driver: dac_0/SIGMA_ADDER_0/sigma_register[17] |
+--------+---------+------------------------------------------------+

High fanout nets (through buffer trees)
+--------+---------+------------------------------------------------+
| Fanout | Type    | Name                                           |
+--------+---------+------------------------------------------------+
| 32     | INT_NET | Net   : spi_slave_0/N_4_i                      |
|        |         | Driver: spi_slave_0/SS_latched_RNIF5U21        |
| 31     | INT_NET | Net   : spi_slave_0/N_2_i                      |
|        |         | Driver: spi_slave_0/SS_latched_RNIF5U21_0      |
| 7      | INT_NET | Net   : spi_slave_0/SCLK_latched_Z             |
|        |         | Driver: spi_slave_0/SCLK_latched               |
| 6      | INT_NET | Net   : spi_slave_0/SCLK_old_Z                 |
|        |         | Driver: spi_slave_0/SCLK_old                   |
| 5      | INT_NET | Net   : spi_slave_0/SS_latched_Z               |
|        |         | Driver: spi_slave_0/SS_latched                 |
| 5      | INT_NET | Net   : spi_slave_0/N_17_i                     |
|        |         | Driver: spi_slave_0/SS_old_RNIM0QF1            |
| 4      | INT_NET | Net   : spi_slave_0/index_Z[2]                 |
|        |         | Driver: spi_slave_0/index[2]                   |
| 4      | INT_NET | Net   : spi_slave_0/index_Z[0]                 |
|        |         | Driver: spi_slave_0/index[0]                   |
| 4      | INT_NET | Net   : spi_slave_0/N_149                      |
|        |         | Driver: spi_slave_0/index_n3_i_o2_0_RNIBMMH1   |
| 3      | INT_NET | Net   : dac_out_left_c                         |
|        |         | Driver: dac_0/SIGMA_ADDER_0/sigma_register[17] |
+--------+---------+------------------------------------------------+

