xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../../../Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../Xilinx/Vivado/2018.1/data/ip/xpm/xpm_VCOMP.vhd,
clk25M.vhd,vhdl,xil_defaultlib,../../../../BRAMtoVGA.srcs/sources_1/bd/clk25M/sim/clk25M.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
