// Seed: 3207200229
module module_0 #(
    parameter id_10 = 32'd23,
    parameter id_6  = 32'd67,
    parameter id_8  = 32'd35
) (
    input id_1,
    input id_2,
    output logic id_3,
    output id_4
);
  logic id_5;
  logic _id_6;
  logic id_7;
  logic _id_8;
  logic id_9;
  logic _id_10;
  assign id_4 = id_8;
  rpmos (1, 1, id_1, id_9);
  assign id_8 = 1;
  logic id_11;
  assign id_4[id_6==id_8] = 1'h0 <= 1;
  logic id_12;
  type_24(
      id_6, 1, id_8
  );
  logic id_13;
  assign id_5[id_10[1!==1]] = id_10 - 1'b0;
  logic id_14;
  assign id_2 = id_2;
endmodule
