# ğŸ§  CPU Simulator (MIPS-Inspired)

This project simulates a simplified CPU architecture in Python, modeling core components like the CPU, memory bus, and cache. Its primary goal is to mimic the behavior of a MIPS-like processor, providing a hands-on environment to explore instruction execution, memory access, and basic control flow in a RISC-style architecture.
---

## ğŸš€ Features

### ğŸ§© CPU Core
- Program counter and register file
- Instruction parsing and execution
- HALT logic and control flow

### ğŸ—„ï¸ Memory Bus
- 1MB addressable memory
- Word-level read/write interface
- Input file support for memory initialization

### ğŸ§® Cache System
- Direct-mapped cache with block-based storage
- Hit/miss detection and block replacement
- Write-back policy with flush support

## ğŸ“ Project Structure

```
cpu-simulator/
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ cpu.py
â”‚   â”œâ”€â”€ memory.py
â”‚   â”œâ”€â”€ cache.py
â”‚   â””â”€â”€ cli.py
â”œâ”€â”€ tests/
â”‚   â””â”€â”€ test_cpu.py
â”œâ”€â”€ requirements.txt
â”œâ”€â”€ Dockerfile
â”œâ”€â”€ README.md
â””â”€â”€ main.py
```

---

## ğŸ§¾ Instruction Set Architecture (ISA)

| Instruction | Operands         | Description                                   |
|-------------|------------------|-----------------------------------------------|
| `ADD`       | Rd, Rs, Rt       | `Rd â† Rs + Rt`                                |
| `ADDI`      | Rt, Rs, immd     | `Rt â† Rs + immd`                              |
| `SUB`       | Rd, Rs, Rt       | `Rd â† Rs - Rt`                                |
| `SUBI`      | Rd, Rs, immd     | `Rd â† Rs - immd`                              |
| `SLT`       | Rd, Rs, Rt       | `Rd â† (Rs < Rt) ? 1 : 0`                      |
| `BNE`       | Rs, Rt, offset   | `If Rs â‰  Rt â†’ PC â† (PC + 4) + offset Ã— 4`     |
| `J`         | target           | `PC â† target Ã— 4`                             |
| `JAL`       | target           | `R7 â† PC + 4; PC â† target Ã— 4`                |
| `LW`        | Rt, offset(Rs)   | `Rt â† MEM[Rs + offset]`                       |
| `SW`        | Rt, offset(Rs)   | `MEM[Rs + offset] â† Rt`                       |
| `CACHE`     | Code             | `0 = off`, `1 = on`, `2 = flush`              |
| `HALT`      | â€”                | Terminate execution                           |

---

## âš™ï¸ How It Works

### 1. Input Files
- **Instruction file**: Contains ISA commands (one per line)
- **Memory file**: Initializes memory with address-value pairs (binary or decimal)

### 2. Execution Flow
- CPU loads instructions and memory
- Instructions are parsed and executed sequentially
- Cache intercepts memory access and manages block-level data
- Console output logs each stage of execution

### 3. CLI Interface
- Uses `argparse` for command-line arguments
- Optional: wrap with `click` for enhanced UX
- To run the simulator with instruction and memory files:

  ```bash
  python main.py --instructions files/instruction_input.txt --memory files/data_input.txt
  ```
---

## ğŸ§ª Testing

- Integration and unit tests using `pytest`
- Test coverage includes CPU execution, cache behavior, and memory access
- Example test: `test_valid_arithmetic_program` validates register and memory state after arithmetic operations

---

## ğŸ“ File Format Notes

### Memory File
- Format: `address,value`
- Example (binary addresses):
```
   00000000,7 
   00000100,8
```

### Instruction File
- Format: one instruction per line
- Example:
```
   LW R1, 0(R4)
   LW R2, 4(R4)
   ADD R3, R1, R2 
   SW R3, 0(R4) 
   HALT
```
