{"Source Block": ["oh/src/mio/hdl/mio_regs.v@115:131@HdlStmProcess", "\n   //################################\n   //# CONFIG\n   //################################ \n\n   always @ (posedge clk or negedge nreset)\n     if(!nreset)\n       begin\n\t  config_reg[18:0] <= DEF_CFG;\n       end\n     else if(config_write)\n       config_reg[18:0] <= data_in[18:0];\n\n   assign tx_en         = ~config_reg[0];         // tx disable\n   assign rx_en         = ~config_reg[1];         // rx disable\n   assign emode         = config_reg[3:2]==2'b00; // emesh packets\n   assign dmode         = config_reg[3:2]==2'b01; // data mode (streaming)\n"], "Clone Blocks": [["oh/src/spi/hdl/spi_master_regs.v@94:108", "\n   //####################################\n   //# CONFIG\n   //####################################\n   \n   always @ (posedge clk or negedge nreset)\n     if (~nreset)\n       config_reg[7:0] <= 'b0;   \n     else if(config_write)\n       config_reg[7:0] <= data_in[7:0];\n   \n   assign spi_en       = hw_en & ~config_reg[0]; // disable spi (on by default)\n   assign irq_en       = config_reg[1];          // enable interrupt\n   assign cpol         = config_reg[2];          // cpol\n   assign cpha         = config_reg[3];          // cpha\n"], ["oh/src/edma/hdl/edma_regs.v@129:143", "\n   //################################\n   //# CONFIG\n   //################################ \n\n   always @ (posedge clk or negedge nreset)\n     if(!nreset)\n       config_reg[31:0] <= DEF_CFG;\n     else if(config_write)\n       config_reg[31:0] <= data_in[31:0];\n   \n   assign dma_en             = config_reg[0];    // dma enabled\n   assign mastermode         = config_reg[1];    // dma in master mode\n   assign chainmode          = config_reg[2];    // autostart when done\n   assign manualmode         = ~config_reg[3];   // fetch descriptor if=1\n"], ["oh/src/mio/hdl/mio_regs.v@124:134", "       end\n     else if(config_write)\n       config_reg[18:0] <= data_in[18:0];\n\n   assign tx_en         = ~config_reg[0];         // tx disable\n   assign rx_en         = ~config_reg[1];         // rx disable\n   assign emode         = config_reg[3:2]==2'b00; // emesh packets\n   assign dmode         = config_reg[3:2]==2'b01; // data mode (streaming)\n   assign amode         = config_reg[3:2]==2'b10; // auto address mode\n   assign datasize[7:0] = config_reg[11:4];       // number of flits per packet\n   assign ddr_mode      = config_reg[12];         // dual data rate mode   \n"], ["oh/src/mio/hdl/mio_regs.v@123:133", "\t  config_reg[18:0] <= DEF_CFG;\n       end\n     else if(config_write)\n       config_reg[18:0] <= data_in[18:0];\n\n   assign tx_en         = ~config_reg[0];         // tx disable\n   assign rx_en         = ~config_reg[1];         // rx disable\n   assign emode         = config_reg[3:2]==2'b00; // emesh packets\n   assign dmode         = config_reg[3:2]==2'b01; // data mode (streaming)\n   assign amode         = config_reg[3:2]==2'b10; // auto address mode\n   assign datasize[7:0] = config_reg[11:4];       // number of flits per packet\n"]], "Diff Content": {"Delete": [[123, "\t  config_reg[18:0] <= DEF_CFG;\n"], [126, "       config_reg[18:0] <= data_in[18:0];\n"]], "Add": [[123, "\t  config_reg[20:0] <= DEF_CFG;\n"], [126, "       config_reg[20:0] <= data_in[20:0];\n"]]}}