
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//cp_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004027b0 <.init>:
  4027b0:	stp	x29, x30, [sp, #-16]!
  4027b4:	mov	x29, sp
  4027b8:	bl	40374c <__fxstatat@plt+0x78c>
  4027bc:	ldp	x29, x30, [sp], #16
  4027c0:	ret

Disassembly of section .plt:

00000000004027d0 <mbrtowc@plt-0x20>:
  4027d0:	stp	x16, x30, [sp, #-16]!
  4027d4:	adrp	x16, 42c000 <__fxstatat@plt+0x29040>
  4027d8:	ldr	x17, [x16, #4088]
  4027dc:	add	x16, x16, #0xff8
  4027e0:	br	x17
  4027e4:	nop
  4027e8:	nop
  4027ec:	nop

00000000004027f0 <mbrtowc@plt>:
  4027f0:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  4027f4:	ldr	x17, [x16]
  4027f8:	add	x16, x16, #0x0
  4027fc:	br	x17

0000000000402800 <memcpy@plt>:
  402800:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402804:	ldr	x17, [x16, #8]
  402808:	add	x16, x16, #0x8
  40280c:	br	x17

0000000000402810 <_exit@plt>:
  402810:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402814:	ldr	x17, [x16, #16]
  402818:	add	x16, x16, #0x10
  40281c:	br	x17

0000000000402820 <strlen@plt>:
  402820:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402824:	ldr	x17, [x16, #24]
  402828:	add	x16, x16, #0x18
  40282c:	br	x17

0000000000402830 <acl_set_fd@plt>:
  402830:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402834:	ldr	x17, [x16, #32]
  402838:	add	x16, x16, #0x20
  40283c:	br	x17

0000000000402840 <exit@plt>:
  402840:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402844:	ldr	x17, [x16, #40]
  402848:	add	x16, x16, #0x28
  40284c:	br	x17

0000000000402850 <error@plt>:
  402850:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402854:	ldr	x17, [x16, #48]
  402858:	add	x16, x16, #0x30
  40285c:	br	x17

0000000000402860 <rpmatch@plt>:
  402860:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402864:	ldr	x17, [x16, #56]
  402868:	add	x16, x16, #0x38
  40286c:	br	x17

0000000000402870 <acl_entries@plt>:
  402870:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402874:	ldr	x17, [x16, #64]
  402878:	add	x16, x16, #0x40
  40287c:	br	x17

0000000000402880 <geteuid@plt>:
  402880:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402884:	ldr	x17, [x16, #72]
  402888:	add	x16, x16, #0x48
  40288c:	br	x17

0000000000402890 <__xmknod@plt>:
  402890:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402894:	ldr	x17, [x16, #80]
  402898:	add	x16, x16, #0x50
  40289c:	br	x17

00000000004028a0 <linkat@plt>:
  4028a0:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  4028a4:	ldr	x17, [x16, #88]
  4028a8:	add	x16, x16, #0x58
  4028ac:	br	x17

00000000004028b0 <readlink@plt>:
  4028b0:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  4028b4:	ldr	x17, [x16, #96]
  4028b8:	add	x16, x16, #0x60
  4028bc:	br	x17

00000000004028c0 <getuid@plt>:
  4028c0:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  4028c4:	ldr	x17, [x16, #104]
  4028c8:	add	x16, x16, #0x68
  4028cc:	br	x17

00000000004028d0 <opendir@plt>:
  4028d0:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  4028d4:	ldr	x17, [x16, #112]
  4028d8:	add	x16, x16, #0x70
  4028dc:	br	x17

00000000004028e0 <__cxa_atexit@plt>:
  4028e0:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  4028e4:	ldr	x17, [x16, #120]
  4028e8:	add	x16, x16, #0x78
  4028ec:	br	x17

00000000004028f0 <unlinkat@plt>:
  4028f0:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  4028f4:	ldr	x17, [x16, #128]
  4028f8:	add	x16, x16, #0x80
  4028fc:	br	x17

0000000000402900 <clock_gettime@plt>:
  402900:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402904:	ldr	x17, [x16, #136]
  402908:	add	x16, x16, #0x88
  40290c:	br	x17

0000000000402910 <qsort@plt>:
  402910:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402914:	ldr	x17, [x16, #144]
  402918:	add	x16, x16, #0x90
  40291c:	br	x17

0000000000402920 <setvbuf@plt>:
  402920:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402924:	ldr	x17, [x16, #152]
  402928:	add	x16, x16, #0x98
  40292c:	br	x17

0000000000402930 <pathconf@plt>:
  402930:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402934:	ldr	x17, [x16, #160]
  402938:	add	x16, x16, #0xa0
  40293c:	br	x17

0000000000402940 <euidaccess@plt>:
  402940:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402944:	ldr	x17, [x16, #168]
  402948:	add	x16, x16, #0xa8
  40294c:	br	x17

0000000000402950 <lseek@plt>:
  402950:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402954:	ldr	x17, [x16, #176]
  402958:	add	x16, x16, #0xb0
  40295c:	br	x17

0000000000402960 <mkfifo@plt>:
  402960:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402964:	ldr	x17, [x16, #184]
  402968:	add	x16, x16, #0xb8
  40296c:	br	x17

0000000000402970 <__fpending@plt>:
  402970:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402974:	ldr	x17, [x16, #192]
  402978:	add	x16, x16, #0xc0
  40297c:	br	x17

0000000000402980 <stpcpy@plt>:
  402980:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402984:	ldr	x17, [x16, #200]
  402988:	add	x16, x16, #0xc8
  40298c:	br	x17

0000000000402990 <fileno@plt>:
  402990:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402994:	ldr	x17, [x16, #208]
  402998:	add	x16, x16, #0xd0
  40299c:	br	x17

00000000004029a0 <acl_delete_def_file@plt>:
  4029a0:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  4029a4:	ldr	x17, [x16, #216]
  4029a8:	add	x16, x16, #0xd8
  4029ac:	br	x17

00000000004029b0 <fclose@plt>:
  4029b0:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  4029b4:	ldr	x17, [x16, #224]
  4029b8:	add	x16, x16, #0xe0
  4029bc:	br	x17

00000000004029c0 <getpid@plt>:
  4029c0:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  4029c4:	ldr	x17, [x16, #232]
  4029c8:	add	x16, x16, #0xe8
  4029cc:	br	x17

00000000004029d0 <nl_langinfo@plt>:
  4029d0:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  4029d4:	ldr	x17, [x16, #240]
  4029d8:	add	x16, x16, #0xf0
  4029dc:	br	x17

00000000004029e0 <fopen@plt>:
  4029e0:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  4029e4:	ldr	x17, [x16, #248]
  4029e8:	add	x16, x16, #0xf8
  4029ec:	br	x17

00000000004029f0 <malloc@plt>:
  4029f0:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  4029f4:	ldr	x17, [x16, #256]
  4029f8:	add	x16, x16, #0x100
  4029fc:	br	x17

0000000000402a00 <futimesat@plt>:
  402a00:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402a04:	ldr	x17, [x16, #264]
  402a08:	add	x16, x16, #0x108
  402a0c:	br	x17

0000000000402a10 <chmod@plt>:
  402a10:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402a14:	ldr	x17, [x16, #272]
  402a18:	add	x16, x16, #0x110
  402a1c:	br	x17

0000000000402a20 <open@plt>:
  402a20:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402a24:	ldr	x17, [x16, #280]
  402a28:	add	x16, x16, #0x118
  402a2c:	br	x17

0000000000402a30 <__vasprintf_chk@plt>:
  402a30:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402a34:	ldr	x17, [x16, #288]
  402a38:	add	x16, x16, #0x120
  402a3c:	br	x17

0000000000402a40 <getppid@plt>:
  402a40:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402a44:	ldr	x17, [x16, #296]
  402a48:	add	x16, x16, #0x128
  402a4c:	br	x17

0000000000402a50 <futimens@plt>:
  402a50:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402a54:	ldr	x17, [x16, #304]
  402a58:	add	x16, x16, #0x130
  402a5c:	br	x17

0000000000402a60 <strncmp@plt>:
  402a60:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402a64:	ldr	x17, [x16, #312]
  402a68:	add	x16, x16, #0x138
  402a6c:	br	x17

0000000000402a70 <bindtextdomain@plt>:
  402a70:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402a74:	ldr	x17, [x16, #320]
  402a78:	add	x16, x16, #0x140
  402a7c:	br	x17

0000000000402a80 <__libc_start_main@plt>:
  402a80:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402a84:	ldr	x17, [x16, #328]
  402a88:	add	x16, x16, #0x148
  402a8c:	br	x17

0000000000402a90 <__printf_chk@plt>:
  402a90:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402a94:	ldr	x17, [x16, #336]
  402a98:	add	x16, x16, #0x150
  402a9c:	br	x17

0000000000402aa0 <acl_get_tag_type@plt>:
  402aa0:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402aa4:	ldr	x17, [x16, #344]
  402aa8:	add	x16, x16, #0x158
  402aac:	br	x17

0000000000402ab0 <memset@plt>:
  402ab0:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402ab4:	ldr	x17, [x16, #352]
  402ab8:	add	x16, x16, #0x160
  402abc:	br	x17

0000000000402ac0 <fdopen@plt>:
  402ac0:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402ac4:	ldr	x17, [x16, #360]
  402ac8:	add	x16, x16, #0x168
  402acc:	br	x17

0000000000402ad0 <gettimeofday@plt>:
  402ad0:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402ad4:	ldr	x17, [x16, #368]
  402ad8:	add	x16, x16, #0x170
  402adc:	br	x17

0000000000402ae0 <fchmod@plt>:
  402ae0:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402ae4:	ldr	x17, [x16, #376]
  402ae8:	add	x16, x16, #0x178
  402aec:	br	x17

0000000000402af0 <calloc@plt>:
  402af0:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402af4:	ldr	x17, [x16, #384]
  402af8:	add	x16, x16, #0x180
  402afc:	br	x17

0000000000402b00 <readdir@plt>:
  402b00:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402b04:	ldr	x17, [x16, #392]
  402b08:	add	x16, x16, #0x188
  402b0c:	br	x17

0000000000402b10 <realloc@plt>:
  402b10:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402b14:	ldr	x17, [x16, #400]
  402b18:	add	x16, x16, #0x190
  402b1c:	br	x17

0000000000402b20 <acl_set_file@plt>:
  402b20:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402b24:	ldr	x17, [x16, #408]
  402b28:	add	x16, x16, #0x198
  402b2c:	br	x17

0000000000402b30 <getpagesize@plt>:
  402b30:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402b34:	ldr	x17, [x16, #416]
  402b38:	add	x16, x16, #0x1a0
  402b3c:	br	x17

0000000000402b40 <acl_from_mode@plt>:
  402b40:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402b44:	ldr	x17, [x16, #424]
  402b48:	add	x16, x16, #0x1a8
  402b4c:	br	x17

0000000000402b50 <acl_get_fd@plt>:
  402b50:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402b54:	ldr	x17, [x16, #432]
  402b58:	add	x16, x16, #0x1b0
  402b5c:	br	x17

0000000000402b60 <closedir@plt>:
  402b60:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402b64:	ldr	x17, [x16, #440]
  402b68:	add	x16, x16, #0x1b8
  402b6c:	br	x17

0000000000402b70 <close@plt>:
  402b70:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402b74:	ldr	x17, [x16, #448]
  402b78:	add	x16, x16, #0x1c0
  402b7c:	br	x17

0000000000402b80 <strrchr@plt>:
  402b80:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402b84:	ldr	x17, [x16, #456]
  402b88:	add	x16, x16, #0x1c8
  402b8c:	br	x17

0000000000402b90 <__gmon_start__@plt>:
  402b90:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402b94:	ldr	x17, [x16, #464]
  402b98:	add	x16, x16, #0x1d0
  402b9c:	br	x17

0000000000402ba0 <fdopendir@plt>:
  402ba0:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402ba4:	ldr	x17, [x16, #472]
  402ba8:	add	x16, x16, #0x1d8
  402bac:	br	x17

0000000000402bb0 <write@plt>:
  402bb0:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402bb4:	ldr	x17, [x16, #480]
  402bb8:	add	x16, x16, #0x1e0
  402bbc:	br	x17

0000000000402bc0 <abort@plt>:
  402bc0:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402bc4:	ldr	x17, [x16, #488]
  402bc8:	add	x16, x16, #0x1e8
  402bcc:	br	x17

0000000000402bd0 <posix_fadvise@plt>:
  402bd0:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402bd4:	ldr	x17, [x16, #496]
  402bd8:	add	x16, x16, #0x1f0
  402bdc:	br	x17

0000000000402be0 <mbsinit@plt>:
  402be0:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402be4:	ldr	x17, [x16, #504]
  402be8:	add	x16, x16, #0x1f8
  402bec:	br	x17

0000000000402bf0 <__overflow@plt>:
  402bf0:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402bf4:	ldr	x17, [x16, #512]
  402bf8:	add	x16, x16, #0x200
  402bfc:	br	x17

0000000000402c00 <fpathconf@plt>:
  402c00:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402c04:	ldr	x17, [x16, #520]
  402c08:	add	x16, x16, #0x208
  402c0c:	br	x17

0000000000402c10 <fread_unlocked@plt>:
  402c10:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402c14:	ldr	x17, [x16, #528]
  402c18:	add	x16, x16, #0x210
  402c1c:	br	x17

0000000000402c20 <canonicalize_file_name@plt>:
  402c20:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402c24:	ldr	x17, [x16, #536]
  402c28:	add	x16, x16, #0x218
  402c2c:	br	x17

0000000000402c30 <memcmp@plt>:
  402c30:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402c34:	ldr	x17, [x16, #544]
  402c38:	add	x16, x16, #0x220
  402c3c:	br	x17

0000000000402c40 <textdomain@plt>:
  402c40:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402c44:	ldr	x17, [x16, #552]
  402c48:	add	x16, x16, #0x228
  402c4c:	br	x17

0000000000402c50 <getopt_long@plt>:
  402c50:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402c54:	ldr	x17, [x16, #560]
  402c58:	add	x16, x16, #0x230
  402c5c:	br	x17

0000000000402c60 <__fprintf_chk@plt>:
  402c60:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402c64:	ldr	x17, [x16, #568]
  402c68:	add	x16, x16, #0x238
  402c6c:	br	x17

0000000000402c70 <strcmp@plt>:
  402c70:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402c74:	ldr	x17, [x16, #576]
  402c78:	add	x16, x16, #0x240
  402c7c:	br	x17

0000000000402c80 <__ctype_b_loc@plt>:
  402c80:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402c84:	ldr	x17, [x16, #584]
  402c88:	add	x16, x16, #0x248
  402c8c:	br	x17

0000000000402c90 <rewinddir@plt>:
  402c90:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402c94:	ldr	x17, [x16, #592]
  402c98:	add	x16, x16, #0x250
  402c9c:	br	x17

0000000000402ca0 <rmdir@plt>:
  402ca0:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402ca4:	ldr	x17, [x16, #600]
  402ca8:	add	x16, x16, #0x258
  402cac:	br	x17

0000000000402cb0 <lchown@plt>:
  402cb0:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402cb4:	ldr	x17, [x16, #608]
  402cb8:	add	x16, x16, #0x260
  402cbc:	br	x17

0000000000402cc0 <acl_get_file@plt>:
  402cc0:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402cc4:	ldr	x17, [x16, #616]
  402cc8:	add	x16, x16, #0x268
  402ccc:	br	x17

0000000000402cd0 <fseeko@plt>:
  402cd0:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402cd4:	ldr	x17, [x16, #624]
  402cd8:	add	x16, x16, #0x270
  402cdc:	br	x17

0000000000402ce0 <free@plt>:
  402ce0:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402ce4:	ldr	x17, [x16, #632]
  402ce8:	add	x16, x16, #0x278
  402cec:	br	x17

0000000000402cf0 <renameat2@plt>:
  402cf0:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402cf4:	ldr	x17, [x16, #640]
  402cf8:	add	x16, x16, #0x280
  402cfc:	br	x17

0000000000402d00 <__ctype_get_mb_cur_max@plt>:
  402d00:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402d04:	ldr	x17, [x16, #648]
  402d08:	add	x16, x16, #0x288
  402d0c:	br	x17

0000000000402d10 <getgid@plt>:
  402d10:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402d14:	ldr	x17, [x16, #656]
  402d18:	add	x16, x16, #0x290
  402d1c:	br	x17

0000000000402d20 <attr_copy_fd@plt>:
  402d20:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402d24:	ldr	x17, [x16, #664]
  402d28:	add	x16, x16, #0x298
  402d2c:	br	x17

0000000000402d30 <renameat@plt>:
  402d30:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402d34:	ldr	x17, [x16, #672]
  402d38:	add	x16, x16, #0x2a0
  402d3c:	br	x17

0000000000402d40 <mempcpy@plt>:
  402d40:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402d44:	ldr	x17, [x16, #680]
  402d48:	add	x16, x16, #0x2a8
  402d4c:	br	x17

0000000000402d50 <acl_get_entry@plt>:
  402d50:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402d54:	ldr	x17, [x16, #688]
  402d58:	add	x16, x16, #0x2b0
  402d5c:	br	x17

0000000000402d60 <strspn@plt>:
  402d60:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402d64:	ldr	x17, [x16, #696]
  402d68:	add	x16, x16, #0x2b8
  402d6c:	br	x17

0000000000402d70 <strchr@plt>:
  402d70:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402d74:	ldr	x17, [x16, #704]
  402d78:	add	x16, x16, #0x2c0
  402d7c:	br	x17

0000000000402d80 <utimensat@plt>:
  402d80:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402d84:	ldr	x17, [x16, #712]
  402d88:	add	x16, x16, #0x2c8
  402d8c:	br	x17

0000000000402d90 <rename@plt>:
  402d90:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402d94:	ldr	x17, [x16, #720]
  402d98:	add	x16, x16, #0x2d0
  402d9c:	br	x17

0000000000402da0 <fwrite@plt>:
  402da0:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402da4:	ldr	x17, [x16, #728]
  402da8:	add	x16, x16, #0x2d8
  402dac:	br	x17

0000000000402db0 <__read_chk@plt>:
  402db0:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402db4:	ldr	x17, [x16, #736]
  402db8:	add	x16, x16, #0x2e0
  402dbc:	br	x17

0000000000402dc0 <fcntl@plt>:
  402dc0:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402dc4:	ldr	x17, [x16, #744]
  402dc8:	add	x16, x16, #0x2e8
  402dcc:	br	x17

0000000000402dd0 <attr_copy_file@plt>:
  402dd0:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402dd4:	ldr	x17, [x16, #752]
  402dd8:	add	x16, x16, #0x2f0
  402ddc:	br	x17

0000000000402de0 <fflush@plt>:
  402de0:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402de4:	ldr	x17, [x16, #760]
  402de8:	add	x16, x16, #0x2f8
  402dec:	br	x17

0000000000402df0 <attr_copy_check_permissions@plt>:
  402df0:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402df4:	ldr	x17, [x16, #768]
  402df8:	add	x16, x16, #0x300
  402dfc:	br	x17

0000000000402e00 <strcpy@plt>:
  402e00:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402e04:	ldr	x17, [x16, #776]
  402e08:	add	x16, x16, #0x308
  402e0c:	br	x17

0000000000402e10 <dirfd@plt>:
  402e10:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402e14:	ldr	x17, [x16, #784]
  402e18:	add	x16, x16, #0x310
  402e1c:	br	x17

0000000000402e20 <__explicit_bzero_chk@plt>:
  402e20:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402e24:	ldr	x17, [x16, #792]
  402e28:	add	x16, x16, #0x318
  402e2c:	br	x17

0000000000402e30 <__lxstat@plt>:
  402e30:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402e34:	ldr	x17, [x16, #800]
  402e38:	add	x16, x16, #0x320
  402e3c:	br	x17

0000000000402e40 <read@plt>:
  402e40:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402e44:	ldr	x17, [x16, #808]
  402e48:	add	x16, x16, #0x328
  402e4c:	br	x17

0000000000402e50 <utimes@plt>:
  402e50:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402e54:	ldr	x17, [x16, #816]
  402e58:	add	x16, x16, #0x330
  402e5c:	br	x17

0000000000402e60 <__fxstat@plt>:
  402e60:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402e64:	ldr	x17, [x16, #824]
  402e68:	add	x16, x16, #0x338
  402e6c:	br	x17

0000000000402e70 <dcgettext@plt>:
  402e70:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402e74:	ldr	x17, [x16, #832]
  402e78:	add	x16, x16, #0x340
  402e7c:	br	x17

0000000000402e80 <fputs_unlocked@plt>:
  402e80:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402e84:	ldr	x17, [x16, #840]
  402e88:	add	x16, x16, #0x348
  402e8c:	br	x17

0000000000402e90 <__freading@plt>:
  402e90:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402e94:	ldr	x17, [x16, #848]
  402e98:	add	x16, x16, #0x350
  402e9c:	br	x17

0000000000402ea0 <ftruncate@plt>:
  402ea0:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402ea4:	ldr	x17, [x16, #856]
  402ea8:	add	x16, x16, #0x358
  402eac:	br	x17

0000000000402eb0 <symlinkat@plt>:
  402eb0:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402eb4:	ldr	x17, [x16, #864]
  402eb8:	add	x16, x16, #0x360
  402ebc:	br	x17

0000000000402ec0 <fallocate@plt>:
  402ec0:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402ec4:	ldr	x17, [x16, #872]
  402ec8:	add	x16, x16, #0x368
  402ecc:	br	x17

0000000000402ed0 <iswprint@plt>:
  402ed0:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402ed4:	ldr	x17, [x16, #880]
  402ed8:	add	x16, x16, #0x370
  402edc:	br	x17

0000000000402ee0 <umask@plt>:
  402ee0:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402ee4:	ldr	x17, [x16, #888]
  402ee8:	add	x16, x16, #0x378
  402eec:	br	x17

0000000000402ef0 <openat@plt>:
  402ef0:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402ef4:	ldr	x17, [x16, #896]
  402ef8:	add	x16, x16, #0x380
  402efc:	br	x17

0000000000402f00 <__assert_fail@plt>:
  402f00:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402f04:	ldr	x17, [x16, #904]
  402f08:	add	x16, x16, #0x388
  402f0c:	br	x17

0000000000402f10 <__errno_location@plt>:
  402f10:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402f14:	ldr	x17, [x16, #912]
  402f18:	add	x16, x16, #0x390
  402f1c:	br	x17

0000000000402f20 <getenv@plt>:
  402f20:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402f24:	ldr	x17, [x16, #920]
  402f28:	add	x16, x16, #0x398
  402f2c:	br	x17

0000000000402f30 <__xstat@plt>:
  402f30:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402f34:	ldr	x17, [x16, #928]
  402f38:	add	x16, x16, #0x3a0
  402f3c:	br	x17

0000000000402f40 <__getdelim@plt>:
  402f40:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402f44:	ldr	x17, [x16, #936]
  402f48:	add	x16, x16, #0x3a8
  402f4c:	br	x17

0000000000402f50 <unlink@plt>:
  402f50:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402f54:	ldr	x17, [x16, #944]
  402f58:	add	x16, x16, #0x3b0
  402f5c:	br	x17

0000000000402f60 <fchown@plt>:
  402f60:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402f64:	ldr	x17, [x16, #952]
  402f68:	add	x16, x16, #0x3b8
  402f6c:	br	x17

0000000000402f70 <mkdir@plt>:
  402f70:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402f74:	ldr	x17, [x16, #960]
  402f78:	add	x16, x16, #0x3c0
  402f7c:	br	x17

0000000000402f80 <error_at_line@plt>:
  402f80:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402f84:	ldr	x17, [x16, #968]
  402f88:	add	x16, x16, #0x3c8
  402f8c:	br	x17

0000000000402f90 <ioctl@plt>:
  402f90:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402f94:	ldr	x17, [x16, #976]
  402f98:	add	x16, x16, #0x3d0
  402f9c:	br	x17

0000000000402fa0 <setlocale@plt>:
  402fa0:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402fa4:	ldr	x17, [x16, #984]
  402fa8:	add	x16, x16, #0x3d8
  402fac:	br	x17

0000000000402fb0 <acl_free@plt>:
  402fb0:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402fb4:	ldr	x17, [x16, #992]
  402fb8:	add	x16, x16, #0x3e0
  402fbc:	br	x17

0000000000402fc0 <__fxstatat@plt>:
  402fc0:	adrp	x16, 42d000 <__fxstatat@plt+0x2a040>
  402fc4:	ldr	x17, [x16, #1000]
  402fc8:	add	x16, x16, #0x3e8
  402fcc:	br	x17

Disassembly of section .text:

0000000000402fd0 <.text>:
  402fd0:	stp	x29, x30, [sp, #-352]!
  402fd4:	mov	x29, sp
  402fd8:	stp	x21, x22, [sp, #32]
  402fdc:	mov	w21, w0
  402fe0:	adrp	x22, 417000 <__fxstatat@plt+0x14040>
  402fe4:	ldr	x0, [x1]
  402fe8:	stp	x19, x20, [sp, #16]
  402fec:	mov	x20, x1
  402ff0:	stp	x23, x24, [sp, #48]
  402ff4:	adrp	x19, 415000 <__fxstatat@plt+0x12040>
  402ff8:	add	x19, x19, #0x650
  402ffc:	stp	x25, x26, [sp, #64]
  403000:	adrp	x26, 42d000 <__fxstatat@plt+0x2a040>
  403004:	adrp	x23, 416000 <__fxstatat@plt+0x13040>
  403008:	stp	x27, x28, [sp, #80]
  40300c:	add	x23, x23, #0xda8
  403010:	add	x22, x22, #0x100
  403014:	stp	xzr, xzr, [sp, #104]
  403018:	mov	w24, #0x0                   	// #0
  40301c:	mov	x27, #0x0                   	// #0
  403020:	str	xzr, [sp, #120]
  403024:	bl	40cbb8 <__fxstatat@plt+0x9bf8>
  403028:	adrp	x1, 418000 <__fxstatat@plt+0x15040>
  40302c:	mov	w0, #0x6                   	// #6
  403030:	add	x1, x1, #0x418
  403034:	bl	402fa0 <setlocale@plt>
  403038:	adrp	x1, 416000 <__fxstatat@plt+0x13040>
  40303c:	add	x1, x1, #0xcb8
  403040:	mov	x0, x19
  403044:	bl	402a70 <bindtextdomain@plt>
  403048:	mov	x0, x19
  40304c:	adrp	x19, 417000 <__fxstatat@plt+0x14040>
  403050:	bl	402c40 <textdomain@plt>
  403054:	add	x19, x19, #0x290
  403058:	adrp	x0, 40a000 <__fxstatat@plt+0x7040>
  40305c:	add	x0, x0, #0xd10
  403060:	bl	4155f8 <__fxstatat@plt+0x12638>
  403064:	strb	wzr, [x26, #1216]
  403068:	add	x0, sp, #0x90
  40306c:	bl	405618 <__fxstatat@plt+0x2658>
  403070:	adrp	x0, 417000 <__fxstatat@plt+0x14040>
  403074:	mov	w1, #0x1                   	// #1
  403078:	str	w1, [sp, #164]
  40307c:	mov	w25, #0x0                   	// #0
  403080:	ldr	q1, [x0, #1920]
  403084:	adrp	x0, 417000 <__fxstatat@plt+0x14040>
  403088:	strh	wzr, [sp, #168]
  40308c:	mov	w28, #0x0                   	// #0
  403090:	ldr	q0, [x0, #1936]
  403094:	adrp	x0, 416000 <__fxstatat@plt+0x13040>
  403098:	add	x0, x0, #0xcd0
  40309c:	stur	q1, [sp, #148]
  4030a0:	stur	q0, [sp, #172]
  4030a4:	str	wzr, [sp, #188]
  4030a8:	str	wzr, [sp, #200]
  4030ac:	bl	402f20 <getenv@plt>
  4030b0:	cmp	x0, #0x0
  4030b4:	adrp	x1, 416000 <__fxstatat@plt+0x13040>
  4030b8:	cset	w0, ne  // ne = any
  4030bc:	add	x1, x1, #0xd28
  4030c0:	str	x1, [sp, #136]
  4030c4:	strb	w0, [sp, #192]
  4030c8:	stp	xzr, xzr, [sp, #208]
  4030cc:	add	x3, x19, #0x130
  4030d0:	mov	x2, x23
  4030d4:	mov	x1, x20
  4030d8:	mov	w0, w21
  4030dc:	mov	x4, #0x0                   	// #0
  4030e0:	bl	402c50 <getopt_long@plt>
  4030e4:	cmn	w0, #0x1
  4030e8:	b.eq	40313c <__fxstatat@plt+0x17c>  // b.none
  4030ec:	cmp	w0, #0x108
  4030f0:	b.gt	40354c <__fxstatat@plt+0x58c>
  4030f4:	cmp	w0, #0x47
  4030f8:	b.le	403470 <__fxstatat@plt+0x4b0>
  4030fc:	sub	w0, w0, #0x48
  403100:	cmp	w0, #0xc0
  403104:	b.hi	40354c <__fxstatat@plt+0x58c>  // b.pmore
  403108:	ldrh	w0, [x22, w0, uxtw #1]
  40310c:	adr	x1, 403118 <__fxstatat@plt+0x158>
  403110:	add	x0, x1, w0, sxth #2
  403114:	br	x0
  403118:	add	x3, x19, #0x130
  40311c:	mov	x2, x23
  403120:	mov	x1, x20
  403124:	mov	w0, w21
  403128:	mov	x4, #0x0                   	// #0
  40312c:	mov	w25, #0x1                   	// #1
  403130:	bl	402c50 <getopt_long@plt>
  403134:	cmn	w0, #0x1
  403138:	b.ne	4030ec <__fxstatat@plt+0x12c>  // b.any
  40313c:	ldrb	w0, [sp, #167]
  403140:	cbnz	w0, 403554 <__fxstatat@plt+0x594>
  403144:	ldr	w0, [sp, #152]
  403148:	cmp	w0, #0x2
  40314c:	b.eq	403588 <__fxstatat@plt+0x5c8>  // b.none
  403150:	cbz	w28, 403590 <__fxstatat@plt+0x5d0>
  403154:	ldr	w0, [sp, #200]
  403158:	cmp	w0, #0x2
  40315c:	b.eq	40351c <__fxstatat@plt+0x55c>  // b.none
  403160:	mov	w2, #0x5                   	// #5
  403164:	adrp	x1, 416000 <__fxstatat@plt+0x13040>
  403168:	mov	x0, #0x0                   	// #0
  40316c:	add	x1, x1, #0xe60
  403170:	bl	402e70 <dcgettext@plt>
  403174:	ldr	x1, [sp, #104]
  403178:	bl	40abe0 <__fxstatat@plt+0x7c20>
  40317c:	mov	w1, w0
  403180:	ldr	x0, [sp, #112]
  403184:	str	w1, [sp, #144]
  403188:	bl	40a500 <__fxstatat@plt+0x7540>
  40318c:	ldr	w0, [sp, #148]
  403190:	cmp	w0, #0x1
  403194:	ldrb	w0, [sp, #186]
  403198:	b.eq	40356c <__fxstatat@plt+0x5ac>  // b.none
  40319c:	cbnz	w0, 403580 <__fxstatat@plt+0x5c0>
  4031a0:	ldr	x0, [sp, #120]
  4031a4:	ldrb	w1, [sp, #182]
  4031a8:	cmp	x0, #0x0
  4031ac:	ldrb	w0, [sp, #177]
  4031b0:	cset	w2, ne  // ne = any
  4031b4:	orr	w0, w0, w2
  4031b8:	cbz	w0, 4035b0 <__fxstatat@plt+0x5f0>
  4031bc:	cbnz	w1, 4035cc <__fxstatat@plt+0x60c>
  4031c0:	strb	wzr, [sp, #181]
  4031c4:	ldr	x0, [sp, #120]
  4031c8:	cbnz	x0, 403624 <__fxstatat@plt+0x664>
  4031cc:	bl	409770 <__fxstatat@plt+0x67b0>
  4031d0:	adrp	x0, 42d000 <__fxstatat@plt+0x2a040>
  4031d4:	add	x4, sp, #0x90
  4031d8:	mov	w3, w24
  4031dc:	mov	x2, x27
  4031e0:	ldr	w1, [x0, #1176]
  4031e4:	sub	w0, w21, w1
  4031e8:	add	x1, x20, w1, sxtw #3
  4031ec:	bl	4046b0 <__fxstatat@plt+0x16f0>
  4031f0:	and	w0, w0, #0xff
  4031f4:	eor	w0, w0, #0x1
  4031f8:	ldp	x19, x20, [sp, #16]
  4031fc:	ldp	x21, x22, [sp, #32]
  403200:	ldp	x23, x24, [sp, #48]
  403204:	ldp	x25, x26, [sp, #64]
  403208:	ldp	x27, x28, [sp, #80]
  40320c:	ldp	x29, x30, [sp], #352
  403210:	ret
  403214:	mov	w24, #0x1                   	// #1
  403218:	b	4030cc <__fxstatat@plt+0x10c>
  40321c:	adrp	x0, 42d000 <__fxstatat@plt+0x2a040>
  403220:	ldr	x0, [x0, #1168]
  403224:	cbnz	x0, 4034d0 <__fxstatat@plt+0x510>
  403228:	mov	w0, #0x1                   	// #1
  40322c:	mov	w1, #0x101                 	// #257
  403230:	strb	w0, [sp, #173]
  403234:	strh	w1, [sp, #174]
  403238:	strb	w0, [sp, #180]
  40323c:	b	4030cc <__fxstatat@plt+0x10c>
  403240:	mov	w0, #0x1                   	// #1
  403244:	strb	w0, [sp, #188]
  403248:	b	4030cc <__fxstatat@plt+0x10c>
  40324c:	mov	w0, #0x2                   	// #2
  403250:	str	w0, [sp, #152]
  403254:	b	4030cc <__fxstatat@plt+0x10c>
  403258:	mov	w0, #0x1                   	// #1
  40325c:	strb	w0, [sp, #167]
  403260:	b	4030cc <__fxstatat@plt+0x10c>
  403264:	mov	w0, #0x1                   	// #1
  403268:	strb	w0, [sp, #172]
  40326c:	b	4030cc <__fxstatat@plt+0x10c>
  403270:	mov	w0, #0x1                   	// #1
  403274:	strb	w0, [sp, #190]
  403278:	b	4030cc <__fxstatat@plt+0x10c>
  40327c:	mov	w0, #0x1                   	// #1
  403280:	strb	w0, [sp, #189]
  403284:	b	4030cc <__fxstatat@plt+0x10c>
  403288:	cbnz	x27, 4036dc <__fxstatat@plt+0x71c>
  40328c:	adrp	x27, 42d000 <__fxstatat@plt+0x2a040>
  403290:	add	x2, sp, #0xe0
  403294:	mov	w0, #0x0                   	// #0
  403298:	ldr	x1, [x27, #1168]
  40329c:	bl	402f30 <__xstat@plt>
  4032a0:	cbnz	w0, 4036a4 <__fxstatat@plt+0x6e4>
  4032a4:	ldr	w0, [sp, #240]
  4032a8:	and	w0, w0, #0xf000
  4032ac:	cmp	w0, #0x4, lsl #12
  4032b0:	b.ne	403664 <__fxstatat@plt+0x6a4>  // b.any
  4032b4:	ldr	x27, [x27, #1168]
  4032b8:	b	4030cc <__fxstatat@plt+0x10c>
  4032bc:	mov	w0, #0x3                   	// #3
  4032c0:	str	w0, [sp, #152]
  4032c4:	b	4030cc <__fxstatat@plt+0x10c>
  4032c8:	mov	w0, #0x1                   	// #1
  4032cc:	strb	w0, [sp, #166]
  4032d0:	b	4030cc <__fxstatat@plt+0x10c>
  4032d4:	mov	w0, #0x1                   	// #1
  4032d8:	mov	w1, #0x2                   	// #2
  4032dc:	str	w1, [sp, #148]
  4032e0:	strb	w0, [sp, #178]
  4032e4:	b	4030cc <__fxstatat@plt+0x10c>
  4032e8:	adrp	x0, 42d000 <__fxstatat@plt+0x2a040>
  4032ec:	mov	w28, #0x1                   	// #1
  4032f0:	ldr	x1, [sp, #104]
  4032f4:	ldr	x0, [x0, #1168]
  4032f8:	cmp	x0, #0x0
  4032fc:	csel	x0, x1, x0, eq  // eq = none
  403300:	str	x0, [sp, #104]
  403304:	b	4030cc <__fxstatat@plt+0x10c>
  403308:	strb	wzr, [sp, #179]
  40330c:	b	4030cc <__fxstatat@plt+0x10c>
  403310:	adrp	x0, 42d000 <__fxstatat@plt+0x2a040>
  403314:	mov	w28, #0x1                   	// #1
  403318:	ldr	x0, [x0, #1168]
  40331c:	str	x0, [sp, #112]
  403320:	b	4030cc <__fxstatat@plt+0x10c>
  403324:	ldrb	w1, [x26, #1216]
  403328:	mov	w0, #0x1                   	// #1
  40332c:	mov	w3, #0x2                   	// #2
  403330:	mov	w2, #0x101                 	// #257
  403334:	str	w3, [sp, #148]
  403338:	strb	w0, [sp, #173]
  40333c:	strh	w2, [sp, #174]
  403340:	strb	w0, [sp, #178]
  403344:	strb	w0, [sp, #180]
  403348:	cbz	w1, 403350 <__fxstatat@plt+0x390>
  40334c:	strb	w0, [sp, #181]
  403350:	mov	w1, #0x1                   	// #1
  403354:	mov	w0, #0x101                 	// #257
  403358:	strb	w1, [sp, #183]
  40335c:	sturh	w0, [sp, #185]
  403360:	b	4030cc <__fxstatat@plt+0x10c>
  403364:	ldrb	w1, [x26, #1216]
  403368:	adrp	x0, 42d000 <__fxstatat@plt+0x2a040>
  40336c:	ldr	x0, [x0, #1168]
  403370:	cbz	w1, 4034e8 <__fxstatat@plt+0x528>
  403374:	cbz	x0, 4035f8 <__fxstatat@plt+0x638>
  403378:	str	x0, [sp, #120]
  40337c:	b	4030cc <__fxstatat@plt+0x10c>
  403380:	mov	w0, #0x1                   	// #1
  403384:	strb	w0, [sp, #186]
  403388:	b	4030cc <__fxstatat@plt+0x10c>
  40338c:	mov	w0, #0x2                   	// #2
  403390:	str	w0, [sp, #148]
  403394:	b	4030cc <__fxstatat@plt+0x10c>
  403398:	mov	w0, #0x4                   	// #4
  40339c:	str	w0, [sp, #148]
  4033a0:	b	4030cc <__fxstatat@plt+0x10c>
  4033a4:	mov	w0, #0x3                   	// #3
  4033a8:	str	w0, [sp, #148]
  4033ac:	b	4030cc <__fxstatat@plt+0x10c>
  4033b0:	mov	w0, #0x1                   	// #1
  4033b4:	strb	w0, [sp, #165]
  4033b8:	b	4030cc <__fxstatat@plt+0x10c>
  4033bc:	add	x0, x26, #0x4c0
  4033c0:	mov	w1, #0x1                   	// #1
  4033c4:	strb	w1, [x0, #88]
  4033c8:	b	4030cc <__fxstatat@plt+0x10c>
  4033cc:	adrp	x2, 42d000 <__fxstatat@plt+0x2a040>
  4033d0:	adrp	x1, 42d000 <__fxstatat@plt+0x2a040>
  4033d4:	add	x3, x19, #0xd0
  4033d8:	adrp	x0, 416000 <__fxstatat@plt+0x13040>
  4033dc:	ldr	x5, [x2, #1048]
  4033e0:	add	x0, x0, #0xce0
  4033e4:	ldr	x1, [x1, #1168]
  4033e8:	add	x2, x19, #0xe0
  4033ec:	mov	x4, #0x4                   	// #4
  4033f0:	str	x3, [sp, #128]
  4033f4:	bl	40a3a8 <__fxstatat@plt+0x73e8>
  4033f8:	ldr	x3, [sp, #128]
  4033fc:	ldr	w0, [x3, x0, lsl #2]
  403400:	str	w0, [sp, #156]
  403404:	b	4030cc <__fxstatat@plt+0x10c>
  403408:	adrp	x0, 42d000 <__fxstatat@plt+0x2a040>
  40340c:	ldr	x1, [x0, #1168]
  403410:	cbz	x1, 403510 <__fxstatat@plt+0x550>
  403414:	adrp	x0, 42d000 <__fxstatat@plt+0x2a040>
  403418:	add	x3, x19, #0x100
  40341c:	add	x2, x19, #0x110
  403420:	mov	x4, #0x4                   	// #4
  403424:	ldr	x5, [x0, #1048]
  403428:	adrp	x0, 416000 <__fxstatat@plt+0x13040>
  40342c:	add	x0, x0, #0xcf0
  403430:	str	x3, [sp, #128]
  403434:	bl	40a3a8 <__fxstatat@plt+0x73e8>
  403438:	ldr	x3, [sp, #128]
  40343c:	ldr	w0, [x3, x0, lsl #2]
  403440:	str	w0, [sp, #200]
  403444:	b	4030cc <__fxstatat@plt+0x10c>
  403448:	add	x0, x26, #0x4c0
  40344c:	mov	w1, #0x1                   	// #1
  403450:	strb	w1, [x0, #89]
  403454:	b	4030cc <__fxstatat@plt+0x10c>
  403458:	adrp	x0, 42d000 <__fxstatat@plt+0x2a040>
  40345c:	add	x1, sp, #0x90
  403460:	mov	w2, #0x0                   	// #0
  403464:	ldr	x0, [x0, #1168]
  403468:	bl	403808 <__fxstatat@plt+0x848>
  40346c:	b	4030cc <__fxstatat@plt+0x10c>
  403470:	cmn	w0, #0x3
  403474:	b.ne	4034c0 <__fxstatat@plt+0x500>  // b.any
  403478:	adrp	x1, 42d000 <__fxstatat@plt+0x2a040>
  40347c:	adrp	x0, 42d000 <__fxstatat@plt+0x2a040>
  403480:	adrp	x6, 416000 <__fxstatat@plt+0x13040>
  403484:	adrp	x5, 416000 <__fxstatat@plt+0x13040>
  403488:	ldr	x3, [x1, #1040]
  40348c:	add	x6, x6, #0xd70
  403490:	ldr	x0, [x0, #1184]
  403494:	add	x5, x5, #0xd80
  403498:	adrp	x4, 416000 <__fxstatat@plt+0x13040>
  40349c:	adrp	x2, 416000 <__fxstatat@plt+0x13040>
  4034a0:	add	x4, x4, #0xd90
  4034a4:	add	x2, x2, #0xaf0
  4034a8:	adrp	x1, 415000 <__fxstatat@plt+0x12040>
  4034ac:	add	x1, x1, #0x7f8
  4034b0:	mov	x7, #0x0                   	// #0
  4034b4:	bl	413410 <__fxstatat@plt+0x10450>
  4034b8:	mov	w0, #0x0                   	// #0
  4034bc:	bl	402840 <exit@plt>
  4034c0:	cmn	w0, #0x2
  4034c4:	b.ne	40354c <__fxstatat@plt+0x58c>  // b.any
  4034c8:	mov	w0, #0x0                   	// #0
  4034cc:	bl	4041d0 <__fxstatat@plt+0x1210>
  4034d0:	add	x1, sp, #0x90
  4034d4:	mov	w2, #0x1                   	// #1
  4034d8:	bl	403808 <__fxstatat@plt+0x848>
  4034dc:	mov	w0, #0x1                   	// #1
  4034e0:	strb	w0, [sp, #180]
  4034e4:	b	4030cc <__fxstatat@plt+0x10c>
  4034e8:	cbz	x0, 4030cc <__fxstatat@plt+0x10c>
  4034ec:	ldr	x1, [sp, #136]
  4034f0:	mov	w2, #0x5                   	// #5
  4034f4:	mov	x0, #0x0                   	// #0
  4034f8:	bl	402e70 <dcgettext@plt>
  4034fc:	mov	x2, x0
  403500:	mov	w1, #0x0                   	// #0
  403504:	mov	w0, #0x0                   	// #0
  403508:	bl	402850 <error@plt>
  40350c:	b	4030cc <__fxstatat@plt+0x10c>
  403510:	mov	w0, #0x2                   	// #2
  403514:	str	w0, [sp, #200]
  403518:	b	4030cc <__fxstatat@plt+0x10c>
  40351c:	ldr	w0, [sp, #156]
  403520:	cmp	w0, #0x2
  403524:	b.eq	403160 <__fxstatat@plt+0x1a0>  // b.none
  403528:	adrp	x1, 416000 <__fxstatat@plt+0x13040>
  40352c:	add	x1, x1, #0xe30
  403530:	mov	w2, #0x5                   	// #5
  403534:	mov	x0, #0x0                   	// #0
  403538:	bl	402e70 <dcgettext@plt>
  40353c:	mov	w1, #0x0                   	// #0
  403540:	mov	x2, x0
  403544:	mov	w0, #0x0                   	// #0
  403548:	bl	402850 <error@plt>
  40354c:	mov	w0, #0x1                   	// #1
  403550:	bl	4041d0 <__fxstatat@plt+0x1210>
  403554:	ldrb	w0, [sp, #188]
  403558:	cbz	w0, 403144 <__fxstatat@plt+0x184>
  40355c:	adrp	x1, 416000 <__fxstatat@plt+0x13040>
  403560:	mov	w2, #0x5                   	// #5
  403564:	add	x1, x1, #0xdc0
  403568:	b	403534 <__fxstatat@plt+0x574>
  40356c:	cbz	w0, 4035a4 <__fxstatat@plt+0x5e4>
  403570:	ldrb	w1, [sp, #167]
  403574:	cbnz	w1, 4035a4 <__fxstatat@plt+0x5e4>
  403578:	mov	w0, #0x2                   	// #2
  40357c:	str	w0, [sp, #148]
  403580:	strb	w25, [sp, #164]
  403584:	b	4031a0 <__fxstatat@plt+0x1e0>
  403588:	strb	wzr, [sp, #189]
  40358c:	cbnz	w28, 4036ec <__fxstatat@plt+0x72c>
  403590:	ldr	w0, [sp, #200]
  403594:	cmp	w0, #0x2
  403598:	b.eq	403610 <__fxstatat@plt+0x650>  // b.none
  40359c:	mov	w1, #0x0                   	// #0
  4035a0:	b	403180 <__fxstatat@plt+0x1c0>
  4035a4:	mov	w1, #0x4                   	// #4
  4035a8:	str	w1, [sp, #148]
  4035ac:	b	40319c <__fxstatat@plt+0x1dc>
  4035b0:	cbz	w1, 4031cc <__fxstatat@plt+0x20c>
  4035b4:	ldrb	w0, [x26, #1216]
  4035b8:	cbnz	w0, 4031cc <__fxstatat@plt+0x20c>
  4035bc:	adrp	x1, 416000 <__fxstatat@plt+0x13040>
  4035c0:	mov	w2, #0x5                   	// #5
  4035c4:	add	x1, x1, #0xea0
  4035c8:	b	4035e0 <__fxstatat@plt+0x620>
  4035cc:	ldrb	w0, [sp, #181]
  4035d0:	cbz	w0, 403604 <__fxstatat@plt+0x644>
  4035d4:	adrp	x1, 416000 <__fxstatat@plt+0x13040>
  4035d8:	add	x1, x1, #0xe70
  4035dc:	mov	w2, #0x5                   	// #5
  4035e0:	mov	x0, #0x0                   	// #0
  4035e4:	bl	402e70 <dcgettext@plt>
  4035e8:	mov	w1, #0x0                   	// #0
  4035ec:	mov	x2, x0
  4035f0:	mov	w0, #0x1                   	// #1
  4035f4:	bl	402850 <error@plt>
  4035f8:	mov	w0, #0x1                   	// #1
  4035fc:	strb	w0, [sp, #177]
  403600:	b	4030cc <__fxstatat@plt+0x10c>
  403604:	ldrb	w0, [x26, #1216]
  403608:	cbnz	w0, 4031c4 <__fxstatat@plt+0x204>
  40360c:	b	4035bc <__fxstatat@plt+0x5fc>
  403610:	ldr	w0, [sp, #156]
  403614:	mov	w1, #0x0                   	// #0
  403618:	cmp	w0, #0x2
  40361c:	b.eq	403180 <__fxstatat@plt+0x1c0>  // b.none
  403620:	b	403528 <__fxstatat@plt+0x568>
  403624:	bl	402f10 <__errno_location@plt>
  403628:	mov	w20, #0x5f                  	// #95
  40362c:	str	w20, [x0]
  403630:	adrp	x1, 416000 <__fxstatat@plt+0x13040>
  403634:	mov	w2, #0x5                   	// #5
  403638:	add	x1, x1, #0xee8
  40363c:	mov	x0, #0x0                   	// #0
  403640:	bl	402e70 <dcgettext@plt>
  403644:	mov	x19, x0
  403648:	ldr	x0, [sp, #120]
  40364c:	bl	40ff48 <__fxstatat@plt+0xcf88>
  403650:	mov	x3, x0
  403654:	mov	x2, x19
  403658:	mov	w1, w20
  40365c:	mov	w0, #0x1                   	// #1
  403660:	bl	402850 <error@plt>
  403664:	mov	w2, #0x5                   	// #5
  403668:	adrp	x1, 416000 <__fxstatat@plt+0x13040>
  40366c:	mov	x0, #0x0                   	// #0
  403670:	add	x1, x1, #0xc60
  403674:	bl	402e70 <dcgettext@plt>
  403678:	mov	x19, x0
  40367c:	adrp	x1, 42d000 <__fxstatat@plt+0x2a040>
  403680:	add	x1, x1, #0x490
  403684:	mov	w0, #0x4                   	// #4
  403688:	ldr	x1, [x1]
  40368c:	bl	40ecc0 <__fxstatat@plt+0xbd00>
  403690:	mov	x3, x0
  403694:	mov	x2, x19
  403698:	mov	w1, #0x0                   	// #0
  40369c:	mov	w0, #0x1                   	// #1
  4036a0:	bl	402850 <error@plt>
  4036a4:	bl	402f10 <__errno_location@plt>
  4036a8:	mov	x3, x0
  4036ac:	mov	w2, #0x5                   	// #5
  4036b0:	adrp	x1, 415000 <__fxstatat@plt+0x12040>
  4036b4:	mov	x0, #0x0                   	// #0
  4036b8:	add	x1, x1, #0x6e8
  4036bc:	ldr	w20, [x3]
  4036c0:	bl	402e70 <dcgettext@plt>
  4036c4:	add	x1, x27, #0x490
  4036c8:	mov	x19, x0
  4036cc:	mov	w0, #0x4                   	// #4
  4036d0:	ldr	x1, [x1]
  4036d4:	bl	40ecc0 <__fxstatat@plt+0xbd00>
  4036d8:	b	403650 <__fxstatat@plt+0x690>
  4036dc:	adrp	x1, 416000 <__fxstatat@plt+0x13040>
  4036e0:	mov	w2, #0x5                   	// #5
  4036e4:	add	x1, x1, #0xd00
  4036e8:	b	4035e0 <__fxstatat@plt+0x620>
  4036ec:	adrp	x1, 416000 <__fxstatat@plt+0x13040>
  4036f0:	mov	w2, #0x5                   	// #5
  4036f4:	add	x1, x1, #0xdf0
  4036f8:	b	403534 <__fxstatat@plt+0x574>
  4036fc:	mov	x29, #0x0                   	// #0
  403700:	mov	x30, #0x0                   	// #0
  403704:	mov	x5, x0
  403708:	ldr	x1, [sp]
  40370c:	add	x2, sp, #0x8
  403710:	mov	x6, sp
  403714:	movz	x0, #0x0, lsl #48
  403718:	movk	x0, #0x0, lsl #32
  40371c:	movk	x0, #0x40, lsl #16
  403720:	movk	x0, #0x2fd0
  403724:	movz	x3, #0x0, lsl #48
  403728:	movk	x3, #0x0, lsl #32
  40372c:	movk	x3, #0x41, lsl #16
  403730:	movk	x3, #0x5570
  403734:	movz	x4, #0x0, lsl #48
  403738:	movk	x4, #0x0, lsl #32
  40373c:	movk	x4, #0x41, lsl #16
  403740:	movk	x4, #0x55f0
  403744:	bl	402a80 <__libc_start_main@plt>
  403748:	bl	402bc0 <abort@plt>
  40374c:	adrp	x0, 42c000 <__fxstatat@plt+0x29040>
  403750:	ldr	x0, [x0, #4064]
  403754:	cbz	x0, 40375c <__fxstatat@plt+0x79c>
  403758:	b	402b90 <__gmon_start__@plt>
  40375c:	ret
  403760:	adrp	x0, 42d000 <__fxstatat@plt+0x2a040>
  403764:	add	x0, x0, #0x480
  403768:	adrp	x1, 42d000 <__fxstatat@plt+0x2a040>
  40376c:	add	x1, x1, #0x480
  403770:	cmp	x1, x0
  403774:	b.eq	40378c <__fxstatat@plt+0x7cc>  // b.none
  403778:	adrp	x1, 415000 <__fxstatat@plt+0x12040>
  40377c:	ldr	x1, [x1, #1576]
  403780:	cbz	x1, 40378c <__fxstatat@plt+0x7cc>
  403784:	mov	x16, x1
  403788:	br	x16
  40378c:	ret
  403790:	adrp	x0, 42d000 <__fxstatat@plt+0x2a040>
  403794:	add	x0, x0, #0x480
  403798:	adrp	x1, 42d000 <__fxstatat@plt+0x2a040>
  40379c:	add	x1, x1, #0x480
  4037a0:	sub	x1, x1, x0
  4037a4:	lsr	x2, x1, #63
  4037a8:	add	x1, x2, x1, asr #3
  4037ac:	cmp	xzr, x1, asr #1
  4037b0:	asr	x1, x1, #1
  4037b4:	b.eq	4037cc <__fxstatat@plt+0x80c>  // b.none
  4037b8:	adrp	x2, 415000 <__fxstatat@plt+0x12040>
  4037bc:	ldr	x2, [x2, #1584]
  4037c0:	cbz	x2, 4037cc <__fxstatat@plt+0x80c>
  4037c4:	mov	x16, x2
  4037c8:	br	x16
  4037cc:	ret
  4037d0:	stp	x29, x30, [sp, #-32]!
  4037d4:	mov	x29, sp
  4037d8:	str	x19, [sp, #16]
  4037dc:	adrp	x19, 42d000 <__fxstatat@plt+0x2a040>
  4037e0:	ldrb	w0, [x19, #1208]
  4037e4:	cbnz	w0, 4037f4 <__fxstatat@plt+0x834>
  4037e8:	bl	403760 <__fxstatat@plt+0x7a0>
  4037ec:	mov	w0, #0x1                   	// #1
  4037f0:	strb	w0, [x19, #1208]
  4037f4:	ldr	x19, [sp, #16]
  4037f8:	ldp	x29, x30, [sp], #32
  4037fc:	ret
  403800:	b	403790 <__fxstatat@plt+0x7d0>
  403804:	nop
  403808:	stp	x29, x30, [sp, #-96]!
  40380c:	mov	x29, sp
  403810:	stp	x19, x20, [sp, #16]
  403814:	mov	x20, x1
  403818:	stp	x21, x22, [sp, #32]
  40381c:	and	w22, w2, #0xff
  403820:	adrp	x21, 417000 <__fxstatat@plt+0x14040>
  403824:	stp	x23, x24, [sp, #48]
  403828:	add	x21, x21, #0x290
  40382c:	adrp	x23, 415000 <__fxstatat@plt+0x12040>
  403830:	stp	x25, x26, [sp, #64]
  403834:	add	x23, x23, #0x6c8
  403838:	adrp	x24, 42d000 <__fxstatat@plt+0x2a040>
  40383c:	stp	x27, x28, [sp, #80]
  403840:	bl	413950 <__fxstatat@plt+0x10990>
  403844:	cmp	w22, #0x0
  403848:	mov	x26, x0
  40384c:	adrp	x0, 415000 <__fxstatat@plt+0x12040>
  403850:	add	x0, x0, #0x6d8
  403854:	adrp	x27, 42d000 <__fxstatat@plt+0x2a040>
  403858:	csel	x23, x23, x0, ne  // ne = any
  40385c:	mov	x28, x26
  403860:	add	x25, x21, #0x20
  403864:	add	x24, x24, #0x418
  403868:	add	x27, x27, #0x4c0
  40386c:	nop
  403870:	mov	x0, x28
  403874:	mov	w1, #0x2c                  	// #44
  403878:	mov	x19, #0x0                   	// #0
  40387c:	bl	402d70 <strchr@plt>
  403880:	cbz	x0, 40388c <__fxstatat@plt+0x8cc>
  403884:	mov	x19, x0
  403888:	strb	wzr, [x19], #1
  40388c:	ldr	x5, [x24]
  403890:	mov	x2, x25
  403894:	mov	x1, x28
  403898:	mov	x3, x21
  40389c:	mov	x0, x23
  4038a0:	mov	x4, #0x4                   	// #4
  4038a4:	bl	40a3a8 <__fxstatat@plt+0x73e8>
  4038a8:	ldr	w2, [x21, x0, lsl #2]
  4038ac:	cmp	w2, #0x3
  4038b0:	b.eq	40396c <__fxstatat@plt+0x9ac>  // b.none
  4038b4:	b.hi	403910 <__fxstatat@plt+0x950>  // b.pmore
  4038b8:	cmp	w2, #0x1
  4038bc:	b.eq	403974 <__fxstatat@plt+0x9b4>  // b.none
  4038c0:	cmp	w2, #0x2
  4038c4:	b.ne	4038dc <__fxstatat@plt+0x91c>  // b.any
  4038c8:	strb	w22, [x20, #29]
  4038cc:	nop
  4038d0:	cbz	x19, 4038f0 <__fxstatat@plt+0x930>
  4038d4:	mov	x28, x19
  4038d8:	b	403870 <__fxstatat@plt+0x8b0>
  4038dc:	cbnz	w2, 40397c <__fxstatat@plt+0x9bc>
  4038e0:	eor	w0, w22, #0x1
  4038e4:	strb	w22, [x20, #30]
  4038e8:	strb	w0, [x20, #32]
  4038ec:	cbnz	x19, 4038d4 <__fxstatat@plt+0x914>
  4038f0:	mov	x0, x26
  4038f4:	ldp	x19, x20, [sp, #16]
  4038f8:	ldp	x21, x22, [sp, #32]
  4038fc:	ldp	x23, x24, [sp, #48]
  403900:	ldp	x25, x26, [sp, #64]
  403904:	ldp	x27, x28, [sp, #80]
  403908:	ldp	x29, x30, [sp], #96
  40390c:	b	402ce0 <free@plt>
  403910:	cmp	w2, #0x5
  403914:	b.eq	403960 <__fxstatat@plt+0x9a0>  // b.none
  403918:	cmp	w2, #0x6
  40391c:	b.ne	40394c <__fxstatat@plt+0x98c>  // b.any
  403920:	ldrb	w1, [x27]
  403924:	eor	w0, w22, #0x1
  403928:	strb	w22, [x20, #29]
  40392c:	strb	w22, [x20, #30]
  403930:	strb	w22, [x20, #31]
  403934:	strb	w0, [x20, #32]
  403938:	strb	w22, [x20, #34]
  40393c:	cbz	w1, 403944 <__fxstatat@plt+0x984>
  403940:	strb	w22, [x20, #37]
  403944:	strb	w22, [x20, #39]
  403948:	b	4038d0 <__fxstatat@plt+0x910>
  40394c:	cmp	w2, #0x4
  403950:	b.ne	40397c <__fxstatat@plt+0x9bc>  // b.any
  403954:	strb	w22, [x20, #37]
  403958:	strb	w22, [x20, #38]
  40395c:	b	4038d0 <__fxstatat@plt+0x910>
  403960:	strb	w22, [x20, #39]
  403964:	strb	w22, [x20, #40]
  403968:	b	4038d0 <__fxstatat@plt+0x910>
  40396c:	strb	w22, [x20, #34]
  403970:	b	4038d0 <__fxstatat@plt+0x910>
  403974:	strb	w22, [x20, #31]
  403978:	b	4038d0 <__fxstatat@plt+0x910>
  40397c:	bl	402bc0 <abort@plt>
  403980:	stp	x29, x30, [sp, #-64]!
  403984:	mov	x29, sp
  403988:	stp	x19, x20, [sp, #16]
  40398c:	mov	x20, x0
  403990:	mov	x19, x1
  403994:	stp	x21, x22, [sp, #32]
  403998:	mov	x21, x2
  40399c:	mov	x2, x1
  4039a0:	mov	x1, x0
  4039a4:	mov	w0, #0x0                   	// #0
  4039a8:	str	x23, [sp, #48]
  4039ac:	and	w23, w3, #0xff
  4039b0:	bl	402f30 <__xstat@plt>
  4039b4:	cbnz	w0, 4039d0 <__fxstatat@plt+0xa10>
  4039b8:	ldr	w1, [x19, #16]
  4039bc:	and	w1, w1, #0xf000
  4039c0:	cmp	w1, #0x4, lsl #12
  4039c4:	b.eq	403a1c <__fxstatat@plt+0xa5c>  // b.none
  4039c8:	and	w0, w0, #0x1
  4039cc:	b	403a08 <__fxstatat@plt+0xa48>
  4039d0:	bl	402f10 <__errno_location@plt>
  4039d4:	ldr	w22, [x0]
  4039d8:	cbnz	w22, 4039f4 <__fxstatat@plt+0xa34>
  4039dc:	ldr	w0, [x19, #16]
  4039e0:	and	w0, w0, #0xf000
  4039e4:	cmp	w0, #0x4, lsl #12
  4039e8:	cset	w0, eq  // eq = none
  4039ec:	and	w0, w0, #0x1
  4039f0:	b	403a08 <__fxstatat@plt+0xa48>
  4039f4:	cmp	w22, #0x2
  4039f8:	b.eq	403a24 <__fxstatat@plt+0xa64>  // b.none
  4039fc:	cbz	w23, 403a34 <__fxstatat@plt+0xa74>
  403a00:	mov	w0, #0x0                   	// #0
  403a04:	str	wzr, [x19, #16]
  403a08:	ldp	x19, x20, [sp, #16]
  403a0c:	ldp	x21, x22, [sp, #32]
  403a10:	ldr	x23, [sp, #48]
  403a14:	ldp	x29, x30, [sp], #64
  403a18:	ret
  403a1c:	mov	w0, #0x1                   	// #1
  403a20:	b	403a08 <__fxstatat@plt+0xa48>
  403a24:	mov	w1, #0x1                   	// #1
  403a28:	mov	w0, #0x0                   	// #0
  403a2c:	strb	w1, [x21]
  403a30:	b	403a08 <__fxstatat@plt+0xa48>
  403a34:	mov	w2, #0x5                   	// #5
  403a38:	adrp	x1, 415000 <__fxstatat@plt+0x12040>
  403a3c:	mov	x0, #0x0                   	// #0
  403a40:	add	x1, x1, #0x6e8
  403a44:	bl	402e70 <dcgettext@plt>
  403a48:	mov	x19, x0
  403a4c:	mov	x1, x20
  403a50:	mov	w0, #0x4                   	// #4
  403a54:	bl	40ecc0 <__fxstatat@plt+0xbd00>
  403a58:	mov	x3, x0
  403a5c:	mov	x2, x19
  403a60:	mov	w1, w22
  403a64:	mov	w0, #0x1                   	// #1
  403a68:	bl	402850 <error@plt>
  403a6c:	nop
  403a70:	stp	x29, x30, [sp, #-368]!
  403a74:	mov	x29, sp
  403a78:	stp	x19, x20, [sp, #16]
  403a7c:	mov	x20, x5
  403a80:	mov	x19, x0
  403a84:	stp	x21, x22, [sp, #32]
  403a88:	mov	x22, x4
  403a8c:	mov	x21, x1
  403a90:	stp	x23, x24, [sp, #48]
  403a94:	mov	x23, x3
  403a98:	mov	x24, x2
  403a9c:	stp	x25, x26, [sp, #64]
  403aa0:	stp	x27, x28, [sp, #80]
  403aa4:	bl	402820 <strlen@plt>
  403aa8:	add	x3, x0, #0x10
  403aac:	mov	x1, x19
  403ab0:	add	x2, x0, #0x1
  403ab4:	and	x3, x3, #0xfffffffffffffff0
  403ab8:	sub	sp, sp, x3
  403abc:	mov	x0, sp
  403ac0:	bl	402800 <memcpy@plt>
  403ac4:	mov	x19, x0
  403ac8:	bl	40af30 <__fxstatat@plt+0x7f70>
  403acc:	mov	x25, x0
  403ad0:	add	x0, x0, #0x10
  403ad4:	mov	x1, x19
  403ad8:	and	x0, x0, #0xfffffffffffffff0
  403adc:	mov	x2, x25
  403ae0:	sub	sp, sp, x0
  403ae4:	mov	x26, sp
  403ae8:	mov	x0, x26
  403aec:	bl	402800 <memcpy@plt>
  403af0:	str	xzr, [x23]
  403af4:	mov	x1, x26
  403af8:	strb	wzr, [x26, x25]
  403afc:	add	x2, x29, #0x70
  403b00:	mov	w0, #0x0                   	// #0
  403b04:	bl	402f30 <__xstat@plt>
  403b08:	cbz	w0, 403e48 <__fxstatat@plt+0xe88>
  403b0c:	ldrb	w0, [x19, x21]
  403b10:	add	x21, x19, x21
  403b14:	cmp	w0, #0x2f
  403b18:	mov	x0, x21
  403b1c:	b.ne	403b2c <__fxstatat@plt+0xb6c>  // b.any
  403b20:	ldrb	w1, [x0, #1]!
  403b24:	cmp	w1, #0x2f
  403b28:	b.eq	403b20 <__fxstatat@plt+0xb60>  // b.none
  403b2c:	mov	w25, #0x1                   	// #1
  403b30:	mov	w1, #0x2f                  	// #47
  403b34:	bl	402d70 <strchr@plt>
  403b38:	mov	x27, x0
  403b3c:	cbz	x0, 403bdc <__fxstatat@plt+0xc1c>
  403b40:	strb	wzr, [x27]
  403b44:	add	x2, x29, #0x70
  403b48:	mov	x1, x19
  403b4c:	mov	w0, #0x0                   	// #0
  403b50:	bl	402f30 <__xstat@plt>
  403b54:	mov	w28, w0
  403b58:	cbnz	w0, 403c00 <__fxstatat@plt+0xc40>
  403b5c:	ldr	w0, [x20, #28]
  403b60:	tst	w0, #0xffffff00
  403b64:	b.ne	403c00 <__fxstatat@plt+0xc40>  // b.any
  403b68:	mov	x4, x20
  403b6c:	mov	x1, x19
  403b70:	mov	x0, x21
  403b74:	mov	w3, #0x0                   	// #0
  403b78:	mov	w2, #0x0                   	// #0
  403b7c:	bl	405408 <__fxstatat@plt+0x2448>
  403b80:	tst	w0, #0xff
  403b84:	b.eq	403dfc <__fxstatat@plt+0xe3c>  // b.none
  403b88:	ldr	w0, [x29, #128]
  403b8c:	and	w0, w0, #0xf000
  403b90:	cmp	w0, #0x4, lsl #12
  403b94:	b.ne	403edc <__fxstatat@plt+0xf1c>  // b.any
  403b98:	strb	wzr, [x22]
  403b9c:	ldr	x0, [x20, #32]
  403ba0:	tst	x0, #0xff000000ff00
  403ba4:	b.ne	403dd8 <__fxstatat@plt+0xe18>  // b.any
  403ba8:	mov	x0, x27
  403bac:	mov	w1, #0x2f                  	// #47
  403bb0:	strb	w1, [x0], #1
  403bb4:	ldrb	w1, [x27, #1]
  403bb8:	cmp	w1, #0x2f
  403bbc:	b.ne	403b30 <__fxstatat@plt+0xb70>  // b.any
  403bc0:	ldrb	w1, [x0, #1]!
  403bc4:	cmp	w1, #0x2f
  403bc8:	b.eq	403bc0 <__fxstatat@plt+0xc00>  // b.none
  403bcc:	mov	w1, #0x2f                  	// #47
  403bd0:	bl	402d70 <strchr@plt>
  403bd4:	mov	x27, x0
  403bd8:	cbnz	x0, 403b40 <__fxstatat@plt+0xb80>
  403bdc:	mov	sp, x29
  403be0:	mov	w0, #0x1                   	// #1
  403be4:	ldp	x19, x20, [sp, #16]
  403be8:	ldp	x21, x22, [sp, #32]
  403bec:	ldp	x23, x24, [sp, #48]
  403bf0:	ldp	x25, x26, [sp, #64]
  403bf4:	ldp	x27, x28, [sp, #80]
  403bf8:	ldp	x29, x30, [sp], #368
  403bfc:	ret
  403c00:	add	x2, x29, #0xf0
  403c04:	mov	x1, x21
  403c08:	mov	w0, #0x0                   	// #0
  403c0c:	bl	402f30 <__xstat@plt>
  403c10:	cbz	w0, 403d40 <__fxstatat@plt+0xd80>
  403c14:	bl	402f10 <__errno_location@plt>
  403c18:	ldr	w4, [x0]
  403c1c:	cbnz	w4, 403d54 <__fxstatat@plt+0xd94>
  403c20:	mov	x0, #0x98                  	// #152
  403c24:	bl	4137c8 <__fxstatat@plt+0x10808>
  403c28:	ldp	x2, x3, [x29, #240]
  403c2c:	stp	x2, x3, [x0]
  403c30:	mov	x26, x0
  403c34:	ldp	x2, x3, [x29, #256]
  403c38:	stp	x2, x3, [x0, #16]
  403c3c:	sub	x1, x27, x19
  403c40:	ldp	x6, x7, [x29, #272]
  403c44:	stp	x6, x7, [x0, #32]
  403c48:	ldp	x2, x3, [x29, #288]
  403c4c:	stp	x2, x3, [x0, #48]
  403c50:	ldp	x6, x7, [x29, #304]
  403c54:	stp	x6, x7, [x0, #64]
  403c58:	ldp	x2, x3, [x29, #320]
  403c5c:	stp	x2, x3, [x0, #80]
  403c60:	ldp	x6, x7, [x29, #336]
  403c64:	stp	x6, x7, [x0, #96]
  403c68:	ldp	x2, x3, [x29, #352]
  403c6c:	stp	x2, x3, [x0, #112]
  403c70:	strb	wzr, [x0, #128]
  403c74:	ldr	x0, [x23]
  403c78:	str	x26, [x23]
  403c7c:	stp	x1, x0, [x26, #136]
  403c80:	cbz	w28, 403b68 <__fxstatat@plt+0xba8>
  403c84:	ldr	w2, [x26, #16]
  403c88:	mov	x4, x20
  403c8c:	mov	x1, x19
  403c90:	mov	x0, x21
  403c94:	mov	w3, #0x1                   	// #1
  403c98:	bl	405408 <__fxstatat@plt+0x2448>
  403c9c:	tst	w0, #0xff
  403ca0:	b.eq	403dfc <__fxstatat@plt+0xe3c>  // b.none
  403ca4:	strb	w25, [x22]
  403ca8:	ldr	w1, [x26, #16]
  403cac:	ldrb	w0, [x20, #29]
  403cb0:	cbz	w0, 403d9c <__fxstatat@plt+0xddc>
  403cb4:	and	w28, w1, #0x3f
  403cb8:	mvn	w3, w28
  403cbc:	ldrb	w2, [x20, #32]
  403cc0:	mov	x0, x19
  403cc4:	cmp	w2, #0x0
  403cc8:	mov	w2, #0x1ff                 	// #511
  403ccc:	csel	w1, w1, w2, eq  // eq = none
  403cd0:	and	w1, w1, w3
  403cd4:	and	w1, w1, #0xfff
  403cd8:	bl	402f70 <mkdir@plt>
  403cdc:	cbnz	w0, 403f1c <__fxstatat@plt+0xf5c>
  403ce0:	cbz	x24, 403cf8 <__fxstatat@plt+0xd38>
  403ce4:	mov	x3, x19
  403ce8:	mov	x2, x21
  403cec:	mov	x1, x24
  403cf0:	mov	w0, #0x1                   	// #1
  403cf4:	bl	402a90 <__printf_chk@plt>
  403cf8:	add	x2, x29, #0x70
  403cfc:	mov	x1, x19
  403d00:	mov	w0, #0x0                   	// #0
  403d04:	bl	402e30 <__lxstat@plt>
  403d08:	cbnz	w0, 403f84 <__fxstatat@plt+0xfc4>
  403d0c:	ldrb	w0, [x20, #30]
  403d10:	ldr	w1, [x29, #128]
  403d14:	cbz	w0, 403db4 <__fxstatat@plt+0xdf4>
  403d18:	and	w0, w1, #0x1c0
  403d1c:	cmp	w0, #0x1c0
  403d20:	b.eq	403d34 <__fxstatat@plt+0xd74>  // b.none
  403d24:	orr	w1, w1, #0x1c0
  403d28:	mov	x0, x19
  403d2c:	bl	402a10 <chmod@plt>
  403d30:	cbnz	w0, 403fa0 <__fxstatat@plt+0xfe0>
  403d34:	ldrb	w0, [x22]
  403d38:	cbnz	w0, 403ba8 <__fxstatat@plt+0xbe8>
  403d3c:	b	403b9c <__fxstatat@plt+0xbdc>
  403d40:	ldr	w0, [x29, #256]
  403d44:	and	w0, w0, #0xf000
  403d48:	cmp	w0, #0x4, lsl #12
  403d4c:	b.eq	403c20 <__fxstatat@plt+0xc60>  // b.none
  403d50:	mov	w4, #0x14                  	// #20
  403d54:	mov	w2, #0x5                   	// #5
  403d58:	adrp	x1, 415000 <__fxstatat@plt+0x12040>
  403d5c:	mov	x0, #0x0                   	// #0
  403d60:	add	x1, x1, #0x700
  403d64:	str	w4, [x29, #108]
  403d68:	bl	402e70 <dcgettext@plt>
  403d6c:	mov	x1, x21
  403d70:	mov	x19, x0
  403d74:	mov	w0, #0x4                   	// #4
  403d78:	bl	40ecc0 <__fxstatat@plt+0xbd00>
  403d7c:	ldr	w4, [x29, #108]
  403d80:	mov	x3, x0
  403d84:	mov	x2, x19
  403d88:	mov	w0, #0x0                   	// #0
  403d8c:	mov	w1, w4
  403d90:	bl	402850 <error@plt>
  403d94:	mov	w0, #0x0                   	// #0
  403d98:	b	403e60 <__fxstatat@plt+0xea0>
  403d9c:	ldrb	w0, [x20, #30]
  403da0:	cbz	w0, 403e20 <__fxstatat@plt+0xe60>
  403da4:	mov	w28, #0x12                  	// #18
  403da8:	and	w28, w1, w28
  403dac:	mvn	w3, w28
  403db0:	b	403cbc <__fxstatat@plt+0xcfc>
  403db4:	bics	wzr, w28, w1
  403db8:	b.ne	403e2c <__fxstatat@plt+0xe6c>  // b.any
  403dbc:	and	w0, w1, #0x1c0
  403dc0:	cmp	w0, #0x1c0
  403dc4:	b.eq	403d34 <__fxstatat@plt+0xd74>  // b.none
  403dc8:	orr	w28, w1, w28
  403dcc:	str	w28, [x26, #16]
  403dd0:	strb	w25, [x26, #128]
  403dd4:	b	403d1c <__fxstatat@plt+0xd5c>
  403dd8:	ldrb	w1, [x20, #37]
  403ddc:	mov	x3, x20
  403de0:	mov	x0, x19
  403de4:	mov	w2, #0x0                   	// #0
  403de8:	bl	4054e8 <__fxstatat@plt+0x2528>
  403dec:	tst	w0, #0xff
  403df0:	b.ne	403ba8 <__fxstatat@plt+0xbe8>  // b.any
  403df4:	ldrb	w0, [x20, #38]
  403df8:	cbz	w0, 403ba8 <__fxstatat@plt+0xbe8>
  403dfc:	mov	w0, #0x0                   	// #0
  403e00:	mov	sp, x29
  403e04:	ldp	x19, x20, [sp, #16]
  403e08:	ldp	x21, x22, [sp, #32]
  403e0c:	ldp	x23, x24, [sp, #48]
  403e10:	ldp	x25, x26, [sp, #64]
  403e14:	ldp	x27, x28, [sp, #80]
  403e18:	ldp	x29, x30, [sp], #368
  403e1c:	ret
  403e20:	mov	w28, #0x0                   	// #0
  403e24:	mov	w3, #0xffffffff            	// #-1
  403e28:	b	403cbc <__fxstatat@plt+0xcfc>
  403e2c:	bl	4095a0 <__fxstatat@plt+0x65e0>
  403e30:	bic	w28, w28, w0
  403e34:	ldr	w1, [x29, #128]
  403e38:	bics	wzr, w28, w1
  403e3c:	and	w0, w1, #0x1c0
  403e40:	b.ne	403dc8 <__fxstatat@plt+0xe08>  // b.any
  403e44:	b	403dbc <__fxstatat@plt+0xdfc>
  403e48:	ldr	w0, [x29, #128]
  403e4c:	and	w0, w0, #0xf000
  403e50:	cmp	w0, #0x4, lsl #12
  403e54:	b.ne	403e80 <__fxstatat@plt+0xec0>  // b.any
  403e58:	mov	w0, #0x1                   	// #1
  403e5c:	strb	wzr, [x22]
  403e60:	mov	sp, x29
  403e64:	ldp	x19, x20, [sp, #16]
  403e68:	ldp	x21, x22, [sp, #32]
  403e6c:	ldp	x23, x24, [sp, #48]
  403e70:	ldp	x25, x26, [sp, #64]
  403e74:	ldp	x27, x28, [sp, #80]
  403e78:	ldp	x29, x30, [sp], #368
  403e7c:	ret
  403e80:	mov	w2, #0x5                   	// #5
  403e84:	adrp	x1, 415000 <__fxstatat@plt+0x12040>
  403e88:	mov	x0, #0x0                   	// #0
  403e8c:	add	x1, x1, #0x760
  403e90:	bl	402e70 <dcgettext@plt>
  403e94:	mov	x19, x0
  403e98:	mov	x1, x26
  403e9c:	mov	w0, #0x4                   	// #4
  403ea0:	bl	40ecc0 <__fxstatat@plt+0xbd00>
  403ea4:	mov	x3, x0
  403ea8:	mov	x2, x19
  403eac:	mov	w1, #0x0                   	// #0
  403eb0:	mov	w0, #0x0                   	// #0
  403eb4:	bl	402850 <error@plt>
  403eb8:	mov	sp, x29
  403ebc:	mov	w0, #0x0                   	// #0
  403ec0:	ldp	x19, x20, [sp, #16]
  403ec4:	ldp	x21, x22, [sp, #32]
  403ec8:	ldp	x23, x24, [sp, #48]
  403ecc:	ldp	x25, x26, [sp, #64]
  403ed0:	ldp	x27, x28, [sp, #80]
  403ed4:	ldp	x29, x30, [sp], #368
  403ed8:	ret
  403edc:	mov	w2, #0x5                   	// #5
  403ee0:	adrp	x1, 415000 <__fxstatat@plt+0x12040>
  403ee4:	mov	x0, #0x0                   	// #0
  403ee8:	add	x1, x1, #0x760
  403eec:	bl	402e70 <dcgettext@plt>
  403ef0:	mov	x20, x0
  403ef4:	mov	x1, x19
  403ef8:	mov	w0, #0x4                   	// #4
  403efc:	bl	40ecc0 <__fxstatat@plt+0xbd00>
  403f00:	mov	x3, x0
  403f04:	mov	x2, x20
  403f08:	mov	w0, #0x0                   	// #0
  403f0c:	mov	w1, #0x0                   	// #0
  403f10:	bl	402850 <error@plt>
  403f14:	mov	w0, #0x0                   	// #0
  403f18:	b	403e00 <__fxstatat@plt+0xe40>
  403f1c:	bl	402f10 <__errno_location@plt>
  403f20:	mov	x3, x0
  403f24:	adrp	x1, 415000 <__fxstatat@plt+0x12040>
  403f28:	add	x1, x1, #0x720
  403f2c:	mov	w2, #0x5                   	// #5
  403f30:	mov	x0, #0x0                   	// #0
  403f34:	ldr	w20, [x3]
  403f38:	bl	402e70 <dcgettext@plt>
  403f3c:	mov	x1, x19
  403f40:	mov	x19, x0
  403f44:	mov	w0, #0x4                   	// #4
  403f48:	bl	40ecc0 <__fxstatat@plt+0xbd00>
  403f4c:	mov	x2, x19
  403f50:	mov	x3, x0
  403f54:	mov	w1, w20
  403f58:	mov	w0, #0x0                   	// #0
  403f5c:	bl	402850 <error@plt>
  403f60:	mov	sp, x29
  403f64:	mov	w0, #0x0                   	// #0
  403f68:	ldp	x19, x20, [sp, #16]
  403f6c:	ldp	x21, x22, [sp, #32]
  403f70:	ldp	x23, x24, [sp, #48]
  403f74:	ldp	x25, x26, [sp, #64]
  403f78:	ldp	x27, x28, [sp, #80]
  403f7c:	ldp	x29, x30, [sp], #368
  403f80:	ret
  403f84:	bl	402f10 <__errno_location@plt>
  403f88:	mov	x3, x0
  403f8c:	adrp	x1, 415000 <__fxstatat@plt+0x12040>
  403f90:	mov	w2, #0x5                   	// #5
  403f94:	add	x1, x1, #0x700
  403f98:	mov	x0, #0x0                   	// #0
  403f9c:	b	403f34 <__fxstatat@plt+0xf74>
  403fa0:	bl	402f10 <__errno_location@plt>
  403fa4:	mov	x3, x0
  403fa8:	adrp	x1, 415000 <__fxstatat@plt+0x12040>
  403fac:	mov	w2, #0x5                   	// #5
  403fb0:	add	x1, x1, #0x740
  403fb4:	mov	x0, #0x0                   	// #0
  403fb8:	b	403f34 <__fxstatat@plt+0xf74>
  403fbc:	nop
  403fc0:	stp	x29, x30, [sp, #-96]!
  403fc4:	mov	x29, sp
  403fc8:	stp	x19, x20, [sp, #16]
  403fcc:	mov	x19, x2
  403fd0:	mov	x20, x0
  403fd4:	stp	x21, x22, [sp, #32]
  403fd8:	mov	x21, x3
  403fdc:	stp	x23, x24, [sp, #48]
  403fe0:	mov	x24, x1
  403fe4:	bl	402820 <strlen@plt>
  403fe8:	add	x3, x0, #0x10
  403fec:	add	x2, x0, #0x1
  403ff0:	and	x3, x3, #0xfffffffffffffff0
  403ff4:	mov	x1, x20
  403ff8:	sub	sp, sp, x3
  403ffc:	mov	x0, sp
  404000:	bl	402800 <memcpy@plt>
  404004:	add	x24, x0, x24
  404008:	cbz	x19, 404194 <__fxstatat@plt+0x11d4>
  40400c:	mov	x20, x0
  404010:	mov	w23, #0x2f                  	// #47
  404014:	b	404040 <__fxstatat@plt+0x1080>
  404018:	ldrb	w0, [x21, #29]
  40401c:	cbnz	w0, 4040dc <__fxstatat@plt+0x111c>
  404020:	ldrb	w22, [x21, #30]
  404024:	cbnz	w22, 404118 <__fxstatat@plt+0x1158>
  404028:	ldrb	w0, [x19, #128]
  40402c:	cbnz	w0, 404154 <__fxstatat@plt+0x1194>
  404030:	ldr	x0, [x19, #136]
  404034:	strb	w23, [x20, x0]
  404038:	ldr	x19, [x19, #144]
  40403c:	cbz	x19, 404194 <__fxstatat@plt+0x11d4>
  404040:	ldr	x1, [x19, #136]
  404044:	ldrb	w0, [x21, #31]
  404048:	strb	wzr, [x20, x1]
  40404c:	cbz	w0, 404018 <__fxstatat@plt+0x1058>
  404050:	ldp	x2, x4, [x19, #72]
  404054:	stp	x2, x4, [x29, #64]
  404058:	add	x1, x29, #0x40
  40405c:	ldr	x3, [x19, #88]
  404060:	mov	x0, x20
  404064:	ldr	x2, [x19, #96]
  404068:	str	x3, [x29, #80]
  40406c:	str	x2, [x29, #88]
  404070:	bl	412530 <__fxstatat@plt+0xf570>
  404074:	cbz	w0, 404018 <__fxstatat@plt+0x1058>
  404078:	bl	402f10 <__errno_location@plt>
  40407c:	mov	x3, x0
  404080:	mov	w2, #0x5                   	// #5
  404084:	adrp	x1, 415000 <__fxstatat@plt+0x12040>
  404088:	mov	x0, #0x0                   	// #0
  40408c:	add	x1, x1, #0x788
  404090:	ldr	w21, [x3]
  404094:	bl	402e70 <dcgettext@plt>
  404098:	mov	x1, x20
  40409c:	mov	x19, x0
  4040a0:	mov	w22, #0x0                   	// #0
  4040a4:	mov	w0, #0x4                   	// #4
  4040a8:	bl	40ecc0 <__fxstatat@plt+0xbd00>
  4040ac:	mov	x3, x0
  4040b0:	mov	x2, x19
  4040b4:	mov	w1, w21
  4040b8:	mov	w0, #0x0                   	// #0
  4040bc:	bl	402850 <error@plt>
  4040c0:	mov	sp, x29
  4040c4:	mov	w0, w22
  4040c8:	ldp	x19, x20, [sp, #16]
  4040cc:	ldp	x21, x22, [sp, #32]
  4040d0:	ldp	x23, x24, [sp, #48]
  4040d4:	ldp	x29, x30, [sp], #96
  4040d8:	ret
  4040dc:	ldp	w1, w2, [x19, #24]
  4040e0:	mov	x0, x20
  4040e4:	bl	402cb0 <lchown@plt>
  4040e8:	cbz	w0, 404020 <__fxstatat@plt+0x1060>
  4040ec:	mov	x0, x21
  4040f0:	bl	405668 <__fxstatat@plt+0x26a8>
  4040f4:	ands	w22, w0, #0xff
  4040f8:	b.eq	4041b4 <__fxstatat@plt+0x11f4>  // b.none
  4040fc:	ldr	w2, [x19, #28]
  404100:	mov	x0, x20
  404104:	mov	w1, #0xffffffff            	// #-1
  404108:	bl	402cb0 <lchown@plt>
  40410c:	ldrb	w22, [x21, #30]
  404110:	cbz	w22, 404028 <__fxstatat@plt+0x1068>
  404114:	nop
  404118:	ldr	w4, [x19, #16]
  40411c:	mov	w3, #0xffffffff            	// #-1
  404120:	mov	x2, x20
  404124:	mov	w1, w3
  404128:	mov	x0, x24
  40412c:	bl	409dd0 <__fxstatat@plt+0x6e10>
  404130:	cbz	w0, 404030 <__fxstatat@plt+0x1070>
  404134:	mov	sp, x29
  404138:	mov	w22, #0x0                   	// #0
  40413c:	mov	w0, w22
  404140:	ldp	x19, x20, [sp, #16]
  404144:	ldp	x21, x22, [sp, #32]
  404148:	ldp	x23, x24, [sp, #48]
  40414c:	ldp	x29, x30, [sp], #96
  404150:	ret
  404154:	ldr	w1, [x19, #16]
  404158:	mov	x0, x20
  40415c:	bl	402a10 <chmod@plt>
  404160:	cbz	w0, 404030 <__fxstatat@plt+0x1070>
  404164:	bl	402f10 <__errno_location@plt>
  404168:	mov	x3, x0
  40416c:	adrp	x1, 415000 <__fxstatat@plt+0x12040>
  404170:	add	x1, x1, #0x7d0
  404174:	mov	w2, #0x5                   	// #5
  404178:	mov	x0, #0x0                   	// #0
  40417c:	ldr	w21, [x3]
  404180:	bl	402e70 <dcgettext@plt>
  404184:	mov	x1, x20
  404188:	mov	x19, x0
  40418c:	mov	w0, #0x4                   	// #4
  404190:	b	4040a8 <__fxstatat@plt+0x10e8>
  404194:	mov	sp, x29
  404198:	mov	w22, #0x1                   	// #1
  40419c:	mov	w0, w22
  4041a0:	ldp	x19, x20, [sp, #16]
  4041a4:	ldp	x21, x22, [sp, #32]
  4041a8:	ldp	x23, x24, [sp, #48]
  4041ac:	ldp	x29, x30, [sp], #96
  4041b0:	ret
  4041b4:	bl	402f10 <__errno_location@plt>
  4041b8:	mov	x3, x0
  4041bc:	adrp	x1, 415000 <__fxstatat@plt+0x12040>
  4041c0:	mov	w2, #0x5                   	// #5
  4041c4:	add	x1, x1, #0x7a8
  4041c8:	mov	x0, #0x0                   	// #0
  4041cc:	b	40417c <__fxstatat@plt+0x11bc>
  4041d0:	stp	x29, x30, [sp, #-176]!
  4041d4:	mov	x29, sp
  4041d8:	stp	x19, x20, [sp, #16]
  4041dc:	mov	w20, w0
  4041e0:	stp	x21, x22, [sp, #32]
  4041e4:	str	x23, [sp, #48]
  4041e8:	cbz	w0, 404228 <__fxstatat@plt+0x1268>
  4041ec:	adrp	x0, 42d000 <__fxstatat@plt+0x2a040>
  4041f0:	mov	w2, #0x5                   	// #5
  4041f4:	adrp	x1, 415000 <__fxstatat@plt+0x12040>
  4041f8:	add	x1, x1, #0x810
  4041fc:	ldr	x19, [x0, #1160]
  404200:	mov	x0, #0x0                   	// #0
  404204:	bl	402e70 <dcgettext@plt>
  404208:	mov	x2, x0
  40420c:	adrp	x3, 42d000 <__fxstatat@plt+0x2a040>
  404210:	mov	x0, x19
  404214:	mov	w1, #0x1                   	// #1
  404218:	ldr	x3, [x3, #2408]
  40421c:	bl	402c60 <__fprintf_chk@plt>
  404220:	mov	w0, w20
  404224:	bl	402840 <exit@plt>
  404228:	mov	w2, #0x5                   	// #5
  40422c:	adrp	x1, 415000 <__fxstatat@plt+0x12040>
  404230:	mov	x0, #0x0                   	// #0
  404234:	add	x1, x1, #0x838
  404238:	bl	402e70 <dcgettext@plt>
  40423c:	adrp	x19, 42d000 <__fxstatat@plt+0x2a040>
  404240:	adrp	x2, 42d000 <__fxstatat@plt+0x2a040>
  404244:	mov	x1, x0
  404248:	mov	w0, #0x1                   	// #1
  40424c:	ldr	x4, [x2, #2408]
  404250:	mov	x3, x4
  404254:	mov	x2, x4
  404258:	bl	402a90 <__printf_chk@plt>
  40425c:	mov	w2, #0x5                   	// #5
  404260:	adrp	x1, 415000 <__fxstatat@plt+0x12040>
  404264:	mov	x0, #0x0                   	// #0
  404268:	add	x1, x1, #0x8b8
  40426c:	bl	402e70 <dcgettext@plt>
  404270:	ldr	x1, [x19, #1184]
  404274:	bl	402e80 <fputs_unlocked@plt>
  404278:	mov	w2, #0x5                   	// #5
  40427c:	adrp	x1, 415000 <__fxstatat@plt+0x12040>
  404280:	mov	x0, #0x0                   	// #0
  404284:	add	x1, x1, #0x8f8
  404288:	bl	402e70 <dcgettext@plt>
  40428c:	ldr	x1, [x19, #1184]
  404290:	bl	402e80 <fputs_unlocked@plt>
  404294:	mov	w2, #0x5                   	// #5
  404298:	adrp	x1, 415000 <__fxstatat@plt+0x12040>
  40429c:	mov	x0, #0x0                   	// #0
  4042a0:	add	x1, x1, #0x948
  4042a4:	bl	402e70 <dcgettext@plt>
  4042a8:	ldr	x1, [x19, #1184]
  4042ac:	bl	402e80 <fputs_unlocked@plt>
  4042b0:	mov	w2, #0x5                   	// #5
  4042b4:	adrp	x1, 415000 <__fxstatat@plt+0x12040>
  4042b8:	mov	x0, #0x0                   	// #0
  4042bc:	add	x1, x1, #0xb08
  4042c0:	bl	402e70 <dcgettext@plt>
  4042c4:	ldr	x1, [x19, #1184]
  4042c8:	bl	402e80 <fputs_unlocked@plt>
  4042cc:	mov	w2, #0x5                   	// #5
  4042d0:	adrp	x1, 415000 <__fxstatat@plt+0x12040>
  4042d4:	mov	x0, #0x0                   	// #0
  4042d8:	add	x1, x1, #0xcb8
  4042dc:	bl	402e70 <dcgettext@plt>
  4042e0:	ldr	x1, [x19, #1184]
  4042e4:	bl	402e80 <fputs_unlocked@plt>
  4042e8:	mov	w2, #0x5                   	// #5
  4042ec:	adrp	x1, 415000 <__fxstatat@plt+0x12040>
  4042f0:	mov	x0, #0x0                   	// #0
  4042f4:	add	x1, x1, #0xd48
  4042f8:	bl	402e70 <dcgettext@plt>
  4042fc:	ldr	x1, [x19, #1184]
  404300:	bl	402e80 <fputs_unlocked@plt>
  404304:	mov	w2, #0x5                   	// #5
  404308:	adrp	x1, 415000 <__fxstatat@plt+0x12040>
  40430c:	mov	x0, #0x0                   	// #0
  404310:	add	x1, x1, #0xe18
  404314:	bl	402e70 <dcgettext@plt>
  404318:	ldr	x1, [x19, #1184]
  40431c:	bl	402e80 <fputs_unlocked@plt>
  404320:	mov	w2, #0x5                   	// #5
  404324:	adrp	x1, 415000 <__fxstatat@plt+0x12040>
  404328:	mov	x0, #0x0                   	// #0
  40432c:	add	x1, x1, #0xf70
  404330:	bl	402e70 <dcgettext@plt>
  404334:	ldr	x1, [x19, #1184]
  404338:	bl	402e80 <fputs_unlocked@plt>
  40433c:	mov	w2, #0x5                   	// #5
  404340:	adrp	x1, 416000 <__fxstatat@plt+0x13040>
  404344:	mov	x0, #0x0                   	// #0
  404348:	add	x1, x1, #0x8
  40434c:	bl	402e70 <dcgettext@plt>
  404350:	ldr	x1, [x19, #1184]
  404354:	bl	402e80 <fputs_unlocked@plt>
  404358:	mov	w2, #0x5                   	// #5
  40435c:	adrp	x1, 416000 <__fxstatat@plt+0x13040>
  404360:	mov	x0, #0x0                   	// #0
  404364:	add	x1, x1, #0x128
  404368:	bl	402e70 <dcgettext@plt>
  40436c:	ldr	x1, [x19, #1184]
  404370:	bl	402e80 <fputs_unlocked@plt>
  404374:	mov	w2, #0x5                   	// #5
  404378:	adrp	x1, 416000 <__fxstatat@plt+0x13040>
  40437c:	mov	x0, #0x0                   	// #0
  404380:	add	x1, x1, #0x1f0
  404384:	bl	402e70 <dcgettext@plt>
  404388:	ldr	x1, [x19, #1184]
  40438c:	bl	402e80 <fputs_unlocked@plt>
  404390:	mov	w2, #0x5                   	// #5
  404394:	adrp	x1, 416000 <__fxstatat@plt+0x13040>
  404398:	mov	x0, #0x0                   	// #0
  40439c:	add	x1, x1, #0x300
  4043a0:	bl	402e70 <dcgettext@plt>
  4043a4:	ldr	x1, [x19, #1184]
  4043a8:	bl	402e80 <fputs_unlocked@plt>
  4043ac:	mov	w2, #0x5                   	// #5
  4043b0:	adrp	x1, 416000 <__fxstatat@plt+0x13040>
  4043b4:	mov	x0, #0x0                   	// #0
  4043b8:	add	x1, x1, #0x440
  4043bc:	bl	402e70 <dcgettext@plt>
  4043c0:	ldr	x1, [x19, #1184]
  4043c4:	bl	402e80 <fputs_unlocked@plt>
  4043c8:	mov	w2, #0x5                   	// #5
  4043cc:	adrp	x1, 416000 <__fxstatat@plt+0x13040>
  4043d0:	mov	x0, #0x0                   	// #0
  4043d4:	add	x1, x1, #0x558
  4043d8:	bl	402e70 <dcgettext@plt>
  4043dc:	ldr	x1, [x19, #1184]
  4043e0:	bl	402e80 <fputs_unlocked@plt>
  4043e4:	mov	w2, #0x5                   	// #5
  4043e8:	adrp	x1, 416000 <__fxstatat@plt+0x13040>
  4043ec:	mov	x0, #0x0                   	// #0
  4043f0:	add	x1, x1, #0x588
  4043f4:	bl	402e70 <dcgettext@plt>
  4043f8:	ldr	x1, [x19, #1184]
  4043fc:	bl	402e80 <fputs_unlocked@plt>
  404400:	mov	w2, #0x5                   	// #5
  404404:	adrp	x1, 416000 <__fxstatat@plt+0x13040>
  404408:	mov	x0, #0x0                   	// #0
  40440c:	add	x1, x1, #0x5c0
  404410:	bl	402e70 <dcgettext@plt>
  404414:	ldr	x1, [x19, #1184]
  404418:	bl	402e80 <fputs_unlocked@plt>
  40441c:	mov	w2, #0x5                   	// #5
  404420:	adrp	x1, 416000 <__fxstatat@plt+0x13040>
  404424:	mov	x0, #0x0                   	// #0
  404428:	add	x1, x1, #0x728
  40442c:	bl	402e70 <dcgettext@plt>
  404430:	ldr	x1, [x19, #1184]
  404434:	bl	402e80 <fputs_unlocked@plt>
  404438:	mov	w2, #0x5                   	// #5
  40443c:	adrp	x1, 416000 <__fxstatat@plt+0x13040>
  404440:	mov	x0, #0x0                   	// #0
  404444:	add	x1, x1, #0x848
  404448:	bl	402e70 <dcgettext@plt>
  40444c:	ldr	x1, [x19, #1184]
  404450:	bl	402e80 <fputs_unlocked@plt>
  404454:	mov	w2, #0x5                   	// #5
  404458:	adrp	x1, 416000 <__fxstatat@plt+0x13040>
  40445c:	mov	x0, #0x0                   	// #0
  404460:	add	x1, x1, #0x928
  404464:	bl	402e70 <dcgettext@plt>
  404468:	ldr	x1, [x19, #1184]
  40446c:	bl	402e80 <fputs_unlocked@plt>
  404470:	mov	w2, #0x5                   	// #5
  404474:	adrp	x1, 416000 <__fxstatat@plt+0x13040>
  404478:	mov	x0, #0x0                   	// #0
  40447c:	add	x1, x1, #0xa08
  404480:	bl	402e70 <dcgettext@plt>
  404484:	ldr	x1, [x19, #1184]
  404488:	bl	402e80 <fputs_unlocked@plt>
  40448c:	adrp	x3, 417000 <__fxstatat@plt+0x14040>
  404490:	add	x3, x3, #0x290
  404494:	add	x2, sp, #0x40
  404498:	ldp	x4, x5, [x3, #112]
  40449c:	stp	x4, x5, [sp, #80]
  4044a0:	ldp	x4, x5, [x3, #128]
  4044a4:	stp	x4, x5, [sp, #96]
  4044a8:	ldp	x1, x0, [x3, #96]
  4044ac:	stp	x1, x0, [sp, #64]
  4044b0:	ldp	x4, x5, [x3, #144]
  4044b4:	stp	x4, x5, [sp, #112]
  4044b8:	ldp	x4, x5, [x3, #160]
  4044bc:	stp	x4, x5, [sp, #128]
  4044c0:	ldp	x4, x5, [x3, #176]
  4044c4:	stp	x4, x5, [sp, #144]
  4044c8:	ldp	x4, x5, [x3, #192]
  4044cc:	stp	x4, x5, [sp, #160]
  4044d0:	cbz	x1, 404508 <__fxstatat@plt+0x1548>
  4044d4:	mov	w4, #0x63                  	// #99
  4044d8:	mov	w3, #0x70                  	// #112
  4044dc:	b	4044e8 <__fxstatat@plt+0x1528>
  4044e0:	ldr	x1, [x2, #16]!
  4044e4:	cbz	x1, 404508 <__fxstatat@plt+0x1548>
  4044e8:	ldrb	w0, [x1]
  4044ec:	cmp	w4, w0
  4044f0:	b.ne	4044e0 <__fxstatat@plt+0x1520>  // b.any
  4044f4:	ldrb	w0, [x1, #1]
  4044f8:	cmp	w3, w0
  4044fc:	b.ne	4044e0 <__fxstatat@plt+0x1520>  // b.any
  404500:	ldrb	w0, [x1, #2]
  404504:	cbnz	w0, 4044e0 <__fxstatat@plt+0x1520>
  404508:	ldr	x21, [x2, #8]
  40450c:	adrp	x1, 416000 <__fxstatat@plt+0x13040>
  404510:	mov	x0, #0x0                   	// #0
  404514:	add	x1, x1, #0xab0
  404518:	mov	w2, #0x5                   	// #5
  40451c:	cbz	x21, 4045d8 <__fxstatat@plt+0x1618>
  404520:	bl	402e70 <dcgettext@plt>
  404524:	adrp	x22, 416000 <__fxstatat@plt+0x13040>
  404528:	add	x22, x22, #0xac8
  40452c:	adrp	x2, 416000 <__fxstatat@plt+0x13040>
  404530:	mov	x3, x22
  404534:	add	x2, x2, #0xaf0
  404538:	mov	x1, x0
  40453c:	mov	w0, #0x1                   	// #1
  404540:	bl	402a90 <__printf_chk@plt>
  404544:	mov	x1, #0x0                   	// #0
  404548:	mov	w0, #0x5                   	// #5
  40454c:	bl	402fa0 <setlocale@plt>
  404550:	cbz	x0, 4046a0 <__fxstatat@plt+0x16e0>
  404554:	adrp	x1, 416000 <__fxstatat@plt+0x13040>
  404558:	mov	x2, #0x3                   	// #3
  40455c:	add	x1, x1, #0xb00
  404560:	adrp	x23, 415000 <__fxstatat@plt+0x12040>
  404564:	bl	402a60 <strncmp@plt>
  404568:	add	x23, x23, #0x7f8
  40456c:	cbnz	w0, 404680 <__fxstatat@plt+0x16c0>
  404570:	mov	w2, #0x5                   	// #5
  404574:	adrp	x1, 416000 <__fxstatat@plt+0x13040>
  404578:	mov	x0, #0x0                   	// #0
  40457c:	add	x1, x1, #0xb50
  404580:	bl	402e70 <dcgettext@plt>
  404584:	mov	x1, x0
  404588:	mov	x3, x23
  40458c:	mov	x2, x22
  404590:	mov	w0, #0x1                   	// #1
  404594:	bl	402a90 <__printf_chk@plt>
  404598:	mov	w2, #0x5                   	// #5
  40459c:	adrp	x1, 416000 <__fxstatat@plt+0x13040>
  4045a0:	mov	x0, #0x0                   	// #0
  4045a4:	add	x1, x1, #0xb70
  4045a8:	bl	402e70 <dcgettext@plt>
  4045ac:	mov	x1, x0
  4045b0:	cmp	x21, x23
  4045b4:	adrp	x2, 418000 <__fxstatat@plt+0x15040>
  4045b8:	adrp	x3, 415000 <__fxstatat@plt+0x12040>
  4045bc:	add	x2, x2, #0x418
  4045c0:	add	x3, x3, #0x800
  4045c4:	csel	x3, x3, x2, eq  // eq = none
  4045c8:	mov	x2, x21
  4045cc:	mov	w0, #0x1                   	// #1
  4045d0:	bl	402a90 <__printf_chk@plt>
  4045d4:	b	404220 <__fxstatat@plt+0x1260>
  4045d8:	bl	402e70 <dcgettext@plt>
  4045dc:	adrp	x22, 416000 <__fxstatat@plt+0x13040>
  4045e0:	add	x22, x22, #0xac8
  4045e4:	adrp	x2, 416000 <__fxstatat@plt+0x13040>
  4045e8:	mov	x3, x22
  4045ec:	add	x2, x2, #0xaf0
  4045f0:	mov	x1, x0
  4045f4:	mov	w0, #0x1                   	// #1
  4045f8:	bl	402a90 <__printf_chk@plt>
  4045fc:	mov	x1, #0x0                   	// #0
  404600:	mov	w0, #0x5                   	// #5
  404604:	bl	402fa0 <setlocale@plt>
  404608:	cbz	x0, 404620 <__fxstatat@plt+0x1660>
  40460c:	adrp	x1, 416000 <__fxstatat@plt+0x13040>
  404610:	mov	x2, #0x3                   	// #3
  404614:	add	x1, x1, #0xb00
  404618:	bl	402a60 <strncmp@plt>
  40461c:	cbnz	w0, 404674 <__fxstatat@plt+0x16b4>
  404620:	mov	w2, #0x5                   	// #5
  404624:	adrp	x1, 416000 <__fxstatat@plt+0x13040>
  404628:	mov	x0, #0x0                   	// #0
  40462c:	add	x1, x1, #0xb50
  404630:	adrp	x21, 415000 <__fxstatat@plt+0x12040>
  404634:	bl	402e70 <dcgettext@plt>
  404638:	add	x21, x21, #0x7f8
  40463c:	mov	x1, x0
  404640:	mov	x3, x21
  404644:	mov	x2, x22
  404648:	mov	w0, #0x1                   	// #1
  40464c:	bl	402a90 <__printf_chk@plt>
  404650:	adrp	x1, 416000 <__fxstatat@plt+0x13040>
  404654:	mov	w2, #0x5                   	// #5
  404658:	add	x1, x1, #0xb70
  40465c:	mov	x0, #0x0                   	// #0
  404660:	bl	402e70 <dcgettext@plt>
  404664:	mov	x1, x0
  404668:	adrp	x3, 415000 <__fxstatat@plt+0x12040>
  40466c:	add	x3, x3, #0x800
  404670:	b	4045c8 <__fxstatat@plt+0x1608>
  404674:	adrp	x23, 415000 <__fxstatat@plt+0x12040>
  404678:	add	x23, x23, #0x7f8
  40467c:	mov	x21, x23
  404680:	mov	w2, #0x5                   	// #5
  404684:	adrp	x1, 416000 <__fxstatat@plt+0x13040>
  404688:	mov	x0, #0x0                   	// #0
  40468c:	add	x1, x1, #0xb08
  404690:	bl	402e70 <dcgettext@plt>
  404694:	ldr	x1, [x19, #1184]
  404698:	bl	402e80 <fputs_unlocked@plt>
  40469c:	b	404570 <__fxstatat@plt+0x15b0>
  4046a0:	adrp	x23, 415000 <__fxstatat@plt+0x12040>
  4046a4:	add	x23, x23, #0x7f8
  4046a8:	b	404570 <__fxstatat@plt+0x15b0>
  4046ac:	nop
  4046b0:	stp	x29, x30, [sp, #-272]!
  4046b4:	mov	x29, sp
  4046b8:	stp	x23, x24, [sp, #48]
  4046bc:	mov	x24, x2
  4046c0:	ldr	w2, [x4, #20]
  4046c4:	mov	w23, w0
  4046c8:	and	w0, w3, #0xff
  4046cc:	tst	w2, #0xffff00
  4046d0:	stp	x19, x20, [sp, #16]
  4046d4:	cset	w3, ne  // ne = any
  4046d8:	cmp	x24, #0x0
  4046dc:	stp	x21, x22, [sp, #32]
  4046e0:	stp	x25, x26, [sp, #64]
  4046e4:	mov	x26, x1
  4046e8:	cset	w1, eq  // eq = none
  4046ec:	stp	x27, x28, [sp, #80]
  4046f0:	cmp	w1, w23
  4046f4:	strb	wzr, [x29, #126]
  4046f8:	b.ge	404aa0 <__fxstatat@plt+0x1ae0>  // b.tcont
  4046fc:	mov	x22, x4
  404700:	cbnz	w0, 404800 <__fxstatat@plt+0x1840>
  404704:	cbz	x24, 4049c4 <__fxstatat@plt+0x1a04>
  404708:	cmp	w23, #0x1
  40470c:	b.eq	404720 <__fxstatat@plt+0x1760>  // b.none
  404710:	mov	x0, x22
  404714:	bl	405588 <__fxstatat@plt+0x25c8>
  404718:	mov	x0, x22
  40471c:	bl	4055d0 <__fxstatat@plt+0x2610>
  404720:	adrp	x21, 42d000 <__fxstatat@plt+0x2a040>
  404724:	adrp	x27, 416000 <__fxstatat@plt+0x13040>
  404728:	add	x21, x21, #0x4c0
  40472c:	add	x27, x27, #0xba8
  404730:	mov	x20, #0x0                   	// #0
  404734:	mov	w25, #0x1                   	// #1
  404738:	ldrb	w0, [x21, #88]
  40473c:	str	xzr, [x29, #136]
  404740:	ldr	x28, [x26, x20, lsl #3]
  404744:	cbnz	w0, 4049a0 <__fxstatat@plt+0x19e0>
  404748:	ldrb	w0, [x21, #89]
  40474c:	cbz	w0, 4048d4 <__fxstatat@plt+0x1914>
  404750:	mov	x0, x28
  404754:	bl	402820 <strlen@plt>
  404758:	add	x3, x0, #0x10
  40475c:	add	x2, x0, #0x1
  404760:	and	x3, x3, #0xfffffffffffffff0
  404764:	mov	x1, x28
  404768:	sub	sp, sp, x3
  40476c:	mov	x0, sp
  404770:	bl	402800 <memcpy@plt>
  404774:	mov	x19, x0
  404778:	bl	40b0d8 <__fxstatat@plt+0x8118>
  40477c:	mov	x1, x19
  404780:	add	x2, x29, #0x88
  404784:	mov	x0, x24
  404788:	bl	40b558 <__fxstatat@plt+0x8598>
  40478c:	ldrb	w2, [x22, #46]
  404790:	mov	x19, x0
  404794:	ldr	x1, [x29, #136]
  404798:	cmp	w2, #0x0
  40479c:	csel	x2, x27, xzr, ne  // ne = any
  4047a0:	mov	x5, x22
  4047a4:	add	x4, x29, #0x7e
  4047a8:	add	x3, x29, #0x80
  4047ac:	sub	x1, x1, x0
  4047b0:	bl	403a70 <__fxstatat@plt+0xab0>
  4047b4:	tst	w0, #0xff
  4047b8:	b.ne	404934 <__fxstatat@plt+0x1974>  // b.any
  4047bc:	ldrb	w1, [x21, #89]
  4047c0:	mov	w25, #0x0                   	// #0
  4047c4:	cbnz	w1, 404980 <__fxstatat@plt+0x19c0>
  4047c8:	mov	x0, x19
  4047cc:	add	x20, x20, #0x1
  4047d0:	bl	402ce0 <free@plt>
  4047d4:	cmp	w23, w20
  4047d8:	b.gt	404738 <__fxstatat@plt+0x1778>
  4047dc:	mov	sp, x29
  4047e0:	mov	w0, w25
  4047e4:	ldp	x19, x20, [sp, #16]
  4047e8:	ldp	x21, x22, [sp, #32]
  4047ec:	ldp	x23, x24, [sp, #48]
  4047f0:	ldp	x25, x26, [sp, #64]
  4047f4:	ldp	x27, x28, [sp, #80]
  4047f8:	ldp	x29, x30, [sp], #272
  4047fc:	ret
  404800:	cbnz	x24, 404a3c <__fxstatat@plt+0x1a7c>
  404804:	cmp	w23, #0x2
  404808:	b.gt	404a60 <__fxstatat@plt+0x1aa0>
  40480c:	add	x23, x26, w23, sxtw #3
  404810:	add	x2, x29, #0x7e
  404814:	add	x1, x29, #0x90
  404818:	ldur	x0, [x23, #-8]
  40481c:	bl	403980 <__fxstatat@plt+0x9c0>
  404820:	adrp	x19, 42d000 <__fxstatat@plt+0x2a040>
  404824:	add	x19, x19, #0x4c0
  404828:	ldp	x20, x1, [x26]
  40482c:	ldrb	w0, [x19, #89]
  404830:	cbnz	w0, 404ad0 <__fxstatat@plt+0x1b10>
  404834:	ldrb	w0, [x22, #22]
  404838:	cbz	w0, 4048b4 <__fxstatat@plt+0x18f4>
  40483c:	ldr	w21, [x22]
  404840:	cbz	w21, 4048b4 <__fxstatat@plt+0x18f4>
  404844:	mov	x0, x20
  404848:	str	x1, [x29, #104]
  40484c:	bl	402c70 <strcmp@plt>
  404850:	ldr	x1, [x29, #104]
  404854:	cbnz	w0, 4048b4 <__fxstatat@plt+0x18f4>
  404858:	ldrb	w0, [x29, #126]
  40485c:	cbnz	w0, 4048b4 <__fxstatat@plt+0x18f4>
  404860:	ldr	w0, [x29, #160]
  404864:	and	w0, w0, #0xf000
  404868:	cmp	w0, #0x8, lsl #12
  40486c:	b.ne	4048b4 <__fxstatat@plt+0x18f4>  // b.any
  404870:	mov	w2, w21
  404874:	mov	w0, #0xffffff9c            	// #-100
  404878:	bl	40ab58 <__fxstatat@plt+0x7b98>
  40487c:	mov	x1, x0
  404880:	ldp	x4, x5, [x22]
  404884:	stp	x4, x5, [x19, #8]
  404888:	add	x2, x19, #0x8
  40488c:	ldp	x4, x5, [x22, #16]
  404890:	stp	x4, x5, [x19, #24]
  404894:	ldp	x4, x5, [x22, #32]
  404898:	stp	x4, x5, [x19, #40]
  40489c:	ldp	x4, x5, [x22, #48]
  4048a0:	stp	x4, x5, [x19, #56]
  4048a4:	ldp	x4, x5, [x22, #64]
  4048a8:	mov	x22, x2
  4048ac:	str	wzr, [x19, #8]
  4048b0:	stp	x4, x5, [x19, #72]
  4048b4:	mov	x3, x22
  4048b8:	mov	x0, x20
  4048bc:	add	x4, x29, #0x88
  4048c0:	mov	x5, #0x0                   	// #0
  4048c4:	mov	w2, #0x0                   	// #0
  4048c8:	bl	409448 <__fxstatat@plt+0x6488>
  4048cc:	and	w25, w0, #0xff
  4048d0:	b	4047dc <__fxstatat@plt+0x181c>
  4048d4:	mov	x0, x28
  4048d8:	bl	40b040 <__fxstatat@plt+0x8080>
  4048dc:	mov	x19, x0
  4048e0:	bl	402820 <strlen@plt>
  4048e4:	add	x3, x0, #0x10
  4048e8:	mov	x1, x19
  4048ec:	and	x3, x3, #0xfffffffffffffff0
  4048f0:	add	x2, x0, #0x1
  4048f4:	sub	sp, sp, x3
  4048f8:	mov	x0, sp
  4048fc:	bl	402800 <memcpy@plt>
  404900:	mov	x19, x0
  404904:	bl	40b0d8 <__fxstatat@plt+0x8118>
  404908:	ldrb	w0, [x19]
  40490c:	cmp	w0, #0x2e
  404910:	b.ne	4049ac <__fxstatat@plt+0x19ec>  // b.any
  404914:	ldrb	w0, [x19, #1]
  404918:	cmp	w0, #0x2e
  40491c:	b.ne	4049ac <__fxstatat@plt+0x19ec>  // b.any
  404920:	ldrb	w0, [x19, #2]
  404924:	cbnz	w0, 4049ac <__fxstatat@plt+0x19ec>
  404928:	mov	x0, x24
  40492c:	bl	413950 <__fxstatat@plt+0x10990>
  404930:	mov	x19, x0
  404934:	ldrb	w2, [x29, #126]
  404938:	mov	x1, x19
  40493c:	mov	x0, x28
  404940:	add	x4, x29, #0x7f
  404944:	mov	x3, x22
  404948:	mov	x5, #0x0                   	// #0
  40494c:	bl	409448 <__fxstatat@plt+0x6488>
  404950:	and	w25, w25, w0
  404954:	ldrb	w1, [x21, #89]
  404958:	cbz	w1, 4047c8 <__fxstatat@plt+0x1808>
  40495c:	ldp	x2, x1, [x29, #128]
  404960:	mov	x3, x22
  404964:	mov	x0, x19
  404968:	sub	x1, x1, x19
  40496c:	bl	403fc0 <__fxstatat@plt+0x1000>
  404970:	ldrb	w1, [x21, #89]
  404974:	and	w0, w0, #0xff
  404978:	and	w25, w25, w0
  40497c:	cbz	w1, 4047c8 <__fxstatat@plt+0x1808>
  404980:	ldr	x0, [x29, #128]
  404984:	cbz	x0, 4047c8 <__fxstatat@plt+0x1808>
  404988:	ldr	x1, [x0, #144]
  40498c:	str	x1, [x29, #128]
  404990:	bl	402ce0 <free@plt>
  404994:	ldr	x0, [x29, #128]
  404998:	cbnz	x0, 404988 <__fxstatat@plt+0x19c8>
  40499c:	b	4047c8 <__fxstatat@plt+0x1808>
  4049a0:	mov	x0, x28
  4049a4:	bl	40b0d8 <__fxstatat@plt+0x8118>
  4049a8:	b	404748 <__fxstatat@plt+0x1788>
  4049ac:	mov	x1, x19
  4049b0:	mov	x0, x24
  4049b4:	mov	x2, #0x0                   	// #0
  4049b8:	bl	40b558 <__fxstatat@plt+0x8598>
  4049bc:	mov	x19, x0
  4049c0:	b	404934 <__fxstatat@plt+0x1974>
  4049c4:	cmp	w23, #0x1
  4049c8:	b.eq	404820 <__fxstatat@plt+0x1860>  // b.none
  4049cc:	mov	x19, #0xfffffffffffffff8    	// #-8
  4049d0:	add	x2, x29, #0x7e
  4049d4:	add	x19, x19, w23, sxtw #3
  4049d8:	add	x1, x29, #0x90
  4049dc:	ldr	x0, [x26, x19]
  4049e0:	bl	403980 <__fxstatat@plt+0x9c0>
  4049e4:	tst	w0, #0xff
  4049e8:	b.ne	404a2c <__fxstatat@plt+0x1a6c>  // b.any
  4049ec:	cmp	w23, #0x2
  4049f0:	b.eq	404820 <__fxstatat@plt+0x1860>  // b.none
  4049f4:	mov	w2, #0x5                   	// #5
  4049f8:	adrp	x1, 416000 <__fxstatat@plt+0x13040>
  4049fc:	mov	x0, #0x0                   	// #0
  404a00:	add	x1, x1, #0xc60
  404a04:	bl	402e70 <dcgettext@plt>
  404a08:	ldr	x1, [x26, x19]
  404a0c:	mov	x19, x0
  404a10:	mov	w0, #0x4                   	// #4
  404a14:	bl	40ecc0 <__fxstatat@plt+0xbd00>
  404a18:	mov	x3, x0
  404a1c:	mov	x2, x19
  404a20:	mov	w1, #0x0                   	// #0
  404a24:	mov	w0, #0x1                   	// #1
  404a28:	bl	402850 <error@plt>
  404a2c:	sub	w23, w23, #0x1
  404a30:	ldr	x24, [x26, w23, sxtw #3]
  404a34:	cbnz	x24, 404708 <__fxstatat@plt+0x1748>
  404a38:	b	404820 <__fxstatat@plt+0x1860>
  404a3c:	mov	w2, #0x5                   	// #5
  404a40:	adrp	x1, 416000 <__fxstatat@plt+0x13040>
  404a44:	mov	x0, #0x0                   	// #0
  404a48:	add	x1, x1, #0xc00
  404a4c:	bl	402e70 <dcgettext@plt>
  404a50:	mov	x2, x0
  404a54:	mov	w1, #0x0                   	// #0
  404a58:	mov	w0, #0x1                   	// #1
  404a5c:	bl	402850 <error@plt>
  404a60:	adrp	x1, 416000 <__fxstatat@plt+0x13040>
  404a64:	mov	w2, #0x5                   	// #5
  404a68:	add	x1, x1, #0xc48
  404a6c:	mov	x0, #0x0                   	// #0
  404a70:	bl	402e70 <dcgettext@plt>
  404a74:	ldr	x1, [x26, #16]
  404a78:	mov	x19, x0
  404a7c:	mov	w0, #0x4                   	// #4
  404a80:	bl	40ecc0 <__fxstatat@plt+0xbd00>
  404a84:	mov	x2, x19
  404a88:	mov	x3, x0
  404a8c:	mov	w1, #0x0                   	// #0
  404a90:	mov	w0, #0x0                   	// #0
  404a94:	bl	402850 <error@plt>
  404a98:	mov	w0, #0x1                   	// #1
  404a9c:	bl	4041d0 <__fxstatat@plt+0x1210>
  404aa0:	cmp	w23, #0x1
  404aa4:	b.eq	404ae0 <__fxstatat@plt+0x1b20>  // b.none
  404aa8:	adrp	x1, 416000 <__fxstatat@plt+0x13040>
  404aac:	add	x1, x1, #0xbb8
  404ab0:	mov	w2, #0x5                   	// #5
  404ab4:	mov	x0, #0x0                   	// #0
  404ab8:	bl	402e70 <dcgettext@plt>
  404abc:	mov	w1, #0x0                   	// #0
  404ac0:	mov	x2, x0
  404ac4:	mov	w0, #0x0                   	// #0
  404ac8:	bl	402850 <error@plt>
  404acc:	b	404a98 <__fxstatat@plt+0x1ad8>
  404ad0:	adrp	x1, 416000 <__fxstatat@plt+0x13040>
  404ad4:	mov	w2, #0x5                   	// #5
  404ad8:	add	x1, x1, #0xc80
  404adc:	b	404ab4 <__fxstatat@plt+0x1af4>
  404ae0:	adrp	x1, 416000 <__fxstatat@plt+0x13040>
  404ae4:	mov	w2, #0x5                   	// #5
  404ae8:	add	x1, x1, #0xbd0
  404aec:	mov	x0, #0x0                   	// #0
  404af0:	bl	402e70 <dcgettext@plt>
  404af4:	ldr	x1, [x26]
  404af8:	b	404a78 <__fxstatat@plt+0x1ab8>
  404afc:	nop
  404b00:	ret
  404b04:	nop
  404b08:	mov	w0, #0x4                   	// #4
  404b0c:	b	40ecc0 <__fxstatat@plt+0xbd00>
  404b10:	stp	x29, x30, [sp, #-48]!
  404b14:	mov	x29, sp
  404b18:	ldrb	w6, [x4, #35]
  404b1c:	ldr	x5, [x4, #32]
  404b20:	and	x5, x5, #0xff000000ff00
  404b24:	cbz	w6, 404b94 <__fxstatat@plt+0x1bd4>
  404b28:	ldrb	w6, [x4, #40]
  404b2c:	cbnz	w6, 404bdc <__fxstatat@plt+0x1c1c>
  404b30:	ldrb	w8, [x4, #41]
  404b34:	adrp	x4, 404000 <__fxstatat@plt+0x1040>
  404b38:	add	x4, x4, #0xbf0
  404b3c:	eor	w8, w8, #0x1
  404b40:	adrp	x7, 404000 <__fxstatat@plt+0x1040>
  404b44:	adrp	x6, 404000 <__fxstatat@plt+0x1040>
  404b48:	add	x7, x7, #0xb08
  404b4c:	add	x6, x6, #0xb00
  404b50:	stp	x4, x7, [sp, #24]
  404b54:	cmp	w1, #0x0
  404b58:	ccmp	w3, #0x0, #0x1, ge  // ge = tcont
  404b5c:	str	x6, [sp, #40]
  404b60:	b.lt	404ba4 <__fxstatat@plt+0x1be4>  // b.tstop
  404b64:	cmp	x5, #0x0
  404b68:	adrp	x4, 404000 <__fxstatat@plt+0x1040>
  404b6c:	add	x4, x4, #0xf60
  404b70:	add	x5, sp, #0x18
  404b74:	csel	x4, x4, xzr, ne  // ne = any
  404b78:	cmp	w8, #0x0
  404b7c:	csel	x5, x5, xzr, ne  // ne = any
  404b80:	bl	402d20 <attr_copy_fd@plt>
  404b84:	cmp	w0, #0x0
  404b88:	cset	w0, eq  // eq = none
  404b8c:	ldp	x29, x30, [sp], #48
  404b90:	ret
  404b94:	adrp	x4, 404000 <__fxstatat@plt+0x1040>
  404b98:	mov	w8, #0x1                   	// #1
  404b9c:	add	x4, x4, #0xc98
  404ba0:	b	404b40 <__fxstatat@plt+0x1b80>
  404ba4:	cmp	x5, #0x0
  404ba8:	adrp	x4, 404000 <__fxstatat@plt+0x1040>
  404bac:	add	x4, x4, #0xf60
  404bb0:	add	x3, sp, #0x18
  404bb4:	csel	x4, x4, xzr, ne  // ne = any
  404bb8:	cmp	w8, #0x0
  404bbc:	mov	x1, x2
  404bc0:	csel	x3, x3, xzr, ne  // ne = any
  404bc4:	mov	x2, x4
  404bc8:	bl	402dd0 <attr_copy_file@plt>
  404bcc:	cmp	w0, #0x0
  404bd0:	cset	w0, eq  // eq = none
  404bd4:	ldp	x29, x30, [sp], #48
  404bd8:	ret
  404bdc:	adrp	x4, 404000 <__fxstatat@plt+0x1040>
  404be0:	mov	w8, #0x1                   	// #1
  404be4:	add	x4, x4, #0xc98
  404be8:	b	404b40 <__fxstatat@plt+0x1b80>
  404bec:	nop
  404bf0:	stp	x29, x30, [sp, #-272]!
  404bf4:	mov	x29, sp
  404bf8:	str	x19, [sp, #16]
  404bfc:	mov	x19, x1
  404c00:	str	q0, [sp, #96]
  404c04:	str	q1, [sp, #112]
  404c08:	str	q2, [sp, #128]
  404c0c:	str	q3, [sp, #144]
  404c10:	str	q4, [sp, #160]
  404c14:	str	q5, [sp, #176]
  404c18:	str	q6, [sp, #192]
  404c1c:	str	q7, [sp, #208]
  404c20:	stp	x2, x3, [sp, #224]
  404c24:	stp	x4, x5, [sp, #240]
  404c28:	stp	x6, x7, [sp, #256]
  404c2c:	bl	402f10 <__errno_location@plt>
  404c30:	ldr	w1, [x0]
  404c34:	mov	w2, #0x3d                  	// #61
  404c38:	cmp	w1, #0x5f
  404c3c:	ccmp	w1, w2, #0x4, ne  // ne = any
  404c40:	b.ne	404c50 <__fxstatat@plt+0x1c90>  // b.any
  404c44:	ldr	x19, [sp, #16]
  404c48:	ldp	x29, x30, [sp], #272
  404c4c:	ret
  404c50:	add	x2, sp, #0x110
  404c54:	stp	x2, x2, [sp, #64]
  404c58:	add	x4, sp, #0xe0
  404c5c:	mov	w3, #0xffffffd0            	// #-48
  404c60:	mov	w0, #0xffffff80            	// #-128
  404c64:	str	x4, [sp, #80]
  404c68:	mov	x2, x19
  404c6c:	stp	w3, w0, [sp, #88]
  404c70:	add	x3, sp, #0x20
  404c74:	ldp	x4, x5, [sp, #64]
  404c78:	stp	x4, x5, [sp, #32]
  404c7c:	mov	w0, #0x0                   	// #0
  404c80:	ldp	x4, x5, [sp, #80]
  404c84:	stp	x4, x5, [sp, #48]
  404c88:	bl	412c00 <__fxstatat@plt+0xfc40>
  404c8c:	ldr	x19, [sp, #16]
  404c90:	ldp	x29, x30, [sp], #272
  404c94:	ret
  404c98:	stp	x29, x30, [sp, #-272]!
  404c9c:	mov	x29, sp
  404ca0:	str	x19, [sp, #16]
  404ca4:	mov	x19, x1
  404ca8:	str	q0, [sp, #96]
  404cac:	str	q1, [sp, #112]
  404cb0:	str	q2, [sp, #128]
  404cb4:	str	q3, [sp, #144]
  404cb8:	str	q4, [sp, #160]
  404cbc:	str	q5, [sp, #176]
  404cc0:	str	q6, [sp, #192]
  404cc4:	str	q7, [sp, #208]
  404cc8:	stp	x2, x3, [sp, #224]
  404ccc:	stp	x4, x5, [sp, #240]
  404cd0:	stp	x6, x7, [sp, #256]
  404cd4:	bl	402f10 <__errno_location@plt>
  404cd8:	add	x2, sp, #0x110
  404cdc:	add	x3, sp, #0x110
  404ce0:	mov	x1, x0
  404ce4:	mov	w5, #0xffffffd0            	// #-48
  404ce8:	add	x0, sp, #0xe0
  404cec:	mov	w4, #0xffffff80            	// #-128
  404cf0:	stp	x2, x3, [sp, #64]
  404cf4:	ldr	w1, [x1]
  404cf8:	str	x0, [sp, #80]
  404cfc:	mov	x2, x19
  404d00:	stp	w5, w4, [sp, #88]
  404d04:	add	x3, sp, #0x20
  404d08:	ldp	x6, x7, [sp, #64]
  404d0c:	mov	w0, #0x0                   	// #0
  404d10:	ldp	x4, x5, [sp, #80]
  404d14:	stp	x6, x7, [sp, #32]
  404d18:	stp	x4, x5, [sp, #48]
  404d1c:	bl	412c00 <__fxstatat@plt+0xfc40>
  404d20:	ldr	x19, [sp, #16]
  404d24:	ldp	x29, x30, [sp], #272
  404d28:	ret
  404d2c:	nop
  404d30:	stp	x29, x30, [sp, #-32]!
  404d34:	mov	x29, sp
  404d38:	str	x19, [sp, #16]
  404d3c:	bl	402f10 <__errno_location@plt>
  404d40:	mov	w19, #0x5f                  	// #95
  404d44:	str	w19, [x0]
  404d48:	mov	w2, #0x5                   	// #5
  404d4c:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  404d50:	mov	x0, #0x0                   	// #0
  404d54:	add	x1, x1, #0x7a0
  404d58:	bl	402e70 <dcgettext@plt>
  404d5c:	mov	x2, x0
  404d60:	mov	w1, w19
  404d64:	mov	w0, #0x1                   	// #1
  404d68:	bl	402850 <error@plt>
  404d6c:	nop
  404d70:	stp	x29, x30, [sp, #-32]!
  404d74:	mov	x29, sp
  404d78:	stp	x19, x20, [sp, #16]
  404d7c:	mov	x20, x1
  404d80:	mov	x19, x2
  404d84:	mov	w1, #0x4                   	// #4
  404d88:	mov	x2, x0
  404d8c:	mov	w0, #0x0                   	// #0
  404d90:	bl	40ec20 <__fxstatat@plt+0xbc60>
  404d94:	mov	x2, x20
  404d98:	mov	w1, #0x4                   	// #4
  404d9c:	mov	x20, x0
  404da0:	mov	w0, #0x1                   	// #1
  404da4:	bl	40ec20 <__fxstatat@plt+0xbc60>
  404da8:	mov	x3, x0
  404dac:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  404db0:	mov	x2, x20
  404db4:	add	x1, x1, #0x7d8
  404db8:	mov	w0, #0x1                   	// #1
  404dbc:	bl	402a90 <__printf_chk@plt>
  404dc0:	cbz	x19, 404df8 <__fxstatat@plt+0x1e38>
  404dc4:	mov	w2, #0x5                   	// #5
  404dc8:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  404dcc:	mov	x0, #0x0                   	// #0
  404dd0:	add	x1, x1, #0x7e8
  404dd4:	bl	402e70 <dcgettext@plt>
  404dd8:	mov	x20, x0
  404ddc:	mov	x1, x19
  404de0:	mov	w0, #0x4                   	// #4
  404de4:	bl	40ecc0 <__fxstatat@plt+0xbd00>
  404de8:	mov	x2, x0
  404dec:	mov	x1, x20
  404df0:	mov	w0, #0x1                   	// #1
  404df4:	bl	402a90 <__printf_chk@plt>
  404df8:	adrp	x0, 42d000 <__fxstatat@plt+0x2a040>
  404dfc:	ldr	x0, [x0, #1184]
  404e00:	ldp	x1, x2, [x0, #40]
  404e04:	cmp	x1, x2
  404e08:	b.cs	404e28 <__fxstatat@plt+0x1e68>  // b.hs, b.nlast
  404e0c:	add	x2, x1, #0x1
  404e10:	str	x2, [x0, #40]
  404e14:	mov	w0, #0xa                   	// #10
  404e18:	strb	w0, [x1]
  404e1c:	ldp	x19, x20, [sp, #16]
  404e20:	ldp	x29, x30, [sp], #32
  404e24:	ret
  404e28:	ldp	x19, x20, [sp, #16]
  404e2c:	mov	w1, #0xa                   	// #10
  404e30:	ldp	x29, x30, [sp], #32
  404e34:	b	402bf0 <__overflow@plt>
  404e38:	stp	x29, x30, [sp, #-48]!
  404e3c:	tst	w4, #0xff
  404e40:	cset	w4, ne  // ne = any
  404e44:	mov	x29, sp
  404e48:	stp	x19, x20, [sp, #16]
  404e4c:	mov	x20, x1
  404e50:	mov	w5, w2
  404e54:	mov	x1, x0
  404e58:	mov	w2, #0xffffff9c            	// #-100
  404e5c:	lsl	w4, w4, #10
  404e60:	mov	w6, #0xffffffff            	// #-1
  404e64:	stp	x21, x22, [sp, #32]
  404e68:	mov	x21, x0
  404e6c:	and	w22, w3, #0xff
  404e70:	mov	w0, w2
  404e74:	mov	x3, x20
  404e78:	bl	409ae8 <__fxstatat@plt+0x6b28>
  404e7c:	mov	w19, w0
  404e80:	cmp	w0, #0x0
  404e84:	b.gt	404ef0 <__fxstatat@plt+0x1f30>
  404e88:	ands	w19, w22, w0, lsr #31
  404e8c:	b.ne	404ea8 <__fxstatat@plt+0x1ee8>  // b.any
  404e90:	mov	w19, #0x1                   	// #1
  404e94:	mov	w0, w19
  404e98:	ldp	x19, x20, [sp, #16]
  404e9c:	ldp	x21, x22, [sp, #32]
  404ea0:	ldp	x29, x30, [sp], #48
  404ea4:	ret
  404ea8:	mov	w2, #0x5                   	// #5
  404eac:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  404eb0:	mov	x0, #0x0                   	// #0
  404eb4:	add	x1, x1, #0x820
  404eb8:	bl	402e70 <dcgettext@plt>
  404ebc:	mov	x21, x0
  404ec0:	mov	x1, x20
  404ec4:	mov	w0, #0x4                   	// #4
  404ec8:	bl	40ecc0 <__fxstatat@plt+0xbd00>
  404ecc:	mov	x2, x0
  404ed0:	mov	x1, x21
  404ed4:	mov	w0, #0x1                   	// #1
  404ed8:	bl	402a90 <__printf_chk@plt>
  404edc:	mov	w0, w19
  404ee0:	ldp	x19, x20, [sp, #16]
  404ee4:	ldp	x21, x22, [sp, #32]
  404ee8:	ldp	x29, x30, [sp], #48
  404eec:	ret
  404ef0:	mov	w2, #0x5                   	// #5
  404ef4:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  404ef8:	mov	x0, #0x0                   	// #0
  404efc:	add	x1, x1, #0x7f8
  404f00:	bl	402e70 <dcgettext@plt>
  404f04:	mov	x22, x0
  404f08:	mov	x2, x20
  404f0c:	mov	w1, #0x4                   	// #4
  404f10:	mov	w0, #0x0                   	// #0
  404f14:	bl	40ec20 <__fxstatat@plt+0xbc60>
  404f18:	mov	x2, x21
  404f1c:	mov	x20, x0
  404f20:	mov	w1, #0x4                   	// #4
  404f24:	mov	w0, #0x1                   	// #1
  404f28:	bl	40ec20 <__fxstatat@plt+0xbc60>
  404f2c:	mov	x4, x0
  404f30:	mov	x3, x20
  404f34:	mov	x2, x22
  404f38:	mov	w1, w19
  404f3c:	mov	w0, #0x0                   	// #0
  404f40:	mov	w19, #0x0                   	// #0
  404f44:	bl	402850 <error@plt>
  404f48:	mov	w0, w19
  404f4c:	ldp	x19, x20, [sp, #16]
  404f50:	ldp	x21, x22, [sp, #32]
  404f54:	ldp	x29, x30, [sp], #48
  404f58:	ret
  404f5c:	nop
  404f60:	stp	x29, x30, [sp, #-32]!
  404f64:	mov	x2, #0x10                  	// #16
  404f68:	mov	x29, sp
  404f6c:	stp	x19, x20, [sp, #16]
  404f70:	mov	x20, x1
  404f74:	mov	x19, x0
  404f78:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  404f7c:	add	x1, x1, #0x830
  404f80:	bl	402a60 <strncmp@plt>
  404f84:	cbnz	w0, 404f94 <__fxstatat@plt+0x1fd4>
  404f88:	ldp	x19, x20, [sp, #16]
  404f8c:	ldp	x29, x30, [sp], #32
  404f90:	ret
  404f94:	mov	x1, x20
  404f98:	mov	x0, x19
  404f9c:	bl	402df0 <attr_copy_check_permissions@plt>
  404fa0:	cmp	w0, #0x0
  404fa4:	cset	w0, ne  // ne = any
  404fa8:	ldp	x19, x20, [sp, #16]
  404fac:	ldp	x29, x30, [sp], #32
  404fb0:	ret
  404fb4:	nop
  404fb8:	stp	x29, x30, [sp, #-64]!
  404fbc:	mov	x29, sp
  404fc0:	stp	x19, x20, [sp, #16]
  404fc4:	mov	x19, x2
  404fc8:	ldr	w2, [x2]
  404fcc:	stp	x21, x22, [sp, #32]
  404fd0:	mov	x21, x1
  404fd4:	and	w2, w2, #0xf000
  404fd8:	cmp	w2, #0xa, lsl #12
  404fdc:	b.ne	405040 <__fxstatat@plt+0x2080>  // b.any
  404fe0:	adrp	x0, 42d000 <__fxstatat@plt+0x2a040>
  404fe4:	mov	w2, #0x5                   	// #5
  404fe8:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  404fec:	add	x1, x1, #0x8b0
  404ff0:	ldr	x20, [x0, #1160]
  404ff4:	mov	x0, #0x0                   	// #0
  404ff8:	bl	402e70 <dcgettext@plt>
  404ffc:	mov	x19, x0
  405000:	adrp	x2, 42d000 <__fxstatat@plt+0x2a040>
  405004:	mov	x1, x21
  405008:	mov	w0, #0x4                   	// #4
  40500c:	ldr	x21, [x2, #2408]
  405010:	bl	40ecc0 <__fxstatat@plt+0xbd00>
  405014:	mov	x2, x19
  405018:	mov	x4, x0
  40501c:	mov	x3, x21
  405020:	mov	w1, #0x1                   	// #1
  405024:	mov	x0, x20
  405028:	bl	402c60 <__fprintf_chk@plt>
  40502c:	bl	413c50 <__fxstatat@plt+0x10c90>
  405030:	ldp	x19, x20, [sp, #16]
  405034:	ldp	x21, x22, [sp, #32]
  405038:	ldp	x29, x30, [sp], #64
  40503c:	ret
  405040:	mov	x20, x0
  405044:	bl	4135e0 <__fxstatat@plt+0x10620>
  405048:	tst	w0, #0xff
  40504c:	b.ne	404fe0 <__fxstatat@plt+0x2020>  // b.any
  405050:	mov	x0, x21
  405054:	mov	w1, #0x2                   	// #2
  405058:	bl	402940 <euidaccess@plt>
  40505c:	cbz	w0, 404fe0 <__fxstatat@plt+0x2020>
  405060:	ldr	w0, [x19]
  405064:	add	x1, sp, #0x30
  405068:	bl	40b280 <__fxstatat@plt+0x82c0>
  40506c:	strb	wzr, [sp, #58]
  405070:	ldrb	w0, [x20, #24]
  405074:	adrp	x1, 42d000 <__fxstatat@plt+0x2a040>
  405078:	ldr	x22, [x1, #1160]
  40507c:	cbnz	w0, 40508c <__fxstatat@plt+0x20cc>
  405080:	ldr	w0, [x20, #20]
  405084:	tst	w0, #0xffff00
  405088:	b.eq	4050f0 <__fxstatat@plt+0x2130>  // b.none
  40508c:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  405090:	mov	w2, #0x5                   	// #5
  405094:	add	x1, x1, #0x848
  405098:	mov	x0, #0x0                   	// #0
  40509c:	bl	402e70 <dcgettext@plt>
  4050a0:	mov	x20, x0
  4050a4:	adrp	x2, 42d000 <__fxstatat@plt+0x2a040>
  4050a8:	mov	x1, x21
  4050ac:	mov	w0, #0x4                   	// #4
  4050b0:	ldr	x21, [x2, #2408]
  4050b4:	bl	40ecc0 <__fxstatat@plt+0xbd00>
  4050b8:	ldr	w5, [x19]
  4050bc:	mov	x4, x0
  4050c0:	mov	x3, x21
  4050c4:	add	x6, sp, #0x31
  4050c8:	mov	x2, x20
  4050cc:	and	x5, x5, #0xfff
  4050d0:	mov	w1, #0x1                   	// #1
  4050d4:	mov	x0, x22
  4050d8:	bl	402c60 <__fprintf_chk@plt>
  4050dc:	bl	413c50 <__fxstatat@plt+0x10c90>
  4050e0:	ldp	x19, x20, [sp, #16]
  4050e4:	ldp	x21, x22, [sp, #32]
  4050e8:	ldp	x29, x30, [sp], #64
  4050ec:	ret
  4050f0:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  4050f4:	mov	w2, #0x5                   	// #5
  4050f8:	add	x1, x1, #0x878
  4050fc:	mov	x0, #0x0                   	// #0
  405100:	bl	402e70 <dcgettext@plt>
  405104:	mov	x20, x0
  405108:	b	4050a4 <__fxstatat@plt+0x20e4>
  40510c:	nop
  405110:	stp	x29, x30, [sp, #-48]!
  405114:	mov	x29, sp
  405118:	stp	x19, x20, [sp, #16]
  40511c:	mov	x19, x3
  405120:	mov	w20, w0
  405124:	stp	x21, x22, [sp, #32]
  405128:	mov	x21, x1
  40512c:	and	w22, w2, #0xff
  405130:	mov	x1, x3
  405134:	mov	w2, #0x1                   	// #1
  405138:	bl	402950 <lseek@plt>
  40513c:	tbnz	x0, #63, 4051cc <__fxstatat@plt+0x220c>
  405140:	cbnz	w22, 40515c <__fxstatat@plt+0x219c>
  405144:	mov	w19, #0x1                   	// #1
  405148:	mov	w0, w19
  40514c:	ldp	x19, x20, [sp, #16]
  405150:	ldp	x21, x22, [sp, #32]
  405154:	ldp	x29, x30, [sp], #48
  405158:	ret
  40515c:	sub	x2, x0, x19
  405160:	mov	x3, x19
  405164:	mov	w0, w20
  405168:	mov	w1, #0x3                   	// #3
  40516c:	bl	402ec0 <fallocate@plt>
  405170:	tbz	w0, #31, 405144 <__fxstatat@plt+0x2184>
  405174:	bl	402f10 <__errno_location@plt>
  405178:	ldr	w20, [x0]
  40517c:	cmp	w20, #0x26
  405180:	cset	w19, eq  // eq = none
  405184:	cmp	w20, #0x5f
  405188:	csinc	w19, w19, wzr, ne  // ne = any
  40518c:	cbnz	w19, 405144 <__fxstatat@plt+0x2184>
  405190:	mov	w2, #0x5                   	// #5
  405194:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  405198:	mov	x0, #0x0                   	// #0
  40519c:	add	x1, x1, #0x8d8
  4051a0:	bl	402e70 <dcgettext@plt>
  4051a4:	mov	x22, x0
  4051a8:	mov	x1, x21
  4051ac:	mov	w0, #0x4                   	// #4
  4051b0:	bl	40ecc0 <__fxstatat@plt+0xbd00>
  4051b4:	mov	x3, x0
  4051b8:	mov	x2, x22
  4051bc:	mov	w1, w20
  4051c0:	mov	w0, #0x0                   	// #0
  4051c4:	bl	402850 <error@plt>
  4051c8:	b	405148 <__fxstatat@plt+0x2188>
  4051cc:	bl	402f10 <__errno_location@plt>
  4051d0:	mov	x3, x0
  4051d4:	mov	w2, #0x5                   	// #5
  4051d8:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  4051dc:	mov	x0, #0x0                   	// #0
  4051e0:	add	x1, x1, #0x8c8
  4051e4:	ldr	w22, [x3]
  4051e8:	bl	402e70 <dcgettext@plt>
  4051ec:	mov	x1, x21
  4051f0:	mov	x20, x0
  4051f4:	mov	w0, #0x4                   	// #4
  4051f8:	bl	40ecc0 <__fxstatat@plt+0xbd00>
  4051fc:	mov	x2, x20
  405200:	mov	x3, x0
  405204:	mov	w1, w22
  405208:	mov	w19, #0x0                   	// #0
  40520c:	mov	w0, #0x0                   	// #0
  405210:	bl	402850 <error@plt>
  405214:	mov	w0, w19
  405218:	ldp	x19, x20, [sp, #16]
  40521c:	ldp	x21, x22, [sp, #32]
  405220:	ldp	x29, x30, [sp], #48
  405224:	ret
  405228:	stp	x29, x30, [sp, #-64]!
  40522c:	tst	w4, #0xff
  405230:	mov	x29, sp
  405234:	stp	x19, x20, [sp, #16]
  405238:	mov	x20, x0
  40523c:	mov	w19, w2
  405240:	stp	x21, x22, [sp, #32]
  405244:	mov	x21, x1
  405248:	stp	x23, x24, [sp, #48]
  40524c:	ldp	w22, w23, [x3, #24]
  405250:	b.ne	4052e0 <__fxstatat@plt+0x2320>  // b.any
  405254:	ldr	x0, [x0, #24]
  405258:	and	x0, x0, #0xffffffffffffff
  40525c:	and	x0, x0, #0xffff0000000000ff
  405260:	cbz	x0, 4052d4 <__fxstatat@plt+0x2314>
  405264:	ldr	w2, [x3, #16]
  405268:	ldr	w0, [x5]
  40526c:	and	w2, w2, w0
  405270:	mov	w1, w19
  405274:	and	w2, w2, #0x1c0
  405278:	mov	x0, x21
  40527c:	bl	40cd18 <__fxstatat@plt+0x9d58>
  405280:	cbz	w0, 4052e0 <__fxstatat@plt+0x2320>
  405284:	bl	402f10 <__errno_location@plt>
  405288:	ldr	w19, [x0]
  40528c:	cmp	w19, #0x1
  405290:	ccmp	w19, #0x16, #0x4, ne  // ne = any
  405294:	b.eq	4053f8 <__fxstatat@plt+0x2438>  // b.none
  405298:	mov	w2, #0x5                   	// #5
  40529c:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  4052a0:	mov	x0, #0x0                   	// #0
  4052a4:	add	x1, x1, #0x8f0
  4052a8:	bl	402e70 <dcgettext@plt>
  4052ac:	mov	x22, x0
  4052b0:	mov	x1, x21
  4052b4:	mov	w0, #0x4                   	// #4
  4052b8:	bl	40ecc0 <__fxstatat@plt+0xbd00>
  4052bc:	mov	x3, x0
  4052c0:	mov	x2, x22
  4052c4:	mov	w1, w19
  4052c8:	mov	w0, #0x0                   	// #0
  4052cc:	bl	402850 <error@plt>
  4052d0:	b	40534c <__fxstatat@plt+0x238c>
  4052d4:	ldrb	w0, [x20, #43]
  4052d8:	cbnz	w0, 4053d4 <__fxstatat@plt+0x2414>
  4052dc:	nop
  4052e0:	mov	w1, w22
  4052e4:	mov	w2, w23
  4052e8:	cmn	w19, #0x1
  4052ec:	b.eq	405368 <__fxstatat@plt+0x23a8>  // b.none
  4052f0:	mov	w0, w19
  4052f4:	bl	402f60 <fchown@plt>
  4052f8:	cbz	w0, 405374 <__fxstatat@plt+0x23b4>
  4052fc:	bl	402f10 <__errno_location@plt>
  405300:	ldr	w22, [x0]
  405304:	mov	x24, x0
  405308:	cmp	w22, #0x1
  40530c:	ccmp	w22, #0x16, #0x4, ne  // ne = any
  405310:	b.eq	4053e0 <__fxstatat@plt+0x2420>  // b.none
  405314:	mov	w2, #0x5                   	// #5
  405318:	adrp	x1, 415000 <__fxstatat@plt+0x12040>
  40531c:	mov	x0, #0x0                   	// #0
  405320:	add	x1, x1, #0x7a8
  405324:	bl	402e70 <dcgettext@plt>
  405328:	mov	x19, x0
  40532c:	mov	x1, x21
  405330:	mov	w0, #0x4                   	// #4
  405334:	bl	40ecc0 <__fxstatat@plt+0xbd00>
  405338:	mov	x3, x0
  40533c:	mov	x2, x19
  405340:	mov	w1, w22
  405344:	mov	w0, #0x0                   	// #0
  405348:	bl	402850 <error@plt>
  40534c:	ldrb	w0, [x20, #36]
  405350:	ldp	x19, x20, [sp, #16]
  405354:	neg	w0, w0
  405358:	ldp	x21, x22, [sp, #32]
  40535c:	ldp	x23, x24, [sp, #48]
  405360:	ldp	x29, x30, [sp], #64
  405364:	ret
  405368:	mov	x0, x21
  40536c:	bl	402cb0 <lchown@plt>
  405370:	cbnz	w0, 40538c <__fxstatat@plt+0x23cc>
  405374:	mov	w0, #0x1                   	// #1
  405378:	ldp	x19, x20, [sp, #16]
  40537c:	ldp	x21, x22, [sp, #32]
  405380:	ldp	x23, x24, [sp, #48]
  405384:	ldp	x29, x30, [sp], #64
  405388:	ret
  40538c:	bl	402f10 <__errno_location@plt>
  405390:	ldr	w22, [x0]
  405394:	mov	x24, x0
  405398:	cmp	w22, #0x1
  40539c:	ccmp	w22, #0x16, #0x4, ne  // ne = any
  4053a0:	b.ne	405314 <__fxstatat@plt+0x2354>  // b.any
  4053a4:	mov	w2, w23
  4053a8:	mov	w1, w19
  4053ac:	mov	x0, x21
  4053b0:	bl	402cb0 <lchown@plt>
  4053b4:	str	w22, [x24]
  4053b8:	ldrb	w0, [x20, #26]
  4053bc:	cbnz	w0, 405314 <__fxstatat@plt+0x2354>
  4053c0:	ldp	x19, x20, [sp, #16]
  4053c4:	ldp	x21, x22, [sp, #32]
  4053c8:	ldp	x23, x24, [sp, #48]
  4053cc:	ldp	x29, x30, [sp], #64
  4053d0:	ret
  4053d4:	ldr	w0, [x5]
  4053d8:	ldr	w2, [x20, #16]
  4053dc:	b	40526c <__fxstatat@plt+0x22ac>
  4053e0:	mov	w2, w23
  4053e4:	mov	w0, w19
  4053e8:	mov	w1, #0xffffffff            	// #-1
  4053ec:	bl	402f60 <fchown@plt>
  4053f0:	str	w22, [x24]
  4053f4:	b	4053b8 <__fxstatat@plt+0x23f8>
  4053f8:	ldrb	w0, [x20, #27]
  4053fc:	cbnz	w0, 405298 <__fxstatat@plt+0x22d8>
  405400:	b	40534c <__fxstatat@plt+0x238c>
  405404:	nop
  405408:	stp	x29, x30, [sp, #-48]!
  40540c:	mov	x29, sp
  405410:	ldrb	w1, [x4, #37]
  405414:	stp	x19, x20, [sp, #16]
  405418:	mov	x20, x4
  40541c:	cbz	w1, 405490 <__fxstatat@plt+0x24d0>
  405420:	stp	x21, x22, [sp, #32]
  405424:	mov	x21, x0
  405428:	bl	402f10 <__errno_location@plt>
  40542c:	ldrb	w1, [x20, #35]
  405430:	cbnz	w1, 4054b4 <__fxstatat@plt+0x24f4>
  405434:	mov	w22, #0x5f                  	// #95
  405438:	str	w22, [x0]
  40543c:	mov	w2, #0x5                   	// #5
  405440:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  405444:	mov	x0, #0x0                   	// #0
  405448:	add	x1, x1, #0x910
  40544c:	bl	402e70 <dcgettext@plt>
  405450:	mov	x19, x0
  405454:	mov	x1, x21
  405458:	mov	w0, #0x4                   	// #4
  40545c:	bl	40ecc0 <__fxstatat@plt+0xbd00>
  405460:	mov	x3, x0
  405464:	mov	x2, x19
  405468:	mov	w1, w22
  40546c:	mov	w0, #0x0                   	// #0
  405470:	bl	402850 <error@plt>
  405474:	ldrb	w19, [x20, #38]
  405478:	eor	w19, w19, #0x1
  40547c:	mov	w0, w19
  405480:	ldp	x19, x20, [sp, #16]
  405484:	ldp	x21, x22, [sp, #32]
  405488:	ldp	x29, x30, [sp], #48
  40548c:	ret
  405490:	ldrb	w19, [x4, #33]
  405494:	and	w3, w3, #0xff
  405498:	ands	w19, w3, w19
  40549c:	b.ne	4054c8 <__fxstatat@plt+0x2508>  // b.any
  4054a0:	mov	w19, #0x1                   	// #1
  4054a4:	mov	w0, w19
  4054a8:	ldp	x19, x20, [sp, #16]
  4054ac:	ldp	x29, x30, [sp], #48
  4054b0:	ret
  4054b4:	ldrb	w19, [x20, #38]
  4054b8:	cbnz	w19, 405434 <__fxstatat@plt+0x2474>
  4054bc:	mov	w1, #0x5f                  	// #95
  4054c0:	str	w1, [x0]
  4054c4:	b	405478 <__fxstatat@plt+0x24b8>
  4054c8:	bl	402f10 <__errno_location@plt>
  4054cc:	mov	w1, #0x5f                  	// #95
  4054d0:	str	w1, [x0]
  4054d4:	mov	w0, w19
  4054d8:	ldp	x19, x20, [sp, #16]
  4054dc:	ldp	x29, x30, [sp], #48
  4054e0:	ret
  4054e4:	nop
  4054e8:	stp	x29, x30, [sp, #-48]!
  4054ec:	mov	x29, sp
  4054f0:	stp	x19, x20, [sp, #16]
  4054f4:	mov	x19, x3
  4054f8:	mov	x20, x0
  4054fc:	bl	402f10 <__errno_location@plt>
  405500:	ldrb	w1, [x19, #35]
  405504:	cbnz	w1, 405564 <__fxstatat@plt+0x25a4>
  405508:	str	x21, [sp, #32]
  40550c:	mov	w21, #0x5f                  	// #95
  405510:	str	w21, [x0]
  405514:	mov	w2, #0x5                   	// #5
  405518:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  40551c:	mov	x0, #0x0                   	// #0
  405520:	add	x1, x1, #0x938
  405524:	bl	402e70 <dcgettext@plt>
  405528:	mov	x2, x20
  40552c:	mov	x19, x0
  405530:	mov	w1, #0x4                   	// #4
  405534:	mov	w0, #0x0                   	// #0
  405538:	bl	40ec20 <__fxstatat@plt+0xbc60>
  40553c:	mov	x3, x0
  405540:	mov	x2, x19
  405544:	mov	w1, w21
  405548:	mov	w0, #0x0                   	// #0
  40554c:	bl	402850 <error@plt>
  405550:	mov	w0, #0x0                   	// #0
  405554:	ldp	x19, x20, [sp, #16]
  405558:	ldr	x21, [sp, #32]
  40555c:	ldp	x29, x30, [sp], #48
  405560:	ret
  405564:	ldrb	w1, [x19, #38]
  405568:	cbnz	w1, 405508 <__fxstatat@plt+0x2548>
  40556c:	mov	w1, #0x5f                  	// #95
  405570:	str	w1, [x0]
  405574:	mov	w0, #0x0                   	// #0
  405578:	ldp	x19, x20, [sp, #16]
  40557c:	ldp	x29, x30, [sp], #48
  405580:	ret
  405584:	nop
  405588:	stp	x29, x30, [sp, #-32]!
  40558c:	mov	x1, #0x0                   	// #0
  405590:	adrp	x4, 40c000 <__fxstatat@plt+0x9040>
  405594:	mov	x29, sp
  405598:	str	x19, [sp, #16]
  40559c:	mov	x19, x0
  4055a0:	add	x4, x4, #0xb20
  4055a4:	adrp	x3, 40c000 <__fxstatat@plt+0x9040>
  4055a8:	adrp	x2, 40c000 <__fxstatat@plt+0x9040>
  4055ac:	add	x3, x3, #0xa88
  4055b0:	add	x2, x2, #0xa40
  4055b4:	mov	x0, #0x3d                  	// #61
  4055b8:	bl	40bee0 <__fxstatat@plt+0x8f20>
  4055bc:	str	x0, [x19, #64]
  4055c0:	ldr	x19, [sp, #16]
  4055c4:	ldp	x29, x30, [sp], #32
  4055c8:	ret
  4055cc:	nop
  4055d0:	stp	x29, x30, [sp, #-32]!
  4055d4:	mov	x1, #0x0                   	// #0
  4055d8:	adrp	x4, 40c000 <__fxstatat@plt+0x9040>
  4055dc:	mov	x29, sp
  4055e0:	str	x19, [sp, #16]
  4055e4:	mov	x19, x0
  4055e8:	add	x4, x4, #0xb20
  4055ec:	adrp	x3, 40c000 <__fxstatat@plt+0x9040>
  4055f0:	adrp	x2, 40c000 <__fxstatat@plt+0x9040>
  4055f4:	add	x3, x3, #0xa88
  4055f8:	add	x2, x2, #0xa78
  4055fc:	mov	x0, #0x3d                  	// #61
  405600:	bl	40bee0 <__fxstatat@plt+0x8f20>
  405604:	str	x0, [x19, #72]
  405608:	ldr	x19, [sp, #16]
  40560c:	ldp	x29, x30, [sp], #32
  405610:	ret
  405614:	nop
  405618:	stp	x29, x30, [sp, #-32]!
  40561c:	mov	x29, sp
  405620:	str	x19, [sp, #16]
  405624:	mov	x19, x0
  405628:	stp	xzr, xzr, [x0]
  40562c:	stp	xzr, xzr, [x0, #16]
  405630:	stp	xzr, xzr, [x0, #32]
  405634:	stp	xzr, xzr, [x0, #48]
  405638:	stp	xzr, xzr, [x0, #64]
  40563c:	bl	402880 <geteuid@plt>
  405640:	cmp	w0, #0x0
  405644:	cset	w0, eq  // eq = none
  405648:	mov	w1, #0xffffffff            	// #-1
  40564c:	strb	w0, [x19, #26]
  405650:	strb	w0, [x19, #27]
  405654:	str	w1, [x19, #52]
  405658:	ldr	x19, [sp, #16]
  40565c:	ldp	x29, x30, [sp], #32
  405660:	ret
  405664:	nop
  405668:	stp	x29, x30, [sp, #-32]!
  40566c:	mov	x29, sp
  405670:	str	x19, [sp, #16]
  405674:	mov	x19, x0
  405678:	bl	402f10 <__errno_location@plt>
  40567c:	ldr	w0, [x0]
  405680:	cmp	w0, #0x1
  405684:	cset	w1, eq  // eq = none
  405688:	cmp	w0, #0x16
  40568c:	csinc	w0, w1, wzr, ne  // ne = any
  405690:	cbz	w0, 40569c <__fxstatat@plt+0x26dc>
  405694:	ldrb	w0, [x19, #26]
  405698:	eor	w0, w0, #0x1
  40569c:	ldr	x19, [sp, #16]
  4056a0:	ldp	x29, x30, [sp], #32
  4056a4:	ret
  4056a8:	sub	sp, sp, #0x3a0
  4056ac:	stp	x29, x30, [sp, #16]
  4056b0:	add	x29, sp, #0x10
  4056b4:	stp	x21, x22, [sp, #48]
  4056b8:	mov	x21, x0
  4056bc:	ldr	w22, [x5, #52]
  4056c0:	stp	x25, x26, [sp, #80]
  4056c4:	mov	x25, x5
  4056c8:	and	w26, w2, #0xff
  4056cc:	ldr	x5, [x29, #912]
  4056d0:	stp	x19, x20, [sp, #32]
  4056d4:	mov	x19, x1
  4056d8:	stp	x23, x24, [sp, #64]
  4056dc:	mov	x20, x7
  4056e0:	and	w23, w6, #0xff
  4056e4:	stp	x27, x28, [sp, #96]
  4056e8:	strb	wzr, [x5]
  4056ec:	stp	x3, x4, [x29, #336]
  4056f0:	ldrb	w24, [x25, #24]
  4056f4:	cbz	w24, 405710 <__fxstatat@plt+0x2750>
  4056f8:	tbnz	w22, #31, 405904 <__fxstatat@plt+0x2944>
  4056fc:	ldr	x0, [x29, #920]
  405700:	cmp	w22, #0x0
  405704:	cset	w26, eq  // eq = none
  405708:	cbz	x0, 405710 <__fxstatat@plt+0x2750>
  40570c:	strb	w26, [x0]
  405710:	cbz	w22, 405938 <__fxstatat@plt+0x2978>
  405714:	cmp	w22, #0x11
  405718:	mov	x24, x21
  40571c:	b.eq	40596c <__fxstatat@plt+0x29ac>  // b.none
  405720:	ldr	w0, [x25, #4]
  405724:	add	x2, x29, #0x190
  405728:	mov	x1, x24
  40572c:	cmp	w0, #0x2
  405730:	mov	w0, #0x0                   	// #0
  405734:	b.eq	405f0c <__fxstatat@plt+0x2f4c>  // b.none
  405738:	bl	402f30 <__xstat@plt>
  40573c:	cmp	w0, #0x0
  405740:	cset	w0, ne  // ne = any
  405744:	cbnz	w0, 405f1c <__fxstatat@plt+0x2f5c>
  405748:	ldr	w28, [x29, #416]
  40574c:	and	w0, w28, #0xf000
  405750:	cmp	w0, #0x4, lsl #12
  405754:	b.eq	405f68 <__fxstatat@plt+0x2fa8>  // b.none
  405758:	cbz	w23, 40578c <__fxstatat@plt+0x27cc>
  40575c:	ldr	x0, [x25, #72]
  405760:	cbz	x0, 40578c <__fxstatat@plt+0x27cc>
  405764:	and	w1, w28, #0xf000
  405768:	add	x27, x29, #0x190
  40576c:	cmp	w1, #0x4, lsl #12
  405770:	b.eq	405780 <__fxstatat@plt+0x27c0>  // b.none
  405774:	ldr	w1, [x25]
  405778:	add	x27, x29, #0x190
  40577c:	cbz	w1, 405fe0 <__fxstatat@plt+0x3020>
  405780:	mov	x2, x27
  405784:	mov	x1, x21
  405788:	bl	40b1b0 <__fxstatat@plt+0x81f0>
  40578c:	ldr	w0, [x25, #4]
  405790:	mov	w24, #0x1                   	// #1
  405794:	cmp	w0, #0x4
  405798:	b.eq	4057a8 <__fxstatat@plt+0x27e8>  // b.none
  40579c:	cmp	w0, #0x3
  4057a0:	cset	w24, eq  // eq = none
  4057a4:	and	w24, w23, w24
  4057a8:	cbnz	w26, 4059a8 <__fxstatat@plt+0x29e8>
  4057ac:	cmp	w22, #0x11
  4057b0:	b.eq	406038 <__fxstatat@plt+0x3078>  // b.none
  4057b4:	and	w0, w28, #0xf000
  4057b8:	cmp	w0, #0x8, lsl #12
  4057bc:	b.eq	405ffc <__fxstatat@plt+0x303c>  // b.none
  4057c0:	cmp	w0, #0xa, lsl #12
  4057c4:	ldrb	w1, [x25, #20]
  4057c8:	mov	w2, #0x4000                	// #16384
  4057cc:	ccmp	w0, w2, #0x4, ne  // ne = any
  4057d0:	cset	w27, eq  // eq = none
  4057d4:	eor	w0, w1, #0x1
  4057d8:	orr	w27, w27, w0
  4057dc:	mov	w4, #0x100                 	// #256
  4057e0:	ands	w27, w27, #0xff
  4057e4:	b.eq	405ffc <__fxstatat@plt+0x303c>  // b.none
  4057e8:	add	x3, x29, #0x210
  4057ec:	mov	x2, x19
  4057f0:	mov	w1, #0xffffff9c            	// #-100
  4057f4:	mov	w0, #0x0                   	// #0
  4057f8:	bl	402fc0 <__fxstatat@plt>
  4057fc:	cbnz	w0, 40597c <__fxstatat@plt+0x29bc>
  405800:	mov	w7, #0x0                   	// #0
  405804:	ldr	w0, [x25, #8]
  405808:	cmp	w0, #0x2
  40580c:	b.eq	40582c <__fxstatat@plt+0x286c>  // b.none
  405810:	ldr	x0, [x29, #408]
  405814:	ldr	x1, [x29, #536]
  405818:	cmp	x0, x1
  40581c:	b.eq	406bac <__fxstatat@plt+0x3bec>  // b.none
  405820:	ldr	w2, [x25, #4]
  405824:	cmp	w2, #0x2
  405828:	b.eq	4066e8 <__fxstatat@plt+0x3728>  // b.none
  40582c:	mov	w4, #0x0                   	// #0
  405830:	ldrb	w0, [x25, #45]
  405834:	cbz	w0, 406054 <__fxstatat@plt+0x3094>
  405838:	and	w0, w28, #0xf000
  40583c:	cmp	w0, #0x4, lsl #12
  405840:	b.eq	406c7c <__fxstatat@plt+0x3cbc>  // b.none
  405844:	ldrb	w0, [x25, #31]
  405848:	mov	w3, #0x0                   	// #0
  40584c:	cbz	w0, 40586c <__fxstatat@plt+0x28ac>
  405850:	ldrb	w0, [x25, #24]
  405854:	mov	w3, #0x1                   	// #1
  405858:	cbz	w0, 40586c <__fxstatat@plt+0x28ac>
  40585c:	ldr	x0, [x29, #400]
  405860:	ldr	x1, [x29, #528]
  405864:	cmp	x1, x0
  405868:	cset	w3, ne  // ne = any
  40586c:	add	x2, x29, #0x190
  405870:	add	x1, x29, #0x210
  405874:	mov	x0, x19
  405878:	str	w7, [x29, #320]
  40587c:	str	w4, [x29, #328]
  405880:	bl	410ea0 <__fxstatat@plt+0xdee0>
  405884:	ldr	w7, [x29, #320]
  405888:	ldr	w4, [x29, #328]
  40588c:	tbnz	w0, #31, 40653c <__fxstatat@plt+0x357c>
  405890:	ldr	x0, [x29, #920]
  405894:	cbz	x0, 4058a4 <__fxstatat@plt+0x28e4>
  405898:	mov	x1, x0
  40589c:	mov	w0, #0x1                   	// #1
  4058a0:	strb	w0, [x1]
  4058a4:	ldp	x2, x1, [x29, #400]
  4058a8:	mov	x0, x19
  4058ac:	bl	4096e8 <__fxstatat@plt+0x6728>
  4058b0:	cbz	x0, 405bf0 <__fxstatat@plt+0x2c30>
  4058b4:	ldrb	w3, [x25, #46]
  4058b8:	mov	w4, w24
  4058bc:	mov	x1, x19
  4058c0:	mov	w2, #0x1                   	// #1
  4058c4:	bl	404e38 <__fxstatat@plt+0x1e78>
  4058c8:	tst	w0, #0xff
  4058cc:	b.ne	405bf0 <__fxstatat@plt+0x2c30>  // b.any
  4058d0:	ldrb	w0, [x25, #37]
  4058d4:	cbnz	w0, 405b38 <__fxstatat@plt+0x2b78>
  4058d8:	mov	w26, #0x0                   	// #0
  4058dc:	sub	sp, x29, #0x10
  4058e0:	mov	w0, w26
  4058e4:	ldp	x29, x30, [sp, #16]
  4058e8:	ldp	x19, x20, [sp, #32]
  4058ec:	ldp	x21, x22, [sp, #48]
  4058f0:	ldp	x23, x24, [sp, #64]
  4058f4:	ldp	x25, x26, [sp, #80]
  4058f8:	ldp	x27, x28, [sp, #96]
  4058fc:	add	sp, sp, #0x3a0
  405900:	ret
  405904:	mov	x3, x1
  405908:	mov	w2, #0xffffff9c            	// #-100
  40590c:	mov	x1, x21
  405910:	mov	w0, w2
  405914:	mov	w4, #0x1                   	// #1
  405918:	bl	4100a0 <__fxstatat@plt+0xd0e0>
  40591c:	cbnz	w0, 406274 <__fxstatat@plt+0x32b4>
  405920:	ldr	x0, [x29, #920]
  405924:	mov	w26, w24
  405928:	cbz	x0, 405938 <__fxstatat@plt+0x2978>
  40592c:	mov	x1, x0
  405930:	mov	w0, #0x1                   	// #1
  405934:	strb	w0, [x1]
  405938:	ldrb	w0, [x25, #49]
  40593c:	cbnz	w0, 405964 <__fxstatat@plt+0x29a4>
  405940:	ldr	w0, [x25, #4]
  405944:	mov	x24, x19
  405948:	add	x2, x29, #0x190
  40594c:	mov	x1, x24
  405950:	cmp	w0, #0x2
  405954:	mov	w22, #0x0                   	// #0
  405958:	mov	w0, #0x0                   	// #0
  40595c:	b.ne	405738 <__fxstatat@plt+0x2778>  // b.any
  405960:	b	405f0c <__fxstatat@plt+0x2f4c>
  405964:	mov	w22, #0x0                   	// #0
  405968:	b	405758 <__fxstatat@plt+0x2798>
  40596c:	ldr	w0, [x25, #8]
  405970:	cmp	w0, #0x2
  405974:	b.eq	405758 <__fxstatat@plt+0x2798>  // b.none
  405978:	b	405720 <__fxstatat@plt+0x2760>
  40597c:	bl	402f10 <__errno_location@plt>
  405980:	ldr	w27, [x0]
  405984:	cmp	w27, #0x28
  405988:	b.eq	406280 <__fxstatat@plt+0x32c0>  // b.none
  40598c:	cmp	w27, #0x2
  405990:	mov	w7, #0x1                   	// #1
  405994:	b.ne	406290 <__fxstatat@plt+0x32d0>  // b.any
  405998:	cmp	w22, #0x11
  40599c:	mov	w27, #0x0                   	// #0
  4059a0:	b.eq	405804 <__fxstatat@plt+0x2844>  // b.none
  4059a4:	mov	w26, w7
  4059a8:	mov	w27, #0x0                   	// #0
  4059ac:	str	xzr, [x29, #328]
  4059b0:	cbz	w23, 405a54 <__fxstatat@plt+0x2a94>
  4059b4:	ldr	x0, [x25, #64]
  4059b8:	cbz	x0, 405a54 <__fxstatat@plt+0x2a94>
  4059bc:	ldrb	w0, [x25, #24]
  4059c0:	cbnz	w0, 405a54 <__fxstatat@plt+0x2a94>
  4059c4:	ldr	w0, [x25]
  4059c8:	cbnz	w0, 405fb8 <__fxstatat@plt+0x2ff8>
  4059cc:	add	x2, x29, #0x210
  4059d0:	cbz	w27, 4069e8 <__fxstatat@plt+0x3a28>
  4059d4:	ldr	w0, [x2, #16]
  4059d8:	and	w0, w0, #0xf000
  4059dc:	cmp	w0, #0xa, lsl #12
  4059e0:	b.ne	405a54 <__fxstatat@plt+0x2a94>  // b.any
  4059e4:	ldr	x0, [x25, #64]
  4059e8:	mov	x1, x19
  4059ec:	bl	40b240 <__fxstatat@plt+0x8280>
  4059f0:	tst	w0, #0xff
  4059f4:	b.eq	405a54 <__fxstatat@plt+0x2a94>  // b.none
  4059f8:	mov	w2, #0x5                   	// #5
  4059fc:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  405a00:	mov	x0, #0x0                   	// #0
  405a04:	add	x1, x1, #0xb88
  405a08:	bl	402e70 <dcgettext@plt>
  405a0c:	mov	x20, x0
  405a10:	mov	x2, x21
  405a14:	mov	w1, #0x4                   	// #4
  405a18:	mov	w0, #0x0                   	// #0
  405a1c:	bl	40ec20 <__fxstatat@plt+0xbc60>
  405a20:	mov	x2, x19
  405a24:	mov	x21, x0
  405a28:	mov	w1, #0x4                   	// #4
  405a2c:	mov	w0, #0x1                   	// #1
  405a30:	bl	40ec20 <__fxstatat@plt+0xbc60>
  405a34:	mov	w26, #0x0                   	// #0
  405a38:	mov	x4, x0
  405a3c:	mov	x3, x21
  405a40:	mov	x2, x20
  405a44:	mov	w1, #0x0                   	// #0
  405a48:	mov	w0, #0x0                   	// #0
  405a4c:	bl	402850 <error@plt>
  405a50:	b	4058dc <__fxstatat@plt+0x291c>
  405a54:	ldrb	w0, [x25, #46]
  405a58:	cbz	w0, 405a64 <__fxstatat@plt+0x2aa4>
  405a5c:	ldrb	w0, [x25, #24]
  405a60:	cbz	w0, 405fc0 <__fxstatat@plt+0x3000>
  405a64:	cbz	w22, 405bb8 <__fxstatat@plt+0x2bf8>
  405a68:	ldrb	w0, [x25, #42]
  405a6c:	cbz	w0, 405b3c <__fxstatat@plt+0x2b7c>
  405a70:	and	w0, w28, #0xf000
  405a74:	cmp	w0, #0x4, lsl #12
  405a78:	b.ne	405b3c <__fxstatat@plt+0x2b7c>  // b.any
  405a7c:	ldp	x1, x0, [x29, #400]
  405a80:	cbz	w23, 4067a4 <__fxstatat@plt+0x37e4>
  405a84:	mov	x2, x1
  405a88:	mov	x1, x0
  405a8c:	mov	x0, x19
  405a90:	bl	4096e8 <__fxstatat@plt+0x6728>
  405a94:	str	x0, [x29, #320]
  405a98:	cbz	x0, 406ba0 <__fxstatat@plt+0x3be0>
  405a9c:	ldr	x1, [x29, #320]
  405aa0:	mov	x0, x21
  405aa4:	bl	410320 <__fxstatat@plt+0xd360>
  405aa8:	tst	w0, #0xff
  405aac:	b.ne	4074a0 <__fxstatat@plt+0x44e0>  // b.any
  405ab0:	ldr	x1, [x29, #320]
  405ab4:	mov	x0, x19
  405ab8:	bl	410320 <__fxstatat@plt+0xd360>
  405abc:	tst	w0, #0xff
  405ac0:	b.ne	40794c <__fxstatat@plt+0x498c>  // b.any
  405ac4:	ldr	w0, [x25, #4]
  405ac8:	cmp	w0, #0x4
  405acc:	b.eq	406ba0 <__fxstatat@plt+0x3be0>  // b.none
  405ad0:	cmp	w23, #0x0
  405ad4:	ccmp	w0, #0x3, #0x0, ne  // ne = any
  405ad8:	b.eq	406ba0 <__fxstatat@plt+0x3be0>  // b.none
  405adc:	mov	w2, #0x5                   	// #5
  405ae0:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  405ae4:	mov	x0, #0x0                   	// #0
  405ae8:	add	x1, x1, #0xc28
  405aec:	bl	402e70 <dcgettext@plt>
  405af0:	mov	x20, x0
  405af4:	mov	x2, x19
  405af8:	mov	w1, #0x4                   	// #4
  405afc:	mov	w0, #0x0                   	// #0
  405b00:	bl	40ec20 <__fxstatat@plt+0xbc60>
  405b04:	ldr	x2, [x29, #320]
  405b08:	mov	x21, x0
  405b0c:	mov	w1, #0x4                   	// #4
  405b10:	mov	w0, #0x1                   	// #1
  405b14:	bl	40ec20 <__fxstatat@plt+0xbc60>
  405b18:	mov	x4, x0
  405b1c:	mov	x3, x21
  405b20:	mov	x2, x20
  405b24:	mov	w1, #0x0                   	// #0
  405b28:	mov	w0, #0x0                   	// #0
  405b2c:	bl	402850 <error@plt>
  405b30:	ldrb	w0, [x25, #37]
  405b34:	cbz	w0, 406200 <__fxstatat@plt+0x3240>
  405b38:	bl	404d30 <__fxstatat@plt+0x1d70>
  405b3c:	ldrb	w0, [x25, #24]
  405b40:	cbz	w0, 405bf8 <__fxstatat@plt+0x2c38>
  405b44:	ldr	w1, [x29, #420]
  405b48:	cmp	w1, #0x1
  405b4c:	b.eq	406e34 <__fxstatat@plt+0x3e74>  // b.none
  405b50:	ldrb	w2, [x25, #34]
  405b54:	cbnz	w2, 4065fc <__fxstatat@plt+0x363c>
  405b58:	str	xzr, [x29, #320]
  405b5c:	cmp	w22, #0x11
  405b60:	b.eq	406b1c <__fxstatat@plt+0x3b5c>  // b.none
  405b64:	cmp	w22, #0x16
  405b68:	b.eq	406fe8 <__fxstatat@plt+0x4028>  // b.none
  405b6c:	cmp	w22, #0x12
  405b70:	b.ne	406b3c <__fxstatat@plt+0x3b7c>  // b.any
  405b74:	and	w22, w28, #0xf000
  405b78:	mov	x0, x19
  405b7c:	cmp	w22, #0x4, lsl #12
  405b80:	b.eq	406d10 <__fxstatat@plt+0x3d50>  // b.none
  405b84:	bl	402f50 <unlink@plt>
  405b88:	cbz	w0, 405b9c <__fxstatat@plt+0x2bdc>
  405b8c:	bl	402f10 <__errno_location@plt>
  405b90:	ldr	w26, [x0]
  405b94:	cmp	w26, #0x2
  405b98:	b.ne	406d28 <__fxstatat@plt+0x3d68>  // b.any
  405b9c:	cmp	w22, #0x4, lsl #12
  405ba0:	ldrb	w0, [x25, #46]
  405ba4:	cset	w1, ne  // ne = any
  405ba8:	ands	w26, w1, w0
  405bac:	b.ne	40695c <__fxstatat@plt+0x399c>  // b.any
  405bb0:	mov	w26, #0x1                   	// #1
  405bb4:	b	405c0c <__fxstatat@plt+0x2c4c>
  405bb8:	ldrb	w0, [x25, #24]
  405bbc:	cbz	w0, 405c08 <__fxstatat@plt+0x2c48>
  405bc0:	ldrb	w0, [x25, #46]
  405bc4:	cbnz	w0, 406c88 <__fxstatat@plt+0x3cc8>
  405bc8:	ldrb	w0, [x25, #33]
  405bcc:	cbnz	w0, 406cbc <__fxstatat@plt+0x3cfc>
  405bd0:	ldr	x0, [x29, #920]
  405bd4:	cbz	x0, 405be4 <__fxstatat@plt+0x2c24>
  405bd8:	mov	x1, x0
  405bdc:	mov	w0, #0x1                   	// #1
  405be0:	strb	w0, [x1]
  405be4:	cbz	w23, 405bf0 <__fxstatat@plt+0x2c30>
  405be8:	ldrb	w0, [x25, #49]
  405bec:	cbz	w0, 406a0c <__fxstatat@plt+0x3a4c>
  405bf0:	mov	w26, #0x1                   	// #1
  405bf4:	b	4058dc <__fxstatat@plt+0x291c>
  405bf8:	ldrb	w1, [x25, #34]
  405bfc:	cbz	w1, 405c08 <__fxstatat@plt+0x2c48>
  405c00:	ldrb	w1, [x25, #23]
  405c04:	cbz	w1, 4066e0 <__fxstatat@plt+0x3720>
  405c08:	str	xzr, [x29, #320]
  405c0c:	ldrb	w0, [x25, #43]
  405c10:	and	w22, w28, #0xfff
  405c14:	cbz	w0, 405c20 <__fxstatat@plt+0x2c60>
  405c18:	ldr	w22, [x25, #16]
  405c1c:	and	w22, w22, #0xfff
  405c20:	ldrb	w0, [x25, #29]
  405c24:	cbz	w0, 405ed8 <__fxstatat@plt+0x2f18>
  405c28:	mov	x4, x25
  405c2c:	mov	w3, w26
  405c30:	mov	w2, w28
  405c34:	mov	x1, x19
  405c38:	mov	x0, x21
  405c3c:	bl	405408 <__fxstatat@plt+0x2448>
  405c40:	tst	w0, #0xff
  405c44:	b.eq	4058d8 <__fxstatat@plt+0x2918>  // b.none
  405c48:	and	w0, w22, #0x3f
  405c4c:	str	w0, [x29, #312]
  405c50:	and	w27, w28, #0xf000
  405c54:	cmp	w27, #0x4, lsl #12
  405c58:	b.eq	406148 <__fxstatat@plt+0x3188>  // b.none
  405c5c:	ldrb	w20, [x25, #44]
  405c60:	cbz	w20, 4061b4 <__fxstatat@plt+0x31f4>
  405c64:	ldrb	w0, [x21]
  405c68:	cmp	w0, #0x2f
  405c6c:	b.eq	405ca8 <__fxstatat@plt+0x2ce8>  // b.none
  405c70:	mov	x0, x19
  405c74:	bl	40af10 <__fxstatat@plt+0x7f50>
  405c78:	mov	x22, x0
  405c7c:	ldrb	w0, [x0]
  405c80:	cmp	w0, #0x2e
  405c84:	b.eq	406e44 <__fxstatat@plt+0x3e84>  // b.none
  405c88:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  405c8c:	add	x2, x29, #0x290
  405c90:	add	x1, x1, #0xd48
  405c94:	mov	w0, #0x0                   	// #0
  405c98:	bl	402f30 <__xstat@plt>
  405c9c:	cbz	w0, 407734 <__fxstatat@plt+0x4774>
  405ca0:	mov	x0, x22
  405ca4:	bl	402ce0 <free@plt>
  405ca8:	ldrb	w3, [x25, #22]
  405cac:	mov	x2, x19
  405cb0:	mov	x0, x21
  405cb4:	mov	w4, #0xffffffff            	// #-1
  405cb8:	mov	w1, #0xffffff9c            	// #-100
  405cbc:	str	wzr, [x29, #344]
  405cc0:	bl	409c68 <__fxstatat@plt+0x6ca8>
  405cc4:	mov	w24, w0
  405cc8:	cmp	w0, #0x0
  405ccc:	b.gt	406990 <__fxstatat@plt+0x39d0>
  405cd0:	cmp	w27, #0x4, lsl #12
  405cd4:	cset	w22, ne  // ne = any
  405cd8:	cbnz	w26, 405d18 <__fxstatat@plt+0x2d58>
  405cdc:	ldrb	w0, [x25, #20]
  405ce0:	eor	w0, w0, #0x1
  405ce4:	ands	w27, w22, w0
  405ce8:	b.eq	405d18 <__fxstatat@plt+0x2d58>  // b.none
  405cec:	ldr	x0, [x25, #32]
  405cf0:	mov	w22, w27
  405cf4:	tst	x0, #0xff000000ff00
  405cf8:	b.eq	405d18 <__fxstatat@plt+0x2d58>  // b.none
  405cfc:	ldrb	w22, [x25, #35]
  405d00:	bl	402f10 <__errno_location@plt>
  405d04:	cbz	w22, 407788 <__fxstatat@plt+0x47c8>
  405d08:	ldrb	w26, [x25, #38]
  405d0c:	cbnz	w26, 407788 <__fxstatat@plt+0x47c8>
  405d10:	mov	w1, #0x5f                  	// #95
  405d14:	str	w1, [x0]
  405d18:	mov	w24, w26
  405d1c:	cbz	w23, 406634 <__fxstatat@plt+0x3674>
  405d20:	mov	w26, w23
  405d24:	str	wzr, [x29, #292]
  405d28:	ldr	x0, [x25, #64]
  405d2c:	cbz	x0, 405d44 <__fxstatat@plt+0x2d84>
  405d30:	mov	x1, x19
  405d34:	add	x2, x29, #0x310
  405d38:	mov	w0, #0x0                   	// #0
  405d3c:	bl	402e30 <__lxstat@plt>
  405d40:	cbz	w0, 407458 <__fxstatat@plt+0x4498>
  405d44:	ldrb	w0, [x25, #23]
  405d48:	tst	w22, w0
  405d4c:	b.ne	4058dc <__fxstatat@plt+0x291c>  // b.any
  405d50:	ldr	w0, [x29, #344]
  405d54:	cbnz	w0, 4058dc <__fxstatat@plt+0x291c>
  405d58:	ldrb	w0, [x25, #31]
  405d5c:	cbz	w0, 405de0 <__fxstatat@plt+0x2e20>
  405d60:	add	x0, x29, #0x200
  405d64:	add	x1, x29, #0x310
  405d68:	ldur	q1, [x0, #-40]
  405d6c:	ldur	q0, [x0, #-24]
  405d70:	mov	x0, x19
  405d74:	stp	q1, q0, [x29, #784]
  405d78:	cbz	w20, 407224 <__fxstatat@plt+0x4264>
  405d7c:	bl	4128c0 <__fxstatat@plt+0xf900>
  405d80:	cbz	w0, 405de0 <__fxstatat@plt+0x2e20>
  405d84:	bl	402f10 <__errno_location@plt>
  405d88:	ldr	w0, [x0]
  405d8c:	cmp	w0, #0x26
  405d90:	b.eq	405de0 <__fxstatat@plt+0x2e20>  // b.none
  405d94:	bl	402f10 <__errno_location@plt>
  405d98:	mov	x3, x0
  405d9c:	mov	w2, #0x5                   	// #5
  405da0:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  405da4:	mov	x0, #0x0                   	// #0
  405da8:	add	x1, x1, #0xec8
  405dac:	ldr	w27, [x3]
  405db0:	bl	402e70 <dcgettext@plt>
  405db4:	mov	x1, x19
  405db8:	mov	x22, x0
  405dbc:	mov	w0, #0x4                   	// #4
  405dc0:	bl	40ecc0 <__fxstatat@plt+0xbd00>
  405dc4:	mov	x2, x22
  405dc8:	mov	x3, x0
  405dcc:	mov	w1, w27
  405dd0:	mov	w0, #0x0                   	// #0
  405dd4:	bl	402850 <error@plt>
  405dd8:	ldrb	w0, [x25, #36]
  405ddc:	cbnz	w0, 4058d8 <__fxstatat@plt+0x2918>
  405de0:	cbnz	w20, 406dcc <__fxstatat@plt+0x3e0c>
  405de4:	ldrb	w0, [x25, #29]
  405de8:	cbz	w0, 405e30 <__fxstatat@plt+0x2e70>
  405dec:	cbnz	w24, 405e00 <__fxstatat@plt+0x2e40>
  405df0:	ldr	x1, [x29, #424]
  405df4:	ldr	x0, [x29, #552]
  405df8:	cmp	x1, x0
  405dfc:	b.eq	405e30 <__fxstatat@plt+0x2e70>  // b.none
  405e00:	add	x5, x29, #0x220
  405e04:	mov	w4, w24
  405e08:	add	x3, x29, #0x190
  405e0c:	mov	x1, x19
  405e10:	mov	x0, x25
  405e14:	mov	w2, #0xffffffff            	// #-1
  405e18:	bl	405228 <__fxstatat@plt+0x2268>
  405e1c:	cmn	w0, #0x1
  405e20:	b.eq	4058d8 <__fxstatat@plt+0x2918>  // b.none
  405e24:	cbnz	w0, 405e30 <__fxstatat@plt+0x2e70>
  405e28:	and	w28, w28, #0xfffff1ff
  405e2c:	nop
  405e30:	ldrb	w0, [x25, #39]
  405e34:	cbnz	w0, 407660 <__fxstatat@plt+0x46a0>
  405e38:	ldr	x0, [x25, #24]
  405e3c:	and	x0, x0, #0xffffffffffffff
  405e40:	and	x0, x0, #0xffff0000000000ff
  405e44:	cbnz	x0, 4073ec <__fxstatat@plt+0x442c>
  405e48:	ldrb	w0, [x25, #43]
  405e4c:	cbnz	w0, 407528 <__fxstatat@plt+0x4568>
  405e50:	ldrb	w0, [x25, #32]
  405e54:	and	w0, w24, w0
  405e58:	tst	w0, #0xff
  405e5c:	b.ne	4078c8 <__fxstatat@plt+0x4908>  // b.any
  405e60:	ldr	w0, [x29, #312]
  405e64:	cbnz	w0, 407908 <__fxstatat@plt+0x4948>
  405e68:	ldr	w0, [x29, #292]
  405e6c:	cbz	w0, 4058dc <__fxstatat@plt+0x291c>
  405e70:	ldr	w0, [x29, #312]
  405e74:	ldr	w1, [x29, #152]
  405e78:	orr	w1, w0, w1
  405e7c:	mov	x0, x19
  405e80:	bl	402a10 <chmod@plt>
  405e84:	cbz	w0, 4058dc <__fxstatat@plt+0x291c>
  405e88:	bl	402f10 <__errno_location@plt>
  405e8c:	mov	x3, x0
  405e90:	mov	w2, #0x5                   	// #5
  405e94:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  405e98:	mov	x0, #0x0                   	// #0
  405e9c:	add	x1, x1, #0xee0
  405ea0:	ldr	w20, [x3]
  405ea4:	bl	402e70 <dcgettext@plt>
  405ea8:	mov	x1, x19
  405eac:	mov	x19, x0
  405eb0:	mov	w0, #0x4                   	// #4
  405eb4:	bl	40ecc0 <__fxstatat@plt+0xbd00>
  405eb8:	mov	x2, x19
  405ebc:	mov	x3, x0
  405ec0:	mov	w1, w20
  405ec4:	mov	w0, #0x0                   	// #0
  405ec8:	bl	402850 <error@plt>
  405ecc:	ldrb	w0, [x25, #36]
  405ed0:	cbz	w0, 4058dc <__fxstatat@plt+0x291c>
  405ed4:	b	4058d8 <__fxstatat@plt+0x2918>
  405ed8:	and	w27, w28, #0xf000
  405edc:	cmp	w27, #0x4, lsl #12
  405ee0:	b.eq	40611c <__fxstatat@plt+0x315c>  // b.none
  405ee4:	mov	x4, x25
  405ee8:	mov	w3, w26
  405eec:	mov	w2, w28
  405ef0:	mov	x1, x19
  405ef4:	mov	x0, x21
  405ef8:	bl	405408 <__fxstatat@plt+0x2448>
  405efc:	str	wzr, [x29, #312]
  405f00:	tst	w0, #0xff
  405f04:	b.ne	405c5c <__fxstatat@plt+0x2c9c>  // b.any
  405f08:	b	4058d8 <__fxstatat@plt+0x2918>
  405f0c:	bl	402e30 <__lxstat@plt>
  405f10:	cmp	w0, #0x0
  405f14:	cset	w0, ne  // ne = any
  405f18:	cbz	w0, 405748 <__fxstatat@plt+0x2788>
  405f1c:	bl	402f10 <__errno_location@plt>
  405f20:	mov	x3, x0
  405f24:	mov	w2, #0x5                   	// #5
  405f28:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  405f2c:	mov	x0, #0x0                   	// #0
  405f30:	add	x1, x1, #0x968
  405f34:	ldr	w20, [x3]
  405f38:	bl	402e70 <dcgettext@plt>
  405f3c:	mov	x1, x24
  405f40:	mov	x19, x0
  405f44:	mov	w0, #0x4                   	// #4
  405f48:	bl	40ecc0 <__fxstatat@plt+0xbd00>
  405f4c:	mov	w26, #0x0                   	// #0
  405f50:	mov	x3, x0
  405f54:	mov	x2, x19
  405f58:	mov	w1, w20
  405f5c:	mov	w0, #0x0                   	// #0
  405f60:	bl	402850 <error@plt>
  405f64:	b	4058dc <__fxstatat@plt+0x291c>
  405f68:	ldrb	w0, [x25, #42]
  405f6c:	cbnz	w0, 405758 <__fxstatat@plt+0x2798>
  405f70:	ldrb	w0, [x25, #25]
  405f74:	cbnz	w0, 406e50 <__fxstatat@plt+0x3e90>
  405f78:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  405f7c:	mov	w2, #0x5                   	// #5
  405f80:	add	x1, x1, #0x978
  405f84:	mov	x0, #0x0                   	// #0
  405f88:	bl	402e70 <dcgettext@plt>
  405f8c:	mov	x19, x0
  405f90:	mov	x1, x21
  405f94:	mov	w0, #0x4                   	// #4
  405f98:	bl	40ecc0 <__fxstatat@plt+0xbd00>
  405f9c:	mov	w26, #0x0                   	// #0
  405fa0:	mov	x3, x0
  405fa4:	mov	x2, x19
  405fa8:	mov	w1, #0x0                   	// #0
  405fac:	mov	w0, #0x0                   	// #0
  405fb0:	bl	402850 <error@plt>
  405fb4:	b	4058dc <__fxstatat@plt+0x291c>
  405fb8:	ldrb	w0, [x25, #46]
  405fbc:	cbz	w0, 406798 <__fxstatat@plt+0x37d8>
  405fc0:	and	w0, w28, #0xf000
  405fc4:	cmp	w0, #0x4, lsl #12
  405fc8:	b.eq	405a64 <__fxstatat@plt+0x2aa4>  // b.none
  405fcc:	ldr	x2, [x29, #328]
  405fd0:	mov	x1, x19
  405fd4:	mov	x0, x21
  405fd8:	bl	404d70 <__fxstatat@plt+0x1db0>
  405fdc:	b	405a64 <__fxstatat@plt+0x2aa4>
  405fe0:	mov	x2, x27
  405fe4:	mov	x1, x21
  405fe8:	bl	40b240 <__fxstatat@plt+0x8280>
  405fec:	ands	w24, w0, #0xff
  405ff0:	b.ne	4072fc <__fxstatat@plt+0x433c>  // b.any
  405ff4:	ldr	x0, [x25, #72]
  405ff8:	b	405780 <__fxstatat@plt+0x27c0>
  405ffc:	ldrb	w27, [x25, #24]
  406000:	mov	w4, #0x100                 	// #256
  406004:	cbnz	w27, 4057e8 <__fxstatat@plt+0x2828>
  406008:	ldrb	w27, [x25, #44]
  40600c:	cbnz	w27, 4057e8 <__fxstatat@plt+0x2828>
  406010:	ldrb	w27, [x25, #23]
  406014:	cbnz	w27, 4057e8 <__fxstatat@plt+0x2828>
  406018:	ldr	w0, [x25]
  40601c:	mov	w27, #0x1                   	// #1
  406020:	cbnz	w0, 4057e8 <__fxstatat@plt+0x2828>
  406024:	ldrb	w27, [x25, #21]
  406028:	cmp	w27, #0x0
  40602c:	cset	w4, ne  // ne = any
  406030:	lsl	w4, w4, #8
  406034:	b	4057e8 <__fxstatat@plt+0x2828>
  406038:	ldr	w0, [x25, #8]
  40603c:	cmp	w0, #0x2
  406040:	b.ne	4057b4 <__fxstatat@plt+0x27f4>  // b.any
  406044:	mov	w7, #0x0                   	// #0
  406048:	mov	w27, #0x0                   	// #0
  40604c:	mov	w4, #0x0                   	// #0
  406050:	b	405830 <__fxstatat@plt+0x2870>
  406054:	ldrb	w0, [x25, #24]
  406058:	cbnz	w0, 406548 <__fxstatat@plt+0x3588>
  40605c:	and	w0, w28, #0xf000
  406060:	cmp	w0, #0x4, lsl #12
  406064:	b.eq	40607c <__fxstatat@plt+0x30bc>  // b.none
  406068:	ldr	w0, [x25, #8]
  40606c:	cmp	w0, #0x2
  406070:	b.eq	405bf0 <__fxstatat@plt+0x2c30>  // b.none
  406074:	cmp	w0, #0x3
  406078:	b.eq	406a24 <__fxstatat@plt+0x3a64>  // b.none
  40607c:	cbnz	w4, 405bf0 <__fxstatat@plt+0x2c30>
  406080:	ldr	w0, [x29, #544]
  406084:	and	w22, w28, #0xf000
  406088:	and	w1, w0, #0xf000
  40608c:	cmp	w1, #0x4, lsl #12
  406090:	b.eq	406d78 <__fxstatat@plt+0x3db8>  // b.none
  406094:	cmp	w22, #0x4, lsl #12
  406098:	b.eq	4067b0 <__fxstatat@plt+0x37f0>  // b.none
  40609c:	ldr	w3, [x25]
  4060a0:	cbz	w23, 4060e8 <__fxstatat@plt+0x3128>
  4060a4:	cmp	w3, #0x3
  4060a8:	b.eq	40724c <__fxstatat@plt+0x428c>  // b.none
  4060ac:	ldr	x0, [x25, #64]
  4060b0:	add	x2, x29, #0x210
  4060b4:	mov	x1, x19
  4060b8:	str	w7, [x29, #328]
  4060bc:	bl	40b240 <__fxstatat@plt+0x8280>
  4060c0:	tst	w0, #0xff
  4060c4:	ldr	w7, [x29, #328]
  4060c8:	b.ne	407b14 <__fxstatat@plt+0x4b54>  // b.any
  4060cc:	cmp	w22, #0x4, lsl #12
  4060d0:	b.eq	4060e4 <__fxstatat@plt+0x3124>  // b.none
  4060d4:	ldr	w0, [x29, #544]
  4060d8:	and	w1, w0, #0xf000
  4060dc:	cmp	w1, #0x4, lsl #12
  4060e0:	b.eq	406d80 <__fxstatat@plt+0x3dc0>  // b.none
  4060e4:	ldr	w3, [x25]
  4060e8:	ldrb	w1, [x25, #24]
  4060ec:	cbnz	w1, 407290 <__fxstatat@plt+0x42d0>
  4060f0:	cbnz	w3, 407254 <__fxstatat@plt+0x4294>
  4060f4:	ldr	w0, [x29, #544]
  4060f8:	and	w0, w0, #0xf000
  4060fc:	cmp	w0, #0x4, lsl #12
  406100:	cset	w0, eq  // eq = none
  406104:	orr	w26, w1, w0
  406108:	cbz	w26, 407368 <__fxstatat@plt+0x43a8>
  40610c:	mov	w26, w7
  406110:	mov	w22, #0x11                  	// #17
  406114:	str	xzr, [x29, #328]
  406118:	b	4059b0 <__fxstatat@plt+0x29f0>
  40611c:	mov	x4, x25
  406120:	mov	w3, w26
  406124:	mov	w2, w28
  406128:	mov	x1, x19
  40612c:	mov	x0, x21
  406130:	bl	405408 <__fxstatat@plt+0x2448>
  406134:	tst	w0, #0xff
  406138:	b.eq	4058d8 <__fxstatat@plt+0x2918>  // b.none
  40613c:	mov	w0, #0x12                  	// #18
  406140:	and	w0, w22, w0
  406144:	str	w0, [x29, #312]
  406148:	ldr	x0, [x29, #344]
  40614c:	ldp	x3, x2, [x29, #400]
  406150:	cbnz	x0, 406160 <__fxstatat@plt+0x31a0>
  406154:	b	4062cc <__fxstatat@plt+0x330c>
  406158:	ldr	x0, [x0]
  40615c:	cbz	x0, 4062cc <__fxstatat@plt+0x330c>
  406160:	ldr	x1, [x0, #8]
  406164:	cmp	x1, x2
  406168:	b.ne	406158 <__fxstatat@plt+0x3198>  // b.any
  40616c:	ldr	x1, [x0, #16]
  406170:	cmp	x1, x3
  406174:	b.ne	406158 <__fxstatat@plt+0x3198>  // b.any
  406178:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  40617c:	add	x1, x1, #0xfc0
  406180:	mov	w2, #0x5                   	// #5
  406184:	mov	x0, #0x0                   	// #0
  406188:	bl	402e70 <dcgettext@plt>
  40618c:	mov	x20, x0
  406190:	mov	x1, x21
  406194:	mov	w0, #0x4                   	// #4
  406198:	bl	40ecc0 <__fxstatat@plt+0xbd00>
  40619c:	mov	x3, x0
  4061a0:	mov	x2, x20
  4061a4:	mov	w1, #0x0                   	// #0
  4061a8:	mov	w0, #0x0                   	// #0
  4061ac:	bl	402850 <error@plt>
  4061b0:	b	4061f0 <__fxstatat@plt+0x3230>
  4061b4:	ldrb	w0, [x25, #23]
  4061b8:	cbz	w0, 406644 <__fxstatat@plt+0x3684>
  4061bc:	ldrb	w2, [x25, #22]
  4061c0:	cbnz	w2, 4061d0 <__fxstatat@plt+0x3210>
  4061c4:	ldr	w0, [x25, #8]
  4061c8:	cmp	w0, #0x3
  4061cc:	cset	w2, eq  // eq = none
  4061d0:	mov	w4, w24
  4061d4:	mov	x1, x19
  4061d8:	mov	x0, x21
  4061dc:	mov	w3, #0x0                   	// #0
  4061e0:	bl	404e38 <__fxstatat@plt+0x1e78>
  4061e4:	str	wzr, [x29, #344]
  4061e8:	tst	w0, #0xff
  4061ec:	b.ne	405cd0 <__fxstatat@plt+0x2d10>  // b.any
  4061f0:	ldrb	w0, [x25, #37]
  4061f4:	cbnz	w0, 405b38 <__fxstatat@plt+0x2b78>
  4061f8:	ldr	x0, [x29, #320]
  4061fc:	cbz	x0, 406e28 <__fxstatat@plt+0x3e68>
  406200:	ldr	x0, [x29, #328]
  406204:	cbz	x0, 4058d8 <__fxstatat@plt+0x2918>
  406208:	mov	x1, x19
  40620c:	bl	402d90 <rename@plt>
  406210:	cbnz	w0, 406e00 <__fxstatat@plt+0x3e40>
  406214:	ldrb	w0, [x25, #46]
  406218:	cbz	w0, 4058d8 <__fxstatat@plt+0x2918>
  40621c:	mov	w2, #0x5                   	// #5
  406220:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  406224:	mov	x0, #0x0                   	// #0
  406228:	add	x1, x1, #0xfa8
  40622c:	bl	402e70 <dcgettext@plt>
  406230:	mov	x20, x0
  406234:	ldr	x2, [x29, #328]
  406238:	mov	w1, #0x4                   	// #4
  40623c:	mov	w0, #0x0                   	// #0
  406240:	mov	w26, #0x0                   	// #0
  406244:	bl	40ec20 <__fxstatat@plt+0xbc60>
  406248:	mov	x21, x0
  40624c:	mov	x2, x19
  406250:	mov	w1, #0x4                   	// #4
  406254:	mov	w0, #0x1                   	// #1
  406258:	bl	40ec20 <__fxstatat@plt+0xbc60>
  40625c:	mov	x2, x21
  406260:	mov	x3, x0
  406264:	mov	x1, x20
  406268:	mov	w0, #0x1                   	// #1
  40626c:	bl	402a90 <__printf_chk@plt>
  406270:	b	4058dc <__fxstatat@plt+0x291c>
  406274:	bl	402f10 <__errno_location@plt>
  406278:	ldr	w22, [x0]
  40627c:	b	4056fc <__fxstatat@plt+0x273c>
  406280:	ldrb	w0, [x25, #22]
  406284:	cbz	w0, 406290 <__fxstatat@plt+0x32d0>
  406288:	mov	w7, #0x0                   	// #0
  40628c:	b	405998 <__fxstatat@plt+0x29d8>
  406290:	mov	w2, #0x5                   	// #5
  406294:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  406298:	mov	x0, #0x0                   	// #0
  40629c:	add	x1, x1, #0x968
  4062a0:	bl	402e70 <dcgettext@plt>
  4062a4:	mov	x20, x0
  4062a8:	mov	x1, x19
  4062ac:	mov	w0, #0x4                   	// #4
  4062b0:	bl	40ecc0 <__fxstatat@plt+0xbd00>
  4062b4:	mov	x3, x0
  4062b8:	mov	x2, x20
  4062bc:	mov	w1, w27
  4062c0:	mov	w0, #0x0                   	// #0
  4062c4:	bl	402850 <error@plt>
  4062c8:	b	4058dc <__fxstatat@plt+0x291c>
  4062cc:	sub	sp, sp, #0x20
  4062d0:	ldr	x1, [x29, #344]
  4062d4:	add	x0, sp, #0x10
  4062d8:	stp	x1, x2, [sp, #16]
  4062dc:	str	x3, [sp, #32]
  4062e0:	str	x0, [x29, #304]
  4062e4:	cbnz	w26, 4062f8 <__fxstatat@plt+0x3338>
  4062e8:	ldr	w0, [x29, #544]
  4062ec:	and	w0, w0, #0xf000
  4062f0:	cmp	w0, #0x4, lsl #12
  4062f4:	b.eq	4073bc <__fxstatat@plt+0x43fc>  // b.none
  4062f8:	ldr	w0, [x29, #312]
  4062fc:	bic	w1, w22, w0
  406300:	mov	x0, x19
  406304:	bl	402f70 <mkdir@plt>
  406308:	cbnz	w0, 407230 <__fxstatat@plt+0x4270>
  40630c:	add	x2, x29, #0x210
  406310:	mov	x1, x19
  406314:	bl	402e30 <__lxstat@plt>
  406318:	cbnz	w0, 4076b4 <__fxstatat@plt+0x46f4>
  40631c:	ldr	w22, [x29, #544]
  406320:	and	w0, w22, #0x1c0
  406324:	cmp	w0, #0x1c0
  406328:	b.eq	4073dc <__fxstatat@plt+0x441c>  // b.none
  40632c:	orr	w1, w22, #0x1c0
  406330:	mov	x0, x19
  406334:	bl	402a10 <chmod@plt>
  406338:	cbnz	w0, 407bfc <__fxstatat@plt+0x4c3c>
  40633c:	mov	w0, #0x1                   	// #1
  406340:	str	w22, [x29, #152]
  406344:	str	wzr, [x29, #280]
  406348:	str	w0, [x29, #292]
  40634c:	ldrb	w0, [x20]
  406350:	cbz	w0, 40754c <__fxstatat@plt+0x458c>
  406354:	ldrb	w0, [x25, #46]
  406358:	cbz	w0, 406398 <__fxstatat@plt+0x33d8>
  40635c:	ldrb	w0, [x25, #24]
  406360:	cbz	w0, 4076d0 <__fxstatat@plt+0x4710>
  406364:	mov	w2, #0x5                   	// #5
  406368:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  40636c:	mov	x0, #0x0                   	// #0
  406370:	add	x1, x1, #0xd18
  406374:	bl	402e70 <dcgettext@plt>
  406378:	mov	x22, x0
  40637c:	mov	x1, x19
  406380:	mov	w0, #0x4                   	// #4
  406384:	bl	40ecc0 <__fxstatat@plt+0xbd00>
  406388:	mov	x2, x0
  40638c:	mov	x1, x22
  406390:	mov	w0, #0x1                   	// #1
  406394:	bl	402a90 <__printf_chk@plt>
  406398:	ldr	x2, [x29, #336]
  40639c:	ldrb	w0, [x25, #28]
  4063a0:	cmp	x2, #0x0
  4063a4:	cset	w1, ne  // ne = any
  4063a8:	ands	w0, w1, w0
  4063ac:	mov	w27, w0
  4063b0:	b.ne	407210 <__fxstatat@plt+0x4250>  // b.any
  4063b4:	add	x8, x29, #0x300
  4063b8:	mov	x0, x21
  4063bc:	ldp	x4, x5, [x25]
  4063c0:	mov	w1, #0x2                   	// #2
  4063c4:	ldp	x2, x3, [x25, #16]
  4063c8:	stp	x4, x5, [x8, #16]
  4063cc:	stp	x2, x3, [x8, #32]
  4063d0:	ldp	x6, x7, [x25, #32]
  4063d4:	stp	x6, x7, [x8, #48]
  4063d8:	ldp	x4, x5, [x25, #48]
  4063dc:	stp	x4, x5, [x8, #64]
  4063e0:	ldp	x2, x3, [x25, #64]
  4063e4:	stp	x2, x3, [x8, #80]
  4063e8:	bl	410920 <__fxstatat@plt+0xd960>
  4063ec:	str	x0, [x29, #320]
  4063f0:	cbz	x0, 407bb0 <__fxstatat@plt+0x4bf0>
  4063f4:	ldr	w0, [x25, #4]
  4063f8:	cmp	w0, #0x3
  4063fc:	b.ne	406408 <__fxstatat@plt+0x3448>  // b.any
  406400:	mov	w0, #0x2                   	// #2
  406404:	str	w0, [x29, #788]
  406408:	ldr	x0, [x29, #320]
  40640c:	ldrb	w0, [x0]
  406410:	cbz	w0, 407ca0 <__fxstatat@plt+0x4ce0>
  406414:	add	x0, x29, #0x290
  406418:	str	x0, [x29, #328]
  40641c:	add	x0, x29, #0x310
  406420:	str	x0, [x29, #296]
  406424:	add	x0, x29, #0x160
  406428:	mov	w1, #0x0                   	// #0
  40642c:	add	x27, x29, #0x190
  406430:	str	w23, [x29, #256]
  406434:	str	x25, [x29, #264]
  406438:	mov	w25, w1
  40643c:	str	w28, [x29, #272]
  406440:	str	x0, [x29, #336]
  406444:	mov	w0, #0x1                   	// #1
  406448:	mov	w23, w0
  40644c:	str	w26, [x29, #344]
  406450:	ldr	x22, [x29, #320]
  406454:	ldr	x24, [x29, #912]
  406458:	b	40647c <__fxstatat@plt+0x34bc>
  40645c:	ldrb	w1, [x29, #656]
  406460:	mov	x0, x22
  406464:	orr	w25, w1, w25
  406468:	bl	402820 <strlen@plt>
  40646c:	add	x0, x0, #0x1
  406470:	add	x22, x22, x0
  406474:	ldrb	w0, [x22]
  406478:	cbz	w0, 406500 <__fxstatat@plt+0x3540>
  40647c:	mov	x1, x22
  406480:	mov	x2, #0x0                   	// #0
  406484:	mov	x0, x21
  406488:	bl	40b558 <__fxstatat@plt+0x8598>
  40648c:	mov	x1, x22
  406490:	mov	x26, x0
  406494:	mov	x2, #0x0                   	// #0
  406498:	mov	x0, x19
  40649c:	bl	40b558 <__fxstatat@plt+0x8598>
  4064a0:	mov	x28, x0
  4064a4:	ldp	x7, x1, [x29, #328]
  4064a8:	stp	x1, xzr, [sp]
  4064ac:	mov	w6, #0x0                   	// #0
  4064b0:	ldp	x5, x4, [x29, #296]
  4064b4:	mov	x3, x27
  4064b8:	ldrb	w2, [x20]
  4064bc:	mov	x1, x28
  4064c0:	strb	w2, [x29, #656]
  4064c4:	mov	x0, x26
  4064c8:	ldrb	w2, [x29, #344]
  4064cc:	bl	4056a8 <__fxstatat@plt+0x26e8>
  4064d0:	mov	w3, w0
  4064d4:	ldrb	w2, [x29, #352]
  4064d8:	mov	x0, x28
  4064dc:	ldrb	w1, [x24]
  4064e0:	and	w23, w23, w3
  4064e4:	orr	w1, w1, w2
  4064e8:	strb	w1, [x24]
  4064ec:	bl	402ce0 <free@plt>
  4064f0:	mov	x0, x26
  4064f4:	bl	402ce0 <free@plt>
  4064f8:	ldrb	w0, [x29, #352]
  4064fc:	cbz	w0, 40645c <__fxstatat@plt+0x349c>
  406500:	mov	w27, w23
  406504:	mov	w22, w25
  406508:	ldr	w23, [x29, #256]
  40650c:	ldr	w28, [x29, #272]
  406510:	ldr	w26, [x29, #344]
  406514:	ldr	x25, [x29, #264]
  406518:	ldr	x0, [x29, #320]
  40651c:	bl	402ce0 <free@plt>
  406520:	strb	w22, [x20]
  406524:	mov	w24, w26
  406528:	cbnz	w23, 407058 <__fxstatat@plt+0x4098>
  40652c:	ldr	w23, [x29, #280]
  406530:	mov	w26, w27
  406534:	mov	w20, #0x0                   	// #0
  406538:	b	405d58 <__fxstatat@plt+0x2d98>
  40653c:	ldrb	w0, [x25, #24]
  406540:	cbz	w0, 406068 <__fxstatat@plt+0x30a8>
  406544:	nop
  406548:	ldr	w0, [x25, #8]
  40654c:	cmp	w0, #0x2
  406550:	b.eq	4065e0 <__fxstatat@plt+0x3620>  // b.none
  406554:	cmp	w0, #0x3
  406558:	b.eq	4065b8 <__fxstatat@plt+0x35f8>  // b.none
  40655c:	cmp	w0, #0x4
  406560:	b.ne	40607c <__fxstatat@plt+0x30bc>  // b.any
  406564:	ldrb	w0, [x25, #47]
  406568:	cbz	w0, 40607c <__fxstatat@plt+0x30bc>
  40656c:	ldr	w0, [x29, #544]
  406570:	and	w1, w0, #0xf000
  406574:	cmp	w1, #0xa, lsl #12
  406578:	b.eq	407c18 <__fxstatat@plt+0x4c58>  // b.none
  40657c:	str	w7, [x29, #320]
  406580:	str	w4, [x29, #328]
  406584:	bl	4135e0 <__fxstatat@plt+0x10620>
  406588:	ldr	w7, [x29, #320]
  40658c:	tst	w0, #0xff
  406590:	ldr	w4, [x29, #328]
  406594:	b.ne	40607c <__fxstatat@plt+0x30bc>  // b.any
  406598:	mov	x0, x19
  40659c:	mov	w1, #0x2                   	// #2
  4065a0:	str	w7, [x29, #320]
  4065a4:	str	w4, [x29, #328]
  4065a8:	bl	402940 <euidaccess@plt>
  4065ac:	ldr	w7, [x29, #320]
  4065b0:	ldr	w4, [x29, #328]
  4065b4:	cbz	w0, 40607c <__fxstatat@plt+0x30bc>
  4065b8:	add	x2, x29, #0x220
  4065bc:	mov	x1, x19
  4065c0:	mov	x0, x25
  4065c4:	str	w7, [x29, #320]
  4065c8:	str	w4, [x29, #328]
  4065cc:	bl	404fb8 <__fxstatat@plt+0x1ff8>
  4065d0:	ldr	w7, [x29, #320]
  4065d4:	tst	w0, #0xff
  4065d8:	ldr	w4, [x29, #328]
  4065dc:	b.ne	40607c <__fxstatat@plt+0x30bc>  // b.any
  4065e0:	ldr	x0, [x29, #920]
  4065e4:	cbz	x0, 405bf0 <__fxstatat@plt+0x2c30>
  4065e8:	ldr	x1, [x29, #920]
  4065ec:	mov	w0, #0x1                   	// #1
  4065f0:	mov	w26, #0x1                   	// #1
  4065f4:	strb	w0, [x1]
  4065f8:	b	4058dc <__fxstatat@plt+0x291c>
  4065fc:	ldrb	w2, [x25, #23]
  406600:	str	xzr, [x29, #320]
  406604:	cbnz	w2, 405b5c <__fxstatat@plt+0x2b9c>
  406608:	cmp	w1, #0x1
  40660c:	b.hi	406a54 <__fxstatat@plt+0x3a94>  // b.pmore
  406610:	ldr	w1, [x25, #4]
  406614:	cbz	w23, 406620 <__fxstatat@plt+0x3660>
  406618:	cmp	w1, #0x3
  40661c:	b.eq	406a54 <__fxstatat@plt+0x3a94>  // b.none
  406620:	str	xzr, [x29, #320]
  406624:	cmp	w1, #0x4
  406628:	b.eq	406a54 <__fxstatat@plt+0x3a94>  // b.none
  40662c:	cbnz	w0, 405b5c <__fxstatat@plt+0x2b9c>
  406630:	b	405c0c <__fxstatat@plt+0x2c4c>
  406634:	mov	w26, #0x1                   	// #1
  406638:	mov	w23, w26
  40663c:	str	wzr, [x29, #292]
  406640:	b	405d44 <__fxstatat@plt+0x2d84>
  406644:	cmp	w27, #0x8, lsl #12
  406648:	b.eq	407070 <__fxstatat@plt+0x40b0>  // b.none
  40664c:	cmp	w27, #0xa, lsl #12
  406650:	ldrb	w1, [x25, #20]
  406654:	cset	w0, ne  // ne = any
  406658:	ands	w0, w0, w1
  40665c:	str	w0, [x29, #344]
  406660:	b.ne	407070 <__fxstatat@plt+0x40b0>  // b.any
  406664:	cmp	w27, #0x1, lsl #12
  406668:	b.eq	407880 <__fxstatat@plt+0x48c0>  // b.none
  40666c:	and	w0, w27, #0xffffbfff
  406670:	mov	w1, #0xc000                	// #49152
  406674:	cmp	w0, #0x2, lsl #12
  406678:	ccmp	w27, w1, #0x4, ne  // ne = any
  40667c:	b.ne	407588 <__fxstatat@plt+0x45c8>  // b.any
  406680:	ldr	x2, [x29, #432]
  406684:	ldr	w0, [x29, #312]
  406688:	bic	w1, w28, w0
  40668c:	mov	x0, x19
  406690:	bl	413e68 <__fxstatat@plt+0x10ea8>
  406694:	cbz	w0, 405cd0 <__fxstatat@plt+0x2d10>
  406698:	bl	402f10 <__errno_location@plt>
  40669c:	mov	x3, x0
  4066a0:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  4066a4:	add	x1, x1, #0xf30
  4066a8:	mov	w2, #0x5                   	// #5
  4066ac:	mov	x0, #0x0                   	// #0
  4066b0:	ldr	w21, [x3]
  4066b4:	bl	402e70 <dcgettext@plt>
  4066b8:	mov	x1, x19
  4066bc:	mov	x20, x0
  4066c0:	mov	w0, #0x4                   	// #4
  4066c4:	bl	40ecc0 <__fxstatat@plt+0xbd00>
  4066c8:	mov	x2, x20
  4066cc:	mov	x3, x0
  4066d0:	mov	w1, w21
  4066d4:	mov	w0, #0x0                   	// #0
  4066d8:	bl	402850 <error@plt>
  4066dc:	b	4061f0 <__fxstatat@plt+0x3230>
  4066e0:	ldr	w1, [x29, #420]
  4066e4:	b	406608 <__fxstatat@plt+0x3648>
  4066e8:	mov	w6, #0x0                   	// #0
  4066ec:	mov	w22, #0x0                   	// #0
  4066f0:	ldr	w3, [x29, #416]
  4066f4:	and	w3, w3, #0xf000
  4066f8:	cmp	w3, #0xa, lsl #12
  4066fc:	b.eq	40740c <__fxstatat@plt+0x444c>  // b.none
  406700:	add	x22, x29, #0x210
  406704:	add	x2, x29, #0x190
  406708:	ldr	w4, [x25]
  40670c:	cbz	w4, 406e6c <__fxstatat@plt+0x3eac>
  406710:	cbnz	w6, 407858 <__fxstatat@plt+0x4898>
  406714:	ldrb	w0, [x25, #24]
  406718:	cbnz	w0, 40582c <__fxstatat@plt+0x286c>
  40671c:	ldr	w0, [x25, #4]
  406720:	cmp	w0, #0x2
  406724:	b.eq	40582c <__fxstatat@plt+0x286c>  // b.none
  406728:	cmp	w3, #0xa, lsl #12
  40672c:	b.ne	40582c <__fxstatat@plt+0x286c>  // b.any
  406730:	ldr	w0, [x22, #16]
  406734:	and	w0, w0, #0xf000
  406738:	cmp	w0, #0xa, lsl #12
  40673c:	b.eq	40582c <__fxstatat@plt+0x286c>  // b.none
  406740:	mov	w2, #0x5                   	// #5
  406744:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  406748:	mov	x0, #0x0                   	// #0
  40674c:	add	x1, x1, #0x9f0
  406750:	bl	402e70 <dcgettext@plt>
  406754:	mov	x20, x0
  406758:	mov	x2, x21
  40675c:	mov	w1, #0x4                   	// #4
  406760:	mov	w0, #0x0                   	// #0
  406764:	bl	40ec20 <__fxstatat@plt+0xbc60>
  406768:	mov	x2, x19
  40676c:	mov	x21, x0
  406770:	mov	w1, #0x4                   	// #4
  406774:	mov	w0, #0x1                   	// #1
  406778:	bl	40ec20 <__fxstatat@plt+0xbc60>
  40677c:	mov	x4, x0
  406780:	mov	x3, x21
  406784:	mov	x2, x20
  406788:	mov	w1, #0x0                   	// #0
  40678c:	mov	w0, #0x0                   	// #0
  406790:	bl	402850 <error@plt>
  406794:	b	4058dc <__fxstatat@plt+0x291c>
  406798:	str	xzr, [x29, #320]
  40679c:	cbz	w22, 405c0c <__fxstatat@plt+0x2c4c>
  4067a0:	b	405a68 <__fxstatat@plt+0x2aa8>
  4067a4:	bl	4096b0 <__fxstatat@plt+0x66f0>
  4067a8:	str	x0, [x29, #320]
  4067ac:	b	405a98 <__fxstatat@plt+0x2ad8>
  4067b0:	ldrb	w1, [x25, #24]
  4067b4:	cbz	w1, 40746c <__fxstatat@plt+0x44ac>
  4067b8:	ldr	w3, [x25]
  4067bc:	cbz	w3, 40746c <__fxstatat@plt+0x44ac>
  4067c0:	cbnz	w23, 4060a4 <__fxstatat@plt+0x30e4>
  4067c4:	ldr	w1, [x29, #416]
  4067c8:	and	w1, w1, #0xf000
  4067cc:	cmp	w1, #0x4, lsl #12
  4067d0:	b.eq	4072ac <__fxstatat@plt+0x42ec>  // b.none
  4067d4:	mov	x0, x21
  4067d8:	str	w3, [x29, #320]
  4067dc:	str	w7, [x29, #328]
  4067e0:	bl	40b040 <__fxstatat@plt+0x8080>
  4067e4:	mov	x22, x0
  4067e8:	ldrb	w0, [x0]
  4067ec:	ldr	w3, [x29, #320]
  4067f0:	ldr	w7, [x29, #328]
  4067f4:	cmp	w0, #0x2e
  4067f8:	b.eq	40768c <__fxstatat@plt+0x46cc>  // b.none
  4067fc:	cmp	w3, #0x3
  406800:	b.eq	406900 <__fxstatat@plt+0x3940>  // b.none
  406804:	mov	x0, x22
  406808:	str	w3, [x29, #312]
  40680c:	bl	402820 <strlen@plt>
  406810:	mov	x4, x0
  406814:	mov	x0, x19
  406818:	str	x4, [x29, #320]
  40681c:	bl	40b040 <__fxstatat@plt+0x8080>
  406820:	str	x0, [x29, #304]
  406824:	bl	402820 <strlen@plt>
  406828:	mov	x2, x0
  40682c:	adrp	x1, 42d000 <__fxstatat@plt+0x2a040>
  406830:	str	x2, [x29, #328]
  406834:	ldr	x6, [x1, #2376]
  406838:	str	x6, [x29, #296]
  40683c:	mov	x0, x6
  406840:	bl	402820 <strlen@plt>
  406844:	mov	x5, x0
  406848:	ldp	x4, x2, [x29, #320]
  40684c:	str	x5, [x29, #328]
  406850:	ldr	w3, [x29, #312]
  406854:	add	x0, x2, x0
  406858:	cmp	x4, x0
  40685c:	b.ne	406900 <__fxstatat@plt+0x3940>  // b.any
  406860:	ldr	x1, [x29, #304]
  406864:	mov	x0, x22
  406868:	str	x2, [x29, #312]
  40686c:	str	w3, [x29, #320]
  406870:	bl	402c30 <memcmp@plt>
  406874:	ldr	w3, [x29, #320]
  406878:	cbnz	w0, 406900 <__fxstatat@plt+0x3940>
  40687c:	ldr	x6, [x29, #296]
  406880:	str	w3, [x29, #320]
  406884:	ldr	x2, [x29, #312]
  406888:	mov	x1, x6
  40688c:	add	x0, x22, x2
  406890:	bl	402c70 <strcmp@plt>
  406894:	ldr	w3, [x29, #320]
  406898:	cbnz	w0, 406900 <__fxstatat@plt+0x3940>
  40689c:	mov	x0, x19
  4068a0:	bl	402820 <strlen@plt>
  4068a4:	ldr	x5, [x29, #328]
  4068a8:	mov	x22, x0
  4068ac:	add	x5, x5, #0x1
  4068b0:	add	x0, x5, x0
  4068b4:	bl	4137c8 <__fxstatat@plt+0x10808>
  4068b8:	mov	x2, x22
  4068bc:	mov	x1, x19
  4068c0:	mov	x22, x0
  4068c4:	bl	402d40 <mempcpy@plt>
  4068c8:	adrp	x1, 42d000 <__fxstatat@plt+0x2a040>
  4068cc:	ldr	x1, [x1, #2376]
  4068d0:	bl	402e00 <strcpy@plt>
  4068d4:	mov	x1, x22
  4068d8:	add	x2, x29, #0x310
  4068dc:	mov	w0, #0x0                   	// #0
  4068e0:	bl	402f30 <__xstat@plt>
  4068e4:	mov	w1, w0
  4068e8:	mov	x0, x22
  4068ec:	mov	w22, w1
  4068f0:	bl	402ce0 <free@plt>
  4068f4:	cbz	w22, 406a9c <__fxstatat@plt+0x3adc>
  4068f8:	ldr	w3, [x25]
  4068fc:	nop
  406900:	mov	w2, w3
  406904:	mov	x1, x19
  406908:	mov	w0, #0xffffff9c            	// #-100
  40690c:	bl	40ab50 <__fxstatat@plt+0x7b90>
  406910:	str	x0, [x29, #328]
  406914:	mov	x22, x0
  406918:	cbz	x0, 40750c <__fxstatat@plt+0x454c>
  40691c:	bl	402820 <strlen@plt>
  406920:	add	x3, x0, #0x10
  406924:	and	x3, x3, #0xfffffffffffffff0
  406928:	mov	x1, x22
  40692c:	sub	sp, sp, x3
  406930:	add	x2, x0, #0x1
  406934:	add	x0, sp, #0x10
  406938:	str	x22, [x29, #328]
  40693c:	bl	402800 <memcpy@plt>
  406940:	mov	x1, x0
  406944:	ldr	x0, [x29, #328]
  406948:	mov	w26, #0x1                   	// #1
  40694c:	mov	w22, #0x11                  	// #17
  406950:	str	x1, [x29, #328]
  406954:	bl	402ce0 <free@plt>
  406958:	b	4059b0 <__fxstatat@plt+0x29f0>
  40695c:	mov	w2, #0x5                   	// #5
  406960:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  406964:	mov	x0, #0x0                   	// #0
  406968:	add	x1, x1, #0xcf0
  40696c:	bl	402e70 <dcgettext@plt>
  406970:	mov	x1, x0
  406974:	mov	w0, #0x1                   	// #1
  406978:	bl	402a90 <__printf_chk@plt>
  40697c:	ldr	x2, [x29, #328]
  406980:	mov	x1, x19
  406984:	mov	x0, x21
  406988:	bl	404d70 <__fxstatat@plt+0x1db0>
  40698c:	b	405c0c <__fxstatat@plt+0x2c4c>
  406990:	mov	w2, #0x5                   	// #5
  406994:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  406998:	mov	x0, #0x0                   	// #0
  40699c:	add	x1, x1, #0xd50
  4069a0:	bl	402e70 <dcgettext@plt>
  4069a4:	mov	x20, x0
  4069a8:	mov	x2, x19
  4069ac:	mov	w1, #0x4                   	// #4
  4069b0:	mov	w0, #0x0                   	// #0
  4069b4:	bl	40ec20 <__fxstatat@plt+0xbc60>
  4069b8:	mov	x2, x21
  4069bc:	mov	x22, x0
  4069c0:	mov	w1, #0x4                   	// #4
  4069c4:	mov	w0, #0x1                   	// #1
  4069c8:	bl	40ec20 <__fxstatat@plt+0xbc60>
  4069cc:	mov	x4, x0
  4069d0:	mov	x3, x22
  4069d4:	mov	x2, x20
  4069d8:	mov	w1, w24
  4069dc:	mov	w0, #0x0                   	// #0
  4069e0:	bl	402850 <error@plt>
  4069e4:	b	4061f0 <__fxstatat@plt+0x3230>
  4069e8:	add	x0, x29, #0x310
  4069ec:	mov	x1, x19
  4069f0:	mov	x27, x0
  4069f4:	mov	x2, x0
  4069f8:	mov	w0, #0x0                   	// #0
  4069fc:	bl	402e30 <__lxstat@plt>
  406a00:	cbnz	w0, 405a54 <__fxstatat@plt+0x2a94>
  406a04:	mov	x2, x27
  406a08:	b	4059d4 <__fxstatat@plt+0x2a14>
  406a0c:	ldr	x0, [x25, #64]
  406a10:	mov	x1, x19
  406a14:	mov	w26, w23
  406a18:	add	x2, x29, #0x190
  406a1c:	bl	40b1b0 <__fxstatat@plt+0x81f0>
  406a20:	b	4058dc <__fxstatat@plt+0x291c>
  406a24:	add	x2, x29, #0x220
  406a28:	mov	x1, x19
  406a2c:	mov	x0, x25
  406a30:	str	w7, [x29, #320]
  406a34:	str	w4, [x29, #328]
  406a38:	bl	404fb8 <__fxstatat@plt+0x1ff8>
  406a3c:	ldr	w7, [x29, #320]
  406a40:	tst	w0, #0xff
  406a44:	ldr	w4, [x29, #328]
  406a48:	b.ne	40607c <__fxstatat@plt+0x30bc>  // b.any
  406a4c:	mov	w26, #0x1                   	// #1
  406a50:	b	4058dc <__fxstatat@plt+0x291c>
  406a54:	ldp	x2, x1, [x29, #400]
  406a58:	mov	x0, x19
  406a5c:	bl	4096e8 <__fxstatat@plt+0x6728>
  406a60:	str	x0, [x29, #320]
  406a64:	cbz	x0, 406ba0 <__fxstatat@plt+0x3be0>
  406a68:	and	w0, w28, #0xf000
  406a6c:	cmp	w0, #0x4, lsl #12
  406a70:	b.eq	405a9c <__fxstatat@plt+0x2adc>  // b.none
  406a74:	ldrb	w3, [x25, #46]
  406a78:	mov	w4, w24
  406a7c:	ldr	x0, [x29, #320]
  406a80:	mov	x1, x19
  406a84:	mov	w2, #0x1                   	// #1
  406a88:	bl	404e38 <__fxstatat@plt+0x1e78>
  406a8c:	tst	w0, #0xff
  406a90:	b.eq	405b30 <__fxstatat@plt+0x2b70>  // b.none
  406a94:	mov	w26, #0x1                   	// #1
  406a98:	b	4058dc <__fxstatat@plt+0x291c>
  406a9c:	ldr	x1, [x29, #408]
  406aa0:	ldr	x0, [x29, #792]
  406aa4:	cmp	x1, x0
  406aa8:	b.ne	4068f8 <__fxstatat@plt+0x3938>  // b.any
  406aac:	ldr	x1, [x29, #400]
  406ab0:	ldr	x0, [x29, #784]
  406ab4:	cmp	x1, x0
  406ab8:	b.ne	4068f8 <__fxstatat@plt+0x3938>  // b.any
  406abc:	ldrb	w0, [x25, #24]
  406ac0:	cbz	w0, 407a98 <__fxstatat@plt+0x4ad8>
  406ac4:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  406ac8:	mov	w2, #0x5                   	// #5
  406acc:	add	x1, x1, #0xae8
  406ad0:	mov	x0, #0x0                   	// #0
  406ad4:	bl	402e70 <dcgettext@plt>
  406ad8:	mov	x20, x0
  406adc:	mov	x2, x19
  406ae0:	mov	w1, #0x4                   	// #4
  406ae4:	mov	w0, #0x0                   	// #0
  406ae8:	bl	40ec20 <__fxstatat@plt+0xbc60>
  406aec:	mov	x2, x21
  406af0:	mov	x19, x0
  406af4:	mov	w1, #0x4                   	// #4
  406af8:	mov	w0, #0x1                   	// #1
  406afc:	bl	40ec20 <__fxstatat@plt+0xbc60>
  406b00:	mov	x4, x0
  406b04:	mov	x3, x19
  406b08:	mov	x2, x20
  406b0c:	mov	w1, #0x0                   	// #0
  406b10:	mov	w0, #0x0                   	// #0
  406b14:	bl	402850 <error@plt>
  406b18:	b	4058dc <__fxstatat@plt+0x291c>
  406b1c:	mov	x1, x19
  406b20:	mov	x0, x21
  406b24:	bl	402d90 <rename@plt>
  406b28:	cbz	w0, 405bc0 <__fxstatat@plt+0x2c00>
  406b2c:	bl	402f10 <__errno_location@plt>
  406b30:	ldr	w22, [x0]
  406b34:	cbnz	w22, 405b64 <__fxstatat@plt+0x2ba4>
  406b38:	b	405bc0 <__fxstatat@plt+0x2c00>
  406b3c:	mov	w2, #0x5                   	// #5
  406b40:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  406b44:	mov	x0, #0x0                   	// #0
  406b48:	add	x1, x1, #0xc98
  406b4c:	bl	402e70 <dcgettext@plt>
  406b50:	mov	x20, x0
  406b54:	mov	x2, x21
  406b58:	mov	w1, #0x4                   	// #4
  406b5c:	mov	w0, #0x0                   	// #0
  406b60:	bl	40ec20 <__fxstatat@plt+0xbc60>
  406b64:	mov	x2, x19
  406b68:	mov	x21, x0
  406b6c:	mov	w1, #0x4                   	// #4
  406b70:	mov	w0, #0x1                   	// #1
  406b74:	bl	40ec20 <__fxstatat@plt+0xbc60>
  406b78:	mov	x4, x0
  406b7c:	mov	x3, x21
  406b80:	mov	x2, x20
  406b84:	mov	w1, w22
  406b88:	mov	w0, #0x0                   	// #0
  406b8c:	bl	402850 <error@plt>
  406b90:	ldp	x1, x0, [x29, #400]
  406b94:	mov	w26, #0x0                   	// #0
  406b98:	bl	409660 <__fxstatat@plt+0x66a0>
  406b9c:	b	4058dc <__fxstatat@plt+0x291c>
  406ba0:	ldrb	w0, [x25, #24]
  406ba4:	cbnz	w0, 405b5c <__fxstatat@plt+0x2b9c>
  406ba8:	b	405c0c <__fxstatat@plt+0x2c4c>
  406bac:	ldr	x3, [x29, #400]
  406bb0:	ldr	x2, [x29, #528]
  406bb4:	cmp	x3, x2
  406bb8:	b.ne	405820 <__fxstatat@plt+0x2860>  // b.any
  406bbc:	ldrb	w4, [x25, #23]
  406bc0:	cbnz	w4, 405830 <__fxstatat@plt+0x2870>
  406bc4:	ldr	w2, [x25, #4]
  406bc8:	cmp	w2, #0x2
  406bcc:	b.eq	407540 <__fxstatat@plt+0x4580>  // b.none
  406bd0:	add	x0, x29, #0x290
  406bd4:	mov	x1, x19
  406bd8:	mov	x2, x0
  406bdc:	str	w7, [x29, #312]
  406be0:	str	w4, [x29, #320]
  406be4:	str	x0, [x29, #328]
  406be8:	mov	w0, #0x0                   	// #0
  406bec:	bl	402e30 <__lxstat@plt>
  406bf0:	ldr	w7, [x29, #312]
  406bf4:	ldr	w4, [x29, #320]
  406bf8:	cbnz	w0, 405830 <__fxstatat@plt+0x2870>
  406bfc:	add	x1, x29, #0x310
  406c00:	str	w7, [x29, #312]
  406c04:	mov	x2, x1
  406c08:	mov	x1, x21
  406c0c:	str	x2, [x29, #296]
  406c10:	str	w4, [x29, #320]
  406c14:	bl	402e30 <__lxstat@plt>
  406c18:	ldr	w7, [x29, #312]
  406c1c:	ldr	w4, [x29, #320]
  406c20:	cbnz	w0, 405830 <__fxstatat@plt+0x2870>
  406c24:	ldr	x1, [x29, #664]
  406c28:	mov	w6, #0x0                   	// #0
  406c2c:	ldr	x0, [x29, #792]
  406c30:	cmp	x0, x1
  406c34:	b.ne	406c48 <__fxstatat@plt+0x3c88>  // b.any
  406c38:	ldr	x2, [x29, #656]
  406c3c:	ldr	x3, [x29, #784]
  406c40:	cmp	x3, x2
  406c44:	cset	w6, eq  // eq = none
  406c48:	ldr	w3, [x29, #800]
  406c4c:	ldr	x2, [x29, #296]
  406c50:	and	w3, w3, #0xf000
  406c54:	cmp	w3, #0xa, lsl #12
  406c58:	ldr	x22, [x29, #328]
  406c5c:	b.ne	406708 <__fxstatat@plt+0x3748>  // b.any
  406c60:	ldr	w5, [x29, #672]
  406c64:	and	w5, w5, #0xf000
  406c68:	cmp	w5, #0xa, lsl #12
  406c6c:	b.ne	406708 <__fxstatat@plt+0x3748>  // b.any
  406c70:	ldrb	w5, [x25, #21]
  406c74:	cbz	w5, 406708 <__fxstatat@plt+0x3748>
  406c78:	b	405830 <__fxstatat@plt+0x2870>
  406c7c:	ldrb	w0, [x25, #24]
  406c80:	cbz	w0, 40607c <__fxstatat@plt+0x30bc>
  406c84:	b	406548 <__fxstatat@plt+0x3588>
  406c88:	mov	w2, #0x5                   	// #5
  406c8c:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  406c90:	mov	x0, #0x0                   	// #0
  406c94:	add	x1, x1, #0xc58
  406c98:	bl	402e70 <dcgettext@plt>
  406c9c:	mov	x1, x0
  406ca0:	mov	w0, #0x1                   	// #1
  406ca4:	bl	402a90 <__printf_chk@plt>
  406ca8:	ldr	x2, [x29, #328]
  406cac:	mov	x1, x19
  406cb0:	mov	x0, x21
  406cb4:	bl	404d70 <__fxstatat@plt+0x1db0>
  406cb8:	b	405bc8 <__fxstatat@plt+0x2c08>
  406cbc:	bl	402f10 <__errno_location@plt>
  406cc0:	ldrb	w1, [x25, #35]
  406cc4:	cbnz	w1, 4071fc <__fxstatat@plt+0x423c>
  406cc8:	mov	w21, #0x5f                  	// #95
  406ccc:	str	w21, [x0]
  406cd0:	mov	w2, #0x5                   	// #5
  406cd4:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  406cd8:	mov	x0, #0x0                   	// #0
  406cdc:	add	x1, x1, #0x938
  406ce0:	bl	402e70 <dcgettext@plt>
  406ce4:	mov	x20, x0
  406ce8:	mov	x2, x19
  406cec:	mov	w1, #0x4                   	// #4
  406cf0:	mov	w0, #0x0                   	// #0
  406cf4:	bl	40ec20 <__fxstatat@plt+0xbc60>
  406cf8:	mov	x2, x20
  406cfc:	mov	x3, x0
  406d00:	mov	w1, w21
  406d04:	mov	w0, #0x0                   	// #0
  406d08:	bl	402850 <error@plt>
  406d0c:	b	405bd0 <__fxstatat@plt+0x2c10>
  406d10:	bl	402ca0 <rmdir@plt>
  406d14:	cbz	w0, 405bb0 <__fxstatat@plt+0x2bf0>
  406d18:	bl	402f10 <__errno_location@plt>
  406d1c:	ldr	w26, [x0]
  406d20:	cmp	w26, #0x2
  406d24:	b.eq	405bb0 <__fxstatat@plt+0x2bf0>  // b.none
  406d28:	mov	w2, #0x5                   	// #5
  406d2c:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  406d30:	mov	x0, #0x0                   	// #0
  406d34:	add	x1, x1, #0xcb0
  406d38:	bl	402e70 <dcgettext@plt>
  406d3c:	mov	x20, x0
  406d40:	mov	x2, x21
  406d44:	mov	w1, #0x4                   	// #4
  406d48:	mov	w0, #0x0                   	// #0
  406d4c:	bl	40ec20 <__fxstatat@plt+0xbc60>
  406d50:	mov	x2, x19
  406d54:	mov	x21, x0
  406d58:	mov	w1, #0x4                   	// #4
  406d5c:	mov	w0, #0x1                   	// #1
  406d60:	bl	40ec20 <__fxstatat@plt+0xbc60>
  406d64:	mov	x4, x0
  406d68:	mov	x3, x21
  406d6c:	mov	x2, x20
  406d70:	mov	w1, w26
  406d74:	b	406b88 <__fxstatat@plt+0x3bc8>
  406d78:	cmp	w22, #0x4, lsl #12
  406d7c:	b.eq	4060e4 <__fxstatat@plt+0x3124>  // b.none
  406d80:	ldrb	w1, [x25, #24]
  406d84:	cbz	w1, 406d90 <__fxstatat@plt+0x3dd0>
  406d88:	ldr	w3, [x25]
  406d8c:	cbnz	w3, 4067c4 <__fxstatat@plt+0x3804>
  406d90:	mov	w2, #0x5                   	// #5
  406d94:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  406d98:	mov	x0, #0x0                   	// #0
  406d9c:	add	x1, x1, #0xa78
  406da0:	bl	402e70 <dcgettext@plt>
  406da4:	mov	x20, x0
  406da8:	mov	x1, x19
  406dac:	mov	w0, #0x4                   	// #4
  406db0:	bl	40ecc0 <__fxstatat@plt+0xbd00>
  406db4:	mov	x3, x0
  406db8:	mov	x2, x20
  406dbc:	mov	w1, #0x0                   	// #0
  406dc0:	mov	w0, #0x0                   	// #0
  406dc4:	bl	402850 <error@plt>
  406dc8:	b	4058dc <__fxstatat@plt+0x291c>
  406dcc:	ldrb	w0, [x25, #39]
  406dd0:	cbz	w0, 4058dc <__fxstatat@plt+0x291c>
  406dd4:	mov	w3, #0xffffffff            	// #-1
  406dd8:	mov	x2, x19
  406ddc:	mov	x0, x21
  406de0:	mov	x4, x25
  406de4:	mov	w1, w3
  406de8:	bl	404b10 <__fxstatat@plt+0x1b50>
  406dec:	tst	w0, #0xff
  406df0:	b.ne	4058dc <__fxstatat@plt+0x291c>  // b.any
  406df4:	ldrb	w0, [x25, #40]
  406df8:	cbnz	w0, 4058d8 <__fxstatat@plt+0x2918>
  406dfc:	b	4058dc <__fxstatat@plt+0x291c>
  406e00:	bl	402f10 <__errno_location@plt>
  406e04:	mov	x3, x0
  406e08:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  406e0c:	add	x1, x1, #0xf90
  406e10:	mov	w2, #0x5                   	// #5
  406e14:	mov	x0, #0x0                   	// #0
  406e18:	ldr	w20, [x3]
  406e1c:	bl	402e70 <dcgettext@plt>
  406e20:	mov	x1, x19
  406e24:	b	405f40 <__fxstatat@plt+0x2f80>
  406e28:	ldp	x1, x0, [x29, #400]
  406e2c:	bl	409660 <__fxstatat@plt+0x66a0>
  406e30:	b	406200 <__fxstatat@plt+0x3240>
  406e34:	ldp	x1, x0, [x29, #400]
  406e38:	bl	4096b0 <__fxstatat@plt+0x66f0>
  406e3c:	str	x0, [x29, #320]
  406e40:	b	406a64 <__fxstatat@plt+0x3aa4>
  406e44:	ldrb	w0, [x22, #1]
  406e48:	cbz	w0, 405ca0 <__fxstatat@plt+0x2ce0>
  406e4c:	b	405c88 <__fxstatat@plt+0x2cc8>
  406e50:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  406e54:	mov	w2, #0x5                   	// #5
  406e58:	add	x1, x1, #0x9a0
  406e5c:	mov	x0, #0x0                   	// #0
  406e60:	bl	402e70 <dcgettext@plt>
  406e64:	mov	x19, x0
  406e68:	b	405f90 <__fxstatat@plt+0x2fd0>
  406e6c:	ldrb	w5, [x25, #24]
  406e70:	cbnz	w5, 40733c <__fxstatat@plt+0x437c>
  406e74:	ldrb	w4, [x25, #21]
  406e78:	cbnz	w4, 40733c <__fxstatat@plt+0x437c>
  406e7c:	cmp	w3, #0xa, lsl #12
  406e80:	b.eq	406eac <__fxstatat@plt+0x3eec>  // b.none
  406e84:	ldr	w0, [x22, #16]
  406e88:	and	w0, w0, #0xf000
  406e8c:	cmp	w0, #0xa, lsl #12
  406e90:	b.ne	406fb8 <__fxstatat@plt+0x3ff8>  // b.any
  406e94:	ldrb	w5, [x25, #24]
  406e98:	cbz	w5, 406eac <__fxstatat@plt+0x3eec>
  406e9c:	ldr	w0, [x29, #416]
  406ea0:	and	w0, w0, #0xf000
  406ea4:	cmp	w0, #0xa, lsl #12
  406ea8:	b.eq	407c28 <__fxstatat@plt+0x4c68>  // b.none
  406eac:	ldrb	w0, [x25, #44]
  406eb0:	cbz	w0, 406ec4 <__fxstatat@plt+0x3f04>
  406eb4:	ldr	w0, [x22, #16]
  406eb8:	and	w0, w0, #0xf000
  406ebc:	cmp	w0, #0xa, lsl #12
  406ec0:	b.eq	40582c <__fxstatat@plt+0x286c>  // b.none
  406ec4:	ldr	w0, [x25, #4]
  406ec8:	cmp	w0, #0x2
  406ecc:	b.ne	406740 <__fxstatat@plt+0x3780>  // b.any
  406ed0:	ldr	w0, [x2, #16]
  406ed4:	and	w0, w0, #0xf000
  406ed8:	cmp	w0, #0xa, lsl #12
  406edc:	b.eq	408060 <__fxstatat@plt+0x50a0>  // b.none
  406ee0:	add	x3, x29, #0x300
  406ee4:	ldp	x0, x1, [x2]
  406ee8:	stp	x0, x1, [x3, #16]
  406eec:	ldp	x0, x1, [x2, #16]
  406ef0:	stp	x0, x1, [x3, #32]
  406ef4:	ldp	x0, x1, [x2, #32]
  406ef8:	stp	x0, x1, [x3, #48]
  406efc:	ldp	x0, x1, [x2, #48]
  406f00:	stp	x0, x1, [x3, #64]
  406f04:	ldp	x0, x1, [x2, #64]
  406f08:	stp	x0, x1, [x3, #80]
  406f0c:	ldp	x0, x1, [x2, #80]
  406f10:	stp	x0, x1, [x3, #96]
  406f14:	ldp	x0, x1, [x2, #96]
  406f18:	stp	x0, x1, [x3, #112]
  406f1c:	ldp	x0, x1, [x2, #112]
  406f20:	stp	x0, x1, [x3, #128]
  406f24:	ldr	w0, [x22, #16]
  406f28:	and	w0, w0, #0xf000
  406f2c:	cmp	w0, #0xa, lsl #12
  406f30:	b.eq	408040 <__fxstatat@plt+0x5080>  // b.none
  406f34:	add	x2, x29, #0x200
  406f38:	ldp	x0, x1, [x22]
  406f3c:	stp	x0, x1, [x2, #144]
  406f40:	ldp	x0, x1, [x22, #16]
  406f44:	stp	x0, x1, [x2, #160]
  406f48:	ldp	x0, x1, [x22, #32]
  406f4c:	stp	x0, x1, [x2, #176]
  406f50:	ldp	x0, x1, [x22, #48]
  406f54:	stp	x0, x1, [x2, #192]
  406f58:	ldp	x0, x1, [x22, #64]
  406f5c:	stp	x0, x1, [x2, #208]
  406f60:	ldp	x0, x1, [x22, #80]
  406f64:	stp	x0, x1, [x2, #224]
  406f68:	ldp	x0, x1, [x22, #96]
  406f6c:	stp	x0, x1, [x2, #240]
  406f70:	add	x2, x29, #0x300
  406f74:	ldp	x0, x1, [x22, #112]
  406f78:	stp	x0, x1, [x2]
  406f7c:	ldr	x0, [x29, #664]
  406f80:	ldr	x1, [x29, #792]
  406f84:	cmp	x1, x0
  406f88:	b.ne	40582c <__fxstatat@plt+0x286c>  // b.any
  406f8c:	ldr	x0, [x29, #656]
  406f90:	ldr	x1, [x29, #784]
  406f94:	cmp	x1, x0
  406f98:	b.ne	40582c <__fxstatat@plt+0x286c>  // b.any
  406f9c:	ldrb	w0, [x25, #23]
  406fa0:	cbz	w0, 406740 <__fxstatat@plt+0x3780>
  406fa4:	ldr	w0, [x22, #16]
  406fa8:	and	w0, w0, #0xf000
  406fac:	cmp	w0, #0xa, lsl #12
  406fb0:	cset	w4, ne  // ne = any
  406fb4:	b	405830 <__fxstatat@plt+0x2870>
  406fb8:	ldr	x0, [x2, #8]
  406fbc:	ldr	x1, [x22, #8]
  406fc0:	cmp	x0, x1
  406fc4:	b.ne	40582c <__fxstatat@plt+0x286c>  // b.any
  406fc8:	ldr	x1, [x2]
  406fcc:	ldr	x0, [x22]
  406fd0:	cmp	x1, x0
  406fd4:	b.ne	40582c <__fxstatat@plt+0x286c>  // b.any
  406fd8:	ldrb	w4, [x25, #23]
  406fdc:	cbnz	w4, 405830 <__fxstatat@plt+0x2870>
  406fe0:	ldrb	w5, [x25, #24]
  406fe4:	b	406e98 <__fxstatat@plt+0x3ed8>
  406fe8:	mov	w2, #0x5                   	// #5
  406fec:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  406ff0:	mov	x0, #0x0                   	// #0
  406ff4:	add	x1, x1, #0xc68
  406ff8:	bl	402e70 <dcgettext@plt>
  406ffc:	mov	x19, x0
  407000:	adrp	x2, 42d000 <__fxstatat@plt+0x2a040>
  407004:	add	x20, x2, #0x520
  407008:	mov	w1, #0x4                   	// #4
  40700c:	mov	w0, #0x0                   	// #0
  407010:	ldr	x2, [x2, #1312]
  407014:	mov	w26, #0x1                   	// #1
  407018:	bl	40ec20 <__fxstatat@plt+0xbc60>
  40701c:	ldr	x2, [x20, #8]
  407020:	mov	w1, #0x4                   	// #4
  407024:	mov	x20, x0
  407028:	mov	w0, w26
  40702c:	bl	40ec20 <__fxstatat@plt+0xbc60>
  407030:	mov	x4, x0
  407034:	mov	w1, #0x0                   	// #0
  407038:	mov	w0, #0x0                   	// #0
  40703c:	mov	x3, x20
  407040:	mov	x2, x19
  407044:	bl	402850 <error@plt>
  407048:	ldr	x1, [x29, #912]
  40704c:	mov	w0, #0x1                   	// #1
  407050:	strb	w0, [x1]
  407054:	b	4058dc <__fxstatat@plt+0x291c>
  407058:	ldr	w23, [x29, #280]
  40705c:	mov	w26, w27
  407060:	mov	w22, #0x0                   	// #0
  407064:	mov	w20, #0x0                   	// #0
  407068:	str	wzr, [x29, #344]
  40706c:	b	405d28 <__fxstatat@plt+0x2d68>
  407070:	ldr	w1, [x25, #4]
  407074:	mov	x0, x21
  407078:	ldrb	w24, [x25, #35]
  40707c:	cmp	w1, #0x2
  407080:	ldr	w1, [x29, #416]
  407084:	str	w1, [x29, #288]
  407088:	cset	w1, eq  // eq = none
  40708c:	lsl	w1, w1, #15
  407090:	bl	40b160 <__fxstatat@plt+0x81a0>
  407094:	str	w0, [x29, #292]
  407098:	tbnz	w0, #31, 407810 <__fxstatat@plt+0x4850>
  40709c:	ldr	w1, [x29, #292]
  4070a0:	add	x2, x29, #0x290
  4070a4:	mov	w0, #0x0                   	// #0
  4070a8:	bl	402e60 <__fxstat@plt>
  4070ac:	cbnz	w0, 407b24 <__fxstatat@plt+0x4b64>
  4070b0:	ldr	x1, [x29, #408]
  4070b4:	ldr	x0, [x29, #664]
  4070b8:	cmp	x1, x0
  4070bc:	b.ne	40761c <__fxstatat@plt+0x465c>  // b.any
  4070c0:	ldr	x1, [x29, #400]
  4070c4:	ldr	x0, [x29, #656]
  4070c8:	cmp	x1, x0
  4070cc:	b.ne	40761c <__fxstatat@plt+0x465c>  // b.any
  4070d0:	and	w0, w22, #0x1ff
  4070d4:	str	w0, [x29, #128]
  4070d8:	cbnz	w26, 407138 <__fxstatat@plt+0x4178>
  4070dc:	ldrb	w2, [x25, #35]
  4070e0:	mov	w1, #0x201                 	// #513
  4070e4:	mov	x0, x19
  4070e8:	cmp	w2, #0x0
  4070ec:	csinc	w1, w1, wzr, ne  // ne = any
  4070f0:	bl	40b160 <__fxstatat@plt+0x81a0>
  4070f4:	mov	w20, w0
  4070f8:	str	w0, [x29, #304]
  4070fc:	bl	402f10 <__errno_location@plt>
  407100:	ldr	x1, [x25, #32]
  407104:	str	x0, [x29, #264]
  407108:	tst	x1, #0xff000000ff00
  40710c:	b.eq	407d10 <__fxstatat@plt+0x4d50>  // b.none
  407110:	tbz	w20, #31, 4083a8 <__fxstatat@plt+0x53e8>
  407114:	ldrb	w0, [x25, #22]
  407118:	cbz	w0, 40842c <__fxstatat@plt+0x546c>
  40711c:	mov	x0, x19
  407120:	bl	402f50 <unlink@plt>
  407124:	cbnz	w0, 4093b8 <__fxstatat@plt+0x63f8>
  407128:	ldrb	w0, [x25, #46]
  40712c:	cbnz	w0, 408fb4 <__fxstatat@plt+0x5ff4>
  407130:	ldrb	w0, [x25, #33]
  407134:	cbnz	w0, 408f94 <__fxstatat@plt+0x5fd4>
  407138:	ldr	w0, [x29, #312]
  40713c:	str	w0, [x29, #148]
  407140:	ldr	w1, [x29, #128]
  407144:	ldr	w0, [x29, #148]
  407148:	bic	w0, w1, w0
  40714c:	mov	w1, #0xc1                  	// #193
  407150:	mov	w2, w0
  407154:	str	w0, [x29, #108]
  407158:	mov	x0, x19
  40715c:	bl	40b160 <__fxstatat@plt+0x81a0>
  407160:	lsr	w22, w0, #31
  407164:	str	w0, [x29, #304]
  407168:	bl	402f10 <__errno_location@plt>
  40716c:	ldr	w4, [x0]
  407170:	str	x0, [x29, #264]
  407174:	cmp	w4, #0x11
  407178:	csel	w20, w22, wzr, eq  // eq = none
  40717c:	cbz	w20, 40800c <__fxstatat@plt+0x504c>
  407180:	ldrb	w26, [x25, #24]
  407184:	cbz	w26, 407fbc <__fxstatat@plt+0x4ffc>
  407188:	mov	w4, #0x11                  	// #17
  40718c:	mov	w2, #0x5                   	// #5
  407190:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  407194:	mov	x0, #0x0                   	// #0
  407198:	add	x1, x1, #0xe08
  40719c:	str	w4, [x29, #344]
  4071a0:	bl	402e70 <dcgettext@plt>
  4071a4:	mov	x1, x19
  4071a8:	mov	x20, x0
  4071ac:	mov	w0, #0x4                   	// #4
  4071b0:	bl	40ecc0 <__fxstatat@plt+0xbd00>
  4071b4:	ldr	w4, [x29, #344]
  4071b8:	mov	x3, x0
  4071bc:	mov	x2, x20
  4071c0:	mov	w0, #0x0                   	// #0
  4071c4:	mov	w1, w4
  4071c8:	str	wzr, [x29, #344]
  4071cc:	bl	402850 <error@plt>
  4071d0:	str	xzr, [x29, #256]
  4071d4:	nop
  4071d8:	ldr	w0, [x29, #292]
  4071dc:	bl	402b70 <close@plt>
  4071e0:	tbnz	w0, #31, 407a0c <__fxstatat@plt+0x4a4c>
  4071e4:	ldr	x0, [x29, #256]
  4071e8:	mov	w20, #0x0                   	// #0
  4071ec:	bl	402ce0 <free@plt>
  4071f0:	ldr	w0, [x29, #344]
  4071f4:	cbnz	w0, 405cd0 <__fxstatat@plt+0x2d10>
  4071f8:	b	4061f0 <__fxstatat@plt+0x3230>
  4071fc:	ldrb	w1, [x25, #38]
  407200:	cbnz	w1, 406cc8 <__fxstatat@plt+0x3d08>
  407204:	mov	w1, #0x5f                  	// #95
  407208:	str	w1, [x0]
  40720c:	b	405bd0 <__fxstatat@plt+0x2c10>
  407210:	ldr	x1, [x2]
  407214:	ldr	x0, [x29, #400]
  407218:	cmp	x1, x0
  40721c:	b.ne	406524 <__fxstatat@plt+0x3564>  // b.any
  407220:	b	4063b4 <__fxstatat@plt+0x33f4>
  407224:	bl	412530 <__fxstatat@plt+0xf570>
  407228:	cbz	w0, 405de4 <__fxstatat@plt+0x2e24>
  40722c:	b	405d94 <__fxstatat@plt+0x2dd4>
  407230:	bl	402f10 <__errno_location@plt>
  407234:	mov	x3, x0
  407238:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  40723c:	mov	w2, #0x5                   	// #5
  407240:	add	x1, x1, #0xcf8
  407244:	mov	x0, #0x0                   	// #0
  407248:	b	4066b0 <__fxstatat@plt+0x36f0>
  40724c:	ldrb	w1, [x25, #24]
  407250:	cbnz	w1, 4067c4 <__fxstatat@plt+0x3804>
  407254:	mov	x0, x21
  407258:	str	w3, [x29, #320]
  40725c:	str	w7, [x29, #328]
  407260:	bl	40b040 <__fxstatat@plt+0x8080>
  407264:	mov	x22, x0
  407268:	ldrb	w0, [x0]
  40726c:	ldr	w3, [x29, #320]
  407270:	ldr	w7, [x29, #328]
  407274:	cmp	w0, #0x2e
  407278:	b.eq	4077dc <__fxstatat@plt+0x481c>  // b.none
  40727c:	ldr	w0, [x29, #544]
  407280:	and	w0, w0, #0xf000
  407284:	cmp	w0, #0x4, lsl #12
  407288:	b.ne	4067fc <__fxstatat@plt+0x383c>  // b.any
  40728c:	b	40610c <__fxstatat@plt+0x314c>
  407290:	ldr	w0, [x29, #416]
  407294:	and	w0, w0, #0xf000
  407298:	cmp	w0, #0x4, lsl #12
  40729c:	b.eq	4072a8 <__fxstatat@plt+0x42e8>  // b.none
  4072a0:	cbz	w3, 40610c <__fxstatat@plt+0x314c>
  4072a4:	b	4067d4 <__fxstatat@plt+0x3814>
  4072a8:	ldr	w0, [x29, #544]
  4072ac:	and	w0, w0, #0xf000
  4072b0:	cmp	w0, #0x4, lsl #12
  4072b4:	b.eq	4072a0 <__fxstatat@plt+0x42e0>  // b.none
  4072b8:	cbnz	w3, 4067d4 <__fxstatat@plt+0x3814>
  4072bc:	mov	w2, #0x5                   	// #5
  4072c0:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  4072c4:	mov	x0, #0x0                   	// #0
  4072c8:	add	x1, x1, #0xab0
  4072cc:	bl	402e70 <dcgettext@plt>
  4072d0:	mov	x20, x0
  4072d4:	mov	x2, x21
  4072d8:	mov	w1, #0x3                   	// #3
  4072dc:	mov	w0, #0x0                   	// #0
  4072e0:	bl	40f640 <__fxstatat@plt+0xc680>
  4072e4:	mov	x2, x19
  4072e8:	mov	x21, x0
  4072ec:	mov	w1, #0x3                   	// #3
  4072f0:	mov	w0, #0x0                   	// #0
  4072f4:	bl	40f640 <__fxstatat@plt+0xc680>
  4072f8:	b	40677c <__fxstatat@plt+0x37bc>
  4072fc:	mov	w2, #0x5                   	// #5
  407300:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  407304:	mov	x0, #0x0                   	// #0
  407308:	add	x1, x1, #0x9b8
  40730c:	bl	402e70 <dcgettext@plt>
  407310:	mov	x19, x0
  407314:	mov	x1, x21
  407318:	mov	w0, #0x4                   	// #4
  40731c:	bl	40ecc0 <__fxstatat@plt+0xbd00>
  407320:	mov	w26, w24
  407324:	mov	x3, x0
  407328:	mov	x2, x19
  40732c:	mov	w1, #0x0                   	// #0
  407330:	mov	w0, #0x0                   	// #0
  407334:	bl	402850 <error@plt>
  407338:	b	4058dc <__fxstatat@plt+0x291c>
  40733c:	ldr	w4, [x22, #16]
  407340:	and	w4, w4, #0xf000
  407344:	cmp	w4, #0xa, lsl #12
  407348:	b.eq	40582c <__fxstatat@plt+0x286c>  // b.none
  40734c:	cbz	w6, 40735c <__fxstatat@plt+0x439c>
  407350:	ldr	w4, [x22, #20]
  407354:	cmp	w4, #0x1
  407358:	b.hi	407b74 <__fxstatat@plt+0x4bb4>  // b.pmore
  40735c:	cmp	w3, #0xa, lsl #12
  407360:	b.ne	406fc0 <__fxstatat@plt+0x4000>  // b.any
  407364:	b	406e98 <__fxstatat@plt+0x3ed8>
  407368:	ldrb	w0, [x25, #21]
  40736c:	cbnz	w0, 407384 <__fxstatat@plt+0x43c4>
  407370:	ldrb	w0, [x25, #34]
  407374:	cbz	w0, 407568 <__fxstatat@plt+0x45a8>
  407378:	ldr	w0, [x29, #548]
  40737c:	cmp	w0, #0x1
  407380:	b.ls	407568 <__fxstatat@plt+0x45a8>  // b.plast
  407384:	mov	x0, x19
  407388:	bl	402f50 <unlink@plt>
  40738c:	cbz	w0, 4073a0 <__fxstatat@plt+0x43e0>
  407390:	bl	402f10 <__errno_location@plt>
  407394:	ldr	w22, [x0]
  407398:	cmp	w22, #0x2
  40739c:	b.ne	407c8c <__fxstatat@plt+0x4ccc>  // b.any
  4073a0:	ldrb	w26, [x25, #46]
  4073a4:	cbnz	w26, 407ad4 <__fxstatat@plt+0x4b14>
  4073a8:	cbnz	w23, 407ab4 <__fxstatat@plt+0x4af4>
  4073ac:	mov	w22, #0x11                  	// #17
  4073b0:	mov	w26, #0x1                   	// #1
  4073b4:	str	xzr, [x29, #328]
  4073b8:	b	405a68 <__fxstatat@plt+0x2aa8>
  4073bc:	ldr	x0, [x25, #32]
  4073c0:	tst	x0, #0xff000000ff00
  4073c4:	b.ne	4077e4 <__fxstatat@plt+0x4824>  // b.any
  4073c8:	mov	w0, #0x1                   	// #1
  4073cc:	str	w0, [x29, #280]
  4073d0:	str	wzr, [x29, #292]
  4073d4:	str	wzr, [x29, #312]
  4073d8:	b	406398 <__fxstatat@plt+0x33d8>
  4073dc:	mov	w0, #0x1                   	// #1
  4073e0:	str	w0, [x29, #280]
  4073e4:	str	wzr, [x29, #292]
  4073e8:	b	40634c <__fxstatat@plt+0x338c>
  4073ec:	mov	w3, #0xffffffff            	// #-1
  4073f0:	mov	w4, w28
  4073f4:	mov	x2, x19
  4073f8:	mov	x0, x21
  4073fc:	mov	w1, w3
  407400:	bl	409dd0 <__fxstatat@plt+0x6e10>
  407404:	cbz	w0, 4058dc <__fxstatat@plt+0x291c>
  407408:	b	405ecc <__fxstatat@plt+0x2f0c>
  40740c:	ldr	w2, [x29, #544]
  407410:	and	w2, w2, #0xf000
  407414:	cmp	w2, #0xa, lsl #12
  407418:	b.ne	406700 <__fxstatat@plt+0x3740>  // b.any
  40741c:	mov	x1, x19
  407420:	mov	x0, x21
  407424:	str	w7, [x29, #328]
  407428:	bl	410320 <__fxstatat@plt+0xd360>
  40742c:	ands	w4, w0, #0xff
  407430:	b.ne	406740 <__fxstatat@plt+0x3780>  // b.any
  407434:	ldr	w0, [x25]
  407438:	ldr	w7, [x29, #328]
  40743c:	cbnz	w0, 405830 <__fxstatat@plt+0x2870>
  407440:	cbz	w22, 405830 <__fxstatat@plt+0x2870>
  407444:	ldrb	w22, [x25, #24]
  407448:	mov	w4, #0x1                   	// #1
  40744c:	eor	w22, w22, w4
  407450:	cbz	w22, 406740 <__fxstatat@plt+0x3780>
  407454:	b	405830 <__fxstatat@plt+0x2870>
  407458:	ldr	x0, [x25, #64]
  40745c:	add	x2, x29, #0x310
  407460:	mov	x1, x19
  407464:	bl	40b1b0 <__fxstatat@plt+0x81f0>
  407468:	b	405d44 <__fxstatat@plt+0x2d84>
  40746c:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  407470:	add	x1, x1, #0xa10
  407474:	mov	w2, #0x5                   	// #5
  407478:	mov	x0, #0x0                   	// #0
  40747c:	bl	402e70 <dcgettext@plt>
  407480:	mov	x2, x19
  407484:	mov	x20, x0
  407488:	mov	w1, #0x4                   	// #4
  40748c:	mov	w0, #0x0                   	// #0
  407490:	bl	40ec20 <__fxstatat@plt+0xbc60>
  407494:	mov	x19, x0
  407498:	mov	x2, x21
  40749c:	b	406af4 <__fxstatat@plt+0x3b34>
  4074a0:	mov	w2, #0x5                   	// #5
  4074a4:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  4074a8:	mov	x0, #0x0                   	// #0
  4074ac:	add	x1, x1, #0xbc0
  4074b0:	bl	402e70 <dcgettext@plt>
  4074b4:	mov	x20, x0
  4074b8:	adrp	x2, 42d000 <__fxstatat@plt+0x2a040>
  4074bc:	add	x22, x2, #0x520
  4074c0:	mov	w1, #0x4                   	// #4
  4074c4:	mov	w0, #0x0                   	// #0
  4074c8:	ldr	x2, [x2, #1312]
  4074cc:	bl	40ec20 <__fxstatat@plt+0xbc60>
  4074d0:	ldr	x2, [x22, #8]
  4074d4:	mov	w1, #0x4                   	// #4
  4074d8:	mov	x22, x0
  4074dc:	mov	w0, #0x1                   	// #1
  4074e0:	bl	40ec20 <__fxstatat@plt+0xbc60>
  4074e4:	mov	x4, x0
  4074e8:	mov	w1, #0x0                   	// #0
  4074ec:	mov	w0, #0x0                   	// #0
  4074f0:	mov	x3, x22
  4074f4:	mov	x2, x20
  4074f8:	bl	402850 <error@plt>
  4074fc:	ldr	x1, [x29, #912]
  407500:	mov	w0, #0x1                   	// #1
  407504:	strb	w0, [x1]
  407508:	b	405b30 <__fxstatat@plt+0x2b70>
  40750c:	bl	402f10 <__errno_location@plt>
  407510:	ldr	w22, [x0]
  407514:	cmp	w22, #0x2
  407518:	b.ne	407a5c <__fxstatat@plt+0x4a9c>  // b.any
  40751c:	mov	w26, #0x1                   	// #1
  407520:	mov	w22, #0x11                  	// #17
  407524:	b	4059b0 <__fxstatat@plt+0x29f0>
  407528:	ldr	w2, [x25, #16]
  40752c:	mov	x0, x19
  407530:	mov	w1, #0xffffffff            	// #-1
  407534:	bl	409e98 <__fxstatat@plt+0x6ed8>
  407538:	cbz	w0, 4058dc <__fxstatat@plt+0x291c>
  40753c:	b	4058d8 <__fxstatat@plt+0x2918>
  407540:	mov	w6, #0x1                   	// #1
  407544:	mov	w22, w6
  407548:	b	4066f0 <__fxstatat@plt+0x3730>
  40754c:	ldr	x2, [x29, #528]
  407550:	mov	x0, x19
  407554:	ldr	x1, [x29, #536]
  407558:	bl	4096e8 <__fxstatat@plt+0x6728>
  40755c:	mov	w0, #0x1                   	// #1
  407560:	strb	w0, [x20]
  407564:	b	406354 <__fxstatat@plt+0x3394>
  407568:	ldr	w0, [x25, #4]
  40756c:	cmp	w0, #0x2
  407570:	b.ne	40610c <__fxstatat@plt+0x314c>  // b.any
  407574:	ldr	w0, [x29, #416]
  407578:	and	w0, w0, #0xf000
  40757c:	cmp	w0, #0x8, lsl #12
  407580:	b.ne	407384 <__fxstatat@plt+0x43c4>  // b.any
  407584:	b	40610c <__fxstatat@plt+0x314c>
  407588:	cmp	w27, #0xa, lsl #12
  40758c:	b.ne	4079f8 <__fxstatat@plt+0x4a38>  // b.any
  407590:	ldr	x1, [x29, #448]
  407594:	mov	x0, x21
  407598:	bl	409f20 <__fxstatat@plt+0x6f60>
  40759c:	mov	x24, x0
  4075a0:	cbz	x0, 408214 <__fxstatat@plt+0x5254>
  4075a4:	ldrb	w3, [x25, #22]
  4075a8:	mov	x2, x19
  4075ac:	mov	w4, #0xffffffff            	// #-1
  4075b0:	mov	w1, #0xffffff9c            	// #-100
  4075b4:	bl	409c68 <__fxstatat@plt+0x6ca8>
  4075b8:	mov	w20, w0
  4075bc:	cmp	w0, #0x0
  4075c0:	b.le	407cb0 <__fxstatat@plt+0x4cf0>
  4075c4:	ldrb	w0, [x25, #45]
  4075c8:	eor	w0, w0, #0x1
  4075cc:	orr	w0, w26, w0
  4075d0:	tst	w0, #0xff
  4075d4:	b.eq	408248 <__fxstatat@plt+0x5288>  // b.none
  4075d8:	mov	x0, x24
  4075dc:	bl	402ce0 <free@plt>
  4075e0:	mov	w2, #0x5                   	// #5
  4075e4:	adrp	x1, 418000 <__fxstatat@plt+0x15040>
  4075e8:	mov	x0, #0x0                   	// #0
  4075ec:	add	x1, x1, #0x40
  4075f0:	bl	402e70 <dcgettext@plt>
  4075f4:	mov	x21, x0
  4075f8:	mov	x1, x19
  4075fc:	mov	w0, #0x4                   	// #4
  407600:	bl	40ecc0 <__fxstatat@plt+0xbd00>
  407604:	mov	x3, x0
  407608:	mov	x2, x21
  40760c:	mov	w1, w20
  407610:	mov	w0, #0x0                   	// #0
  407614:	bl	402850 <error@plt>
  407618:	b	4061f0 <__fxstatat@plt+0x3230>
  40761c:	mov	w2, #0x5                   	// #5
  407620:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  407624:	mov	x0, #0x0                   	// #0
  407628:	add	x1, x1, #0xda8
  40762c:	bl	402e70 <dcgettext@plt>
  407630:	mov	x20, x0
  407634:	mov	x1, x21
  407638:	mov	w0, #0x4                   	// #4
  40763c:	bl	40ecc0 <__fxstatat@plt+0xbd00>
  407640:	mov	x3, x0
  407644:	mov	x2, x20
  407648:	mov	w1, #0x0                   	// #0
  40764c:	mov	w0, #0x0                   	// #0
  407650:	str	wzr, [x29, #344]
  407654:	bl	402850 <error@plt>
  407658:	str	xzr, [x29, #256]
  40765c:	b	4071d8 <__fxstatat@plt+0x4218>
  407660:	mov	w3, #0xffffffff            	// #-1
  407664:	mov	x4, x25
  407668:	mov	w1, w3
  40766c:	mov	x2, x19
  407670:	mov	x0, x21
  407674:	bl	404b10 <__fxstatat@plt+0x1b50>
  407678:	tst	w0, #0xff
  40767c:	b.ne	405e38 <__fxstatat@plt+0x2e78>  // b.any
  407680:	ldrb	w0, [x25, #40]
  407684:	cbz	w0, 405e38 <__fxstatat@plt+0x2e78>
  407688:	b	4058d8 <__fxstatat@plt+0x2918>
  40768c:	mov	w1, #0x1                   	// #1
  407690:	ldrb	w0, [x22, #1]
  407694:	cmp	w0, #0x2e
  407698:	cinc	x0, x22, eq  // eq = none
  40769c:	ldrb	w0, [x0, #1]
  4076a0:	cmp	w0, #0x2f
  4076a4:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4076a8:	b.eq	4060f4 <__fxstatat@plt+0x3134>  // b.none
  4076ac:	cbz	w1, 40727c <__fxstatat@plt+0x42bc>
  4076b0:	b	4067fc <__fxstatat@plt+0x383c>
  4076b4:	bl	402f10 <__errno_location@plt>
  4076b8:	mov	x3, x0
  4076bc:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  4076c0:	mov	w2, #0x5                   	// #5
  4076c4:	add	x1, x1, #0x968
  4076c8:	mov	x0, #0x0                   	// #0
  4076cc:	b	4066b0 <__fxstatat@plt+0x36f0>
  4076d0:	mov	x2, x21
  4076d4:	mov	w1, #0x4                   	// #4
  4076d8:	mov	w0, #0x0                   	// #0
  4076dc:	bl	40ec20 <__fxstatat@plt+0xbc60>
  4076e0:	mov	x2, x19
  4076e4:	mov	x22, x0
  4076e8:	mov	w1, #0x4                   	// #4
  4076ec:	mov	w0, #0x1                   	// #1
  4076f0:	bl	40ec20 <__fxstatat@plt+0xbc60>
  4076f4:	mov	x3, x0
  4076f8:	mov	x2, x22
  4076fc:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  407700:	mov	w0, #0x1                   	// #1
  407704:	add	x1, x1, #0x7d8
  407708:	bl	402a90 <__printf_chk@plt>
  40770c:	adrp	x0, 42d000 <__fxstatat@plt+0x2a040>
  407710:	ldr	x0, [x0, #1184]
  407714:	ldp	x1, x2, [x0, #40]
  407718:	cmp	x1, x2
  40771c:	b.cs	408230 <__fxstatat@plt+0x5270>  // b.hs, b.nlast
  407720:	add	x2, x1, #0x1
  407724:	str	x2, [x0, #40]
  407728:	mov	w0, #0xa                   	// #10
  40772c:	strb	w0, [x1]
  407730:	b	406398 <__fxstatat@plt+0x33d8>
  407734:	add	x2, x29, #0x310
  407738:	mov	x1, x22
  40773c:	bl	402f30 <__xstat@plt>
  407740:	cbnz	w0, 405ca0 <__fxstatat@plt+0x2ce0>
  407744:	ldr	x1, [x29, #664]
  407748:	ldr	x0, [x29, #792]
  40774c:	cmp	x1, x0
  407750:	b.eq	407cfc <__fxstatat@plt+0x4d3c>  // b.none
  407754:	mov	x0, x22
  407758:	bl	402ce0 <free@plt>
  40775c:	mov	w2, #0x5                   	// #5
  407760:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  407764:	mov	x0, #0x0                   	// #0
  407768:	add	x1, x1, #0xfe8
  40776c:	bl	402e70 <dcgettext@plt>
  407770:	mov	x20, x0
  407774:	mov	x2, x19
  407778:	mov	w1, #0x3                   	// #3
  40777c:	mov	w0, #0x0                   	// #0
  407780:	bl	40f640 <__fxstatat@plt+0xc680>
  407784:	b	40619c <__fxstatat@plt+0x31dc>
  407788:	mov	w24, #0x5f                  	// #95
  40778c:	str	w24, [x0]
  407790:	mov	w2, #0x5                   	// #5
  407794:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  407798:	mov	x0, #0x0                   	// #0
  40779c:	add	x1, x1, #0x938
  4077a0:	bl	402e70 <dcgettext@plt>
  4077a4:	mov	x22, x0
  4077a8:	mov	x2, x19
  4077ac:	mov	w1, #0x4                   	// #4
  4077b0:	mov	w0, #0x0                   	// #0
  4077b4:	bl	40ec20 <__fxstatat@plt+0xbc60>
  4077b8:	mov	x2, x22
  4077bc:	mov	x3, x0
  4077c0:	mov	w1, w24
  4077c4:	mov	w0, #0x0                   	// #0
  4077c8:	bl	402850 <error@plt>
  4077cc:	ldrb	w26, [x25, #38]
  4077d0:	mov	w22, w27
  4077d4:	cbz	w26, 405d18 <__fxstatat@plt+0x2d58>
  4077d8:	b	4061f0 <__fxstatat@plt+0x3230>
  4077dc:	mov	w1, #0x0                   	// #0
  4077e0:	b	407690 <__fxstatat@plt+0x46d0>
  4077e4:	ldrb	w22, [x25, #35]
  4077e8:	str	w22, [x29, #280]
  4077ec:	bl	402f10 <__errno_location@plt>
  4077f0:	cbz	w22, 4079a8 <__fxstatat@plt+0x49e8>
  4077f4:	ldrb	w1, [x25, #38]
  4077f8:	str	w1, [x29, #292]
  4077fc:	cbnz	w1, 4079a8 <__fxstatat@plt+0x49e8>
  407800:	mov	w1, #0x5f                  	// #95
  407804:	str	w1, [x0]
  407808:	str	wzr, [x29, #312]
  40780c:	b	406398 <__fxstatat@plt+0x33d8>
  407810:	bl	402f10 <__errno_location@plt>
  407814:	mov	x3, x0
  407818:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  40781c:	add	x1, x1, #0xd78
  407820:	mov	w2, #0x5                   	// #5
  407824:	mov	x0, #0x0                   	// #0
  407828:	ldr	w22, [x3]
  40782c:	bl	402e70 <dcgettext@plt>
  407830:	mov	x1, x21
  407834:	mov	x20, x0
  407838:	mov	w0, #0x4                   	// #4
  40783c:	bl	40ecc0 <__fxstatat@plt+0xbd00>
  407840:	mov	x2, x20
  407844:	mov	x3, x0
  407848:	mov	w1, w22
  40784c:	mov	w0, #0x0                   	// #0
  407850:	bl	402850 <error@plt>
  407854:	b	4061f0 <__fxstatat@plt+0x3230>
  407858:	mov	x1, x19
  40785c:	mov	x0, x21
  407860:	str	w7, [x29, #328]
  407864:	bl	410320 <__fxstatat@plt+0xd360>
  407868:	and	w22, w0, #0xff
  40786c:	ldr	w7, [x29, #328]
  407870:	eor	w22, w22, #0x1
  407874:	mov	w4, #0x0                   	// #0
  407878:	cbz	w22, 406740 <__fxstatat@plt+0x3780>
  40787c:	b	405830 <__fxstatat@plt+0x2870>
  407880:	ldr	w0, [x29, #312]
  407884:	mov	x2, #0x0                   	// #0
  407888:	bic	w22, w28, w0
  40788c:	mov	x0, x19
  407890:	mov	w1, w22
  407894:	bl	413e68 <__fxstatat@plt+0x10ea8>
  407898:	cbz	w0, 405cd0 <__fxstatat@plt+0x2d10>
  40789c:	and	w1, w22, #0xffffefff
  4078a0:	mov	x0, x19
  4078a4:	bl	402960 <mkfifo@plt>
  4078a8:	cbz	w0, 405cd0 <__fxstatat@plt+0x2d10>
  4078ac:	bl	402f10 <__errno_location@plt>
  4078b0:	mov	x3, x0
  4078b4:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  4078b8:	mov	w2, #0x5                   	// #5
  4078bc:	add	x1, x1, #0xf18
  4078c0:	mov	x0, #0x0                   	// #0
  4078c4:	b	4066b0 <__fxstatat@plt+0x36f0>
  4078c8:	adrp	x21, 42d000 <__fxstatat@plt+0x2a040>
  4078cc:	add	x21, x21, #0x400
  4078d0:	and	w0, w28, #0x7000
  4078d4:	mov	w22, #0x1ff                 	// #511
  4078d8:	cmp	w0, #0x4, lsl #12
  4078dc:	mov	w0, #0x1b6                 	// #438
  4078e0:	ldr	w20, [x21, #8]
  4078e4:	csel	w22, w22, w0, eq  // eq = none
  4078e8:	cmn	w20, #0x1
  4078ec:	b.eq	407f94 <__fxstatat@plt+0x4fd4>  // b.none
  4078f0:	bic	w2, w22, w20
  4078f4:	mov	x0, x19
  4078f8:	mov	w1, #0xffffffff            	// #-1
  4078fc:	bl	409e98 <__fxstatat@plt+0x6ed8>
  407900:	cbz	w0, 4058dc <__fxstatat@plt+0x291c>
  407904:	b	4058d8 <__fxstatat@plt+0x2918>
  407908:	adrp	x22, 42d000 <__fxstatat@plt+0x2a040>
  40790c:	add	x22, x22, #0x400
  407910:	ldr	w20, [x22, #8]
  407914:	cmn	w20, #0x1
  407918:	b.eq	407f7c <__fxstatat@plt+0x4fbc>  // b.none
  40791c:	ldr	w0, [x29, #312]
  407920:	bics	w0, w0, w20
  407924:	str	w0, [x29, #312]
  407928:	ccmp	w23, #0x0, #0x4, ne  // ne = any
  40792c:	b.eq	405e68 <__fxstatat@plt+0x2ea8>  // b.none
  407930:	cbnz	w24, 408080 <__fxstatat@plt+0x50c0>
  407934:	ldr	w0, [x29, #544]
  407938:	ldr	w1, [x29, #312]
  40793c:	str	w0, [x29, #152]
  407940:	bics	wzr, w1, w0
  407944:	b.ne	405e70 <__fxstatat@plt+0x2eb0>  // b.any
  407948:	b	4058dc <__fxstatat@plt+0x291c>
  40794c:	mov	w2, #0x5                   	// #5
  407950:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  407954:	mov	x0, #0x0                   	// #0
  407958:	add	x1, x1, #0xbf0
  40795c:	bl	402e70 <dcgettext@plt>
  407960:	mov	x19, x0
  407964:	adrp	x1, 42d000 <__fxstatat@plt+0x2a040>
  407968:	mov	w0, #0x4                   	// #4
  40796c:	ldr	x1, [x1, #1312]
  407970:	bl	40ecc0 <__fxstatat@plt+0xbd00>
  407974:	mov	x3, x0
  407978:	mov	w1, #0x0                   	// #0
  40797c:	mov	w0, #0x0                   	// #0
  407980:	mov	x2, x19
  407984:	bl	402850 <error@plt>
  407988:	ldr	x1, [x29, #920]
  40798c:	ldrb	w0, [x25, #24]
  407990:	cmp	x1, #0x0
  407994:	cset	w1, ne  // ne = any
  407998:	tst	w1, w0
  40799c:	b.ne	4065e8 <__fxstatat@plt+0x3628>  // b.any
  4079a0:	mov	w26, #0x1                   	// #1
  4079a4:	b	4058dc <__fxstatat@plt+0x291c>
  4079a8:	mov	w24, #0x5f                  	// #95
  4079ac:	str	w24, [x0]
  4079b0:	mov	w2, #0x5                   	// #5
  4079b4:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  4079b8:	mov	x0, #0x0                   	// #0
  4079bc:	add	x1, x1, #0x938
  4079c0:	bl	402e70 <dcgettext@plt>
  4079c4:	mov	x22, x0
  4079c8:	mov	x2, x19
  4079cc:	mov	w1, #0x4                   	// #4
  4079d0:	mov	w0, #0x0                   	// #0
  4079d4:	bl	40ec20 <__fxstatat@plt+0xbc60>
  4079d8:	mov	x2, x22
  4079dc:	mov	x3, x0
  4079e0:	mov	w1, w24
  4079e4:	mov	w0, #0x0                   	// #0
  4079e8:	bl	402850 <error@plt>
  4079ec:	ldrb	w0, [x25, #38]
  4079f0:	cbz	w0, 4073c8 <__fxstatat@plt+0x4408>
  4079f4:	b	4061f0 <__fxstatat@plt+0x3230>
  4079f8:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  4079fc:	mov	w2, #0x5                   	// #5
  407a00:	add	x1, x1, #0xf70
  407a04:	mov	x0, #0x0                   	// #0
  407a08:	b	406188 <__fxstatat@plt+0x31c8>
  407a0c:	bl	402f10 <__errno_location@plt>
  407a10:	mov	x3, x0
  407a14:	mov	w2, #0x5                   	// #5
  407a18:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  407a1c:	mov	x0, #0x0                   	// #0
  407a20:	add	x1, x1, #0xf00
  407a24:	ldr	w22, [x3]
  407a28:	bl	402e70 <dcgettext@plt>
  407a2c:	mov	x1, x21
  407a30:	mov	x20, x0
  407a34:	mov	w0, #0x4                   	// #4
  407a38:	bl	40ecc0 <__fxstatat@plt+0xbd00>
  407a3c:	mov	x2, x20
  407a40:	mov	x3, x0
  407a44:	mov	w1, w22
  407a48:	mov	w0, #0x0                   	// #0
  407a4c:	bl	402850 <error@plt>
  407a50:	ldr	x0, [x29, #256]
  407a54:	bl	402ce0 <free@plt>
  407a58:	b	4061f0 <__fxstatat@plt+0x3230>
  407a5c:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  407a60:	add	x1, x1, #0xb58
  407a64:	mov	w2, #0x5                   	// #5
  407a68:	mov	x0, #0x0                   	// #0
  407a6c:	bl	402e70 <dcgettext@plt>
  407a70:	mov	x20, x0
  407a74:	mov	x1, x19
  407a78:	mov	w0, #0x4                   	// #4
  407a7c:	bl	40ecc0 <__fxstatat@plt+0xbd00>
  407a80:	mov	x3, x0
  407a84:	mov	x2, x20
  407a88:	mov	w1, w22
  407a8c:	mov	w0, #0x0                   	// #0
  407a90:	bl	402850 <error@plt>
  407a94:	b	4058dc <__fxstatat@plt+0x291c>
  407a98:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  407a9c:	mov	w2, #0x5                   	// #5
  407aa0:	add	x1, x1, #0xb20
  407aa4:	mov	x0, #0x0                   	// #0
  407aa8:	bl	402e70 <dcgettext@plt>
  407aac:	mov	x20, x0
  407ab0:	b	406adc <__fxstatat@plt+0x3b1c>
  407ab4:	ldr	x0, [x25, #64]
  407ab8:	str	x0, [x29, #328]
  407abc:	mov	w26, w23
  407ac0:	mov	w22, #0x11                  	// #17
  407ac4:	cbz	x0, 405a68 <__fxstatat@plt+0x2aa8>
  407ac8:	mov	w22, #0x11                  	// #17
  407acc:	str	xzr, [x29, #328]
  407ad0:	b	4059bc <__fxstatat@plt+0x29fc>
  407ad4:	mov	w2, #0x5                   	// #5
  407ad8:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  407adc:	mov	x0, #0x0                   	// #0
  407ae0:	add	x1, x1, #0x820
  407ae4:	bl	402e70 <dcgettext@plt>
  407ae8:	mov	x22, x0
  407aec:	mov	x1, x19
  407af0:	mov	w0, #0x4                   	// #4
  407af4:	bl	40ecc0 <__fxstatat@plt+0xbd00>
  407af8:	mov	x2, x0
  407afc:	mov	x1, x22
  407b00:	mov	w0, #0x1                   	// #1
  407b04:	mov	w22, #0x11                  	// #17
  407b08:	bl	402a90 <__printf_chk@plt>
  407b0c:	str	xzr, [x29, #328]
  407b10:	b	4059b0 <__fxstatat@plt+0x29f0>
  407b14:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  407b18:	mov	w2, #0x5                   	// #5
  407b1c:	add	x1, x1, #0xa48
  407b20:	b	407478 <__fxstatat@plt+0x44b8>
  407b24:	bl	402f10 <__errno_location@plt>
  407b28:	mov	x3, x0
  407b2c:	mov	w2, #0x5                   	// #5
  407b30:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  407b34:	mov	x0, #0x0                   	// #0
  407b38:	add	x1, x1, #0xd98
  407b3c:	ldr	w22, [x3]
  407b40:	bl	402e70 <dcgettext@plt>
  407b44:	mov	x1, x21
  407b48:	mov	x20, x0
  407b4c:	mov	w0, #0x4                   	// #4
  407b50:	str	xzr, [x29, #256]
  407b54:	str	wzr, [x29, #344]
  407b58:	bl	40ecc0 <__fxstatat@plt+0xbd00>
  407b5c:	mov	x2, x20
  407b60:	mov	x3, x0
  407b64:	mov	w1, w22
  407b68:	mov	w0, #0x0                   	// #0
  407b6c:	bl	402850 <error@plt>
  407b70:	b	4071d8 <__fxstatat@plt+0x4218>
  407b74:	mov	x1, x19
  407b78:	mov	x0, x21
  407b7c:	str	w7, [x29, #320]
  407b80:	str	x2, [x29, #328]
  407b84:	bl	410320 <__fxstatat@plt+0xd360>
  407b88:	ldr	w7, [x29, #320]
  407b8c:	ands	w4, w0, #0xff
  407b90:	ldr	x2, [x29, #328]
  407b94:	b.eq	407fac <__fxstatat@plt+0x4fec>  // b.none
  407b98:	ldr	w0, [x2, #16]
  407b9c:	and	w0, w0, #0xf000
  407ba0:	cmp	w0, #0xa, lsl #12
  407ba4:	b.ne	406e84 <__fxstatat@plt+0x3ec4>  // b.any
  407ba8:	ldrb	w5, [x25, #24]
  407bac:	b	406e98 <__fxstatat@plt+0x3ed8>
  407bb0:	bl	402f10 <__errno_location@plt>
  407bb4:	mov	x3, x0
  407bb8:	mov	w2, #0x5                   	// #5
  407bbc:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  407bc0:	mov	x0, #0x0                   	// #0
  407bc4:	add	x1, x1, #0xd30
  407bc8:	ldr	w22, [x3]
  407bcc:	bl	402e70 <dcgettext@plt>
  407bd0:	mov	x1, x21
  407bd4:	mov	x20, x0
  407bd8:	mov	w0, #0x4                   	// #4
  407bdc:	bl	40ecc0 <__fxstatat@plt+0xbd00>
  407be0:	mov	x2, x20
  407be4:	mov	x3, x0
  407be8:	mov	w1, w22
  407bec:	mov	w27, #0x0                   	// #0
  407bf0:	mov	w0, #0x0                   	// #0
  407bf4:	bl	402850 <error@plt>
  407bf8:	b	406524 <__fxstatat@plt+0x3564>
  407bfc:	bl	402f10 <__errno_location@plt>
  407c00:	mov	x3, x0
  407c04:	adrp	x1, 415000 <__fxstatat@plt+0x12040>
  407c08:	mov	w2, #0x5                   	// #5
  407c0c:	add	x1, x1, #0x740
  407c10:	mov	x0, #0x0                   	// #0
  407c14:	b	4066b0 <__fxstatat@plt+0x36f0>
  407c18:	and	w22, w28, #0xf000
  407c1c:	cbz	w4, 406094 <__fxstatat@plt+0x30d4>
  407c20:	mov	w26, #0x1                   	// #1
  407c24:	b	4058dc <__fxstatat@plt+0x291c>
  407c28:	ldr	w0, [x22, #20]
  407c2c:	cmp	w0, #0x1
  407c30:	b.ls	406eac <__fxstatat@plt+0x3eec>  // b.plast
  407c34:	mov	x0, x21
  407c38:	str	w7, [x29, #320]
  407c3c:	str	x2, [x29, #328]
  407c40:	bl	402c20 <canonicalize_file_name@plt>
  407c44:	ldr	w7, [x29, #320]
  407c48:	ldr	x2, [x29, #328]
  407c4c:	cbz	x0, 406eac <__fxstatat@plt+0x3eec>
  407c50:	mov	x1, x19
  407c54:	str	w7, [x29, #312]
  407c58:	str	x0, [x29, #320]
  407c5c:	bl	410320 <__fxstatat@plt+0xd360>
  407c60:	ldr	x3, [x29, #320]
  407c64:	mov	w4, #0x0                   	// #0
  407c68:	and	w22, w0, #0xff
  407c6c:	str	w4, [x29, #328]
  407c70:	mov	x0, x3
  407c74:	eor	w22, w22, #0x1
  407c78:	bl	402ce0 <free@plt>
  407c7c:	ldr	w7, [x29, #312]
  407c80:	ldr	w4, [x29, #328]
  407c84:	cbz	w22, 406740 <__fxstatat@plt+0x3780>
  407c88:	b	405830 <__fxstatat@plt+0x2870>
  407c8c:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  407c90:	mov	w2, #0x5                   	// #5
  407c94:	add	x1, x1, #0xb70
  407c98:	mov	x0, #0x0                   	// #0
  407c9c:	b	407a6c <__fxstatat@plt+0x4aac>
  407ca0:	mov	w0, #0x1                   	// #1
  407ca4:	mov	w22, #0x0                   	// #0
  407ca8:	mov	w27, w0
  407cac:	b	406518 <__fxstatat@plt+0x3558>
  407cb0:	mov	x0, x24
  407cb4:	bl	402ce0 <free@plt>
  407cb8:	ldrb	w0, [x25, #37]
  407cbc:	cbnz	w0, 405b38 <__fxstatat@plt+0x2b78>
  407cc0:	ldrb	w0, [x25, #29]
  407cc4:	mov	w20, #0x1                   	// #1
  407cc8:	str	w0, [x29, #344]
  407ccc:	cbz	w0, 405cd0 <__fxstatat@plt+0x2d10>
  407cd0:	ldr	w1, [x29, #424]
  407cd4:	mov	x0, x19
  407cd8:	ldr	w2, [x29, #428]
  407cdc:	bl	402cb0 <lchown@plt>
  407ce0:	cbz	w0, 4082dc <__fxstatat@plt+0x531c>
  407ce4:	mov	x0, x25
  407ce8:	bl	405668 <__fxstatat@plt+0x26a8>
  407cec:	ands	w20, w0, #0xff
  407cf0:	b.eq	4082a0 <__fxstatat@plt+0x52e0>  // b.none
  407cf4:	str	wzr, [x29, #344]
  407cf8:	b	405cd0 <__fxstatat@plt+0x2d10>
  407cfc:	ldr	x1, [x29, #656]
  407d00:	ldr	x0, [x29, #784]
  407d04:	cmp	x1, x0
  407d08:	b.ne	407754 <__fxstatat@plt+0x4794>  // b.any
  407d0c:	b	405ca0 <__fxstatat@plt+0x2ce0>
  407d10:	ldr	w0, [x29, #304]
  407d14:	tbnz	w0, #31, 407114 <__fxstatat@plt+0x4154>
  407d18:	ldr	w0, [x29, #128]
  407d1c:	str	w0, [x29, #108]
  407d20:	str	wzr, [x29, #148]
  407d24:	ldr	w1, [x29, #304]
  407d28:	add	x0, x29, #0x310
  407d2c:	mov	x2, x0
  407d30:	str	x0, [x29, #296]
  407d34:	mov	w0, #0x0                   	// #0
  407d38:	bl	402e60 <__fxstat@plt>
  407d3c:	cbnz	w0, 40835c <__fxstatat@plt+0x539c>
  407d40:	cbz	w24, 4080b0 <__fxstatat@plt+0x50f0>
  407d44:	ldr	w0, [x25, #56]
  407d48:	cbnz	w0, 40851c <__fxstatat@plt+0x555c>
  407d4c:	bl	402b30 <getpagesize@plt>
  407d50:	sxtw	x20, w0
  407d54:	ldr	w4, [x29, #840]
  407d58:	mov	w5, #0x20000               	// #131072
  407d5c:	mov	w1, #0x200                 	// #512
  407d60:	mov	w3, #0x2                   	// #2
  407d64:	cmp	w4, w5
  407d68:	mov	x2, #0x0                   	// #0
  407d6c:	csel	w0, w4, w5, ge  // ge = tcont
  407d70:	cmp	w4, #0x0
  407d74:	csel	w4, w4, w1, gt
  407d78:	mov	x1, #0x0                   	// #0
  407d7c:	sxtw	x0, w0
  407d80:	str	x0, [x29, #272]
  407d84:	sxtw	x0, w4
  407d88:	str	x0, [x29, #136]
  407d8c:	ldr	w0, [x29, #292]
  407d90:	bl	40b120 <__fxstatat@plt+0x8160>
  407d94:	ldr	w0, [x29, #672]
  407d98:	sub	x1, x20, #0x1
  407d9c:	str	x1, [x29, #344]
  407da0:	mov	w5, #0x20000               	// #131072
  407da4:	and	w3, w0, #0xf000
  407da8:	cmp	w3, #0x8, lsl #12
  407dac:	b.eq	4084a8 <__fxstatat@plt+0x54e8>  // b.none
  407db0:	ldr	w0, [x29, #800]
  407db4:	and	w0, w0, #0xf000
  407db8:	cmp	w0, #0x8, lsl #12
  407dbc:	b.eq	408ef0 <__fxstatat@plt+0x5f30>  // b.none
  407dc0:	ldr	w0, [x29, #712]
  407dc4:	mov	x1, #0x7fffffffffffffff    	// #9223372036854775807
  407dc8:	sub	x4, x1, x20
  407dcc:	str	x4, [x29, #336]
  407dd0:	ldr	x1, [x29, #272]
  407dd4:	cmp	w0, #0x20, lsl #12
  407dd8:	csel	w0, w0, w5, ge  // ge = tcont
  407ddc:	mov	x2, x4
  407de0:	str	wzr, [x29, #344]
  407de4:	sxtw	x0, w0
  407de8:	bl	40ac98 <__fxstatat@plt+0x7cd8>
  407dec:	ldr	x4, [x29, #336]
  407df0:	ldr	x1, [x29, #272]
  407df4:	add	x1, x1, x0
  407df8:	sub	x1, x1, #0x1
  407dfc:	udiv	x2, x1, x0
  407e00:	msub	x2, x2, x0, x1
  407e04:	subs	x1, x1, x2
  407e08:	ccmp	x1, x4, #0x2, ne  // ne = any
  407e0c:	csel	x0, x1, x0, ls  // ls = plast
  407e10:	str	x0, [x29, #272]
  407e14:	add	x0, x20, x0
  407e18:	bl	4137c8 <__fxstatat@plt+0x10808>
  407e1c:	str	x0, [x29, #256]
  407e20:	sub	x1, x20, #0x1
  407e24:	add	x1, x0, x1
  407e28:	udiv	x0, x1, x20
  407e2c:	msub	x20, x0, x20, x1
  407e30:	sub	x0, x1, x20
  407e34:	str	x0, [x29, #224]
  407e38:	ldr	w0, [x29, #344]
  407e3c:	cbnz	w0, 40885c <__fxstatat@plt+0x589c>
  407e40:	str	xzr, [x29, #136]
  407e44:	ldr	w0, [x25, #12]
  407e48:	mov	w2, #0x0                   	// #0
  407e4c:	ldr	x1, [x29, #272]
  407e50:	cmp	w0, #0x3
  407e54:	cset	w0, eq  // eq = none
  407e58:	str	w0, [x29, #200]
  407e5c:	ldr	x0, [x29, #136]
  407e60:	mov	x24, #0x0                   	// #0
  407e64:	str	w23, [x29, #216]
  407e68:	mov	w23, w2
  407e6c:	cmp	x0, #0x0
  407e70:	str	x19, [x29, #336]
  407e74:	mov	x19, x24
  407e78:	csel	x0, x1, x0, eq  // eq = none
  407e7c:	mov	x20, #0xffffffffffffffff    	// #-1
  407e80:	str	x0, [x29, #192]
  407e84:	str	xzr, [x29, #208]
  407e88:	str	x25, [x29, #232]
  407e8c:	str	w26, [x29, #240]
  407e90:	str	x21, [x29, #248]
  407e94:	str	w28, [x29, #280]
  407e98:	str	w27, [x29, #344]
  407e9c:	ldr	x0, [x29, #272]
  407ea0:	ldr	x1, [x29, #224]
  407ea4:	cmp	x0, x20
  407ea8:	csel	x2, x0, x20, ls  // ls = plast
  407eac:	ldr	w0, [x29, #292]
  407eb0:	bl	402e40 <read@plt>
  407eb4:	mov	x27, x0
  407eb8:	cmp	x0, #0x0
  407ebc:	b.ge	4085b0 <__fxstatat@plt+0x55f0>  // b.tcont
  407ec0:	ldr	x0, [x29, #264]
  407ec4:	ldr	w22, [x0]
  407ec8:	cmp	w22, #0x4
  407ecc:	b.eq	407e9c <__fxstatat@plt+0x4edc>  // b.none
  407ed0:	ldr	x21, [x29, #248]
  407ed4:	mov	w2, #0x5                   	// #5
  407ed8:	ldr	w23, [x29, #216]
  407edc:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  407ee0:	ldr	w26, [x29, #240]
  407ee4:	add	x1, x1, #0xe68
  407ee8:	ldr	w28, [x29, #280]
  407eec:	mov	x0, #0x0                   	// #0
  407ef0:	ldr	w27, [x29, #344]
  407ef4:	ldr	x25, [x29, #232]
  407ef8:	ldr	x19, [x29, #336]
  407efc:	bl	402e70 <dcgettext@plt>
  407f00:	mov	x1, x21
  407f04:	mov	x20, x0
  407f08:	mov	w0, #0x4                   	// #4
  407f0c:	bl	40ecc0 <__fxstatat@plt+0xbd00>
  407f10:	mov	x2, x20
  407f14:	mov	x3, x0
  407f18:	mov	w1, w22
  407f1c:	mov	w0, #0x0                   	// #0
  407f20:	str	wzr, [x29, #344]
  407f24:	bl	402850 <error@plt>
  407f28:	ldr	w0, [x29, #304]
  407f2c:	bl	402b70 <close@plt>
  407f30:	tbz	w0, #31, 4071d8 <__fxstatat@plt+0x4218>
  407f34:	ldr	x0, [x29, #264]
  407f38:	mov	w2, #0x5                   	// #5
  407f3c:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  407f40:	add	x1, x1, #0xf00
  407f44:	ldr	w22, [x0]
  407f48:	mov	x0, #0x0                   	// #0
  407f4c:	bl	402e70 <dcgettext@plt>
  407f50:	mov	x20, x0
  407f54:	mov	x1, x19
  407f58:	mov	w0, #0x4                   	// #4
  407f5c:	bl	40ecc0 <__fxstatat@plt+0xbd00>
  407f60:	mov	x3, x0
  407f64:	mov	x2, x20
  407f68:	mov	w1, w22
  407f6c:	mov	w0, #0x0                   	// #0
  407f70:	str	wzr, [x29, #344]
  407f74:	bl	402850 <error@plt>
  407f78:	b	4071d8 <__fxstatat@plt+0x4218>
  407f7c:	mov	w0, #0x0                   	// #0
  407f80:	bl	402ee0 <umask@plt>
  407f84:	mov	w20, w0
  407f88:	str	w0, [x22, #8]
  407f8c:	bl	402ee0 <umask@plt>
  407f90:	b	40791c <__fxstatat@plt+0x495c>
  407f94:	mov	w0, #0x0                   	// #0
  407f98:	bl	402ee0 <umask@plt>
  407f9c:	mov	w20, w0
  407fa0:	str	w0, [x21, #8]
  407fa4:	bl	402ee0 <umask@plt>
  407fa8:	b	4078f0 <__fxstatat@plt+0x4930>
  407fac:	ldrb	w22, [x25, #24]
  407fb0:	eor	w22, w22, #0x1
  407fb4:	cbz	w22, 406740 <__fxstatat@plt+0x3780>
  407fb8:	b	405830 <__fxstatat@plt+0x2870>
  407fbc:	add	x2, x29, #0x310
  407fc0:	mov	x1, x19
  407fc4:	mov	w0, #0x0                   	// #0
  407fc8:	bl	402e30 <__lxstat@plt>
  407fcc:	cbnz	w0, 4085a8 <__fxstatat@plt+0x55e8>
  407fd0:	ldr	w0, [x29, #800]
  407fd4:	and	w0, w0, #0xf000
  407fd8:	cmp	w0, #0xa, lsl #12
  407fdc:	b.ne	4085a8 <__fxstatat@plt+0x55e8>  // b.any
  407fe0:	ldrb	w0, [x25, #48]
  407fe4:	str	w0, [x29, #344]
  407fe8:	cbz	w0, 409404 <__fxstatat@plt+0x6444>
  407fec:	ldr	w2, [x29, #108]
  407ff0:	mov	w1, #0x41                  	// #65
  407ff4:	mov	x0, x19
  407ff8:	bl	40b160 <__fxstatat@plt+0x81a0>
  407ffc:	lsr	w22, w0, #31
  408000:	ldr	x1, [x29, #264]
  408004:	str	w0, [x29, #304]
  408008:	ldr	w4, [x1]
  40800c:	cmp	w4, #0x15
  408010:	csel	w26, w22, wzr, eq  // eq = none
  408014:	cbz	w26, 408454 <__fxstatat@plt+0x5494>
  408018:	ldrb	w0, [x19]
  40801c:	cbz	w0, 4083c8 <__fxstatat@plt+0x5408>
  408020:	mov	x0, x19
  408024:	bl	402820 <strlen@plt>
  408028:	add	x0, x19, x0
  40802c:	ldurb	w0, [x0, #-1]
  408030:	cmp	w0, #0x2f
  408034:	cset	w0, ne  // ne = any
  408038:	add	w4, w0, #0x14
  40803c:	b	40718c <__fxstatat@plt+0x41cc>
  408040:	add	x2, x29, #0x290
  408044:	mov	x1, x19
  408048:	mov	w0, #0x0                   	// #0
  40804c:	str	w7, [x29, #328]
  408050:	bl	402f30 <__xstat@plt>
  408054:	ldr	w7, [x29, #328]
  408058:	cbz	w0, 406f7c <__fxstatat@plt+0x3fbc>
  40805c:	b	40582c <__fxstatat@plt+0x286c>
  408060:	add	x2, x29, #0x310
  408064:	mov	x1, x21
  408068:	mov	w0, #0x0                   	// #0
  40806c:	str	w7, [x29, #328]
  408070:	bl	402f30 <__xstat@plt>
  408074:	ldr	w7, [x29, #328]
  408078:	cbz	w0, 406f24 <__fxstatat@plt+0x3f64>
  40807c:	b	40582c <__fxstatat@plt+0x286c>
  408080:	add	x2, x29, #0x210
  408084:	mov	x1, x19
  408088:	mov	w0, #0x0                   	// #0
  40808c:	bl	402e30 <__lxstat@plt>
  408090:	cbz	w0, 407934 <__fxstatat@plt+0x4974>
  408094:	bl	402f10 <__errno_location@plt>
  408098:	mov	x3, x0
  40809c:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  4080a0:	mov	w2, #0x5                   	// #5
  4080a4:	add	x1, x1, #0x968
  4080a8:	mov	x0, #0x0                   	// #0
  4080ac:	b	406e18 <__fxstatat@plt+0x3e58>
  4080b0:	str	xzr, [x29, #256]
  4080b4:	ldrb	w0, [x25, #31]
  4080b8:	cbnz	w0, 4082e8 <__fxstatat@plt+0x5328>
  4080bc:	ldrb	w0, [x25, #29]
  4080c0:	cbz	w0, 40810c <__fxstatat@plt+0x514c>
  4080c4:	ldr	x1, [x29, #424]
  4080c8:	ldr	x0, [x29, #808]
  4080cc:	cmp	x1, x0
  4080d0:	b.eq	40810c <__fxstatat@plt+0x514c>  // b.none
  4080d4:	ldr	w2, [x29, #304]
  4080d8:	mov	w4, w26
  4080dc:	ldr	x0, [x29, #296]
  4080e0:	add	x3, x29, #0x190
  4080e4:	mov	x1, x19
  4080e8:	add	x5, x0, #0x10
  4080ec:	mov	x0, x25
  4080f0:	bl	405228 <__fxstatat@plt+0x2268>
  4080f4:	cmn	w0, #0x1
  4080f8:	b.eq	408354 <__fxstatat@plt+0x5394>  // b.none
  4080fc:	cbnz	w0, 40810c <__fxstatat@plt+0x514c>
  408100:	ldr	w0, [x29, #288]
  408104:	and	w0, w0, #0xfffff1ff
  408108:	str	w0, [x29, #288]
  40810c:	ldrb	w0, [x25, #39]
  408110:	cbz	w0, 40823c <__fxstatat@plt+0x527c>
  408114:	ldr	w0, [x29, #800]
  408118:	tbz	w0, #7, 40906c <__fxstatat@plt+0x60ac>
  40811c:	ldr	w1, [x29, #292]
  408120:	mov	x4, x25
  408124:	ldr	w3, [x29, #304]
  408128:	mov	x2, x19
  40812c:	mov	x0, x21
  408130:	bl	404b10 <__fxstatat@plt+0x1b50>
  408134:	ands	w20, w0, #0xff
  408138:	b.ne	40823c <__fxstatat@plt+0x527c>  // b.any
  40813c:	ldrb	w0, [x25, #40]
  408140:	eor	w0, w0, #0x1
  408144:	str	w0, [x29, #344]
  408148:	cbz	w20, 408158 <__fxstatat@plt+0x5198>
  40814c:	ldr	w1, [x29, #108]
  408150:	ldr	w0, [x29, #304]
  408154:	bl	402ae0 <fchmod@plt>
  408158:	ldr	x0, [x25, #24]
  40815c:	and	x0, x0, #0xffffffffffffff
  408160:	and	x0, x0, #0xffff0000000000ff
  408164:	cbnz	x0, 408488 <__fxstatat@plt+0x54c8>
  408168:	ldrb	w0, [x25, #43]
  40816c:	cbnz	w0, 408464 <__fxstatat@plt+0x54a4>
  408170:	ldrb	w20, [x25, #32]
  408174:	and	w20, w26, w20
  408178:	ands	w20, w20, #0xff
  40817c:	b.ne	409028 <__fxstatat@plt+0x6068>  // b.any
  408180:	ldr	w0, [x29, #148]
  408184:	cbz	w0, 407f28 <__fxstatat@plt+0x4f68>
  408188:	adrp	x0, 42d000 <__fxstatat@plt+0x2a040>
  40818c:	add	x22, x0, #0x400
  408190:	ldr	w0, [x22, #8]
  408194:	cmn	w0, #0x1
  408198:	b.eq	4090d4 <__fxstatat@plt+0x6114>  // b.none
  40819c:	ldr	w0, [x22, #8]
  4081a0:	ldr	w1, [x29, #148]
  4081a4:	bics	wzr, w1, w0
  4081a8:	b.eq	407f28 <__fxstatat@plt+0x4f68>  // b.none
  4081ac:	ldr	w1, [x29, #128]
  4081b0:	ldr	w0, [x29, #304]
  4081b4:	bl	402ae0 <fchmod@plt>
  4081b8:	cbz	w0, 407f28 <__fxstatat@plt+0x4f68>
  4081bc:	ldr	x0, [x29, #264]
  4081c0:	mov	w2, #0x5                   	// #5
  4081c4:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  4081c8:	add	x1, x1, #0xee0
  4081cc:	ldr	w22, [x0]
  4081d0:	mov	x0, #0x0                   	// #0
  4081d4:	bl	402e70 <dcgettext@plt>
  4081d8:	mov	x20, x0
  4081dc:	mov	x1, x19
  4081e0:	mov	w0, #0x4                   	// #4
  4081e4:	bl	40ecc0 <__fxstatat@plt+0xbd00>
  4081e8:	mov	x3, x0
  4081ec:	mov	x2, x20
  4081f0:	mov	w1, w22
  4081f4:	mov	w0, #0x0                   	// #0
  4081f8:	bl	402850 <error@plt>
  4081fc:	ldrb	w0, [x25, #36]
  408200:	cmp	w0, #0x0
  408204:	ldr	w0, [x29, #344]
  408208:	csel	w0, w0, wzr, eq  // eq = none
  40820c:	str	w0, [x29, #344]
  408210:	b	407f28 <__fxstatat@plt+0x4f68>
  408214:	bl	402f10 <__errno_location@plt>
  408218:	mov	x3, x0
  40821c:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  408220:	mov	w2, #0x5                   	// #5
  408224:	add	x1, x1, #0xf50
  408228:	mov	x0, #0x0                   	// #0
  40822c:	b	407828 <__fxstatat@plt+0x4868>
  408230:	mov	w1, #0xa                   	// #10
  408234:	bl	402bf0 <__overflow@plt>
  408238:	b	406398 <__fxstatat@plt+0x33d8>
  40823c:	mov	w0, #0x1                   	// #1
  408240:	str	w0, [x29, #344]
  408244:	b	408158 <__fxstatat@plt+0x5198>
  408248:	ldr	w0, [x29, #544]
  40824c:	and	w0, w0, #0xf000
  408250:	cmp	w0, #0xa, lsl #12
  408254:	b.ne	4075d8 <__fxstatat@plt+0x4618>  // b.any
  408258:	mov	x0, x24
  40825c:	bl	402820 <strlen@plt>
  408260:	ldr	x22, [x29, #576]
  408264:	cmp	x22, x0
  408268:	b.ne	4075d8 <__fxstatat@plt+0x4618>  // b.any
  40826c:	mov	x1, x22
  408270:	mov	x0, x19
  408274:	bl	409f20 <__fxstatat@plt+0x6f60>
  408278:	mov	x22, x0
  40827c:	cbz	x0, 4075d8 <__fxstatat@plt+0x4618>
  408280:	mov	x1, x24
  408284:	bl	402c70 <strcmp@plt>
  408288:	cbnz	w0, 4090c8 <__fxstatat@plt+0x6108>
  40828c:	mov	x0, x22
  408290:	bl	402ce0 <free@plt>
  408294:	mov	x0, x24
  408298:	bl	402ce0 <free@plt>
  40829c:	b	407cb8 <__fxstatat@plt+0x4cf8>
  4082a0:	bl	402f10 <__errno_location@plt>
  4082a4:	mov	x3, x0
  4082a8:	mov	w2, #0x5                   	// #5
  4082ac:	adrp	x1, 415000 <__fxstatat@plt+0x12040>
  4082b0:	mov	x0, #0x0                   	// #0
  4082b4:	add	x1, x1, #0x7a8
  4082b8:	ldr	w20, [x3]
  4082bc:	bl	402e70 <dcgettext@plt>
  4082c0:	mov	x3, x19
  4082c4:	mov	x2, x0
  4082c8:	mov	w1, w20
  4082cc:	mov	w0, #0x0                   	// #0
  4082d0:	bl	402850 <error@plt>
  4082d4:	ldrb	w0, [x25, #36]
  4082d8:	cbnz	w0, 4061f0 <__fxstatat@plt+0x3230>
  4082dc:	ldr	w20, [x29, #344]
  4082e0:	str	wzr, [x29, #344]
  4082e4:	b	405cd0 <__fxstatat@plt+0x2d10>
  4082e8:	add	x0, x29, #0x200
  4082ec:	add	x2, x29, #0x160
  4082f0:	mov	x1, x19
  4082f4:	ldur	q1, [x0, #-40]
  4082f8:	ldur	q0, [x0, #-24]
  4082fc:	ldr	w0, [x29, #304]
  408300:	stp	q1, q0, [x29, #352]
  408304:	bl	412050 <__fxstatat@plt+0xf090>
  408308:	cbz	w0, 4080bc <__fxstatat@plt+0x50fc>
  40830c:	ldr	x0, [x29, #264]
  408310:	mov	w2, #0x5                   	// #5
  408314:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  408318:	add	x1, x1, #0xec8
  40831c:	ldr	w22, [x0]
  408320:	mov	x0, #0x0                   	// #0
  408324:	bl	402e70 <dcgettext@plt>
  408328:	mov	x20, x0
  40832c:	mov	x1, x19
  408330:	mov	w0, #0x4                   	// #4
  408334:	bl	40ecc0 <__fxstatat@plt+0xbd00>
  408338:	mov	x3, x0
  40833c:	mov	x2, x20
  408340:	mov	w0, #0x0                   	// #0
  408344:	mov	w1, w22
  408348:	bl	402850 <error@plt>
  40834c:	ldrb	w0, [x25, #36]
  408350:	cbz	w0, 4080bc <__fxstatat@plt+0x50fc>
  408354:	str	wzr, [x29, #344]
  408358:	b	407f28 <__fxstatat@plt+0x4f68>
  40835c:	ldr	x0, [x29, #264]
  408360:	mov	w2, #0x5                   	// #5
  408364:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  408368:	add	x1, x1, #0xd98
  40836c:	ldr	w22, [x0]
  408370:	mov	x0, #0x0                   	// #0
  408374:	bl	402e70 <dcgettext@plt>
  408378:	mov	x20, x0
  40837c:	mov	x1, x19
  408380:	mov	w0, #0x4                   	// #4
  408384:	bl	40ecc0 <__fxstatat@plt+0xbd00>
  408388:	mov	x3, x0
  40838c:	mov	x2, x20
  408390:	mov	w1, w22
  408394:	mov	w0, #0x0                   	// #0
  408398:	str	wzr, [x29, #344]
  40839c:	bl	402850 <error@plt>
  4083a0:	str	xzr, [x29, #256]
  4083a4:	b	407f28 <__fxstatat@plt+0x4f68>
  4083a8:	ldrb	w0, [x25, #35]
  4083ac:	cbz	w0, 4083d0 <__fxstatat@plt+0x5410>
  4083b0:	ldrb	w0, [x25, #38]
  4083b4:	cbnz	w0, 4083d0 <__fxstatat@plt+0x5410>
  4083b8:	ldr	x1, [x29, #264]
  4083bc:	mov	w0, #0x5f                  	// #95
  4083c0:	str	w0, [x1]
  4083c4:	b	407d18 <__fxstatat@plt+0x4d58>
  4083c8:	mov	w4, #0x15                  	// #21
  4083cc:	b	40718c <__fxstatat@plt+0x41cc>
  4083d0:	ldr	x0, [x29, #264]
  4083d4:	mov	w22, #0x5f                  	// #95
  4083d8:	mov	w2, #0x5                   	// #5
  4083dc:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  4083e0:	add	x1, x1, #0x938
  4083e4:	str	w22, [x0]
  4083e8:	mov	x0, #0x0                   	// #0
  4083ec:	bl	402e70 <dcgettext@plt>
  4083f0:	mov	x20, x0
  4083f4:	mov	x2, x19
  4083f8:	mov	w1, #0x4                   	// #4
  4083fc:	mov	w0, #0x0                   	// #0
  408400:	bl	40ec20 <__fxstatat@plt+0xbc60>
  408404:	mov	x2, x20
  408408:	mov	x3, x0
  40840c:	mov	w1, w22
  408410:	mov	w0, #0x0                   	// #0
  408414:	bl	402850 <error@plt>
  408418:	ldrb	w0, [x25, #38]
  40841c:	cbz	w0, 407d18 <__fxstatat@plt+0x4d58>
  408420:	str	xzr, [x29, #256]
  408424:	str	wzr, [x29, #344]
  408428:	b	407f28 <__fxstatat@plt+0x4f68>
  40842c:	ldr	x0, [x29, #264]
  408430:	ldr	w4, [x0]
  408434:	cmp	w4, #0x2
  408438:	b.ne	40844c <__fxstatat@plt+0x548c>  // b.any
  40843c:	ldrb	w0, [x25, #24]
  408440:	cbnz	w0, 40844c <__fxstatat@plt+0x548c>
  408444:	str	wzr, [x29, #148]
  408448:	b	407140 <__fxstatat@plt+0x4180>
  40844c:	mov	w26, #0x0                   	// #0
  408450:	b	40718c <__fxstatat@plt+0x41cc>
  408454:	ldr	w0, [x29, #304]
  408458:	mov	w26, #0x1                   	// #1
  40845c:	tbnz	w0, #31, 40718c <__fxstatat@plt+0x41cc>
  408460:	b	407d24 <__fxstatat@plt+0x4d64>
  408464:	ldr	w2, [x25, #16]
  408468:	mov	x0, x19
  40846c:	ldr	w1, [x29, #304]
  408470:	bl	409e98 <__fxstatat@plt+0x6ed8>
  408474:	cmp	w0, #0x0
  408478:	ldr	w0, [x29, #344]
  40847c:	csel	w0, w0, wzr, eq  // eq = none
  408480:	str	w0, [x29, #344]
  408484:	b	407f28 <__fxstatat@plt+0x4f68>
  408488:	ldr	w4, [x29, #288]
  40848c:	mov	x2, x19
  408490:	ldr	w1, [x29, #292]
  408494:	mov	x0, x21
  408498:	ldr	w3, [x29, #304]
  40849c:	bl	409dd0 <__fxstatat@plt+0x6e10>
  4084a0:	cbz	w0, 407f28 <__fxstatat@plt+0x4f68>
  4084a4:	b	4081fc <__fxstatat@plt+0x523c>
  4084a8:	ldr	x22, [x29, #704]
  4084ac:	mov	x1, #0x200                 	// #512
  4084b0:	ldr	x2, [x29, #720]
  4084b4:	sdiv	x1, x22, x1
  4084b8:	ldr	w0, [x29, #800]
  4084bc:	and	w0, w0, #0xf000
  4084c0:	cmp	x2, x1
  4084c4:	b.ge	408fec <__fxstatat@plt+0x602c>  // b.tcont
  4084c8:	cmp	w0, #0x8, lsl #12
  4084cc:	b.eq	409270 <__fxstatat@plt+0x62b0>  // b.none
  4084d0:	ldr	w0, [x29, #712]
  4084d4:	mov	x1, #0x7fffffffffffffff    	// #9223372036854775807
  4084d8:	sub	x4, x1, x20
  4084dc:	mov	w3, #0x1                   	// #1
  4084e0:	ldr	x1, [x29, #272]
  4084e4:	cmp	w0, #0x20, lsl #12
  4084e8:	csel	w0, w0, w5, ge  // ge = tcont
  4084ec:	mov	x2, x4
  4084f0:	str	x4, [x29, #336]
  4084f4:	sxtw	x0, w0
  4084f8:	str	w3, [x29, #344]
  4084fc:	bl	40ac98 <__fxstatat@plt+0x7cd8>
  408500:	ldr	x4, [x29, #336]
  408504:	ldr	x1, [x29, #272]
  408508:	cmp	x1, x22
  40850c:	b.ls	407df0 <__fxstatat@plt+0x4e30>  // b.plast
  408510:	add	x1, x22, #0x1
  408514:	str	x1, [x29, #272]
  408518:	b	407df0 <__fxstatat@plt+0x4e30>
  40851c:	ldr	w2, [x29, #292]
  408520:	mov	x1, #0x9409                	// #37897
  408524:	ldr	w0, [x29, #304]
  408528:	movk	x1, #0x4004, lsl #16
  40852c:	bl	402f90 <ioctl@plt>
  408530:	cbz	w0, 4080b0 <__fxstatat@plt+0x50f0>
  408534:	ldr	w0, [x25, #56]
  408538:	cmp	w0, #0x2
  40853c:	b.ne	407d4c <__fxstatat@plt+0x4d8c>  // b.any
  408540:	ldr	x0, [x29, #264]
  408544:	mov	w2, #0x5                   	// #5
  408548:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  40854c:	add	x1, x1, #0xe28
  408550:	ldr	w22, [x0]
  408554:	mov	x0, #0x0                   	// #0
  408558:	bl	402e70 <dcgettext@plt>
  40855c:	mov	x20, x0
  408560:	mov	x2, x19
  408564:	mov	w1, #0x4                   	// #4
  408568:	mov	w0, #0x0                   	// #0
  40856c:	bl	40ec20 <__fxstatat@plt+0xbc60>
  408570:	mov	x2, x21
  408574:	mov	x24, x0
  408578:	mov	w1, #0x4                   	// #4
  40857c:	mov	w0, #0x1                   	// #1
  408580:	bl	40ec20 <__fxstatat@plt+0xbc60>
  408584:	mov	x4, x0
  408588:	mov	x3, x24
  40858c:	mov	x2, x20
  408590:	mov	w1, w22
  408594:	mov	w0, #0x0                   	// #0
  408598:	str	wzr, [x29, #344]
  40859c:	bl	402850 <error@plt>
  4085a0:	str	xzr, [x29, #256]
  4085a4:	b	407f28 <__fxstatat@plt+0x4f68>
  4085a8:	mov	w4, #0x11                  	// #17
  4085ac:	b	40800c <__fxstatat@plt+0x504c>
  4085b0:	b.eq	408698 <__fxstatat@plt+0x56d8>  // b.none
  4085b4:	sub	x20, x20, x0
  4085b8:	ldr	x0, [x29, #136]
  4085bc:	ldr	x26, [x29, #224]
  4085c0:	cmp	x0, #0x0
  4085c4:	ldr	x0, [x29, #208]
  4085c8:	cset	w22, ne  // ne = any
  4085cc:	ldr	x25, [x29, #192]
  4085d0:	mov	x10, x26
  4085d4:	add	x0, x0, x27
  4085d8:	str	x0, [x29, #208]
  4085dc:	cmp	x25, x27
  4085e0:	csel	x25, x25, x27, ls  // ls = plast
  4085e4:	cmp	x25, #0x0
  4085e8:	csel	w24, w22, wzr, ne  // ne = any
  4085ec:	cbz	w24, 40874c <__fxstatat@plt+0x578c>
  4085f0:	mov	x1, x26
  4085f4:	mov	x2, x25
  4085f8:	ldrb	w0, [x1]
  4085fc:	cbnz	w0, 408854 <__fxstatat@plt+0x5894>
  408600:	add	x1, x1, #0x1
  408604:	subs	x2, x2, #0x1
  408608:	b.eq	40871c <__fxstatat@plt+0x575c>  // b.none
  40860c:	tst	x2, #0xf
  408610:	b.ne	4085f8 <__fxstatat@plt+0x5638>  // b.any
  408614:	mov	x0, x26
  408618:	str	x10, [x29, #184]
  40861c:	bl	402c30 <memcmp@plt>
  408620:	cmp	w0, #0x0
  408624:	ldr	x10, [x29, #184]
  408628:	cset	w24, eq  // eq = none
  40862c:	cmp	x19, #0x0
  408630:	eor	w1, w24, w23
  408634:	cset	w21, ne  // ne = any
  408638:	cmp	x27, x25
  40863c:	cset	w2, eq  // eq = none
  408640:	eor	w0, w24, #0x1
  408644:	and	w21, w21, w1
  408648:	tst	w2, w0
  40864c:	b.eq	40872c <__fxstatat@plt+0x576c>  // b.none
  408650:	mov	w24, #0x0                   	// #0
  408654:	mov	w28, #0x1                   	// #1
  408658:	cbz	w21, 408768 <__fxstatat@plt+0x57a8>
  40865c:	cbnz	w23, 408778 <__fxstatat@plt+0x57b8>
  408660:	ldr	w0, [x29, #304]
  408664:	mov	x1, x10
  408668:	mov	x2, x19
  40866c:	bl	40b680 <__fxstatat@plt+0x86c0>
  408670:	cmp	x19, x0
  408674:	b.ne	409360 <__fxstatat@plt+0x63a0>  // b.any
  408678:	cbnz	w28, 4087b8 <__fxstatat@plt+0x57f8>
  40867c:	mov	w23, w24
  408680:	mov	x10, x26
  408684:	mov	x19, x25
  408688:	add	x26, x26, x25
  40868c:	subs	x27, x27, x25
  408690:	b.ne	4085dc <__fxstatat@plt+0x561c>  // b.any
  408694:	cbnz	x20, 407e9c <__fxstatat@plt+0x4edc>
  408698:	mov	x24, x19
  40869c:	mov	w0, w23
  4086a0:	ldr	w26, [x29, #240]
  4086a4:	ldr	w23, [x29, #216]
  4086a8:	ldr	w28, [x29, #280]
  4086ac:	ldr	w27, [x29, #344]
  4086b0:	ldr	x25, [x29, #232]
  4086b4:	ldr	x21, [x29, #248]
  4086b8:	ldr	x19, [x29, #336]
  4086bc:	cbz	w0, 4080b4 <__fxstatat@plt+0x50f4>
  4086c0:	ldrb	w2, [x29, #200]
  4086c4:	mov	x3, x24
  4086c8:	ldr	w20, [x29, #304]
  4086cc:	mov	x1, x19
  4086d0:	mov	w0, w20
  4086d4:	bl	405110 <__fxstatat@plt+0x2150>
  4086d8:	ands	w0, w0, #0xff
  4086dc:	str	w0, [x29, #344]
  4086e0:	b.eq	407f28 <__fxstatat@plt+0x4f68>  // b.none
  4086e4:	ldr	x1, [x29, #208]
  4086e8:	mov	w0, w20
  4086ec:	bl	402ea0 <ftruncate@plt>
  4086f0:	tbz	w0, #31, 4080b4 <__fxstatat@plt+0x50f4>
  4086f4:	ldr	x0, [x29, #264]
  4086f8:	mov	w2, #0x5                   	// #5
  4086fc:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  408700:	add	x1, x1, #0xeb0
  408704:	ldr	w22, [x0]
  408708:	mov	x0, #0x0                   	// #0
  40870c:	bl	402e70 <dcgettext@plt>
  408710:	mov	x20, x0
  408714:	mov	x1, x19
  408718:	b	407f08 <__fxstatat@plt+0x4f48>
  40871c:	cmp	x19, #0x0
  408720:	eor	w0, w23, #0x1
  408724:	cset	w21, ne  // ne = any
  408728:	and	w21, w21, w0
  40872c:	cbnz	w21, 4093b0 <__fxstatat@plt+0x63f0>
  408730:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  408734:	sub	x0, x0, x25
  408738:	cmp	x0, x19
  40873c:	b.cc	4087ec <__fxstatat@plt+0x582c>  // b.lo, b.ul, b.last
  408740:	add	x19, x25, x19
  408744:	mov	w23, w24
  408748:	b	408688 <__fxstatat@plt+0x56c8>
  40874c:	cmp	x27, x25
  408750:	eor	w0, w23, #0x1
  408754:	cset	w1, eq  // eq = none
  408758:	tst	w1, w0
  40875c:	b.ne	408768 <__fxstatat@plt+0x57a8>  // b.any
  408760:	mov	w24, w23
  408764:	cbnz	x25, 408730 <__fxstatat@plt+0x5770>
  408768:	add	x19, x19, x25
  40876c:	mov	w21, #0x0                   	// #0
  408770:	mov	w28, #0x1                   	// #1
  408774:	b	40865c <__fxstatat@plt+0x569c>
  408778:	ldrb	w2, [x29, #200]
  40877c:	mov	x3, x19
  408780:	ldr	w0, [x29, #304]
  408784:	ldr	x1, [x29, #336]
  408788:	bl	405110 <__fxstatat@plt+0x2150>
  40878c:	ands	w23, w0, #0xff
  408790:	b.ne	408678 <__fxstatat@plt+0x56b8>  // b.any
  408794:	ldr	w27, [x29, #344]
  408798:	ldr	w26, [x29, #240]
  40879c:	ldr	w28, [x29, #280]
  4087a0:	str	w23, [x29, #344]
  4087a4:	ldr	w23, [x29, #216]
  4087a8:	ldr	x25, [x29, #232]
  4087ac:	ldr	x21, [x29, #248]
  4087b0:	ldr	x19, [x29, #336]
  4087b4:	b	407f28 <__fxstatat@plt+0x4f68>
  4087b8:	cbz	x25, 4087d4 <__fxstatat@plt+0x5814>
  4087bc:	cbz	w21, 4087dc <__fxstatat@plt+0x581c>
  4087c0:	mov	x19, x25
  4087c4:	mov	w23, w24
  4087c8:	mov	x10, x26
  4087cc:	mov	x25, #0x0                   	// #0
  4087d0:	b	4085dc <__fxstatat@plt+0x561c>
  4087d4:	cbnz	w21, 408848 <__fxstatat@plt+0x5888>
  4087d8:	mov	x27, #0x0                   	// #0
  4087dc:	mov	w23, w24
  4087e0:	mov	x10, x26
  4087e4:	mov	x19, #0x0                   	// #0
  4087e8:	b	408688 <__fxstatat@plt+0x56c8>
  4087ec:	ldr	x21, [x29, #248]
  4087f0:	mov	w2, #0x5                   	// #5
  4087f4:	ldr	w23, [x29, #216]
  4087f8:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  4087fc:	ldr	w26, [x29, #240]
  408800:	add	x1, x1, #0xe98
  408804:	ldr	w28, [x29, #280]
  408808:	mov	x0, #0x0                   	// #0
  40880c:	ldr	w27, [x29, #344]
  408810:	ldr	x25, [x29, #232]
  408814:	ldr	x19, [x29, #336]
  408818:	bl	402e70 <dcgettext@plt>
  40881c:	mov	x1, x21
  408820:	mov	x20, x0
  408824:	mov	w0, #0x4                   	// #4
  408828:	bl	40ecc0 <__fxstatat@plt+0xbd00>
  40882c:	mov	x2, x20
  408830:	mov	x3, x0
  408834:	mov	w1, #0x0                   	// #0
  408838:	mov	w0, #0x0                   	// #0
  40883c:	str	wzr, [x29, #344]
  408840:	bl	402850 <error@plt>
  408844:	b	407f28 <__fxstatat@plt+0x4f68>
  408848:	mov	w23, w24
  40884c:	mov	x19, #0x0                   	// #0
  408850:	b	408694 <__fxstatat@plt+0x56d4>
  408854:	mov	w24, #0x0                   	// #0
  408858:	b	40862c <__fxstatat@plt+0x566c>
  40885c:	mov	w0, #0x1                   	// #1
  408860:	str	w0, [x29, #144]
  408864:	ldr	x0, [x29, #704]
  408868:	str	wzr, [x29, #104]
  40886c:	str	x0, [x29, #208]
  408870:	add	x0, x29, #0x160
  408874:	mov	x20, #0x0                   	// #0
  408878:	mov	x1, x0
  40887c:	ldr	w0, [x29, #292]
  408880:	str	x1, [x29, #336]
  408884:	bl	4097c8 <__fxstatat@plt+0x6808>
  408888:	stp	w23, w26, [x29, #168]
  40888c:	adrp	x0, 42d000 <__fxstatat@plt+0x2a040>
  408890:	mov	w26, w24
  408894:	add	x0, x0, #0x520
  408898:	str	x0, [x29, #112]
  40889c:	add	x0, x0, #0x20
  4088a0:	str	x0, [x29, #96]
  4088a4:	str	x25, [x29, #160]
  4088a8:	str	x21, [x29, #176]
  4088ac:	str	w28, [x29, #184]
  4088b0:	str	w27, [x29, #192]
  4088b4:	str	xzr, [x29, #232]
  4088b8:	str	xzr, [x29, #248]
  4088bc:	str	x19, [x29, #280]
  4088c0:	ldr	x0, [x29, #336]
  4088c4:	bl	4097e8 <__fxstatat@plt+0x6828>
  4088c8:	tst	w0, #0xff
  4088cc:	b.eq	4092c4 <__fxstatat@plt+0x6304>  // b.none
  4088d0:	ldr	x0, [x29, #376]
  4088d4:	cbz	x0, 408dc8 <__fxstatat@plt+0x5e08>
  4088d8:	ldr	x20, [x29, #248]
  4088dc:	mov	x0, #0x0                   	// #0
  4088e0:	ldr	x1, [x29, #232]
  4088e4:	mov	x19, x20
  4088e8:	str	wzr, [x29, #156]
  4088ec:	ldr	x2, [x29, #392]
  4088f0:	add	x0, x0, x0, lsl #1
  4088f4:	add	x3, x2, x0, lsl #3
  4088f8:	ldr	x2, [x2, x0, lsl #3]
  4088fc:	str	x2, [x29, #248]
  408900:	ldr	x0, [x3, #8]
  408904:	str	x0, [x29, #232]
  408908:	ldr	x3, [x29, #208]
  40890c:	add	x0, x2, x0
  408910:	cmp	x0, x3
  408914:	b.le	40892c <__fxstatat@plt+0x596c>
  408918:	cmp	x2, x3
  40891c:	csel	x2, x2, x3, le
  408920:	str	x2, [x29, #248]
  408924:	sub	x0, x3, x2
  408928:	str	x0, [x29, #232]
  40892c:	ldr	x0, [x29, #248]
  408930:	str	wzr, [x29, #132]
  408934:	sub	x19, x0, x19
  408938:	subs	x19, x19, x1
  40893c:	b.ne	408cc4 <__fxstatat@plt+0x5d04>  // b.any
  408940:	ldr	w0, [x29, #144]
  408944:	cmp	w0, #0x3
  408948:	ldr	x0, [x29, #136]
  40894c:	csel	x0, x0, xzr, eq  // eq = none
  408950:	str	x0, [x29, #200]
  408954:	ldr	x0, [x29, #232]
  408958:	str	x0, [x29, #240]
  40895c:	cbz	x0, 408f50 <__fxstatat@plt+0x5f90>
  408960:	ldr	x0, [x29, #200]
  408964:	mov	x26, #0x0                   	// #0
  408968:	ldr	x1, [x29, #272]
  40896c:	cmp	x0, #0x0
  408970:	mov	x28, x26
  408974:	mov	w27, #0x0                   	// #0
  408978:	csel	x0, x0, x1, ne  // ne = any
  40897c:	str	x0, [x29, #120]
  408980:	str	xzr, [x29, #216]
  408984:	mov	w26, w27
  408988:	ldr	x0, [x29, #240]
  40898c:	ldr	x2, [x29, #272]
  408990:	ldr	x1, [x29, #224]
  408994:	cmp	x0, x2
  408998:	csel	x2, x0, x2, ls  // ls = plast
  40899c:	ldr	w0, [x29, #292]
  4089a0:	bl	402e40 <read@plt>
  4089a4:	mov	x20, x0
  4089a8:	cmp	x0, #0x0
  4089ac:	b.ge	408a20 <__fxstatat@plt+0x5a60>  // b.tcont
  4089b0:	ldr	x0, [x29, #264]
  4089b4:	ldr	w20, [x0]
  4089b8:	cmp	w20, #0x4
  4089bc:	b.eq	408988 <__fxstatat@plt+0x59c8>  // b.none
  4089c0:	ldr	x21, [x29, #176]
  4089c4:	mov	w2, #0x5                   	// #5
  4089c8:	ldp	w23, w26, [x29, #168]
  4089cc:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  4089d0:	ldr	w28, [x29, #184]
  4089d4:	add	x1, x1, #0xe68
  4089d8:	ldr	w27, [x29, #192]
  4089dc:	mov	x0, #0x0                   	// #0
  4089e0:	ldr	x25, [x29, #160]
  4089e4:	ldr	x19, [x29, #280]
  4089e8:	bl	402e70 <dcgettext@plt>
  4089ec:	mov	x1, x21
  4089f0:	mov	x22, x0
  4089f4:	mov	w0, #0x4                   	// #4
  4089f8:	bl	40ecc0 <__fxstatat@plt+0xbd00>
  4089fc:	mov	x2, x22
  408a00:	mov	x3, x0
  408a04:	mov	w1, w20
  408a08:	mov	w0, #0x0                   	// #0
  408a0c:	bl	402850 <error@plt>
  408a10:	ldr	x0, [x29, #392]
  408a14:	str	wzr, [x29, #344]
  408a18:	bl	402ce0 <free@plt>
  408a1c:	b	407f28 <__fxstatat@plt+0x4f68>
  408a20:	b.eq	408f44 <__fxstatat@plt+0x5f84>  // b.none
  408a24:	ldr	x0, [x29, #200]
  408a28:	ldr	x25, [x29, #224]
  408a2c:	cmp	x0, #0x0
  408a30:	ldr	x0, [x29, #240]
  408a34:	cset	w22, ne  // ne = any
  408a38:	ldr	x19, [x29, #120]
  408a3c:	sub	x0, x0, x20
  408a40:	str	x0, [x29, #240]
  408a44:	mov	x3, x25
  408a48:	ldr	x0, [x29, #216]
  408a4c:	add	x0, x0, x20
  408a50:	str	x0, [x29, #216]
  408a54:	nop
  408a58:	cmp	x19, x20
  408a5c:	mov	x23, x20
  408a60:	csel	x19, x19, x20, ls  // ls = plast
  408a64:	cmp	x19, #0x0
  408a68:	csel	w27, w22, wzr, ne  // ne = any
  408a6c:	cbz	w27, 408bf4 <__fxstatat@plt+0x5c34>
  408a70:	mov	x1, x25
  408a74:	mov	x2, x19
  408a78:	ldrb	w0, [x1]
  408a7c:	cbnz	w0, 408d60 <__fxstatat@plt+0x5da0>
  408a80:	add	x1, x1, #0x1
  408a84:	subs	x2, x2, #0x1
  408a88:	b.eq	408b74 <__fxstatat@plt+0x5bb4>  // b.none
  408a8c:	tst	x2, #0xf
  408a90:	b.ne	408a78 <__fxstatat@plt+0x5ab8>  // b.any
  408a94:	mov	x0, x25
  408a98:	str	x3, [x29, #344]
  408a9c:	bl	402c30 <memcmp@plt>
  408aa0:	cmp	w0, #0x0
  408aa4:	cset	w27, eq  // eq = none
  408aa8:	cset	w1, ne  // ne = any
  408aac:	eor	w21, w27, w26
  408ab0:	ldr	x3, [x29, #344]
  408ab4:	and	w21, w21, #0xff
  408ab8:	cmp	x28, #0x0
  408abc:	cset	w0, ne  // ne = any
  408ac0:	cmp	w1, #0x0
  408ac4:	and	w21, w21, w0
  408ac8:	ccmp	x20, x19, #0x0, ne  // ne = any
  408acc:	b.ne	408b84 <__fxstatat@plt+0x5bc4>  // b.any
  408ad0:	mov	w27, #0x0                   	// #0
  408ad4:	mov	w24, #0x1                   	// #1
  408ad8:	cbz	w21, 408c10 <__fxstatat@plt+0x5c50>
  408adc:	cbnz	w26, 408c20 <__fxstatat@plt+0x5c60>
  408ae0:	ldr	w0, [x29, #304]
  408ae4:	mov	x1, x3
  408ae8:	mov	x2, x28
  408aec:	bl	40b680 <__fxstatat@plt+0x86c0>
  408af0:	cmp	x28, x0
  408af4:	b.ne	408b18 <__fxstatat@plt+0x5b58>  // b.any
  408af8:	cbz	w24, 408c40 <__fxstatat@plt+0x5c80>
  408afc:	cbz	x19, 408c58 <__fxstatat@plt+0x5c98>
  408b00:	cbz	w21, 408c60 <__fxstatat@plt+0x5ca0>
  408b04:	mov	x28, x19
  408b08:	mov	w26, w27
  408b0c:	mov	x3, x25
  408b10:	mov	x19, #0x0                   	// #0
  408b14:	b	408a58 <__fxstatat@plt+0x5a98>
  408b18:	ldr	x0, [x29, #264]
  408b1c:	mov	w2, #0x5                   	// #5
  408b20:	ldr	x19, [x29, #280]
  408b24:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  408b28:	ldr	w22, [x0]
  408b2c:	add	x1, x1, #0xe80
  408b30:	ldp	w23, w26, [x29, #168]
  408b34:	mov	x0, #0x0                   	// #0
  408b38:	ldr	w28, [x29, #184]
  408b3c:	ldr	w27, [x29, #192]
  408b40:	ldr	x25, [x29, #160]
  408b44:	ldr	x21, [x29, #176]
  408b48:	bl	402e70 <dcgettext@plt>
  408b4c:	mov	x1, x19
  408b50:	mov	x20, x0
  408b54:	mov	w0, #0x4                   	// #4
  408b58:	bl	40ecc0 <__fxstatat@plt+0xbd00>
  408b5c:	mov	x3, x0
  408b60:	mov	x2, x20
  408b64:	mov	w1, w22
  408b68:	mov	w0, #0x0                   	// #0
  408b6c:	bl	402850 <error@plt>
  408b70:	b	408a10 <__fxstatat@plt+0x5a50>
  408b74:	cmp	x28, #0x0
  408b78:	eor	w21, w26, #0x1
  408b7c:	cset	w0, ne  // ne = any
  408b80:	and	w21, w0, w21
  408b84:	cbnz	w21, 4091cc <__fxstatat@plt+0x620c>
  408b88:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  408b8c:	sub	x0, x0, x19
  408b90:	cmp	x0, x28
  408b94:	b.cc	408d0c <__fxstatat@plt+0x5d4c>  // b.lo, b.ul, b.last
  408b98:	add	x28, x19, x28
  408b9c:	sub	x20, x20, x19
  408ba0:	add	x25, x25, x19
  408ba4:	mov	w26, w27
  408ba8:	cbnz	x20, 408a58 <__fxstatat@plt+0x5a98>
  408bac:	ldr	x0, [x29, #240]
  408bb0:	cbnz	x0, 408984 <__fxstatat@plt+0x59c4>
  408bb4:	mov	x26, x28
  408bb8:	cbz	w27, 408c78 <__fxstatat@plt+0x5cb8>
  408bbc:	ldr	w0, [x29, #304]
  408bc0:	mov	x3, x26
  408bc4:	ldr	x1, [x29, #280]
  408bc8:	mov	w2, #0x1                   	// #1
  408bcc:	bl	405110 <__fxstatat@plt+0x2150>
  408bd0:	ands	w27, w0, #0xff
  408bd4:	b.ne	408c78 <__fxstatat@plt+0x5cb8>  // b.any
  408bd8:	ldp	w23, w26, [x29, #168]
  408bdc:	ldr	w28, [x29, #184]
  408be0:	ldr	w27, [x29, #192]
  408be4:	ldr	x25, [x29, #160]
  408be8:	ldr	x21, [x29, #176]
  408bec:	ldr	x19, [x29, #280]
  408bf0:	b	408a10 <__fxstatat@plt+0x5a50>
  408bf4:	cmp	x20, x19
  408bf8:	eor	w0, w26, #0x1
  408bfc:	cset	w1, eq  // eq = none
  408c00:	tst	w1, w0
  408c04:	b.ne	408c10 <__fxstatat@plt+0x5c50>  // b.any
  408c08:	mov	w27, w26
  408c0c:	cbnz	x19, 408b88 <__fxstatat@plt+0x5bc8>
  408c10:	add	x28, x28, x19
  408c14:	mov	w21, #0x0                   	// #0
  408c18:	mov	w24, #0x1                   	// #1
  408c1c:	b	408adc <__fxstatat@plt+0x5b1c>
  408c20:	ldr	w0, [x29, #304]
  408c24:	mov	x3, x28
  408c28:	ldr	x1, [x29, #280]
  408c2c:	mov	w2, #0x1                   	// #1
  408c30:	bl	405110 <__fxstatat@plt+0x2150>
  408c34:	tst	w0, #0xff
  408c38:	b.ne	408af8 <__fxstatat@plt+0x5b38>  // b.any
  408c3c:	b	408bd8 <__fxstatat@plt+0x5c18>
  408c40:	mov	x3, x25
  408c44:	sub	x20, x20, x19
  408c48:	mov	w26, w27
  408c4c:	add	x25, x25, x19
  408c50:	mov	x28, x19
  408c54:	b	408ba8 <__fxstatat@plt+0x5be8>
  408c58:	cbnz	w21, 408cbc <__fxstatat@plt+0x5cfc>
  408c5c:	mov	x23, #0x0                   	// #0
  408c60:	mov	x3, x25
  408c64:	sub	x20, x23, x19
  408c68:	mov	w26, w27
  408c6c:	add	x25, x25, x19
  408c70:	mov	x28, #0x0                   	// #0
  408c74:	b	408ba8 <__fxstatat@plt+0x5be8>
  408c78:	ldr	x0, [x29, #216]
  408c7c:	ldr	x1, [x29, #248]
  408c80:	add	x20, x0, x1
  408c84:	cbnz	x0, 408c8c <__fxstatat@plt+0x5ccc>
  408c88:	ldr	w27, [x29, #132]
  408c8c:	ldr	x0, [x29, #208]
  408c90:	cmp	x20, x0
  408c94:	b.eq	408f58 <__fxstatat@plt+0x5f98>  // b.none
  408c98:	ldr	w0, [x29, #156]
  408c9c:	ldr	x1, [x29, #376]
  408ca0:	add	w0, w0, #0x1
  408ca4:	str	w0, [x29, #156]
  408ca8:	cmp	x1, w0, uxtw
  408cac:	b.ls	408dc4 <__fxstatat@plt+0x5e04>  // b.plast
  408cb0:	ldr	x1, [x29, #232]
  408cb4:	ldr	x19, [x29, #248]
  408cb8:	b	4088ec <__fxstatat@plt+0x592c>
  408cbc:	mov	x28, #0x0                   	// #0
  408cc0:	b	408bac <__fxstatat@plt+0x5bec>
  408cc4:	mov	x1, x0
  408cc8:	ldr	w0, [x29, #292]
  408ccc:	mov	w2, #0x0                   	// #0
  408cd0:	bl	402950 <lseek@plt>
  408cd4:	tbnz	x0, #63, 4090e8 <__fxstatat@plt+0x6128>
  408cd8:	ldr	w0, [x29, #144]
  408cdc:	cmp	w0, #0x1
  408ce0:	b.eq	408d70 <__fxstatat@plt+0x5db0>  // b.none
  408ce4:	cmp	w0, #0x3
  408ce8:	ldr	w0, [x29, #304]
  408cec:	ldr	x1, [x29, #280]
  408cf0:	cset	w2, eq  // eq = none
  408cf4:	mov	x3, x19
  408cf8:	bl	405110 <__fxstatat@plt+0x2150>
  408cfc:	ands	w0, w0, #0xff
  408d00:	str	w0, [x29, #132]
  408d04:	b.ne	408940 <__fxstatat@plt+0x5980>  // b.any
  408d08:	b	408bd8 <__fxstatat@plt+0x5c18>
  408d0c:	ldr	x21, [x29, #176]
  408d10:	mov	w2, #0x5                   	// #5
  408d14:	ldp	w23, w26, [x29, #168]
  408d18:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  408d1c:	ldr	w28, [x29, #184]
  408d20:	add	x1, x1, #0xe98
  408d24:	ldr	w27, [x29, #192]
  408d28:	mov	x0, #0x0                   	// #0
  408d2c:	ldr	x25, [x29, #160]
  408d30:	ldr	x19, [x29, #280]
  408d34:	bl	402e70 <dcgettext@plt>
  408d38:	mov	x1, x21
  408d3c:	mov	x20, x0
  408d40:	mov	w0, #0x4                   	// #4
  408d44:	bl	40ecc0 <__fxstatat@plt+0xbd00>
  408d48:	mov	x2, x20
  408d4c:	mov	x3, x0
  408d50:	mov	w1, #0x0                   	// #0
  408d54:	mov	w0, #0x0                   	// #0
  408d58:	bl	402850 <error@plt>
  408d5c:	b	408a10 <__fxstatat@plt+0x5a50>
  408d60:	mov	w1, w27
  408d64:	mov	w21, w26
  408d68:	mov	w27, #0x0                   	// #0
  408d6c:	b	408ab8 <__fxstatat@plt+0x5af8>
  408d70:	ldr	x0, [x29, #112]
  408d74:	adrp	x20, 42d000 <__fxstatat@plt+0x2a040>
  408d78:	ldr	x0, [x0, #16]
  408d7c:	cbz	x0, 408eb4 <__fxstatat@plt+0x5ef4>
  408d80:	ldr	w21, [x29, #304]
  408d84:	add	x23, x20, #0x400
  408d88:	ldr	x1, [x29, #112]
  408d8c:	mov	w0, w21
  408d90:	ldr	x20, [x23]
  408d94:	ldr	x1, [x1, #16]
  408d98:	cmp	x20, x19
  408d9c:	csel	x20, x20, x19, ls  // ls = plast
  408da0:	mov	x2, x20
  408da4:	bl	40b680 <__fxstatat@plt+0x86c0>
  408da8:	cmp	x20, x0
  408dac:	b.ne	409180 <__fxstatat@plt+0x61c0>  // b.any
  408db0:	subs	x19, x19, x20
  408db4:	b.ne	408d88 <__fxstatat@plt+0x5dc8>  // b.any
  408db8:	str	wzr, [x29, #132]
  408dbc:	str	xzr, [x29, #200]
  408dc0:	b	408954 <__fxstatat@plt+0x5994>
  408dc4:	mov	w26, w27
  408dc8:	ldr	x0, [x29, #392]
  408dcc:	bl	402ce0 <free@plt>
  408dd0:	str	xzr, [x29, #376]
  408dd4:	ldrb	w0, [x29, #385]
  408dd8:	str	xzr, [x29, #392]
  408ddc:	cbz	w0, 4088c0 <__fxstatat@plt+0x5900>
  408de0:	mov	w24, w26
  408de4:	ldr	w28, [x29, #184]
  408de8:	ldp	w23, w26, [x29, #168]
  408dec:	ldr	w27, [x29, #192]
  408df0:	ldr	x25, [x29, #160]
  408df4:	ldr	x21, [x29, #176]
  408df8:	ldr	x19, [x29, #280]
  408dfc:	ldr	x1, [x29, #208]
  408e00:	cmp	x20, x1
  408e04:	cset	w22, lt  // lt = tstop
  408e08:	cmp	w22, #0x0
  408e0c:	ccmp	w24, #0x0, #0x0, eq  // eq = none
  408e10:	b.eq	4080b4 <__fxstatat@plt+0x50f4>  // b.none
  408e14:	ldr	w0, [x29, #144]
  408e18:	cmp	w0, #0x1
  408e1c:	b.eq	409130 <__fxstatat@plt+0x6170>  // b.none
  408e20:	ldr	w0, [x29, #304]
  408e24:	bl	402ea0 <ftruncate@plt>
  408e28:	cbnz	w0, 4086f4 <__fxstatat@plt+0x5734>
  408e2c:	ldr	w0, [x29, #144]
  408e30:	cmp	w22, #0x0
  408e34:	ccmp	w0, #0x3, #0x0, ne  // ne = any
  408e38:	b.ne	4080b4 <__fxstatat@plt+0x50f4>  // b.any
  408e3c:	ldr	x0, [x29, #208]
  408e40:	mov	x2, x20
  408e44:	mov	w1, #0x3                   	// #3
  408e48:	sub	x3, x0, x20
  408e4c:	ldr	w0, [x29, #304]
  408e50:	bl	402ec0 <fallocate@plt>
  408e54:	tbz	w0, #31, 4080b4 <__fxstatat@plt+0x50f4>
  408e58:	ldr	x0, [x29, #264]
  408e5c:	ldr	w20, [x0]
  408e60:	cmp	w20, #0x26
  408e64:	cset	w0, eq  // eq = none
  408e68:	cmp	w20, #0x5f
  408e6c:	csinc	w0, w0, wzr, ne  // ne = any
  408e70:	str	w0, [x29, #344]
  408e74:	cbnz	w0, 4080b4 <__fxstatat@plt+0x50f4>
  408e78:	mov	w2, #0x5                   	// #5
  408e7c:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  408e80:	mov	x0, #0x0                   	// #0
  408e84:	add	x1, x1, #0x8d8
  408e88:	bl	402e70 <dcgettext@plt>
  408e8c:	mov	x22, x0
  408e90:	mov	x1, x19
  408e94:	mov	w0, #0x4                   	// #4
  408e98:	bl	40ecc0 <__fxstatat@plt+0xbd00>
  408e9c:	mov	x3, x0
  408ea0:	mov	x2, x22
  408ea4:	mov	w1, w20
  408ea8:	mov	w0, #0x0                   	// #0
  408eac:	bl	402850 <error@plt>
  408eb0:	b	407f28 <__fxstatat@plt+0x4f68>
  408eb4:	ldr	x0, [x20, #1024]
  408eb8:	mov	x1, #0x1                   	// #1
  408ebc:	add	x23, x20, #0x400
  408ec0:	bl	402af0 <calloc@plt>
  408ec4:	ldr	w21, [x29, #304]
  408ec8:	ldr	x1, [x29, #112]
  408ecc:	str	x0, [x1, #16]
  408ed0:	cbnz	x0, 408d88 <__fxstatat@plt+0x5dc8>
  408ed4:	mov	x0, #0x400                 	// #1024
  408ed8:	str	x0, [x20, #1024]
  408edc:	mov	x0, x1
  408ee0:	ldr	w21, [x29, #304]
  408ee4:	ldr	x1, [x29, #96]
  408ee8:	str	x1, [x0, #16]
  408eec:	b	408d88 <__fxstatat@plt+0x5dc8>
  408ef0:	ldr	w0, [x25, #12]
  408ef4:	cmp	w0, #0x3
  408ef8:	b.eq	408f68 <__fxstatat@plt+0x5fa8>  // b.none
  408efc:	ldr	w0, [x29, #712]
  408f00:	mov	w1, #0x20000               	// #131072
  408f04:	mov	x2, #0x7fffffffffffffff    	// #9223372036854775807
  408f08:	sub	x4, x2, x20
  408f0c:	cmp	w0, w1
  408f10:	mov	x2, x4
  408f14:	csel	w0, w0, w1, ge  // ge = tcont
  408f18:	str	w3, [x29, #336]
  408f1c:	ldr	x1, [x29, #272]
  408f20:	sxtw	x0, w0
  408f24:	str	x4, [x29, #344]
  408f28:	bl	40ac98 <__fxstatat@plt+0x7cd8>
  408f2c:	ldr	w3, [x29, #336]
  408f30:	ldr	x4, [x29, #344]
  408f34:	cmp	w3, #0x8, lsl #12
  408f38:	b.eq	40930c <__fxstatat@plt+0x634c>  // b.none
  408f3c:	str	wzr, [x29, #344]
  408f40:	b	407df0 <__fxstatat@plt+0x4e30>
  408f44:	mov	w27, w26
  408f48:	mov	x26, x28
  408f4c:	b	408bb8 <__fxstatat@plt+0x5bf8>
  408f50:	ldr	x20, [x29, #248]
  408f54:	b	408c88 <__fxstatat@plt+0x5cc8>
  408f58:	mov	w0, #0x1                   	// #1
  408f5c:	mov	w26, w27
  408f60:	strb	w0, [x29, #385]
  408f64:	b	408dc8 <__fxstatat@plt+0x5e08>
  408f68:	ldr	x0, [x29, #272]
  408f6c:	add	x0, x20, x0
  408f70:	bl	4137c8 <__fxstatat@plt+0x10808>
  408f74:	sub	x1, x20, #0x1
  408f78:	str	x0, [x29, #256]
  408f7c:	add	x1, x0, x1
  408f80:	udiv	x0, x1, x20
  408f84:	msub	x20, x0, x20, x1
  408f88:	sub	x0, x1, x20
  408f8c:	str	x0, [x29, #224]
  408f90:	b	407e44 <__fxstatat@plt+0x4e84>
  408f94:	ldrb	w0, [x25, #37]
  408f98:	cbnz	w0, 409204 <__fxstatat@plt+0x6244>
  408f9c:	ldr	w1, [x29, #312]
  408fa0:	mov	w0, #0x5f                  	// #95
  408fa4:	str	w1, [x29, #148]
  408fa8:	ldr	x1, [x29, #264]
  408fac:	str	w0, [x1]
  408fb0:	b	407140 <__fxstatat@plt+0x4180>
  408fb4:	mov	w2, #0x5                   	// #5
  408fb8:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  408fbc:	mov	x0, #0x0                   	// #0
  408fc0:	add	x1, x1, #0x820
  408fc4:	bl	402e70 <dcgettext@plt>
  408fc8:	mov	x20, x0
  408fcc:	mov	x1, x19
  408fd0:	mov	w0, #0x4                   	// #4
  408fd4:	bl	40ecc0 <__fxstatat@plt+0xbd00>
  408fd8:	mov	x2, x0
  408fdc:	mov	x1, x20
  408fe0:	mov	w0, #0x1                   	// #1
  408fe4:	bl	402a90 <__printf_chk@plt>
  408fe8:	b	407130 <__fxstatat@plt+0x4170>
  408fec:	cmp	w0, #0x8, lsl #12
  408ff0:	b.eq	408ef0 <__fxstatat@plt+0x5f30>  // b.none
  408ff4:	ldr	w0, [x29, #712]
  408ff8:	mov	x1, #0x7fffffffffffffff    	// #9223372036854775807
  408ffc:	sub	x4, x1, x20
  409000:	str	x4, [x29, #336]
  409004:	ldr	x1, [x29, #272]
  409008:	cmp	w0, #0x20, lsl #12
  40900c:	csel	w0, w0, w5, ge  // ge = tcont
  409010:	mov	x2, x4
  409014:	str	wzr, [x29, #344]
  409018:	sxtw	x0, w0
  40901c:	bl	40ac98 <__fxstatat@plt+0x7cd8>
  409020:	ldr	x4, [x29, #336]
  409024:	b	408504 <__fxstatat@plt+0x5544>
  409028:	adrp	x0, 42d000 <__fxstatat@plt+0x2a040>
  40902c:	add	x22, x0, #0x400
  409030:	ldr	w0, [x22, #8]
  409034:	cmn	w0, #0x1
  409038:	b.eq	4090b4 <__fxstatat@plt+0x60f4>  // b.none
  40903c:	ldr	w3, [x22, #8]
  409040:	mov	x0, x19
  409044:	ldr	w1, [x29, #304]
  409048:	mov	w2, #0x1b6                 	// #438
  40904c:	bic	w2, w2, w3
  409050:	mov	w26, w20
  409054:	bl	409e98 <__fxstatat@plt+0x6ed8>
  409058:	cmp	w0, #0x0
  40905c:	ldr	w0, [x29, #344]
  409060:	csel	w0, w0, wzr, eq  // eq = none
  409064:	str	w0, [x29, #344]
  409068:	b	407f28 <__fxstatat@plt+0x4f68>
  40906c:	bl	402880 <geteuid@plt>
  409070:	cbz	w0, 40811c <__fxstatat@plt+0x515c>
  409074:	ldr	w22, [x29, #304]
  409078:	mov	w1, #0x180                 	// #384
  40907c:	mov	w0, w22
  409080:	bl	402ae0 <fchmod@plt>
  409084:	ldr	w1, [x29, #292]
  409088:	cmp	w0, #0x0
  40908c:	cset	w20, eq  // eq = none
  409090:	mov	x4, x25
  409094:	mov	w3, w22
  409098:	mov	x2, x19
  40909c:	mov	x0, x21
  4090a0:	bl	404b10 <__fxstatat@plt+0x1b50>
  4090a4:	ands	w0, w0, #0xff
  4090a8:	str	w0, [x29, #344]
  4090ac:	b.ne	408148 <__fxstatat@plt+0x5188>  // b.any
  4090b0:	b	40813c <__fxstatat@plt+0x517c>
  4090b4:	mov	w0, #0x0                   	// #0
  4090b8:	bl	402ee0 <umask@plt>
  4090bc:	str	w0, [x22, #8]
  4090c0:	bl	402ee0 <umask@plt>
  4090c4:	b	40903c <__fxstatat@plt+0x607c>
  4090c8:	mov	x0, x22
  4090cc:	bl	402ce0 <free@plt>
  4090d0:	b	4075d8 <__fxstatat@plt+0x4618>
  4090d4:	mov	w0, #0x0                   	// #0
  4090d8:	bl	402ee0 <umask@plt>
  4090dc:	str	w0, [x22, #8]
  4090e0:	bl	402ee0 <umask@plt>
  4090e4:	b	40819c <__fxstatat@plt+0x51dc>
  4090e8:	ldr	x0, [x29, #264]
  4090ec:	mov	w2, #0x5                   	// #5
  4090f0:	ldr	x21, [x29, #176]
  4090f4:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  4090f8:	ldr	w22, [x0]
  4090fc:	add	x1, x1, #0x8c8
  409100:	ldp	w23, w26, [x29, #168]
  409104:	mov	x0, #0x0                   	// #0
  409108:	ldr	w28, [x29, #184]
  40910c:	ldr	w27, [x29, #192]
  409110:	ldr	x25, [x29, #160]
  409114:	ldr	x19, [x29, #280]
  409118:	bl	402e70 <dcgettext@plt>
  40911c:	mov	x1, x21
  409120:	mov	x20, x0
  409124:	mov	w0, #0x4                   	// #4
  409128:	bl	40ecc0 <__fxstatat@plt+0xbd00>
  40912c:	b	408b5c <__fxstatat@plt+0x5b9c>
  409130:	adrp	x0, 42d000 <__fxstatat@plt+0x2a040>
  409134:	add	x24, x0, #0x520
  409138:	ldr	x0, [x29, #208]
  40913c:	sub	x20, x0, x20
  409140:	ldr	x0, [x24, #16]
  409144:	cbz	x0, 4091d4 <__fxstatat@plt+0x6214>
  409148:	adrp	x3, 42d000 <__fxstatat@plt+0x2a040>
  40914c:	cbz	x20, 4080b4 <__fxstatat@plt+0x50f4>
  409150:	ldr	x22, [x3, #1024]
  409154:	ldr	w0, [x29, #304]
  409158:	ldr	x1, [x24, #16]
  40915c:	cmp	x22, x20
  409160:	csel	x22, x22, x20, ls  // ls = plast
  409164:	mov	x2, x22
  409168:	bl	40b680 <__fxstatat@plt+0x86c0>
  40916c:	cmp	x22, x0
  409170:	b.ne	4086f4 <__fxstatat@plt+0x5734>  // b.any
  409174:	sub	x20, x20, x22
  409178:	adrp	x3, 42d000 <__fxstatat@plt+0x2a040>
  40917c:	b	40914c <__fxstatat@plt+0x618c>
  409180:	ldr	x0, [x29, #264]
  409184:	mov	w2, #0x5                   	// #5
  409188:	ldr	x19, [x29, #280]
  40918c:	adrp	x1, 418000 <__fxstatat@plt+0x15040>
  409190:	ldr	w22, [x0]
  409194:	add	x1, x1, #0x28
  409198:	ldp	w23, w26, [x29, #168]
  40919c:	mov	x0, #0x0                   	// #0
  4091a0:	ldr	w28, [x29, #184]
  4091a4:	ldr	w27, [x29, #192]
  4091a8:	ldr	x25, [x29, #160]
  4091ac:	ldr	x21, [x29, #176]
  4091b0:	bl	402e70 <dcgettext@plt>
  4091b4:	mov	x2, x19
  4091b8:	mov	x20, x0
  4091bc:	mov	w1, #0x3                   	// #3
  4091c0:	mov	w0, #0x0                   	// #0
  4091c4:	bl	40f640 <__fxstatat@plt+0xc680>
  4091c8:	b	408b5c <__fxstatat@plt+0x5b9c>
  4091cc:	mov	w24, #0x0                   	// #0
  4091d0:	b	408adc <__fxstatat@plt+0x5b1c>
  4091d4:	adrp	x22, 42d000 <__fxstatat@plt+0x2a040>
  4091d8:	mov	x1, #0x1                   	// #1
  4091dc:	ldr	x0, [x22, #1024]
  4091e0:	bl	402af0 <calloc@plt>
  4091e4:	str	x0, [x24, #16]
  4091e8:	cbnz	x0, 409148 <__fxstatat@plt+0x6188>
  4091ec:	add	x0, x24, #0x20
  4091f0:	adrp	x3, 42d000 <__fxstatat@plt+0x2a040>
  4091f4:	str	x0, [x24, #16]
  4091f8:	mov	x0, #0x400                 	// #1024
  4091fc:	str	x0, [x22, #1024]
  409200:	b	40914c <__fxstatat@plt+0x618c>
  409204:	ldrb	w0, [x25, #35]
  409208:	cbz	w0, 409214 <__fxstatat@plt+0x6254>
  40920c:	ldrb	w0, [x25, #38]
  409210:	cbz	w0, 408f9c <__fxstatat@plt+0x5fdc>
  409214:	ldr	x0, [x29, #264]
  409218:	mov	w22, #0x5f                  	// #95
  40921c:	mov	w2, #0x5                   	// #5
  409220:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  409224:	add	x1, x1, #0x910
  409228:	str	w22, [x0]
  40922c:	mov	x0, #0x0                   	// #0
  409230:	bl	402e70 <dcgettext@plt>
  409234:	mov	x20, x0
  409238:	mov	x1, x21
  40923c:	mov	w0, #0x4                   	// #4
  409240:	bl	40ecc0 <__fxstatat@plt+0xbd00>
  409244:	mov	x3, x0
  409248:	mov	x2, x20
  40924c:	mov	w0, #0x0                   	// #0
  409250:	mov	w1, w22
  409254:	bl	402850 <error@plt>
  409258:	ldrb	w0, [x25, #38]
  40925c:	cbz	w0, 407138 <__fxstatat@plt+0x4178>
  409260:	mov	w26, w0
  409264:	str	xzr, [x29, #256]
  409268:	str	wzr, [x29, #344]
  40926c:	b	4071d8 <__fxstatat@plt+0x4218>
  409270:	ldr	w0, [x25, #12]
  409274:	cmp	w0, #0x3
  409278:	b.eq	409284 <__fxstatat@plt+0x62c4>  // b.none
  40927c:	cmp	w0, #0x2
  409280:	b.ne	4084d0 <__fxstatat@plt+0x5510>  // b.any
  409284:	ldr	x0, [x29, #272]
  409288:	add	x0, x20, x0
  40928c:	bl	4137c8 <__fxstatat@plt+0x10808>
  409290:	sub	x1, x20, #0x1
  409294:	str	x0, [x29, #256]
  409298:	add	x1, x0, x1
  40929c:	str	w24, [x29, #104]
  4092a0:	ldr	x0, [x29, #704]
  4092a4:	str	x0, [x29, #208]
  4092a8:	udiv	x0, x1, x20
  4092ac:	msub	x20, x0, x20, x1
  4092b0:	sub	x0, x1, x20
  4092b4:	str	x0, [x29, #224]
  4092b8:	ldr	w0, [x25, #12]
  4092bc:	str	w0, [x29, #144]
  4092c0:	b	408870 <__fxstatat@plt+0x58b0>
  4092c4:	ldrb	w0, [x29, #385]
  4092c8:	mov	w24, w26
  4092cc:	ldr	w28, [x29, #184]
  4092d0:	ldp	w23, w26, [x29, #168]
  4092d4:	ldr	w27, [x29, #192]
  4092d8:	ldr	x25, [x29, #160]
  4092dc:	ldr	x21, [x29, #176]
  4092e0:	ldr	x19, [x29, #280]
  4092e4:	cbnz	w0, 408dfc <__fxstatat@plt+0x5e3c>
  4092e8:	ldrb	w0, [x29, #384]
  4092ec:	str	w0, [x29, #344]
  4092f0:	cbz	w0, 409318 <__fxstatat@plt+0x6358>
  4092f4:	ldr	w0, [x29, #104]
  4092f8:	cmp	w0, #0x0
  4092fc:	ldr	x0, [x29, #136]
  409300:	csel	x0, x0, xzr, ne  // ne = any
  409304:	str	x0, [x29, #136]
  409308:	b	407e44 <__fxstatat@plt+0x4e84>
  40930c:	str	wzr, [x29, #344]
  409310:	ldr	x22, [x29, #704]
  409314:	b	408504 <__fxstatat@plt+0x5544>
  409318:	ldr	x0, [x29, #264]
  40931c:	mov	w2, #0x5                   	// #5
  409320:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  409324:	add	x1, x1, #0xe48
  409328:	ldr	w22, [x0]
  40932c:	mov	x0, #0x0                   	// #0
  409330:	bl	402e70 <dcgettext@plt>
  409334:	mov	x20, x0
  409338:	mov	x2, x21
  40933c:	mov	w1, #0x3                   	// #3
  409340:	mov	w0, #0x0                   	// #0
  409344:	bl	40f640 <__fxstatat@plt+0xc680>
  409348:	mov	x3, x0
  40934c:	mov	x2, x20
  409350:	mov	w1, w22
  409354:	mov	w0, #0x0                   	// #0
  409358:	bl	402850 <error@plt>
  40935c:	b	407f28 <__fxstatat@plt+0x4f68>
  409360:	ldr	x0, [x29, #264]
  409364:	mov	w2, #0x5                   	// #5
  409368:	ldr	x19, [x29, #336]
  40936c:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  409370:	ldr	w27, [x29, #344]
  409374:	add	x1, x1, #0xe80
  409378:	ldr	w22, [x0]
  40937c:	mov	x0, #0x0                   	// #0
  409380:	ldr	w26, [x29, #240]
  409384:	ldr	w28, [x29, #280]
  409388:	str	w23, [x29, #344]
  40938c:	ldr	w23, [x29, #216]
  409390:	ldr	x25, [x29, #232]
  409394:	ldr	x21, [x29, #248]
  409398:	bl	402e70 <dcgettext@plt>
  40939c:	mov	x1, x19
  4093a0:	mov	x20, x0
  4093a4:	mov	w0, #0x4                   	// #4
  4093a8:	bl	40ecc0 <__fxstatat@plt+0xbd00>
  4093ac:	b	409348 <__fxstatat@plt+0x6388>
  4093b0:	mov	w28, #0x0                   	// #0
  4093b4:	b	40865c <__fxstatat@plt+0x569c>
  4093b8:	ldr	x0, [x29, #264]
  4093bc:	mov	w2, #0x5                   	// #5
  4093c0:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  4093c4:	add	x1, x1, #0xb70
  4093c8:	ldr	w22, [x0]
  4093cc:	mov	x0, #0x0                   	// #0
  4093d0:	bl	402e70 <dcgettext@plt>
  4093d4:	mov	x20, x0
  4093d8:	mov	x1, x19
  4093dc:	mov	w0, #0x4                   	// #4
  4093e0:	bl	40ecc0 <__fxstatat@plt+0xbd00>
  4093e4:	mov	x3, x0
  4093e8:	mov	x2, x20
  4093ec:	mov	w1, w22
  4093f0:	mov	w0, #0x0                   	// #0
  4093f4:	str	wzr, [x29, #344]
  4093f8:	bl	402850 <error@plt>
  4093fc:	str	xzr, [x29, #256]
  409400:	b	4071d8 <__fxstatat@plt+0x4218>
  409404:	mov	w2, #0x5                   	// #5
  409408:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  40940c:	mov	x0, #0x0                   	// #0
  409410:	add	x1, x1, #0xde0
  409414:	bl	402e70 <dcgettext@plt>
  409418:	mov	x22, x0
  40941c:	mov	x1, x19
  409420:	mov	w0, #0x4                   	// #4
  409424:	bl	40ecc0 <__fxstatat@plt+0xbd00>
  409428:	mov	w26, w20
  40942c:	mov	x3, x0
  409430:	mov	x2, x22
  409434:	mov	w1, #0x0                   	// #0
  409438:	mov	w0, #0x0                   	// #0
  40943c:	str	xzr, [x29, #256]
  409440:	bl	402850 <error@plt>
  409444:	b	4071d8 <__fxstatat@plt+0x4218>
  409448:	sub	sp, sp, #0x30
  40944c:	stp	x29, x30, [sp, #16]
  409450:	add	x29, sp, #0x10
  409454:	cbz	x3, 409560 <__fxstatat@plt+0x65a0>
  409458:	mov	x6, x5
  40945c:	ldr	w5, [x3]
  409460:	cmp	w5, #0x3
  409464:	b.hi	409540 <__fxstatat@plt+0x6580>  // b.pmore
  409468:	ldr	w5, [x3, #12]
  40946c:	sub	w7, w5, #0x1
  409470:	cmp	w7, #0x2
  409474:	b.hi	409520 <__fxstatat@plt+0x6560>  // b.pmore
  409478:	ldr	w7, [x3, #56]
  40947c:	cmp	w7, #0x2
  409480:	b.hi	409500 <__fxstatat@plt+0x6540>  // b.pmore
  409484:	ldrb	w8, [x3, #23]
  409488:	and	w2, w2, #0xff
  40948c:	cbnz	w8, 4094d8 <__fxstatat@plt+0x6518>
  409490:	cmp	w5, #0x2
  409494:	ccmp	w7, #0x2, #0x0, ne  // ne = any
  409498:	b.eq	409580 <__fxstatat@plt+0x65c0>  // b.none
  40949c:	adrp	x7, 42d000 <__fxstatat@plt+0x2a040>
  4094a0:	add	x8, x7, #0x520
  4094a4:	stp	x4, x6, [sp]
  4094a8:	mov	x5, x3
  4094ac:	mov	w6, #0x1                   	// #1
  4094b0:	str	x1, [x8, #8]
  4094b4:	mov	x3, #0x0                   	// #0
  4094b8:	str	x0, [x7, #1312]
  4094bc:	mov	x4, #0x0                   	// #0
  4094c0:	add	x7, sp, #0x2f
  4094c4:	strb	wzr, [sp, #47]
  4094c8:	bl	4056a8 <__fxstatat@plt+0x26e8>
  4094cc:	ldp	x29, x30, [sp, #16]
  4094d0:	add	sp, sp, #0x30
  4094d4:	ret
  4094d8:	ldrb	w8, [x3, #44]
  4094dc:	cbz	w8, 409490 <__fxstatat@plt+0x64d0>
  4094e0:	adrp	x3, 418000 <__fxstatat@plt+0x15040>
  4094e4:	adrp	x1, 418000 <__fxstatat@plt+0x15040>
  4094e8:	adrp	x0, 418000 <__fxstatat@plt+0x15040>
  4094ec:	add	x3, x3, #0x170
  4094f0:	add	x1, x1, #0x60
  4094f4:	add	x0, x0, #0xf8
  4094f8:	mov	w2, #0xb8a                 	// #2954
  4094fc:	bl	402f00 <__assert_fail@plt>
  409500:	adrp	x3, 418000 <__fxstatat@plt+0x15040>
  409504:	adrp	x1, 418000 <__fxstatat@plt+0x15040>
  409508:	adrp	x0, 418000 <__fxstatat@plt+0x15040>
  40950c:	add	x3, x3, #0x170
  409510:	add	x1, x1, #0x60
  409514:	add	x0, x0, #0xd0
  409518:	mov	w2, #0xb89                 	// #2953
  40951c:	bl	402f00 <__assert_fail@plt>
  409520:	adrp	x3, 418000 <__fxstatat@plt+0x15040>
  409524:	adrp	x1, 418000 <__fxstatat@plt+0x15040>
  409528:	adrp	x0, 418000 <__fxstatat@plt+0x15040>
  40952c:	add	x3, x3, #0x170
  409530:	add	x1, x1, #0x60
  409534:	add	x0, x0, #0xa8
  409538:	mov	w2, #0xb88                 	// #2952
  40953c:	bl	402f00 <__assert_fail@plt>
  409540:	adrp	x3, 418000 <__fxstatat@plt+0x15040>
  409544:	adrp	x1, 418000 <__fxstatat@plt+0x15040>
  409548:	adrp	x0, 418000 <__fxstatat@plt+0x15040>
  40954c:	add	x3, x3, #0x170
  409550:	add	x1, x1, #0x60
  409554:	add	x0, x0, #0x80
  409558:	mov	w2, #0xb87                 	// #2951
  40955c:	bl	402f00 <__assert_fail@plt>
  409560:	adrp	x3, 418000 <__fxstatat@plt+0x15040>
  409564:	adrp	x1, 418000 <__fxstatat@plt+0x15040>
  409568:	adrp	x0, 418000 <__fxstatat@plt+0x15040>
  40956c:	add	x3, x3, #0x170
  409570:	add	x1, x1, #0x60
  409574:	add	x0, x0, #0x70
  409578:	mov	w2, #0xb86                 	// #2950
  40957c:	bl	402f00 <__assert_fail@plt>
  409580:	adrp	x3, 418000 <__fxstatat@plt+0x15040>
  409584:	adrp	x1, 418000 <__fxstatat@plt+0x15040>
  409588:	adrp	x0, 418000 <__fxstatat@plt+0x15040>
  40958c:	add	x3, x3, #0x170
  409590:	add	x1, x1, #0x60
  409594:	add	x0, x0, #0x120
  409598:	mov	w2, #0xb8b                 	// #2955
  40959c:	bl	402f00 <__assert_fail@plt>
  4095a0:	stp	x29, x30, [sp, #-32]!
  4095a4:	mov	x29, sp
  4095a8:	stp	x19, x20, [sp, #16]
  4095ac:	adrp	x19, 42d000 <__fxstatat@plt+0x2a040>
  4095b0:	add	x19, x19, #0x400
  4095b4:	ldr	w20, [x19, #8]
  4095b8:	cmn	w20, #0x1
  4095bc:	b.eq	4095d0 <__fxstatat@plt+0x6610>  // b.none
  4095c0:	mov	w0, w20
  4095c4:	ldp	x19, x20, [sp, #16]
  4095c8:	ldp	x29, x30, [sp], #32
  4095cc:	ret
  4095d0:	mov	w0, #0x0                   	// #0
  4095d4:	bl	402ee0 <umask@plt>
  4095d8:	mov	w20, w0
  4095dc:	str	w0, [x19, #8]
  4095e0:	bl	402ee0 <umask@plt>
  4095e4:	mov	w0, w20
  4095e8:	ldp	x19, x20, [sp, #16]
  4095ec:	ldp	x29, x30, [sp], #32
  4095f0:	ret
  4095f4:	nop
  4095f8:	ldr	x0, [x0]
  4095fc:	udiv	x2, x0, x1
  409600:	msub	x0, x2, x1, x0
  409604:	ret
  409608:	ldr	x3, [x0]
  40960c:	ldr	x2, [x1]
  409610:	cmp	x3, x2
  409614:	b.eq	409620 <__fxstatat@plt+0x6660>  // b.none
  409618:	mov	w0, #0x0                   	// #0
  40961c:	ret
  409620:	ldr	x2, [x0, #8]
  409624:	ldr	x0, [x1, #8]
  409628:	cmp	x2, x0
  40962c:	cset	w0, eq  // eq = none
  409630:	ret
  409634:	nop
  409638:	stp	x29, x30, [sp, #-32]!
  40963c:	mov	x29, sp
  409640:	str	x19, [sp, #16]
  409644:	mov	x19, x0
  409648:	ldr	x0, [x0, #16]
  40964c:	bl	402ce0 <free@plt>
  409650:	mov	x0, x19
  409654:	ldr	x19, [sp, #16]
  409658:	ldp	x29, x30, [sp], #32
  40965c:	b	402ce0 <free@plt>
  409660:	stp	x29, x30, [sp, #-64]!
  409664:	adrp	x4, 42d000 <__fxstatat@plt+0x2a040>
  409668:	mov	x3, x0
  40966c:	mov	x29, sp
  409670:	ldr	x0, [x4, #2368]
  409674:	mov	x2, x1
  409678:	add	x1, sp, #0x28
  40967c:	stp	x3, x2, [sp, #40]
  409680:	str	xzr, [sp, #56]
  409684:	bl	40c8d0 <__fxstatat@plt+0x9910>
  409688:	cbz	x0, 4096a8 <__fxstatat@plt+0x66e8>
  40968c:	str	x19, [sp, #16]
  409690:	mov	x19, x0
  409694:	ldr	x0, [x0, #16]
  409698:	bl	402ce0 <free@plt>
  40969c:	mov	x0, x19
  4096a0:	bl	402ce0 <free@plt>
  4096a4:	ldr	x19, [sp, #16]
  4096a8:	ldp	x29, x30, [sp], #64
  4096ac:	ret
  4096b0:	stp	x29, x30, [sp, #-48]!
  4096b4:	adrp	x4, 42d000 <__fxstatat@plt+0x2a040>
  4096b8:	mov	x3, x0
  4096bc:	mov	x29, sp
  4096c0:	ldr	x0, [x4, #2368]
  4096c4:	mov	x2, x1
  4096c8:	add	x1, sp, #0x18
  4096cc:	stp	x3, x2, [sp, #24]
  4096d0:	bl	40bc00 <__fxstatat@plt+0x8c40>
  4096d4:	cbz	x0, 4096dc <__fxstatat@plt+0x671c>
  4096d8:	ldr	x0, [x0, #16]
  4096dc:	ldp	x29, x30, [sp], #48
  4096e0:	ret
  4096e4:	nop
  4096e8:	stp	x29, x30, [sp, #-48]!
  4096ec:	mov	x29, sp
  4096f0:	stp	x19, x20, [sp, #16]
  4096f4:	mov	x20, x2
  4096f8:	stp	x21, x22, [sp, #32]
  4096fc:	mov	x21, x1
  409700:	mov	x22, x0
  409704:	mov	x0, #0x18                  	// #24
  409708:	bl	4137c8 <__fxstatat@plt+0x10808>
  40970c:	mov	x19, x0
  409710:	mov	x0, x22
  409714:	bl	413950 <__fxstatat@plt+0x10990>
  409718:	mov	x2, x0
  40971c:	adrp	x0, 42d000 <__fxstatat@plt+0x2a040>
  409720:	mov	x1, x19
  409724:	stp	x21, x20, [x19]
  409728:	ldr	x0, [x0, #2368]
  40972c:	str	x2, [x19, #16]
  409730:	bl	40c6b8 <__fxstatat@plt+0x96f8>
  409734:	cbz	x0, 40976c <__fxstatat@plt+0x67ac>
  409738:	mov	x20, x0
  40973c:	cmp	x19, x0
  409740:	mov	x0, #0x0                   	// #0
  409744:	b.eq	40975c <__fxstatat@plt+0x679c>  // b.none
  409748:	ldr	x0, [x19, #16]
  40974c:	bl	402ce0 <free@plt>
  409750:	mov	x0, x19
  409754:	bl	402ce0 <free@plt>
  409758:	ldr	x0, [x20, #16]
  40975c:	ldp	x19, x20, [sp, #16]
  409760:	ldp	x21, x22, [sp, #32]
  409764:	ldp	x29, x30, [sp], #48
  409768:	ret
  40976c:	bl	413990 <__fxstatat@plt+0x109d0>
  409770:	stp	x29, x30, [sp, #-16]!
  409774:	mov	x1, #0x0                   	// #0
  409778:	adrp	x4, 409000 <__fxstatat@plt+0x6040>
  40977c:	mov	x29, sp
  409780:	add	x4, x4, #0x638
  409784:	adrp	x3, 409000 <__fxstatat@plt+0x6040>
  409788:	adrp	x2, 409000 <__fxstatat@plt+0x6040>
  40978c:	add	x3, x3, #0x608
  409790:	add	x2, x2, #0x5f8
  409794:	mov	x0, #0x67                  	// #103
  409798:	bl	40bee0 <__fxstatat@plt+0x8f20>
  40979c:	adrp	x1, 42d000 <__fxstatat@plt+0x2a040>
  4097a0:	str	x0, [x1, #2368]
  4097a4:	cbz	x0, 4097b0 <__fxstatat@plt+0x67f0>
  4097a8:	ldp	x29, x30, [sp], #16
  4097ac:	ret
  4097b0:	bl	413990 <__fxstatat@plt+0x109d0>
  4097b4:	nop
  4097b8:	adrp	x0, 42d000 <__fxstatat@plt+0x2a040>
  4097bc:	ldr	x0, [x0, #2368]
  4097c0:	b	40c1d8 <__fxstatat@plt+0x9218>
  4097c4:	nop
  4097c8:	mov	w2, #0x1                   	// #1
  4097cc:	str	w0, [x1]
  4097d0:	str	xzr, [x1, #8]
  4097d4:	str	w2, [x1, #16]
  4097d8:	str	xzr, [x1, #24]
  4097dc:	strh	wzr, [x1, #32]
  4097e0:	str	xzr, [x1, #40]
  4097e4:	ret
  4097e8:	mov	x12, #0x1040                	// #4160
  4097ec:	sub	sp, sp, x12
  4097f0:	stp	x29, x30, [sp]
  4097f4:	mov	x29, sp
  4097f8:	stp	x19, x20, [sp, #16]
  4097fc:	mov	w20, #0x18                  	// #24
  409800:	ldr	x19, [x0, #40]
  409804:	stp	x21, x22, [sp, #32]
  409808:	mov	x21, #0x660b                	// #26123
  40980c:	stp	x23, x24, [sp, #48]
  409810:	mov	x23, x0
  409814:	mov	x24, #0x0                   	// #0
  409818:	mov	w22, #0x48                  	// #72
  40981c:	movk	x21, #0xc020, lsl #16
  409820:	mov	x2, #0x1000                	// #4096
  409824:	mov	w1, #0x0                   	// #0
  409828:	add	x0, sp, #0x40
  40982c:	bl	402ab0 <memset@plt>
  409830:	ldr	x3, [x23, #8]
  409834:	str	x3, [sp, #64]
  409838:	ldr	w4, [x23, #16]
  40983c:	add	x2, sp, #0x40
  409840:	ldr	w0, [x23]
  409844:	mvn	x3, x3
  409848:	mov	x1, x21
  40984c:	str	x3, [sp, #72]
  409850:	str	w4, [sp, #80]
  409854:	str	w22, [sp, #88]
  409858:	bl	402f90 <ioctl@plt>
  40985c:	tbnz	w0, #31, 4099b4 <__fxstatat@plt+0x69f4>
  409860:	ldr	w0, [sp, #84]
  409864:	cbz	w0, 409a58 <__fxstatat@plt+0x6a98>
  409868:	ldr	x1, [x23, #24]
  40986c:	mov	w0, w0
  409870:	mvn	x2, x0
  409874:	cmp	x1, x2
  409878:	b.hi	409a94 <__fxstatat@plt+0x6ad4>  // b.pmore
  40987c:	add	x1, x1, x0
  409880:	mov	x2, #0x18                  	// #24
  409884:	ldr	x0, [x23, #40]
  409888:	str	x1, [x23, #24]
  40988c:	umulh	x3, x1, x2
  409890:	mul	x2, x1, x2
  409894:	sub	x19, x19, x0
  409898:	cmp	x3, #0x0
  40989c:	cset	x3, ne  // ne = any
  4098a0:	tbnz	x2, #63, 409a90 <__fxstatat@plt+0x6ad0>
  4098a4:	cbnz	x3, 409a90 <__fxstatat@plt+0x6ad0>
  4098a8:	add	x1, x1, x1, lsl #1
  4098ac:	lsl	x1, x1, #3
  4098b0:	bl	4137f8 <__fxstatat@plt+0x10838>
  4098b4:	ldr	w9, [sp, #84]
  4098b8:	add	x19, x0, x19
  4098bc:	str	x0, [x23, #40]
  4098c0:	cbz	w9, 40993c <__fxstatat@plt+0x697c>
  4098c4:	add	x7, sp, #0x60
  4098c8:	mov	w3, #0x0                   	// #0
  4098cc:	mov	w11, #0x38                  	// #56
  4098d0:	mov	x10, #0x7fffffffffffffff    	// #9223372036854775807
  4098d4:	umull	x4, w3, w11
  4098d8:	add	x6, x7, x4
  4098dc:	ldr	x1, [x7, x4]
  4098e0:	ldr	x5, [x6, #16]
  4098e4:	sub	x2, x10, x5
  4098e8:	cmp	x1, x2
  4098ec:	b.hi	409a70 <__fxstatat@plt+0x6ab0>  // b.pmore
  4098f0:	cbz	w24, 409984 <__fxstatat@plt+0x69c4>
  4098f4:	ldp	x2, x12, [x19]
  4098f8:	ldr	w8, [x6, #40]
  4098fc:	ldr	w14, [x19, #16]
  409900:	and	w13, w8, #0xfffffffe
  409904:	cmp	w14, w13
  409908:	add	x2, x12, x2
  40990c:	b.eq	4099dc <__fxstatat@plt+0x6a1c>  // b.none
  409910:	cmp	x1, x2
  409914:	b.cs	409994 <__fxstatat@plt+0x69d4>  // b.hs, b.nlast
  409918:	sub	x8, x2, x1
  40991c:	cmp	x5, x8
  409920:	b.hi	4099b4 <__fxstatat@plt+0x69f4>  // b.pmore
  409924:	add	x1, x1, x5
  409928:	str	x2, [x7, x4]
  40992c:	sub	x1, x1, x2
  409930:	str	x1, [x6, #16]
  409934:	cmp	w3, w9
  409938:	b.cc	4098d4 <__fxstatat@plt+0x6914>  // b.lo, b.ul, b.last
  40993c:	ldr	w1, [x19, #16]
  409940:	tbnz	w1, #0, 409a44 <__fxstatat@plt+0x6a84>
  409944:	ldrb	w1, [x23, #33]
  409948:	cmp	w24, #0x48
  40994c:	b.ls	409a20 <__fxstatat@plt+0x6a60>  // b.plast
  409950:	cbnz	w1, 409a4c <__fxstatat@plt+0x6a8c>
  409954:	sub	w4, w24, #0x1
  409958:	mov	x2, #0xffffffffffffffe8    	// #-24
  40995c:	mov	w3, #0x18                  	// #24
  409960:	umaddl	x1, w4, w3, x2
  409964:	add	x2, x0, x1
  409968:	ldr	x0, [x0, x1]
  40996c:	ldr	x1, [x2, #8]
  409970:	str	x4, [x23, #24]
  409974:	add	x0, x0, x1
  409978:	str	x0, [x23, #8]
  40997c:	mov	w0, #0x1                   	// #1
  409980:	b	4099c0 <__fxstatat@plt+0x6a00>
  409984:	ldr	x2, [x23, #8]
  409988:	cmp	x1, x2
  40998c:	b.cc	409918 <__fxstatat@plt+0x6958>  // b.lo, b.ul, b.last
  409990:	ldr	w8, [x6, #40]
  409994:	umull	x2, w24, w20
  409998:	add	w3, w3, #0x1
  40999c:	add	w24, w24, #0x1
  4099a0:	add	x19, x0, x2
  4099a4:	str	x1, [x0, x2]
  4099a8:	str	x5, [x19, #8]
  4099ac:	str	w8, [x19, #16]
  4099b0:	b	409934 <__fxstatat@plt+0x6974>
  4099b4:	ldr	x0, [x23, #8]
  4099b8:	cbz	x0, 4099f8 <__fxstatat@plt+0x6a38>
  4099bc:	mov	w0, #0x0                   	// #0
  4099c0:	mov	x12, #0x1040                	// #4160
  4099c4:	ldp	x29, x30, [sp]
  4099c8:	ldp	x19, x20, [sp, #16]
  4099cc:	ldp	x21, x22, [sp, #32]
  4099d0:	ldp	x23, x24, [sp, #48]
  4099d4:	add	sp, sp, x12
  4099d8:	ret
  4099dc:	cmp	x1, x2
  4099e0:	b.ne	409910 <__fxstatat@plt+0x6950>  // b.any
  4099e4:	add	x1, x12, x5
  4099e8:	add	w3, w3, #0x1
  4099ec:	str	x1, [x19, #8]
  4099f0:	str	w8, [x19, #16]
  4099f4:	b	409934 <__fxstatat@plt+0x6974>
  4099f8:	mov	w1, #0x1                   	// #1
  4099fc:	strb	w1, [x23, #32]
  409a00:	mov	w0, #0x0                   	// #0
  409a04:	mov	x12, #0x1040                	// #4160
  409a08:	ldp	x29, x30, [sp]
  409a0c:	ldp	x19, x20, [sp, #16]
  409a10:	ldp	x21, x22, [sp, #32]
  409a14:	ldp	x23, x24, [sp, #48]
  409a18:	add	sp, sp, x12
  409a1c:	ret
  409a20:	mov	w0, w24
  409a24:	str	x0, [x23, #24]
  409a28:	cbnz	w1, 40997c <__fxstatat@plt+0x69bc>
  409a2c:	ldp	x0, x1, [x19]
  409a30:	add	x0, x0, x1
  409a34:	str	x0, [x23, #8]
  409a38:	b.ne	409820 <__fxstatat@plt+0x6860>  // b.any
  409a3c:	mov	w0, #0x1                   	// #1
  409a40:	b	4099c0 <__fxstatat@plt+0x6a00>
  409a44:	mov	w0, #0x1                   	// #1
  409a48:	strb	w0, [x23, #33]
  409a4c:	mov	w0, #0x1                   	// #1
  409a50:	str	x24, [x23, #24]
  409a54:	b	4099c0 <__fxstatat@plt+0x6a00>
  409a58:	ldr	x0, [x23, #8]
  409a5c:	mov	w1, #0x1                   	// #1
  409a60:	strb	w1, [x23, #33]
  409a64:	cmp	x0, #0x0
  409a68:	cset	w0, ne  // ne = any
  409a6c:	b	4099c0 <__fxstatat@plt+0x6a00>
  409a70:	adrp	x3, 418000 <__fxstatat@plt+0x15040>
  409a74:	adrp	x1, 418000 <__fxstatat@plt+0x15040>
  409a78:	adrp	x0, 418000 <__fxstatat@plt+0x15040>
  409a7c:	add	x3, x3, #0x210
  409a80:	add	x1, x1, #0x180
  409a84:	add	x0, x0, #0x1d0
  409a88:	mov	w2, #0x8c                  	// #140
  409a8c:	bl	402f00 <__assert_fail@plt>
  409a90:	bl	413990 <__fxstatat@plt+0x109d0>
  409a94:	adrp	x3, 418000 <__fxstatat@plt+0x15040>
  409a98:	adrp	x1, 418000 <__fxstatat@plt+0x15040>
  409a9c:	adrp	x0, 418000 <__fxstatat@plt+0x15040>
  409aa0:	add	x3, x3, #0x210
  409aa4:	add	x1, x1, #0x180
  409aa8:	add	x0, x0, #0x198
  409aac:	mov	w2, #0x7e                  	// #126
  409ab0:	bl	402f00 <__assert_fail@plt>
  409ab4:	nop
  409ab8:	mov	x4, x1
  409abc:	ldr	w2, [x1, #16]
  409ac0:	mov	x3, x0
  409ac4:	ldr	w0, [x1]
  409ac8:	ldr	x1, [x1, #8]
  409acc:	ldr	w4, [x4, #20]
  409ad0:	b	4028a0 <linkat@plt>
  409ad4:	nop
  409ad8:	mov	x2, x0
  409adc:	ldr	x0, [x1]
  409ae0:	ldr	w1, [x1, #8]
  409ae4:	b	402eb0 <symlinkat@plt>
  409ae8:	stp	x29, x30, [sp, #-368]!
  409aec:	mov	x29, sp
  409af0:	stp	x19, x20, [sp, #16]
  409af4:	mov	x20, x3
  409af8:	stp	x21, x22, [sp, #32]
  409afc:	and	w22, w5, #0xff
  409b00:	mov	w21, w2
  409b04:	stp	x23, x24, [sp, #48]
  409b08:	mov	x24, x1
  409b0c:	mov	w23, w4
  409b10:	stp	x25, x26, [sp, #64]
  409b14:	mov	w25, w0
  409b18:	tbnz	w6, #31, 409be4 <__fxstatat@plt+0x6c24>
  409b1c:	cmp	w6, #0x11
  409b20:	eor	w22, w22, #0x1
  409b24:	cset	w5, ne  // ne = any
  409b28:	mov	w19, w6
  409b2c:	orr	w22, w5, w22
  409b30:	cbnz	w22, 409bc8 <__fxstatat@plt+0x6c08>
  409b34:	mov	x0, x20
  409b38:	bl	40b040 <__fxstatat@plt+0x8080>
  409b3c:	sub	x19, x0, x20
  409b40:	add	x0, x19, #0x9
  409b44:	cmp	x0, #0x100
  409b48:	b.ls	409bfc <__fxstatat@plt+0x6c3c>  // b.plast
  409b4c:	bl	4029f0 <malloc@plt>
  409b50:	mov	x22, x0
  409b54:	cbz	x0, 409c08 <__fxstatat@plt+0x6c48>
  409b58:	add	x26, sp, #0x70
  409b5c:	mov	x2, x19
  409b60:	mov	x1, x20
  409b64:	mov	x0, x22
  409b68:	bl	402d40 <mempcpy@plt>
  409b6c:	adrp	x1, 418000 <__fxstatat@plt+0x15040>
  409b70:	add	x1, x1, #0x228
  409b74:	adrp	x3, 409000 <__fxstatat@plt+0x6040>
  409b78:	add	x2, sp, #0x58
  409b7c:	add	x3, x3, #0xab8
  409b80:	mov	x4, #0x6                   	// #6
  409b84:	ldr	x5, [x1]
  409b88:	str	x5, [x0]
  409b8c:	ldrb	w5, [x1, #8]
  409b90:	mov	w1, #0x0                   	// #0
  409b94:	strb	w5, [x0, #8]
  409b98:	mov	x0, x22
  409b9c:	str	w25, [sp, #88]
  409ba0:	str	x24, [sp, #96]
  409ba4:	stp	w21, w23, [sp, #104]
  409ba8:	bl	410be8 <__fxstatat@plt+0xdc28>
  409bac:	cbz	w0, 409c2c <__fxstatat@plt+0x6c6c>
  409bb0:	bl	402f10 <__errno_location@plt>
  409bb4:	ldr	w19, [x0]
  409bb8:	cmp	x22, x26
  409bbc:	b.eq	409bc8 <__fxstatat@plt+0x6c08>  // b.none
  409bc0:	mov	x0, x22
  409bc4:	bl	402ce0 <free@plt>
  409bc8:	mov	w0, w19
  409bcc:	ldp	x19, x20, [sp, #16]
  409bd0:	ldp	x21, x22, [sp, #32]
  409bd4:	ldp	x23, x24, [sp, #48]
  409bd8:	ldp	x25, x26, [sp, #64]
  409bdc:	ldp	x29, x30, [sp], #368
  409be0:	ret
  409be4:	bl	4028a0 <linkat@plt>
  409be8:	mov	w19, w0
  409bec:	cbz	w0, 409bc8 <__fxstatat@plt+0x6c08>
  409bf0:	bl	402f10 <__errno_location@plt>
  409bf4:	ldr	w6, [x0]
  409bf8:	b	409b1c <__fxstatat@plt+0x6b5c>
  409bfc:	add	x26, sp, #0x70
  409c00:	mov	x22, x26
  409c04:	b	409b5c <__fxstatat@plt+0x6b9c>
  409c08:	bl	402f10 <__errno_location@plt>
  409c0c:	ldr	w19, [x0]
  409c10:	ldp	x21, x22, [sp, #32]
  409c14:	mov	w0, w19
  409c18:	ldp	x19, x20, [sp, #16]
  409c1c:	ldp	x23, x24, [sp, #48]
  409c20:	ldp	x25, x26, [sp, #64]
  409c24:	ldp	x29, x30, [sp], #368
  409c28:	ret
  409c2c:	mov	x3, x20
  409c30:	mov	w2, w21
  409c34:	mov	x1, x22
  409c38:	mov	w0, w21
  409c3c:	mov	w19, #0xffffffff            	// #-1
  409c40:	bl	402d30 <renameat@plt>
  409c44:	cbz	w0, 409c50 <__fxstatat@plt+0x6c90>
  409c48:	bl	402f10 <__errno_location@plt>
  409c4c:	ldr	w19, [x0]
  409c50:	mov	w0, w21
  409c54:	mov	x1, x22
  409c58:	mov	w2, #0x0                   	// #0
  409c5c:	bl	4028f0 <unlinkat@plt>
  409c60:	b	409bb8 <__fxstatat@plt+0x6bf8>
  409c64:	nop
  409c68:	stp	x29, x30, [sp, #-336]!
  409c6c:	mov	x29, sp
  409c70:	stp	x19, x20, [sp, #16]
  409c74:	mov	x20, x2
  409c78:	stp	x21, x22, [sp, #32]
  409c7c:	and	w21, w3, #0xff
  409c80:	mov	w22, w1
  409c84:	stp	x23, x24, [sp, #48]
  409c88:	mov	x23, x0
  409c8c:	tbnz	w4, #31, 409d50 <__fxstatat@plt+0x6d90>
  409c90:	cmp	w4, #0x11
  409c94:	eor	w21, w21, #0x1
  409c98:	cset	w3, ne  // ne = any
  409c9c:	mov	w19, w4
  409ca0:	orr	w21, w3, w21
  409ca4:	cbnz	w21, 409d38 <__fxstatat@plt+0x6d78>
  409ca8:	mov	x0, x20
  409cac:	bl	40b040 <__fxstatat@plt+0x8080>
  409cb0:	sub	x19, x0, x20
  409cb4:	add	x0, x19, #0x9
  409cb8:	cmp	x0, #0x100
  409cbc:	b.ls	409d68 <__fxstatat@plt+0x6da8>  // b.plast
  409cc0:	bl	4029f0 <malloc@plt>
  409cc4:	mov	x21, x0
  409cc8:	cbz	x0, 409d74 <__fxstatat@plt+0x6db4>
  409ccc:	add	x24, sp, #0x50
  409cd0:	mov	x2, x19
  409cd4:	mov	x1, x20
  409cd8:	mov	x0, x21
  409cdc:	bl	402d40 <mempcpy@plt>
  409ce0:	adrp	x1, 418000 <__fxstatat@plt+0x15040>
  409ce4:	add	x1, x1, #0x228
  409ce8:	adrp	x3, 409000 <__fxstatat@plt+0x6040>
  409cec:	add	x2, sp, #0x40
  409cf0:	add	x3, x3, #0xad8
  409cf4:	mov	x4, #0x6                   	// #6
  409cf8:	ldr	x5, [x1]
  409cfc:	str	x5, [x0]
  409d00:	ldrb	w5, [x1, #8]
  409d04:	mov	w1, #0x0                   	// #0
  409d08:	strb	w5, [x0, #8]
  409d0c:	mov	x0, x21
  409d10:	str	x23, [sp, #64]
  409d14:	str	w22, [sp, #72]
  409d18:	bl	410be8 <__fxstatat@plt+0xdc28>
  409d1c:	cbz	w0, 409d94 <__fxstatat@plt+0x6dd4>
  409d20:	bl	402f10 <__errno_location@plt>
  409d24:	ldr	w19, [x0]
  409d28:	cmp	x21, x24
  409d2c:	b.eq	409d38 <__fxstatat@plt+0x6d78>  // b.none
  409d30:	mov	x0, x21
  409d34:	bl	402ce0 <free@plt>
  409d38:	mov	w0, w19
  409d3c:	ldp	x19, x20, [sp, #16]
  409d40:	ldp	x21, x22, [sp, #32]
  409d44:	ldp	x23, x24, [sp, #48]
  409d48:	ldp	x29, x30, [sp], #336
  409d4c:	ret
  409d50:	bl	402eb0 <symlinkat@plt>
  409d54:	mov	w19, w0
  409d58:	cbz	w0, 409d38 <__fxstatat@plt+0x6d78>
  409d5c:	bl	402f10 <__errno_location@plt>
  409d60:	ldr	w4, [x0]
  409d64:	b	409c90 <__fxstatat@plt+0x6cd0>
  409d68:	add	x24, sp, #0x50
  409d6c:	mov	x21, x24
  409d70:	b	409cd0 <__fxstatat@plt+0x6d10>
  409d74:	bl	402f10 <__errno_location@plt>
  409d78:	ldr	w19, [x0]
  409d7c:	ldp	x21, x22, [sp, #32]
  409d80:	mov	w0, w19
  409d84:	ldp	x19, x20, [sp, #16]
  409d88:	ldp	x23, x24, [sp, #48]
  409d8c:	ldp	x29, x30, [sp], #336
  409d90:	ret
  409d94:	mov	x3, x20
  409d98:	mov	w2, w22
  409d9c:	mov	x1, x21
  409da0:	mov	w0, w22
  409da4:	mov	w19, #0xffffffff            	// #-1
  409da8:	bl	402d30 <renameat@plt>
  409dac:	cbz	w0, 409d28 <__fxstatat@plt+0x6d68>
  409db0:	bl	402f10 <__errno_location@plt>
  409db4:	mov	x3, x0
  409db8:	mov	x1, x21
  409dbc:	mov	w0, w22
  409dc0:	mov	w2, #0x0                   	// #0
  409dc4:	ldr	w19, [x3]
  409dc8:	bl	4028f0 <unlinkat@plt>
  409dcc:	b	409d28 <__fxstatat@plt+0x6d68>
  409dd0:	stp	x29, x30, [sp, #-48]!
  409dd4:	mov	x29, sp
  409dd8:	stp	x19, x20, [sp, #16]
  409ddc:	mov	x20, x2
  409de0:	str	x21, [sp, #32]
  409de4:	mov	x21, x0
  409de8:	bl	40ccc0 <__fxstatat@plt+0x9d00>
  409dec:	mov	w19, w0
  409df0:	cmn	w0, #0x2
  409df4:	b.eq	409e58 <__fxstatat@plt+0x6e98>  // b.none
  409df8:	cmn	w0, #0x1
  409dfc:	b.ne	409e44 <__fxstatat@plt+0x6e84>  // b.any
  409e00:	bl	402f10 <__errno_location@plt>
  409e04:	mov	x3, x0
  409e08:	mov	w2, #0x5                   	// #5
  409e0c:	adrp	x1, 417000 <__fxstatat@plt+0x14040>
  409e10:	mov	x0, #0x0                   	// #0
  409e14:	add	x1, x1, #0xee0
  409e18:	ldr	w21, [x3]
  409e1c:	bl	402e70 <dcgettext@plt>
  409e20:	mov	x2, x0
  409e24:	mov	x0, x20
  409e28:	mov	x20, x2
  409e2c:	bl	40ff48 <__fxstatat@plt+0xcf88>
  409e30:	mov	x3, x0
  409e34:	mov	x2, x20
  409e38:	mov	w1, w21
  409e3c:	mov	w0, #0x0                   	// #0
  409e40:	bl	402850 <error@plt>
  409e44:	mov	w0, w19
  409e48:	ldp	x19, x20, [sp, #16]
  409e4c:	ldr	x21, [sp, #32]
  409e50:	ldp	x29, x30, [sp], #48
  409e54:	ret
  409e58:	bl	402f10 <__errno_location@plt>
  409e5c:	mov	x1, x0
  409e60:	mov	x0, x21
  409e64:	ldr	w20, [x1]
  409e68:	bl	40ff48 <__fxstatat@plt+0xcf88>
  409e6c:	adrp	x2, 417000 <__fxstatat@plt+0x14040>
  409e70:	mov	x3, x0
  409e74:	mov	w1, w20
  409e78:	add	x2, x2, #0xae0
  409e7c:	mov	w0, #0x0                   	// #0
  409e80:	bl	402850 <error@plt>
  409e84:	mov	w0, w19
  409e88:	ldp	x19, x20, [sp, #16]
  409e8c:	ldr	x21, [sp, #32]
  409e90:	ldp	x29, x30, [sp], #48
  409e94:	ret
  409e98:	stp	x29, x30, [sp, #-48]!
  409e9c:	mov	x29, sp
  409ea0:	stp	x19, x20, [sp, #16]
  409ea4:	mov	x20, x0
  409ea8:	bl	40cd18 <__fxstatat@plt+0x9d58>
  409eac:	mov	w19, w0
  409eb0:	cbnz	w0, 409ec4 <__fxstatat@plt+0x6f04>
  409eb4:	mov	w0, w19
  409eb8:	ldp	x19, x20, [sp, #16]
  409ebc:	ldp	x29, x30, [sp], #48
  409ec0:	ret
  409ec4:	str	x21, [sp, #32]
  409ec8:	bl	402f10 <__errno_location@plt>
  409ecc:	mov	x3, x0
  409ed0:	mov	w2, #0x5                   	// #5
  409ed4:	adrp	x1, 415000 <__fxstatat@plt+0x12040>
  409ed8:	mov	x0, #0x0                   	// #0
  409edc:	add	x1, x1, #0x740
  409ee0:	ldr	w21, [x3]
  409ee4:	bl	402e70 <dcgettext@plt>
  409ee8:	mov	x2, x0
  409eec:	mov	x0, x20
  409ef0:	mov	x20, x2
  409ef4:	bl	40ff48 <__fxstatat@plt+0xcf88>
  409ef8:	mov	x3, x0
  409efc:	mov	x2, x20
  409f00:	mov	w1, w21
  409f04:	mov	w0, #0x0                   	// #0
  409f08:	bl	402850 <error@plt>
  409f0c:	mov	w0, w19
  409f10:	ldp	x19, x20, [sp, #16]
  409f14:	ldr	x21, [sp, #32]
  409f18:	ldp	x29, x30, [sp], #48
  409f1c:	ret
  409f20:	stp	x29, x30, [sp, #-64]!
  409f24:	cmp	x1, #0x401
  409f28:	mov	x29, sp
  409f2c:	stp	x19, x20, [sp, #16]
  409f30:	mov	x19, #0x401                 	// #1025
  409f34:	csinc	x19, x19, x1, cs  // cs = hs, nlast
  409f38:	stp	x21, x22, [sp, #32]
  409f3c:	mov	x22, x0
  409f40:	stp	x23, x24, [sp, #48]
  409f44:	mov	x23, #0x3fffffffffffffff    	// #4611686018427387903
  409f48:	mov	x24, #0x7ffffffffffffffe    	// #9223372036854775806
  409f4c:	nop
  409f50:	mov	x0, x19
  409f54:	bl	4029f0 <malloc@plt>
  409f58:	mov	x20, x0
  409f5c:	mov	x2, x19
  409f60:	mov	x0, x22
  409f64:	mov	x1, x20
  409f68:	cbz	x20, 409fb0 <__fxstatat@plt+0x6ff0>
  409f6c:	bl	4028b0 <readlink@plt>
  409f70:	mov	x21, x0
  409f74:	tbnz	x0, #63, 409ffc <__fxstatat@plt+0x703c>
  409f78:	mov	x0, x20
  409f7c:	cmp	x19, x21
  409f80:	b.hi	40a030 <__fxstatat@plt+0x7070>  // b.pmore
  409f84:	bl	402ce0 <free@plt>
  409f88:	cmp	x19, x23
  409f8c:	b.hi	409fc8 <__fxstatat@plt+0x7008>  // b.pmore
  409f90:	lsl	x19, x19, #1
  409f94:	mov	x0, x19
  409f98:	bl	4029f0 <malloc@plt>
  409f9c:	mov	x20, x0
  409fa0:	mov	x2, x19
  409fa4:	mov	x0, x22
  409fa8:	mov	x1, x20
  409fac:	cbnz	x20, 409f6c <__fxstatat@plt+0x6fac>
  409fb0:	mov	x0, x20
  409fb4:	ldp	x19, x20, [sp, #16]
  409fb8:	ldp	x21, x22, [sp, #32]
  409fbc:	ldp	x23, x24, [sp, #48]
  409fc0:	ldp	x29, x30, [sp], #64
  409fc4:	ret
  409fc8:	cmp	x19, x24
  409fcc:	mov	x19, #0x7fffffffffffffff    	// #9223372036854775807
  409fd0:	b.ls	409f50 <__fxstatat@plt+0x6f90>  // b.plast
  409fd4:	bl	402f10 <__errno_location@plt>
  409fd8:	mov	x20, #0x0                   	// #0
  409fdc:	mov	w1, #0xc                   	// #12
  409fe0:	str	w1, [x0]
  409fe4:	mov	x0, x20
  409fe8:	ldp	x19, x20, [sp, #16]
  409fec:	ldp	x21, x22, [sp, #32]
  409ff0:	ldp	x23, x24, [sp, #48]
  409ff4:	ldp	x29, x30, [sp], #64
  409ff8:	ret
  409ffc:	bl	402f10 <__errno_location@plt>
  40a000:	ldr	w0, [x0]
  40a004:	cmp	w0, #0x22
  40a008:	b.eq	409f78 <__fxstatat@plt+0x6fb8>  // b.none
  40a00c:	mov	x0, x20
  40a010:	mov	x20, #0x0                   	// #0
  40a014:	bl	402ce0 <free@plt>
  40a018:	mov	x0, x20
  40a01c:	ldp	x19, x20, [sp, #16]
  40a020:	ldp	x21, x22, [sp, #32]
  40a024:	ldp	x23, x24, [sp, #48]
  40a028:	ldp	x29, x30, [sp], #64
  40a02c:	ret
  40a030:	strb	wzr, [x20, x21]
  40a034:	mov	x0, x20
  40a038:	ldp	x19, x20, [sp, #16]
  40a03c:	ldp	x21, x22, [sp, #32]
  40a040:	ldp	x23, x24, [sp, #48]
  40a044:	ldp	x29, x30, [sp], #64
  40a048:	ret
  40a04c:	nop
  40a050:	mov	w0, #0x1                   	// #1
  40a054:	b	4041d0 <__fxstatat@plt+0x1210>
  40a058:	stp	x29, x30, [sp, #-96]!
  40a05c:	mov	x29, sp
  40a060:	stp	x23, x24, [sp, #48]
  40a064:	mov	x23, x1
  40a068:	stp	x21, x22, [sp, #32]
  40a06c:	mov	x22, x3
  40a070:	stp	x25, x26, [sp, #64]
  40a074:	mov	x26, x2
  40a078:	mov	x25, x0
  40a07c:	stp	x27, x28, [sp, #80]
  40a080:	bl	402820 <strlen@plt>
  40a084:	ldr	x28, [x23]
  40a088:	cbz	x28, 40a1c8 <__fxstatat@plt+0x7208>
  40a08c:	stp	x19, x20, [sp, #16]
  40a090:	mov	x21, x0
  40a094:	cbz	x26, 40a170 <__fxstatat@plt+0x71b0>
  40a098:	mov	x20, x26
  40a09c:	mov	w27, #0x0                   	// #0
  40a0a0:	mov	x24, #0xffffffffffffffff    	// #-1
  40a0a4:	mov	x19, #0x0                   	// #0
  40a0a8:	b	40a0c8 <__fxstatat@plt+0x7108>
  40a0ac:	bl	402c30 <memcmp@plt>
  40a0b0:	cmp	w0, #0x0
  40a0b4:	csinc	w27, w27, wzr, eq  // eq = none
  40a0b8:	add	x19, x19, #0x1
  40a0bc:	add	x20, x20, x22
  40a0c0:	ldr	x28, [x23, x19, lsl #3]
  40a0c4:	cbz	x28, 40a120 <__fxstatat@plt+0x7160>
  40a0c8:	mov	x1, x25
  40a0cc:	mov	x2, x21
  40a0d0:	mov	x0, x28
  40a0d4:	bl	402a60 <strncmp@plt>
  40a0d8:	mov	w1, w0
  40a0dc:	mov	x0, x28
  40a0e0:	cbnz	w1, 40a0b8 <__fxstatat@plt+0x70f8>
  40a0e4:	bl	402820 <strlen@plt>
  40a0e8:	mov	x3, x0
  40a0ec:	mov	x2, x22
  40a0f0:	madd	x0, x24, x22, x26
  40a0f4:	mov	x1, x20
  40a0f8:	cmp	x21, x3
  40a0fc:	b.eq	40a14c <__fxstatat@plt+0x718c>  // b.none
  40a100:	cmn	x24, #0x1
  40a104:	b.ne	40a0ac <__fxstatat@plt+0x70ec>  // b.any
  40a108:	mov	x24, x19
  40a10c:	add	x19, x19, #0x1
  40a110:	add	x20, x20, x22
  40a114:	ldr	x28, [x23, x19, lsl #3]
  40a118:	cbnz	x28, 40a0c8 <__fxstatat@plt+0x7108>
  40a11c:	nop
  40a120:	ldp	x19, x20, [sp, #16]
  40a124:	cmp	w27, #0x0
  40a128:	mov	x0, #0xfffffffffffffffe    	// #-2
  40a12c:	csel	x24, x24, x0, eq  // eq = none
  40a130:	mov	x0, x24
  40a134:	ldp	x21, x22, [sp, #32]
  40a138:	ldp	x23, x24, [sp, #48]
  40a13c:	ldp	x25, x26, [sp, #64]
  40a140:	ldp	x27, x28, [sp, #80]
  40a144:	ldp	x29, x30, [sp], #96
  40a148:	ret
  40a14c:	mov	x24, x19
  40a150:	mov	x0, x24
  40a154:	ldp	x19, x20, [sp, #16]
  40a158:	ldp	x21, x22, [sp, #32]
  40a15c:	ldp	x23, x24, [sp, #48]
  40a160:	ldp	x25, x26, [sp, #64]
  40a164:	ldp	x27, x28, [sp, #80]
  40a168:	ldp	x29, x30, [sp], #96
  40a16c:	ret
  40a170:	mov	w27, #0x0                   	// #0
  40a174:	mov	x24, #0xffffffffffffffff    	// #-1
  40a178:	mov	x19, #0x0                   	// #0
  40a17c:	b	40a190 <__fxstatat@plt+0x71d0>
  40a180:	mov	w27, #0x1                   	// #1
  40a184:	add	x19, x19, #0x1
  40a188:	ldr	x28, [x23, x19, lsl #3]
  40a18c:	cbz	x28, 40a120 <__fxstatat@plt+0x7160>
  40a190:	mov	x1, x25
  40a194:	mov	x2, x21
  40a198:	mov	x0, x28
  40a19c:	bl	402a60 <strncmp@plt>
  40a1a0:	mov	w1, w0
  40a1a4:	mov	x0, x28
  40a1a8:	cbnz	w1, 40a184 <__fxstatat@plt+0x71c4>
  40a1ac:	bl	402820 <strlen@plt>
  40a1b0:	cmp	x0, x21
  40a1b4:	b.eq	40a14c <__fxstatat@plt+0x718c>  // b.none
  40a1b8:	cmn	x24, #0x1
  40a1bc:	b.ne	40a180 <__fxstatat@plt+0x71c0>  // b.any
  40a1c0:	mov	x24, x19
  40a1c4:	b	40a184 <__fxstatat@plt+0x71c4>
  40a1c8:	mov	x24, #0xffffffffffffffff    	// #-1
  40a1cc:	b	40a130 <__fxstatat@plt+0x7170>
  40a1d0:	stp	x29, x30, [sp, #-48]!
  40a1d4:	cmn	x2, #0x1
  40a1d8:	mov	x29, sp
  40a1dc:	stp	x19, x20, [sp, #16]
  40a1e0:	mov	x20, x0
  40a1e4:	str	x21, [sp, #32]
  40a1e8:	mov	x21, x1
  40a1ec:	b.eq	40a24c <__fxstatat@plt+0x728c>  // b.none
  40a1f0:	adrp	x1, 418000 <__fxstatat@plt+0x15040>
  40a1f4:	mov	w2, #0x5                   	// #5
  40a1f8:	add	x1, x1, #0x260
  40a1fc:	mov	x0, #0x0                   	// #0
  40a200:	bl	402e70 <dcgettext@plt>
  40a204:	mov	x19, x0
  40a208:	mov	x2, x21
  40a20c:	mov	w1, #0x8                   	// #8
  40a210:	mov	w0, #0x0                   	// #0
  40a214:	bl	40ec20 <__fxstatat@plt+0xbc60>
  40a218:	mov	x1, x20
  40a21c:	mov	x20, x0
  40a220:	mov	w0, #0x1                   	// #1
  40a224:	bl	40fdc8 <__fxstatat@plt+0xce08>
  40a228:	mov	x3, x20
  40a22c:	mov	x2, x19
  40a230:	ldp	x19, x20, [sp, #16]
  40a234:	mov	x4, x0
  40a238:	ldr	x21, [sp, #32]
  40a23c:	mov	w1, #0x0                   	// #0
  40a240:	ldp	x29, x30, [sp], #48
  40a244:	mov	w0, #0x0                   	// #0
  40a248:	b	402850 <error@plt>
  40a24c:	adrp	x1, 418000 <__fxstatat@plt+0x15040>
  40a250:	mov	w2, #0x5                   	// #5
  40a254:	add	x1, x1, #0x240
  40a258:	mov	x0, #0x0                   	// #0
  40a25c:	bl	402e70 <dcgettext@plt>
  40a260:	mov	x19, x0
  40a264:	b	40a208 <__fxstatat@plt+0x7248>
  40a268:	stp	x29, x30, [sp, #-112]!
  40a26c:	mov	x29, sp
  40a270:	stp	x27, x28, [sp, #80]
  40a274:	adrp	x28, 42d000 <__fxstatat@plt+0x2a040>
  40a278:	stp	x19, x20, [sp, #16]
  40a27c:	mov	x20, x1
  40a280:	adrp	x1, 418000 <__fxstatat@plt+0x15040>
  40a284:	add	x1, x1, #0x280
  40a288:	stp	x21, x22, [sp, #32]
  40a28c:	mov	x22, x2
  40a290:	mov	w2, #0x5                   	// #5
  40a294:	stp	x23, x24, [sp, #48]
  40a298:	mov	x24, x0
  40a29c:	mov	x0, #0x0                   	// #0
  40a2a0:	bl	402e70 <dcgettext@plt>
  40a2a4:	ldr	x1, [x28, #1160]
  40a2a8:	bl	402e80 <fputs_unlocked@plt>
  40a2ac:	ldr	x21, [x24]
  40a2b0:	cbz	x21, 40a328 <__fxstatat@plt+0x7368>
  40a2b4:	adrp	x27, 417000 <__fxstatat@plt+0x14040>
  40a2b8:	add	x27, x27, #0xbe8
  40a2bc:	stp	x25, x26, [sp, #64]
  40a2c0:	adrp	x26, 418000 <__fxstatat@plt+0x15040>
  40a2c4:	add	x25, x28, #0x488
  40a2c8:	add	x26, x26, #0x298
  40a2cc:	mov	x23, #0x0                   	// #0
  40a2d0:	mov	x19, #0x0                   	// #0
  40a2d4:	nop
  40a2d8:	cbz	x19, 40a2f0 <__fxstatat@plt+0x7330>
  40a2dc:	mov	x2, x22
  40a2e0:	mov	x1, x20
  40a2e4:	mov	x0, x23
  40a2e8:	bl	402c30 <memcmp@plt>
  40a2ec:	cbz	w0, 40a360 <__fxstatat@plt+0x73a0>
  40a2f0:	ldr	x23, [x25]
  40a2f4:	mov	x0, x21
  40a2f8:	bl	40ff48 <__fxstatat@plt+0xcf88>
  40a2fc:	mov	x3, x0
  40a300:	mov	x2, x26
  40a304:	mov	x0, x23
  40a308:	mov	w1, #0x1                   	// #1
  40a30c:	mov	x23, x20
  40a310:	bl	402c60 <__fprintf_chk@plt>
  40a314:	add	x19, x19, #0x1
  40a318:	add	x20, x20, x22
  40a31c:	ldr	x21, [x24, x19, lsl #3]
  40a320:	cbnz	x21, 40a2d8 <__fxstatat@plt+0x7318>
  40a324:	ldp	x25, x26, [sp, #64]
  40a328:	ldr	x0, [x28, #1160]
  40a32c:	ldp	x1, x2, [x0, #40]
  40a330:	cmp	x1, x2
  40a334:	b.cs	40a38c <__fxstatat@plt+0x73cc>  // b.hs, b.nlast
  40a338:	add	x2, x1, #0x1
  40a33c:	str	x2, [x0, #40]
  40a340:	mov	w0, #0xa                   	// #10
  40a344:	strb	w0, [x1]
  40a348:	ldp	x19, x20, [sp, #16]
  40a34c:	ldp	x21, x22, [sp, #32]
  40a350:	ldp	x23, x24, [sp, #48]
  40a354:	ldp	x27, x28, [sp, #80]
  40a358:	ldp	x29, x30, [sp], #112
  40a35c:	ret
  40a360:	ldr	x1, [x25]
  40a364:	mov	x0, x21
  40a368:	str	x1, [sp, #104]
  40a36c:	bl	40ff48 <__fxstatat@plt+0xcf88>
  40a370:	mov	x3, x0
  40a374:	ldr	x1, [sp, #104]
  40a378:	mov	x2, x27
  40a37c:	mov	x0, x1
  40a380:	mov	w1, #0x1                   	// #1
  40a384:	bl	402c60 <__fprintf_chk@plt>
  40a388:	b	40a314 <__fxstatat@plt+0x7354>
  40a38c:	ldp	x19, x20, [sp, #16]
  40a390:	mov	w1, #0xa                   	// #10
  40a394:	ldp	x21, x22, [sp, #32]
  40a398:	ldp	x23, x24, [sp, #48]
  40a39c:	ldp	x27, x28, [sp, #80]
  40a3a0:	ldp	x29, x30, [sp], #112
  40a3a4:	b	402bf0 <__overflow@plt>
  40a3a8:	stp	x29, x30, [sp, #-80]!
  40a3ac:	mov	x29, sp
  40a3b0:	stp	x19, x20, [sp, #16]
  40a3b4:	mov	x19, x2
  40a3b8:	mov	x20, x3
  40a3bc:	stp	x21, x22, [sp, #32]
  40a3c0:	mov	x22, x1
  40a3c4:	mov	x21, x4
  40a3c8:	mov	x3, x4
  40a3cc:	mov	x2, x20
  40a3d0:	mov	x1, x19
  40a3d4:	stp	x23, x24, [sp, #48]
  40a3d8:	mov	x24, x0
  40a3dc:	mov	x23, x5
  40a3e0:	mov	x0, x22
  40a3e4:	bl	40a058 <__fxstatat@plt+0x7098>
  40a3e8:	tbnz	x0, #63, 40a400 <__fxstatat@plt+0x7440>
  40a3ec:	ldp	x19, x20, [sp, #16]
  40a3f0:	ldp	x21, x22, [sp, #32]
  40a3f4:	ldp	x23, x24, [sp, #48]
  40a3f8:	ldp	x29, x30, [sp], #80
  40a3fc:	ret
  40a400:	str	x25, [sp, #64]
  40a404:	cmn	x0, #0x1
  40a408:	b.eq	40a47c <__fxstatat@plt+0x74bc>  // b.none
  40a40c:	adrp	x1, 418000 <__fxstatat@plt+0x15040>
  40a410:	mov	w2, #0x5                   	// #5
  40a414:	add	x1, x1, #0x260
  40a418:	mov	x0, #0x0                   	// #0
  40a41c:	bl	402e70 <dcgettext@plt>
  40a420:	mov	x25, x0
  40a424:	mov	x2, x22
  40a428:	mov	w1, #0x8                   	// #8
  40a42c:	mov	w0, #0x0                   	// #0
  40a430:	bl	40ec20 <__fxstatat@plt+0xbc60>
  40a434:	mov	x1, x24
  40a438:	mov	x22, x0
  40a43c:	mov	w0, #0x1                   	// #1
  40a440:	bl	40fdc8 <__fxstatat@plt+0xce08>
  40a444:	mov	x3, x22
  40a448:	mov	x4, x0
  40a44c:	mov	x2, x25
  40a450:	mov	w1, #0x0                   	// #0
  40a454:	mov	w0, #0x0                   	// #0
  40a458:	bl	402850 <error@plt>
  40a45c:	mov	x0, x19
  40a460:	mov	x2, x21
  40a464:	mov	x1, x20
  40a468:	bl	40a268 <__fxstatat@plt+0x72a8>
  40a46c:	blr	x23
  40a470:	mov	x0, #0xffffffffffffffff    	// #-1
  40a474:	ldr	x25, [sp, #64]
  40a478:	b	40a3ec <__fxstatat@plt+0x742c>
  40a47c:	adrp	x1, 418000 <__fxstatat@plt+0x15040>
  40a480:	mov	w2, #0x5                   	// #5
  40a484:	add	x1, x1, #0x240
  40a488:	mov	x0, #0x0                   	// #0
  40a48c:	bl	402e70 <dcgettext@plt>
  40a490:	mov	x25, x0
  40a494:	b	40a424 <__fxstatat@plt+0x7464>
  40a498:	stp	x29, x30, [sp, #-64]!
  40a49c:	mov	x29, sp
  40a4a0:	stp	x21, x22, [sp, #32]
  40a4a4:	ldr	x22, [x1]
  40a4a8:	cbz	x22, 40a4f0 <__fxstatat@plt+0x7530>
  40a4ac:	mov	x21, x3
  40a4b0:	stp	x19, x20, [sp, #16]
  40a4b4:	mov	x19, x2
  40a4b8:	add	x20, x1, #0x8
  40a4bc:	str	x23, [sp, #48]
  40a4c0:	mov	x23, x0
  40a4c4:	b	40a4d4 <__fxstatat@plt+0x7514>
  40a4c8:	ldr	x22, [x20], #8
  40a4cc:	add	x19, x19, x21
  40a4d0:	cbz	x22, 40a4e8 <__fxstatat@plt+0x7528>
  40a4d4:	mov	x2, x21
  40a4d8:	mov	x1, x19
  40a4dc:	mov	x0, x23
  40a4e0:	bl	402c30 <memcmp@plt>
  40a4e4:	cbnz	w0, 40a4c8 <__fxstatat@plt+0x7508>
  40a4e8:	ldp	x19, x20, [sp, #16]
  40a4ec:	ldr	x23, [sp, #48]
  40a4f0:	mov	x0, x22
  40a4f4:	ldp	x21, x22, [sp, #32]
  40a4f8:	ldp	x29, x30, [sp], #64
  40a4fc:	ret
  40a500:	stp	x29, x30, [sp, #-32]!
  40a504:	mov	x29, sp
  40a508:	str	x19, [sp, #16]
  40a50c:	mov	x19, x0
  40a510:	cbz	x0, 40a55c <__fxstatat@plt+0x759c>
  40a514:	ldrb	w0, [x19]
  40a518:	cbnz	w0, 40a538 <__fxstatat@plt+0x7578>
  40a51c:	adrp	x0, 42d000 <__fxstatat@plt+0x2a040>
  40a520:	adrp	x19, 418000 <__fxstatat@plt+0x15040>
  40a524:	add	x19, x19, #0x2a0
  40a528:	str	x19, [x0, #2376]
  40a52c:	ldr	x19, [sp, #16]
  40a530:	ldp	x29, x30, [sp], #32
  40a534:	ret
  40a538:	mov	x0, x19
  40a53c:	bl	40b040 <__fxstatat@plt+0x8080>
  40a540:	cmp	x19, x0
  40a544:	b.ne	40a51c <__fxstatat@plt+0x755c>  // b.any
  40a548:	adrp	x0, 42d000 <__fxstatat@plt+0x2a040>
  40a54c:	str	x19, [x0, #2376]
  40a550:	ldr	x19, [sp, #16]
  40a554:	ldp	x29, x30, [sp], #32
  40a558:	ret
  40a55c:	adrp	x0, 418000 <__fxstatat@plt+0x15040>
  40a560:	add	x0, x0, #0x2a8
  40a564:	bl	402f20 <getenv@plt>
  40a568:	mov	x19, x0
  40a56c:	cbz	x0, 40a51c <__fxstatat@plt+0x755c>
  40a570:	b	40a514 <__fxstatat@plt+0x7554>
  40a574:	nop
  40a578:	stp	x29, x30, [sp, #-208]!
  40a57c:	mov	x29, sp
  40a580:	stp	x23, x24, [sp, #48]
  40a584:	mov	x23, x1
  40a588:	str	w0, [sp, #188]
  40a58c:	and	w0, w3, #0xff
  40a590:	stp	x19, x20, [sp, #16]
  40a594:	stp	x21, x22, [sp, #32]
  40a598:	stp	x25, x26, [sp, #64]
  40a59c:	mov	w25, w2
  40a5a0:	str	w0, [sp, #184]
  40a5a4:	mov	x0, x1
  40a5a8:	bl	40b040 <__fxstatat@plt+0x8080>
  40a5ac:	sub	x21, x0, x23
  40a5b0:	bl	402820 <strlen@plt>
  40a5b4:	add	x24, x21, x0
  40a5b8:	adrp	x1, 42d000 <__fxstatat@plt+0x2a040>
  40a5bc:	ldr	x1, [x1, #2376]
  40a5c0:	cbz	x1, 40aac0 <__fxstatat@plt+0x7b00>
  40a5c4:	mov	x0, x1
  40a5c8:	bl	402820 <strlen@plt>
  40a5cc:	add	x0, x0, #0x1
  40a5d0:	mov	x1, #0x9                   	// #9
  40a5d4:	cmp	x0, x1
  40a5d8:	add	x2, x24, #0x1
  40a5dc:	csel	x1, x0, x1, cs  // cs = hs, nlast
  40a5e0:	str	x2, [sp, #120]
  40a5e4:	str	x0, [sp, #176]
  40a5e8:	add	x0, x1, x2
  40a5ec:	str	x0, [sp, #152]
  40a5f0:	bl	4029f0 <malloc@plt>
  40a5f4:	mov	x19, x0
  40a5f8:	cbz	x0, 40a8a4 <__fxstatat@plt+0x78e4>
  40a5fc:	add	x0, x24, #0x4
  40a600:	mov	x22, #0x0                   	// #0
  40a604:	stp	x27, x28, [sp, #80]
  40a608:	str	xzr, [sp, #144]
  40a60c:	str	x0, [sp, #160]
  40a610:	mov	w0, #0xffffffff            	// #-1
  40a614:	str	w0, [sp, #204]
  40a618:	ldr	x2, [sp, #120]
  40a61c:	mov	x1, x23
  40a620:	mov	x0, x19
  40a624:	bl	402800 <memcpy@plt>
  40a628:	cmp	w25, #0x1
  40a62c:	b.eq	40a8c0 <__fxstatat@plt+0x7900>  // b.none
  40a630:	add	x27, x19, x21
  40a634:	mov	x0, x27
  40a638:	bl	40b098 <__fxstatat@plt+0x80d8>
  40a63c:	mov	x20, x0
  40a640:	cbz	x22, 40a990 <__fxstatat@plt+0x79d0>
  40a644:	mov	x0, x22
  40a648:	bl	402c90 <rewinddir@plt>
  40a64c:	ldr	x0, [sp, #152]
  40a650:	str	x0, [sp, #104]
  40a654:	add	x0, x20, #0x4
  40a658:	add	x20, x20, #0x2
  40a65c:	mov	x27, #0x1                   	// #1
  40a660:	mov	w26, #0x2                   	// #2
  40a664:	str	x0, [sp, #112]
  40a668:	mov	x0, x22
  40a66c:	bl	402b00 <readdir@plt>
  40a670:	cbz	x0, 40a820 <__fxstatat@plt+0x7860>
  40a674:	add	x28, x0, #0x13
  40a678:	mov	x0, x28
  40a67c:	bl	402820 <strlen@plt>
  40a680:	ldr	x1, [sp, #112]
  40a684:	cmp	x0, x1
  40a688:	b.cc	40a668 <__fxstatat@plt+0x76a8>  // b.lo, b.ul, b.last
  40a68c:	mov	x2, x20
  40a690:	mov	x1, x28
  40a694:	add	x0, x19, x21
  40a698:	bl	402c30 <memcmp@plt>
  40a69c:	cbnz	w0, 40a668 <__fxstatat@plt+0x76a8>
  40a6a0:	ldrb	w2, [x28, x20]
  40a6a4:	add	x3, x28, x20
  40a6a8:	sub	w0, w2, #0x31
  40a6ac:	and	w0, w0, #0xff
  40a6b0:	cmp	w0, #0x8
  40a6b4:	b.hi	40a668 <__fxstatat@plt+0x76a8>  // b.pmore
  40a6b8:	ldrb	w0, [x3, #1]
  40a6bc:	cmp	w2, #0x39
  40a6c0:	cset	w5, eq  // eq = none
  40a6c4:	mov	x4, #0x1                   	// #1
  40a6c8:	sub	w1, w0, #0x30
  40a6cc:	cmp	w1, #0x9
  40a6d0:	b.hi	40a6f4 <__fxstatat@plt+0x7734>  // b.pmore
  40a6d4:	nop
  40a6d8:	add	x4, x4, #0x1
  40a6dc:	cmp	w0, #0x39
  40a6e0:	csel	w5, w5, wzr, eq  // eq = none
  40a6e4:	ldrb	w0, [x3, x4]
  40a6e8:	sub	w1, w0, #0x30
  40a6ec:	cmp	w1, #0x9
  40a6f0:	b.ls	40a6d8 <__fxstatat@plt+0x7718>  // b.plast
  40a6f4:	cmp	w0, #0x7e
  40a6f8:	b.ne	40a668 <__fxstatat@plt+0x76a8>  // b.any
  40a6fc:	add	x0, x3, x4
  40a700:	ldrb	w0, [x0, #1]
  40a704:	cbnz	w0, 40a668 <__fxstatat@plt+0x76a8>
  40a708:	cmp	x27, x4
  40a70c:	b.cc	40a748 <__fxstatat@plt+0x7788>  // b.lo, b.ul, b.last
  40a710:	str	x4, [sp, #128]
  40a714:	str	w5, [sp, #136]
  40a718:	b.ne	40a668 <__fxstatat@plt+0x76a8>  // b.any
  40a71c:	add	x0, x24, #0x2
  40a720:	mov	x1, x3
  40a724:	mov	x2, x27
  40a728:	add	x0, x19, x0
  40a72c:	str	x3, [sp, #168]
  40a730:	bl	402c30 <memcmp@plt>
  40a734:	ldr	w5, [sp, #136]
  40a738:	cmp	w0, #0x0
  40a73c:	ldr	x4, [sp, #128]
  40a740:	ldr	x3, [sp, #168]
  40a744:	b.gt	40a668 <__fxstatat@plt+0x76a8>
  40a748:	ldr	x0, [sp, #160]
  40a74c:	and	x6, x5, #0xff
  40a750:	ldr	x1, [sp, #104]
  40a754:	add	x27, x6, x4
  40a758:	add	x0, x0, x27
  40a75c:	mov	w26, w5
  40a760:	cmp	x0, x1
  40a764:	b.ls	40aa64 <__fxstatat@plt+0x7aa4>  // b.plast
  40a768:	cmp	x0, #0x0
  40a76c:	lsl	x2, x0, #1
  40a770:	cset	x1, lt  // lt = tstop
  40a774:	tbnz	x0, #62, 40aa58 <__fxstatat@plt+0x7a98>
  40a778:	cbnz	x1, 40aa58 <__fxstatat@plt+0x7a98>
  40a77c:	mov	x1, x2
  40a780:	str	x2, [sp, #104]
  40a784:	mov	x0, x19
  40a788:	stp	x4, x3, [sp, #128]
  40a78c:	str	x6, [sp, #168]
  40a790:	bl	402b10 <realloc@plt>
  40a794:	mov	x5, x0
  40a798:	ldp	x4, x3, [sp, #128]
  40a79c:	ldr	x6, [sp, #168]
  40a7a0:	cbz	x0, 40aa20 <__fxstatat@plt+0x7a60>
  40a7a4:	add	x0, x5, x24
  40a7a8:	mov	w1, #0x7e2e                	// #32302
  40a7ac:	add	x2, x0, #0x2
  40a7b0:	strh	w1, [x5, x24]
  40a7b4:	add	x6, x2, x6
  40a7b8:	mov	x1, x3
  40a7bc:	mov	w3, #0x30                  	// #48
  40a7c0:	strb	w3, [x0, #2]
  40a7c4:	add	x2, x4, #0x2
  40a7c8:	mov	x0, x6
  40a7cc:	stp	x4, x5, [sp, #128]
  40a7d0:	bl	402800 <memcpy@plt>
  40a7d4:	ldp	x4, x5, [sp, #128]
  40a7d8:	add	x4, x0, x4
  40a7dc:	sub	x2, x4, #0x1
  40a7e0:	ldurb	w1, [x4, #-1]
  40a7e4:	cmp	w1, #0x39
  40a7e8:	b.ne	40a804 <__fxstatat@plt+0x7844>  // b.any
  40a7ec:	nop
  40a7f0:	mov	w0, #0x30                  	// #48
  40a7f4:	strb	w0, [x2]
  40a7f8:	ldrb	w1, [x2, #-1]!
  40a7fc:	cmp	w1, #0x39
  40a800:	b.eq	40a7f0 <__fxstatat@plt+0x7830>  // b.none
  40a804:	add	w1, w1, #0x1
  40a808:	strb	w1, [x2]
  40a80c:	mov	x19, x5
  40a810:	mov	x0, x22
  40a814:	bl	402b00 <readdir@plt>
  40a818:	cbnz	x0, 40a674 <__fxstatat@plt+0x76b4>
  40a81c:	nop
  40a820:	cmp	w26, #0x2
  40a824:	b.eq	40a8d8 <__fxstatat@plt+0x7918>  // b.none
  40a828:	cmp	w26, #0x1
  40a82c:	b.eq	40a8f8 <__fxstatat@plt+0x7938>  // b.none
  40a830:	ldr	w0, [sp, #184]
  40a834:	cbz	w0, 40aa94 <__fxstatat@plt+0x7ad4>
  40a838:	ldr	w2, [sp, #204]
  40a83c:	add	x3, x19, x21
  40a840:	tbz	w2, #31, 40a858 <__fxstatat@plt+0x7898>
  40a844:	mov	w0, #0xffffff9c            	// #-100
  40a848:	mov	x3, x19
  40a84c:	mov	w2, w0
  40a850:	mov	x21, #0x0                   	// #0
  40a854:	str	w0, [sp, #204]
  40a858:	cmp	w25, #0x1
  40a85c:	mov	x1, x23
  40a860:	cset	w4, ne  // ne = any
  40a864:	mov	w0, #0xffffff9c            	// #-100
  40a868:	bl	4100a0 <__fxstatat@plt+0xd0e0>
  40a86c:	cbz	w0, 40aa94 <__fxstatat@plt+0x7ad4>
  40a870:	bl	402f10 <__errno_location@plt>
  40a874:	ldr	w26, [x0]
  40a878:	mov	x20, x0
  40a87c:	cmp	w26, #0x11
  40a880:	b.eq	40a618 <__fxstatat@plt+0x7658>  // b.none
  40a884:	cbz	x22, 40a890 <__fxstatat@plt+0x78d0>
  40a888:	mov	x0, x22
  40a88c:	bl	402b60 <closedir@plt>
  40a890:	mov	x0, x19
  40a894:	mov	x19, #0x0                   	// #0
  40a898:	bl	402ce0 <free@plt>
  40a89c:	ldp	x27, x28, [sp, #80]
  40a8a0:	str	w26, [x20]
  40a8a4:	mov	x0, x19
  40a8a8:	ldp	x19, x20, [sp, #16]
  40a8ac:	ldp	x21, x22, [sp, #32]
  40a8b0:	ldp	x23, x24, [sp, #48]
  40a8b4:	ldp	x25, x26, [sp, #64]
  40a8b8:	ldp	x29, x30, [sp], #208
  40a8bc:	ret
  40a8c0:	adrp	x0, 42d000 <__fxstatat@plt+0x2a040>
  40a8c4:	ldr	x2, [sp, #176]
  40a8c8:	ldr	x1, [x0, #2376]
  40a8cc:	add	x0, x19, x24
  40a8d0:	bl	402800 <memcpy@plt>
  40a8d4:	b	40a830 <__fxstatat@plt+0x7870>
  40a8d8:	cmp	w25, #0x2
  40a8dc:	b.ne	40a8f8 <__fxstatat@plt+0x7938>  // b.any
  40a8e0:	adrp	x0, 42d000 <__fxstatat@plt+0x2a040>
  40a8e4:	mov	w25, #0x1                   	// #1
  40a8e8:	ldr	x2, [sp, #176]
  40a8ec:	ldr	x1, [x0, #2376]
  40a8f0:	add	x0, x19, x24
  40a8f4:	bl	402800 <memcpy@plt>
  40a8f8:	mov	x0, x19
  40a8fc:	bl	40b040 <__fxstatat@plt+0x8080>
  40a900:	mov	x20, x0
  40a904:	bl	40b098 <__fxstatat@plt+0x80d8>
  40a908:	mov	x26, x0
  40a90c:	cmp	x0, #0xe
  40a910:	b.ls	40a830 <__fxstatat@plt+0x7870>  // b.plast
  40a914:	ldr	x0, [sp, #144]
  40a918:	cbnz	x0, 40a95c <__fxstatat@plt+0x799c>
  40a91c:	ldr	w1, [sp, #204]
  40a920:	str	w1, [sp, #104]
  40a924:	bl	402f10 <__errno_location@plt>
  40a928:	mov	x27, x0
  40a92c:	ldr	w1, [sp, #104]
  40a930:	tbnz	w1, #31, 40ab00 <__fxstatat@plt+0x7b40>
  40a934:	str	wzr, [x27]
  40a938:	mov	w0, w1
  40a93c:	mov	w1, #0x3                   	// #3
  40a940:	bl	402c00 <fpathconf@plt>
  40a944:	ldr	w1, [x27]
  40a948:	cmp	w1, #0x0
  40a94c:	cset	x1, eq  // eq = none
  40a950:	sub	x0, x0, x1
  40a954:	str	x0, [sp, #144]
  40a958:	tbnz	x0, #63, 40aa7c <__fxstatat@plt+0x7abc>
  40a95c:	ldr	x0, [sp, #144]
  40a960:	cmp	x26, x0
  40a964:	b.ls	40a830 <__fxstatat@plt+0x7870>  // b.plast
  40a968:	ldr	x2, [sp, #144]
  40a96c:	add	x0, x19, x24
  40a970:	sub	x1, x0, x20
  40a974:	cmp	x1, x2
  40a978:	b.cs	40aa6c <__fxstatat@plt+0x7aac>  // b.hs, b.nlast
  40a97c:	add	x1, x1, #0x1
  40a980:	mov	w2, #0x7e                  	// #126
  40a984:	strb	w2, [x0]
  40a988:	strb	wzr, [x20, x1]
  40a98c:	b	40a830 <__fxstatat@plt+0x7870>
  40a990:	mov	w0, #0x2e                  	// #46
  40a994:	ldrh	w26, [x19, x21]
  40a998:	strh	w0, [x19, x21]
  40a99c:	mov	x1, x19
  40a9a0:	ldr	w0, [sp, #188]
  40a9a4:	add	x3, sp, #0xcc
  40a9a8:	mov	w2, #0x0                   	// #0
  40a9ac:	bl	40cb48 <__fxstatat@plt+0x9b88>
  40a9b0:	mov	x22, x0
  40a9b4:	add	x1, x27, x20
  40a9b8:	cbz	x0, 40a9dc <__fxstatat@plt+0x7a1c>
  40a9bc:	adrp	x0, 418000 <__fxstatat@plt+0x15040>
  40a9c0:	add	x0, x0, #0x2c0
  40a9c4:	strh	w26, [x27]
  40a9c8:	ldr	w2, [x0]
  40a9cc:	ldrb	w0, [x0, #4]
  40a9d0:	str	w2, [x27, x20]
  40a9d4:	strb	w0, [x1, #4]
  40a9d8:	b	40a64c <__fxstatat@plt+0x768c>
  40a9dc:	str	x1, [sp, #104]
  40a9e0:	bl	402f10 <__errno_location@plt>
  40a9e4:	adrp	x2, 418000 <__fxstatat@plt+0x15040>
  40a9e8:	add	x2, x2, #0x2c0
  40a9ec:	ldr	x1, [sp, #104]
  40a9f0:	strh	w26, [x27]
  40a9f4:	ldr	w0, [x0]
  40a9f8:	ldr	w3, [x2]
  40a9fc:	ldrb	w2, [x2, #4]
  40aa00:	cmp	w0, #0xc
  40aa04:	str	w3, [x27, x20]
  40aa08:	cset	w0, eq  // eq = none
  40aa0c:	strb	w2, [x1, #4]
  40aa10:	add	w26, w0, #0x2
  40aa14:	cbz	w0, 40a8d8 <__fxstatat@plt+0x7918>
  40aa18:	cmp	w26, #0x3
  40aa1c:	b.ne	40a828 <__fxstatat@plt+0x7868>  // b.any
  40aa20:	mov	x0, x19
  40aa24:	bl	402ce0 <free@plt>
  40aa28:	mov	x19, #0x0                   	// #0
  40aa2c:	bl	402f10 <__errno_location@plt>
  40aa30:	mov	w1, #0xc                   	// #12
  40aa34:	ldp	x27, x28, [sp, #80]
  40aa38:	str	w1, [x0]
  40aa3c:	mov	x0, x19
  40aa40:	ldp	x19, x20, [sp, #16]
  40aa44:	ldp	x21, x22, [sp, #32]
  40aa48:	ldp	x23, x24, [sp, #48]
  40aa4c:	ldp	x25, x26, [sp, #64]
  40aa50:	ldp	x29, x30, [sp], #208
  40aa54:	ret
  40aa58:	mov	x1, x0
  40aa5c:	str	x0, [sp, #104]
  40aa60:	b	40a784 <__fxstatat@plt+0x77c4>
  40aa64:	mov	x5, x19
  40aa68:	b	40a7a4 <__fxstatat@plt+0x77e4>
  40aa6c:	sub	x0, x2, #0x1
  40aa70:	mov	x1, x2
  40aa74:	add	x0, x20, x0
  40aa78:	b	40a980 <__fxstatat@plt+0x79c0>
  40aa7c:	mov	x1, #0xe                   	// #14
  40aa80:	str	x1, [sp, #144]
  40aa84:	cmn	x0, #0x1
  40aa88:	b.ne	40a968 <__fxstatat@plt+0x79a8>  // b.any
  40aa8c:	str	x0, [sp, #144]
  40aa90:	b	40a830 <__fxstatat@plt+0x7870>
  40aa94:	cbz	x22, 40ab48 <__fxstatat@plt+0x7b88>
  40aa98:	mov	x0, x22
  40aa9c:	bl	402b60 <closedir@plt>
  40aaa0:	mov	x0, x19
  40aaa4:	ldp	x19, x20, [sp, #16]
  40aaa8:	ldp	x21, x22, [sp, #32]
  40aaac:	ldp	x23, x24, [sp, #48]
  40aab0:	ldp	x25, x26, [sp, #64]
  40aab4:	ldp	x27, x28, [sp, #80]
  40aab8:	ldp	x29, x30, [sp], #208
  40aabc:	ret
  40aac0:	adrp	x0, 418000 <__fxstatat@plt+0x15040>
  40aac4:	add	x0, x0, #0x2a8
  40aac8:	bl	402f20 <getenv@plt>
  40aacc:	mov	x19, x0
  40aad0:	cbz	x0, 40ab3c <__fxstatat@plt+0x7b7c>
  40aad4:	ldrb	w1, [x0]
  40aad8:	cbz	w1, 40ab3c <__fxstatat@plt+0x7b7c>
  40aadc:	bl	40b040 <__fxstatat@plt+0x8080>
  40aae0:	mov	x1, x0
  40aae4:	cmp	x19, x1
  40aae8:	adrp	x0, 418000 <__fxstatat@plt+0x15040>
  40aaec:	add	x0, x0, #0x2a0
  40aaf0:	csel	x1, x0, x1, ne  // ne = any
  40aaf4:	adrp	x0, 42d000 <__fxstatat@plt+0x2a040>
  40aaf8:	str	x1, [x0, #2376]
  40aafc:	b	40a5c4 <__fxstatat@plt+0x7604>
  40ab00:	ldrh	w2, [x20]
  40ab04:	mov	w0, #0x2e                  	// #46
  40ab08:	strh	w0, [x20]
  40ab0c:	mov	w1, #0x3                   	// #3
  40ab10:	str	wzr, [x27]
  40ab14:	mov	x0, x19
  40ab18:	str	w2, [sp, #104]
  40ab1c:	bl	402930 <pathconf@plt>
  40ab20:	ldr	w1, [x27]
  40ab24:	ldr	w2, [sp, #104]
  40ab28:	cmp	w1, #0x0
  40ab2c:	strh	w2, [x20]
  40ab30:	cset	x1, eq  // eq = none
  40ab34:	sub	x0, x0, x1
  40ab38:	b	40a954 <__fxstatat@plt+0x7994>
  40ab3c:	adrp	x1, 418000 <__fxstatat@plt+0x15040>
  40ab40:	add	x1, x1, #0x2a0
  40ab44:	b	40aaf4 <__fxstatat@plt+0x7b34>
  40ab48:	ldp	x27, x28, [sp, #80]
  40ab4c:	b	40a8a4 <__fxstatat@plt+0x78e4>
  40ab50:	mov	w3, #0x1                   	// #1
  40ab54:	b	40a578 <__fxstatat@plt+0x75b8>
  40ab58:	stp	x29, x30, [sp, #-16]!
  40ab5c:	mov	w3, #0x0                   	// #0
  40ab60:	mov	x29, sp
  40ab64:	bl	40a578 <__fxstatat@plt+0x75b8>
  40ab68:	cbz	x0, 40ab74 <__fxstatat@plt+0x7bb4>
  40ab6c:	ldp	x29, x30, [sp], #16
  40ab70:	ret
  40ab74:	bl	413990 <__fxstatat@plt+0x109d0>
  40ab78:	cbz	x1, 40abd0 <__fxstatat@plt+0x7c10>
  40ab7c:	ldrb	w3, [x1]
  40ab80:	mov	w2, #0x2                   	// #2
  40ab84:	cbnz	w3, 40ab90 <__fxstatat@plt+0x7bd0>
  40ab88:	mov	w0, w2
  40ab8c:	ret
  40ab90:	stp	x29, x30, [sp, #-32]!
  40ab94:	adrp	x2, 42d000 <__fxstatat@plt+0x2a040>
  40ab98:	mov	x4, #0x4                   	// #4
  40ab9c:	mov	x29, sp
  40aba0:	ldr	x5, [x2, #1048]
  40aba4:	str	x19, [sp, #16]
  40aba8:	adrp	x19, 418000 <__fxstatat@plt+0x15040>
  40abac:	add	x19, x19, #0x330
  40abb0:	add	x2, x19, #0x20
  40abb4:	mov	x3, x19
  40abb8:	bl	40a3a8 <__fxstatat@plt+0x73e8>
  40abbc:	ldr	w2, [x19, x0, lsl #2]
  40abc0:	ldr	x19, [sp, #16]
  40abc4:	mov	w0, w2
  40abc8:	ldp	x29, x30, [sp], #32
  40abcc:	ret
  40abd0:	mov	w2, #0x2                   	// #2
  40abd4:	mov	w0, w2
  40abd8:	ret
  40abdc:	nop
  40abe0:	stp	x29, x30, [sp, #-32]!
  40abe4:	mov	x29, sp
  40abe8:	cbz	x1, 40abf4 <__fxstatat@plt+0x7c34>
  40abec:	ldrb	w2, [x1]
  40abf0:	cbnz	w2, 40ac58 <__fxstatat@plt+0x7c98>
  40abf4:	adrp	x0, 418000 <__fxstatat@plt+0x15040>
  40abf8:	add	x0, x0, #0x2c8
  40abfc:	bl	402f20 <getenv@plt>
  40ac00:	mov	x1, x0
  40ac04:	cbz	x0, 40ac8c <__fxstatat@plt+0x7ccc>
  40ac08:	ldrb	w2, [x0]
  40ac0c:	mov	w0, #0x2                   	// #2
  40ac10:	cbnz	w2, 40ac1c <__fxstatat@plt+0x7c5c>
  40ac14:	ldp	x29, x30, [sp], #32
  40ac18:	ret
  40ac1c:	adrp	x0, 42d000 <__fxstatat@plt+0x2a040>
  40ac20:	str	x19, [sp, #16]
  40ac24:	adrp	x19, 418000 <__fxstatat@plt+0x15040>
  40ac28:	add	x19, x19, #0x330
  40ac2c:	ldr	x5, [x0, #1048]
  40ac30:	mov	x3, x19
  40ac34:	add	x2, x19, #0x20
  40ac38:	mov	x4, #0x4                   	// #4
  40ac3c:	adrp	x0, 418000 <__fxstatat@plt+0x15040>
  40ac40:	add	x0, x0, #0x2d8
  40ac44:	bl	40a3a8 <__fxstatat@plt+0x73e8>
  40ac48:	ldr	w0, [x19, x0, lsl #2]
  40ac4c:	ldr	x19, [sp, #16]
  40ac50:	ldp	x29, x30, [sp], #32
  40ac54:	ret
  40ac58:	adrp	x2, 42d000 <__fxstatat@plt+0x2a040>
  40ac5c:	str	x19, [sp, #16]
  40ac60:	adrp	x19, 418000 <__fxstatat@plt+0x15040>
  40ac64:	add	x19, x19, #0x330
  40ac68:	ldr	x5, [x2, #1048]
  40ac6c:	mov	x3, x19
  40ac70:	add	x2, x19, #0x20
  40ac74:	mov	x4, #0x4                   	// #4
  40ac78:	bl	40a3a8 <__fxstatat@plt+0x73e8>
  40ac7c:	ldr	w0, [x19, x0, lsl #2]
  40ac80:	ldr	x19, [sp, #16]
  40ac84:	ldp	x29, x30, [sp], #32
  40ac88:	ret
  40ac8c:	mov	w0, #0x2                   	// #2
  40ac90:	b	40ac14 <__fxstatat@plt+0x7c54>
  40ac94:	nop
  40ac98:	mov	x3, x0
  40ac9c:	cbnz	x0, 40acb8 <__fxstatat@plt+0x7cf8>
  40aca0:	cmp	x1, #0x0
  40aca4:	mov	x3, #0x2000                	// #8192
  40aca8:	csel	x3, x1, x3, ne  // ne = any
  40acac:	cmp	x3, x2
  40acb0:	csel	x0, x3, x2, ls  // ls = plast
  40acb4:	ret
  40acb8:	cbz	x1, 40acac <__fxstatat@plt+0x7cec>
  40acbc:	mov	x0, x1
  40acc0:	mov	x5, x3
  40acc4:	udiv	x4, x5, x0
  40acc8:	msub	x4, x4, x0, x5
  40accc:	cbnz	x4, 40acf0 <__fxstatat@plt+0x7d30>
  40acd0:	udiv	x4, x3, x0
  40acd4:	mul	x0, x1, x4
  40acd8:	cmp	x0, x2
  40acdc:	b.hi	40acac <__fxstatat@plt+0x7cec>  // b.pmore
  40ace0:	udiv	x1, x0, x1
  40ace4:	cmp	x1, x4
  40ace8:	b.ne	40acac <__fxstatat@plt+0x7cec>  // b.any
  40acec:	ret
  40acf0:	mov	x5, x0
  40acf4:	mov	x0, x4
  40acf8:	b	40acc4 <__fxstatat@plt+0x7d04>
  40acfc:	nop
  40ad00:	adrp	x1, 42d000 <__fxstatat@plt+0x2a040>
  40ad04:	str	x0, [x1, #2384]
  40ad08:	ret
  40ad0c:	nop
  40ad10:	stp	x29, x30, [sp, #-48]!
  40ad14:	mov	x29, sp
  40ad18:	stp	x19, x20, [sp, #16]
  40ad1c:	adrp	x20, 42d000 <__fxstatat@plt+0x2a040>
  40ad20:	ldr	x19, [x20, #1192]
  40ad24:	mov	x0, x19
  40ad28:	bl	413d20 <__fxstatat@plt+0x10d60>
  40ad2c:	cbnz	x0, 40adc4 <__fxstatat@plt+0x7e04>
  40ad30:	mov	x0, x19
  40ad34:	bl	414330 <__fxstatat@plt+0x11370>
  40ad38:	cbnz	w0, 40ad60 <__fxstatat@plt+0x7da0>
  40ad3c:	ldp	x19, x20, [sp, #16]
  40ad40:	ldp	x29, x30, [sp], #48
  40ad44:	b	40ae30 <__fxstatat@plt+0x7e70>
  40ad48:	ldr	x0, [x20, #1192]
  40ad4c:	bl	413cc8 <__fxstatat@plt+0x10d08>
  40ad50:	cbz	w0, 40add8 <__fxstatat@plt+0x7e18>
  40ad54:	ldr	x0, [x20, #1192]
  40ad58:	bl	414330 <__fxstatat@plt+0x11370>
  40ad5c:	nop
  40ad60:	adrp	x1, 418000 <__fxstatat@plt+0x15040>
  40ad64:	mov	w2, #0x5                   	// #5
  40ad68:	add	x1, x1, #0x398
  40ad6c:	mov	x0, #0x0                   	// #0
  40ad70:	str	x21, [sp, #32]
  40ad74:	bl	402e70 <dcgettext@plt>
  40ad78:	adrp	x1, 42d000 <__fxstatat@plt+0x2a040>
  40ad7c:	mov	x19, x0
  40ad80:	ldr	x20, [x1, #2384]
  40ad84:	bl	402f10 <__errno_location@plt>
  40ad88:	cbz	x20, 40adf0 <__fxstatat@plt+0x7e30>
  40ad8c:	ldr	w21, [x0]
  40ad90:	mov	x0, x20
  40ad94:	bl	40f320 <__fxstatat@plt+0xc360>
  40ad98:	mov	x3, x0
  40ad9c:	adrp	x2, 418000 <__fxstatat@plt+0x15040>
  40ada0:	mov	w1, w21
  40ada4:	mov	x4, x19
  40ada8:	add	x2, x2, #0x3b0
  40adac:	mov	w0, #0x0                   	// #0
  40adb0:	bl	402850 <error@plt>
  40adb4:	bl	40ae30 <__fxstatat@plt+0x7e70>
  40adb8:	adrp	x0, 42d000 <__fxstatat@plt+0x2a040>
  40adbc:	ldr	w0, [x0, #1056]
  40adc0:	bl	402810 <_exit@plt>
  40adc4:	mov	x0, x19
  40adc8:	mov	w2, #0x1                   	// #1
  40adcc:	mov	x1, #0x0                   	// #0
  40add0:	bl	413d60 <__fxstatat@plt+0x10da0>
  40add4:	cbz	w0, 40ad48 <__fxstatat@plt+0x7d88>
  40add8:	ldr	x0, [x20, #1192]
  40addc:	bl	414330 <__fxstatat@plt+0x11370>
  40ade0:	cbnz	w0, 40ad60 <__fxstatat@plt+0x7da0>
  40ade4:	ldp	x19, x20, [sp, #16]
  40ade8:	ldp	x29, x30, [sp], #48
  40adec:	b	40ae30 <__fxstatat@plt+0x7e70>
  40adf0:	ldr	w1, [x0]
  40adf4:	mov	x3, x19
  40adf8:	adrp	x2, 417000 <__fxstatat@plt+0x14040>
  40adfc:	mov	w0, #0x0                   	// #0
  40ae00:	add	x2, x2, #0xae0
  40ae04:	bl	402850 <error@plt>
  40ae08:	b	40adb4 <__fxstatat@plt+0x7df4>
  40ae0c:	nop
  40ae10:	adrp	x1, 42d000 <__fxstatat@plt+0x2a040>
  40ae14:	str	x0, [x1, #2392]
  40ae18:	ret
  40ae1c:	nop
  40ae20:	adrp	x1, 42d000 <__fxstatat@plt+0x2a040>
  40ae24:	strb	w0, [x1, #2400]
  40ae28:	ret
  40ae2c:	nop
  40ae30:	stp	x29, x30, [sp, #-48]!
  40ae34:	adrp	x0, 42d000 <__fxstatat@plt+0x2a040>
  40ae38:	mov	x29, sp
  40ae3c:	ldr	x0, [x0, #1184]
  40ae40:	bl	414330 <__fxstatat@plt+0x11370>
  40ae44:	cbz	w0, 40ae7c <__fxstatat@plt+0x7ebc>
  40ae48:	stp	x19, x20, [sp, #16]
  40ae4c:	adrp	x20, 42d000 <__fxstatat@plt+0x2a040>
  40ae50:	add	x0, x20, #0x958
  40ae54:	str	x21, [sp, #32]
  40ae58:	ldrb	w21, [x0, #8]
  40ae5c:	bl	402f10 <__errno_location@plt>
  40ae60:	mov	x19, x0
  40ae64:	cbz	w21, 40ae94 <__fxstatat@plt+0x7ed4>
  40ae68:	ldr	w0, [x0]
  40ae6c:	cmp	w0, #0x20
  40ae70:	b.ne	40ae94 <__fxstatat@plt+0x7ed4>  // b.any
  40ae74:	ldp	x19, x20, [sp, #16]
  40ae78:	ldr	x21, [sp, #32]
  40ae7c:	adrp	x0, 42d000 <__fxstatat@plt+0x2a040>
  40ae80:	ldr	x0, [x0, #1160]
  40ae84:	bl	414330 <__fxstatat@plt+0x11370>
  40ae88:	cbnz	w0, 40aee8 <__fxstatat@plt+0x7f28>
  40ae8c:	ldp	x29, x30, [sp], #48
  40ae90:	ret
  40ae94:	mov	w2, #0x5                   	// #5
  40ae98:	adrp	x1, 418000 <__fxstatat@plt+0x15040>
  40ae9c:	mov	x0, #0x0                   	// #0
  40aea0:	add	x1, x1, #0x3b8
  40aea4:	bl	402e70 <dcgettext@plt>
  40aea8:	ldr	x2, [x20, #2392]
  40aeac:	mov	x20, x0
  40aeb0:	cbz	x2, 40aef4 <__fxstatat@plt+0x7f34>
  40aeb4:	ldr	w19, [x19]
  40aeb8:	mov	x0, x2
  40aebc:	bl	40f320 <__fxstatat@plt+0xc360>
  40aec0:	mov	x3, x0
  40aec4:	adrp	x2, 418000 <__fxstatat@plt+0x15040>
  40aec8:	mov	w1, w19
  40aecc:	mov	x4, x20
  40aed0:	add	x2, x2, #0x3b0
  40aed4:	mov	w0, #0x0                   	// #0
  40aed8:	bl	402850 <error@plt>
  40aedc:	adrp	x0, 42d000 <__fxstatat@plt+0x2a040>
  40aee0:	ldr	w0, [x0, #1056]
  40aee4:	bl	402810 <_exit@plt>
  40aee8:	stp	x19, x20, [sp, #16]
  40aeec:	str	x21, [sp, #32]
  40aef0:	b	40aedc <__fxstatat@plt+0x7f1c>
  40aef4:	ldr	w1, [x19]
  40aef8:	mov	x3, x0
  40aefc:	adrp	x2, 417000 <__fxstatat@plt+0x14040>
  40af00:	mov	w0, #0x0                   	// #0
  40af04:	add	x2, x2, #0xae0
  40af08:	bl	402850 <error@plt>
  40af0c:	b	40aedc <__fxstatat@plt+0x7f1c>
  40af10:	stp	x29, x30, [sp, #-16]!
  40af14:	mov	x29, sp
  40af18:	bl	40af80 <__fxstatat@plt+0x7fc0>
  40af1c:	cbz	x0, 40af28 <__fxstatat@plt+0x7f68>
  40af20:	ldp	x29, x30, [sp], #16
  40af24:	ret
  40af28:	bl	413990 <__fxstatat@plt+0x109d0>
  40af2c:	nop
  40af30:	stp	x29, x30, [sp, #-32]!
  40af34:	mov	x29, sp
  40af38:	stp	x19, x20, [sp, #16]
  40af3c:	mov	x19, x0
  40af40:	ldrb	w1, [x0]
  40af44:	cmp	w1, #0x2f
  40af48:	cset	x20, eq  // eq = none
  40af4c:	bl	40b040 <__fxstatat@plt+0x8080>
  40af50:	sub	x0, x0, x19
  40af54:	b	40af68 <__fxstatat@plt+0x7fa8>
  40af58:	ldrb	w2, [x19, x1]
  40af5c:	cmp	w2, #0x2f
  40af60:	b.ne	40af74 <__fxstatat@plt+0x7fb4>  // b.any
  40af64:	mov	x0, x1
  40af68:	sub	x1, x0, #0x1
  40af6c:	cmp	x0, x20
  40af70:	b.hi	40af58 <__fxstatat@plt+0x7f98>  // b.pmore
  40af74:	ldp	x19, x20, [sp, #16]
  40af78:	ldp	x29, x30, [sp], #32
  40af7c:	ret
  40af80:	stp	x29, x30, [sp, #-48]!
  40af84:	mov	x29, sp
  40af88:	stp	x19, x20, [sp, #16]
  40af8c:	mov	x20, x0
  40af90:	stp	x21, x22, [sp, #32]
  40af94:	ldrb	w1, [x0]
  40af98:	cmp	w1, #0x2f
  40af9c:	cset	x21, eq  // eq = none
  40afa0:	bl	40b040 <__fxstatat@plt+0x8080>
  40afa4:	sub	x19, x0, x20
  40afa8:	b	40afbc <__fxstatat@plt+0x7ffc>
  40afac:	ldrb	w1, [x20, x0]
  40afb0:	cmp	w1, #0x2f
  40afb4:	b.ne	40b018 <__fxstatat@plt+0x8058>  // b.any
  40afb8:	mov	x19, x0
  40afbc:	sub	x0, x19, #0x1
  40afc0:	cmp	x21, x19
  40afc4:	b.cc	40afac <__fxstatat@plt+0x7fec>  // b.lo, b.ul, b.last
  40afc8:	eor	x1, x19, #0x1
  40afcc:	add	x0, x19, #0x1
  40afd0:	and	w22, w1, #0x1
  40afd4:	add	x0, x0, x1
  40afd8:	bl	4029f0 <malloc@plt>
  40afdc:	mov	x21, x0
  40afe0:	cbz	x0, 40b038 <__fxstatat@plt+0x8078>
  40afe4:	mov	x1, x20
  40afe8:	mov	x2, x19
  40afec:	bl	402800 <memcpy@plt>
  40aff0:	cbz	w22, 40b000 <__fxstatat@plt+0x8040>
  40aff4:	mov	w0, #0x2e                  	// #46
  40aff8:	mov	x19, #0x1                   	// #1
  40affc:	strb	w0, [x21]
  40b000:	strb	wzr, [x21, x19]
  40b004:	mov	x0, x21
  40b008:	ldp	x19, x20, [sp, #16]
  40b00c:	ldp	x21, x22, [sp, #32]
  40b010:	ldp	x29, x30, [sp], #48
  40b014:	ret
  40b018:	add	x0, x19, #0x1
  40b01c:	bl	4029f0 <malloc@plt>
  40b020:	mov	x21, x0
  40b024:	cbz	x0, 40b038 <__fxstatat@plt+0x8078>
  40b028:	mov	x1, x20
  40b02c:	mov	x2, x19
  40b030:	bl	402800 <memcpy@plt>
  40b034:	b	40b000 <__fxstatat@plt+0x8040>
  40b038:	mov	x21, #0x0                   	// #0
  40b03c:	b	40b004 <__fxstatat@plt+0x8044>
  40b040:	ldrb	w1, [x0]
  40b044:	cmp	w1, #0x2f
  40b048:	b.ne	40b05c <__fxstatat@plt+0x809c>  // b.any
  40b04c:	nop
  40b050:	ldrb	w1, [x0, #1]!
  40b054:	cmp	w1, #0x2f
  40b058:	b.eq	40b050 <__fxstatat@plt+0x8090>  // b.none
  40b05c:	cbz	w1, 40b094 <__fxstatat@plt+0x80d4>
  40b060:	mov	x2, x0
  40b064:	mov	w3, #0x0                   	// #0
  40b068:	b	40b080 <__fxstatat@plt+0x80c0>
  40b06c:	cbz	w3, 40b078 <__fxstatat@plt+0x80b8>
  40b070:	mov	x0, x2
  40b074:	mov	w3, #0x0                   	// #0
  40b078:	ldrb	w1, [x2, #1]!
  40b07c:	cbz	w1, 40b094 <__fxstatat@plt+0x80d4>
  40b080:	cmp	w1, #0x2f
  40b084:	b.ne	40b06c <__fxstatat@plt+0x80ac>  // b.any
  40b088:	ldrb	w1, [x2, #1]!
  40b08c:	mov	w3, #0x1                   	// #1
  40b090:	cbnz	w1, 40b080 <__fxstatat@plt+0x80c0>
  40b094:	ret
  40b098:	stp	x29, x30, [sp, #-32]!
  40b09c:	mov	x29, sp
  40b0a0:	str	x19, [sp, #16]
  40b0a4:	mov	x19, x0
  40b0a8:	bl	402820 <strlen@plt>
  40b0ac:	subs	x1, x0, #0x1
  40b0b0:	b.ls	40b0c0 <__fxstatat@plt+0x8100>  // b.plast
  40b0b4:	ldrb	w2, [x19, x1]
  40b0b8:	cmp	w2, #0x2f
  40b0bc:	b.eq	40b0cc <__fxstatat@plt+0x810c>  // b.none
  40b0c0:	ldr	x19, [sp, #16]
  40b0c4:	ldp	x29, x30, [sp], #32
  40b0c8:	ret
  40b0cc:	mov	x0, x1
  40b0d0:	b	40b0ac <__fxstatat@plt+0x80ec>
  40b0d4:	nop
  40b0d8:	stp	x29, x30, [sp, #-32]!
  40b0dc:	mov	x29, sp
  40b0e0:	str	x19, [sp, #16]
  40b0e4:	mov	x19, x0
  40b0e8:	bl	40b040 <__fxstatat@plt+0x8080>
  40b0ec:	ldrb	w1, [x0]
  40b0f0:	cmp	w1, #0x0
  40b0f4:	csel	x19, x19, x0, eq  // eq = none
  40b0f8:	mov	x0, x19
  40b0fc:	bl	40b098 <__fxstatat@plt+0x80d8>
  40b100:	ldrb	w1, [x19, x0]
  40b104:	strb	wzr, [x19, x0]
  40b108:	cmp	w1, #0x0
  40b10c:	cset	w0, ne  // ne = any
  40b110:	ldr	x19, [sp, #16]
  40b114:	ldp	x29, x30, [sp], #32
  40b118:	ret
  40b11c:	nop
  40b120:	b	402bd0 <posix_fadvise@plt>
  40b124:	nop
  40b128:	cbz	x0, 40b158 <__fxstatat@plt+0x8198>
  40b12c:	stp	x29, x30, [sp, #-32]!
  40b130:	mov	x29, sp
  40b134:	str	x19, [sp, #16]
  40b138:	mov	w19, w1
  40b13c:	bl	402990 <fileno@plt>
  40b140:	mov	w3, w19
  40b144:	mov	x2, #0x0                   	// #0
  40b148:	ldr	x19, [sp, #16]
  40b14c:	mov	x1, #0x0                   	// #0
  40b150:	ldp	x29, x30, [sp], #32
  40b154:	b	402bd0 <posix_fadvise@plt>
  40b158:	ret
  40b15c:	nop
  40b160:	stp	x29, x30, [sp, #-64]!
  40b164:	mov	x29, sp
  40b168:	str	x2, [sp, #56]
  40b16c:	mov	w2, #0x0                   	// #0
  40b170:	tbnz	w1, #6, 40b184 <__fxstatat@plt+0x81c4>
  40b174:	bl	402a20 <open@plt>
  40b178:	bl	410e10 <__fxstatat@plt+0xde50>
  40b17c:	ldp	x29, x30, [sp], #64
  40b180:	ret
  40b184:	mov	w2, #0xfffffff8            	// #-8
  40b188:	stp	w2, wzr, [sp, #40]
  40b18c:	ldr	w2, [sp, #56]
  40b190:	add	x3, sp, #0x30
  40b194:	add	x4, sp, #0x40
  40b198:	stp	x4, x4, [sp, #16]
  40b19c:	str	x3, [sp, #32]
  40b1a0:	bl	402a20 <open@plt>
  40b1a4:	bl	410e10 <__fxstatat@plt+0xde50>
  40b1a8:	ldp	x29, x30, [sp], #64
  40b1ac:	ret
  40b1b0:	cbz	x0, 40b234 <__fxstatat@plt+0x8274>
  40b1b4:	stp	x29, x30, [sp, #-48]!
  40b1b8:	mov	x29, sp
  40b1bc:	stp	x21, x22, [sp, #32]
  40b1c0:	mov	x21, x2
  40b1c4:	mov	x22, x1
  40b1c8:	stp	x19, x20, [sp, #16]
  40b1cc:	mov	x20, x0
  40b1d0:	mov	x0, #0x18                  	// #24
  40b1d4:	bl	4137c8 <__fxstatat@plt+0x10808>
  40b1d8:	mov	x19, x0
  40b1dc:	mov	x0, x22
  40b1e0:	bl	413950 <__fxstatat@plt+0x10990>
  40b1e4:	ldr	q0, [x21]
  40b1e8:	mov	x2, x0
  40b1ec:	str	x2, [x19]
  40b1f0:	mov	x1, x19
  40b1f4:	mov	x0, x20
  40b1f8:	ext	v0.16b, v0.16b, v0.16b, #8
  40b1fc:	stur	q0, [x19, #8]
  40b200:	bl	40c6b8 <__fxstatat@plt+0x96f8>
  40b204:	cbz	x0, 40b238 <__fxstatat@plt+0x8278>
  40b208:	cmp	x19, x0
  40b20c:	b.eq	40b224 <__fxstatat@plt+0x8264>  // b.none
  40b210:	mov	x0, x19
  40b214:	ldp	x19, x20, [sp, #16]
  40b218:	ldp	x21, x22, [sp, #32]
  40b21c:	ldp	x29, x30, [sp], #48
  40b220:	b	40cb20 <__fxstatat@plt+0x9b60>
  40b224:	ldp	x19, x20, [sp, #16]
  40b228:	ldp	x21, x22, [sp, #32]
  40b22c:	ldp	x29, x30, [sp], #48
  40b230:	ret
  40b234:	ret
  40b238:	bl	413990 <__fxstatat@plt+0x109d0>
  40b23c:	nop
  40b240:	cbz	x0, 40b278 <__fxstatat@plt+0x82b8>
  40b244:	stp	x29, x30, [sp, #-48]!
  40b248:	mov	x3, x1
  40b24c:	mov	x29, sp
  40b250:	ldr	q0, [x2]
  40b254:	add	x1, sp, #0x10
  40b258:	str	x3, [sp, #16]
  40b25c:	ext	v0.16b, v0.16b, v0.16b, #8
  40b260:	stur	q0, [sp, #24]
  40b264:	bl	40bc00 <__fxstatat@plt+0x8c40>
  40b268:	cmp	x0, #0x0
  40b26c:	cset	w0, ne  // ne = any
  40b270:	ldp	x29, x30, [sp], #48
  40b274:	ret
  40b278:	mov	w0, #0x0                   	// #0
  40b27c:	ret
  40b280:	and	w3, w0, #0xf000
  40b284:	mov	w2, #0x2d                  	// #45
  40b288:	cmp	w3, #0x8, lsl #12
  40b28c:	b.eq	40b2dc <__fxstatat@plt+0x831c>  // b.none
  40b290:	cmp	w3, #0x4, lsl #12
  40b294:	mov	w2, #0x64                  	// #100
  40b298:	b.eq	40b2dc <__fxstatat@plt+0x831c>  // b.none
  40b29c:	cmp	w3, #0x6, lsl #12
  40b2a0:	mov	w2, #0x62                  	// #98
  40b2a4:	b.eq	40b2dc <__fxstatat@plt+0x831c>  // b.none
  40b2a8:	cmp	w3, #0x2, lsl #12
  40b2ac:	mov	w2, #0x63                  	// #99
  40b2b0:	b.eq	40b2dc <__fxstatat@plt+0x831c>  // b.none
  40b2b4:	cmp	w3, #0xa, lsl #12
  40b2b8:	mov	w2, #0x6c                  	// #108
  40b2bc:	b.eq	40b2dc <__fxstatat@plt+0x831c>  // b.none
  40b2c0:	cmp	w3, #0x1, lsl #12
  40b2c4:	mov	w2, #0x70                  	// #112
  40b2c8:	b.eq	40b2dc <__fxstatat@plt+0x831c>  // b.none
  40b2cc:	cmp	w3, #0xc, lsl #12
  40b2d0:	mov	w2, #0x73                  	// #115
  40b2d4:	mov	w3, #0x3f                  	// #63
  40b2d8:	csel	w2, w2, w3, eq  // eq = none
  40b2dc:	tst	x0, #0x100
  40b2e0:	mov	w6, #0x2d                  	// #45
  40b2e4:	mov	w4, #0x72                  	// #114
  40b2e8:	csel	w4, w4, w6, ne  // ne = any
  40b2ec:	tst	x0, #0x80
  40b2f0:	mov	w3, #0x77                  	// #119
  40b2f4:	csel	w3, w3, w6, ne  // ne = any
  40b2f8:	strb	w2, [x1]
  40b2fc:	strb	w4, [x1, #1]
  40b300:	and	w2, w0, #0x40
  40b304:	strb	w3, [x1, #2]
  40b308:	tbz	w0, #11, 40b3ac <__fxstatat@plt+0x83ec>
  40b30c:	cmp	w2, #0x0
  40b310:	mov	w5, #0x73                  	// #115
  40b314:	mov	w2, #0x53                  	// #83
  40b318:	csel	w5, w5, w2, ne  // ne = any
  40b31c:	tst	x0, #0x20
  40b320:	mov	w6, #0x2d                  	// #45
  40b324:	mov	w3, #0x72                  	// #114
  40b328:	csel	w3, w3, w6, ne  // ne = any
  40b32c:	tst	x0, #0x10
  40b330:	mov	w2, #0x77                  	// #119
  40b334:	csel	w2, w2, w6, ne  // ne = any
  40b338:	strb	w5, [x1, #3]
  40b33c:	strb	w3, [x1, #4]
  40b340:	and	w3, w0, #0x8
  40b344:	strb	w2, [x1, #5]
  40b348:	tbz	w0, #10, 40b3bc <__fxstatat@plt+0x83fc>
  40b34c:	cmp	w3, #0x0
  40b350:	mov	w4, #0x73                  	// #115
  40b354:	mov	w2, #0x53                  	// #83
  40b358:	csel	w4, w4, w2, ne  // ne = any
  40b35c:	tst	x0, #0x4
  40b360:	mov	w5, #0x2d                  	// #45
  40b364:	mov	w3, #0x72                  	// #114
  40b368:	csel	w3, w3, w5, ne  // ne = any
  40b36c:	tst	x0, #0x2
  40b370:	mov	w2, #0x77                  	// #119
  40b374:	csel	w2, w2, w5, ne  // ne = any
  40b378:	strb	w4, [x1, #6]
  40b37c:	strb	w3, [x1, #7]
  40b380:	and	w3, w0, #0x1
  40b384:	strb	w2, [x1, #8]
  40b388:	tbz	w0, #9, 40b3cc <__fxstatat@plt+0x840c>
  40b38c:	cmp	w3, #0x0
  40b390:	mov	w2, #0x54                  	// #84
  40b394:	mov	w0, #0x74                  	// #116
  40b398:	csel	w0, w0, w2, ne  // ne = any
  40b39c:	mov	w2, #0x20                  	// #32
  40b3a0:	strb	w0, [x1, #9]
  40b3a4:	strh	w2, [x1, #10]
  40b3a8:	ret
  40b3ac:	cmp	w2, #0x0
  40b3b0:	mov	w5, #0x78                  	// #120
  40b3b4:	csel	w5, w5, w6, ne  // ne = any
  40b3b8:	b	40b31c <__fxstatat@plt+0x835c>
  40b3bc:	cmp	w3, #0x0
  40b3c0:	mov	w4, #0x78                  	// #120
  40b3c4:	csel	w4, w4, w6, ne  // ne = any
  40b3c8:	b	40b35c <__fxstatat@plt+0x839c>
  40b3cc:	cmp	w3, #0x0
  40b3d0:	mov	w2, #0x20                  	// #32
  40b3d4:	mov	w0, #0x78                  	// #120
  40b3d8:	csel	w0, w0, w5, ne  // ne = any
  40b3dc:	strb	w0, [x1, #9]
  40b3e0:	strh	w2, [x1, #10]
  40b3e4:	ret
  40b3e8:	ldr	w0, [x0, #16]
  40b3ec:	mov	w2, #0x2d                  	// #45
  40b3f0:	and	w3, w0, #0xf000
  40b3f4:	cmp	w3, #0x8, lsl #12
  40b3f8:	b.eq	40b448 <__fxstatat@plt+0x8488>  // b.none
  40b3fc:	cmp	w3, #0x4, lsl #12
  40b400:	mov	w2, #0x64                  	// #100
  40b404:	b.eq	40b448 <__fxstatat@plt+0x8488>  // b.none
  40b408:	cmp	w3, #0x6, lsl #12
  40b40c:	mov	w2, #0x62                  	// #98
  40b410:	b.eq	40b448 <__fxstatat@plt+0x8488>  // b.none
  40b414:	cmp	w3, #0x2, lsl #12
  40b418:	mov	w2, #0x63                  	// #99
  40b41c:	b.eq	40b448 <__fxstatat@plt+0x8488>  // b.none
  40b420:	cmp	w3, #0xa, lsl #12
  40b424:	mov	w2, #0x6c                  	// #108
  40b428:	b.eq	40b448 <__fxstatat@plt+0x8488>  // b.none
  40b42c:	cmp	w3, #0x1, lsl #12
  40b430:	mov	w2, #0x70                  	// #112
  40b434:	b.eq	40b448 <__fxstatat@plt+0x8488>  // b.none
  40b438:	cmp	w3, #0xc, lsl #12
  40b43c:	mov	w2, #0x73                  	// #115
  40b440:	mov	w3, #0x3f                  	// #63
  40b444:	csel	w2, w2, w3, eq  // eq = none
  40b448:	tst	x0, #0x100
  40b44c:	mov	w6, #0x2d                  	// #45
  40b450:	mov	w4, #0x72                  	// #114
  40b454:	csel	w4, w4, w6, ne  // ne = any
  40b458:	tst	x0, #0x80
  40b45c:	mov	w3, #0x77                  	// #119
  40b460:	csel	w3, w3, w6, ne  // ne = any
  40b464:	strb	w2, [x1]
  40b468:	strb	w4, [x1, #1]
  40b46c:	and	w2, w0, #0x40
  40b470:	strb	w3, [x1, #2]
  40b474:	tbz	w0, #11, 40b518 <__fxstatat@plt+0x8558>
  40b478:	cmp	w2, #0x0
  40b47c:	mov	w5, #0x73                  	// #115
  40b480:	mov	w2, #0x53                  	// #83
  40b484:	csel	w5, w5, w2, ne  // ne = any
  40b488:	tst	x0, #0x20
  40b48c:	mov	w6, #0x2d                  	// #45
  40b490:	mov	w3, #0x72                  	// #114
  40b494:	csel	w3, w3, w6, ne  // ne = any
  40b498:	tst	x0, #0x10
  40b49c:	mov	w2, #0x77                  	// #119
  40b4a0:	csel	w2, w2, w6, ne  // ne = any
  40b4a4:	strb	w5, [x1, #3]
  40b4a8:	strb	w3, [x1, #4]
  40b4ac:	and	w3, w0, #0x8
  40b4b0:	strb	w2, [x1, #5]
  40b4b4:	tbz	w0, #10, 40b528 <__fxstatat@plt+0x8568>
  40b4b8:	cmp	w3, #0x0
  40b4bc:	mov	w4, #0x73                  	// #115
  40b4c0:	mov	w2, #0x53                  	// #83
  40b4c4:	csel	w4, w4, w2, ne  // ne = any
  40b4c8:	tst	x0, #0x4
  40b4cc:	mov	w5, #0x2d                  	// #45
  40b4d0:	mov	w3, #0x72                  	// #114
  40b4d4:	csel	w3, w3, w5, ne  // ne = any
  40b4d8:	tst	x0, #0x2
  40b4dc:	mov	w2, #0x77                  	// #119
  40b4e0:	csel	w2, w2, w5, ne  // ne = any
  40b4e4:	strb	w4, [x1, #6]
  40b4e8:	strb	w3, [x1, #7]
  40b4ec:	and	w3, w0, #0x1
  40b4f0:	strb	w2, [x1, #8]
  40b4f4:	tbz	w0, #9, 40b538 <__fxstatat@plt+0x8578>
  40b4f8:	cmp	w3, #0x0
  40b4fc:	mov	w2, #0x54                  	// #84
  40b500:	mov	w0, #0x74                  	// #116
  40b504:	csel	w0, w0, w2, ne  // ne = any
  40b508:	mov	w2, #0x20                  	// #32
  40b50c:	strb	w0, [x1, #9]
  40b510:	strh	w2, [x1, #10]
  40b514:	ret
  40b518:	cmp	w2, #0x0
  40b51c:	mov	w5, #0x78                  	// #120
  40b520:	csel	w5, w5, w6, ne  // ne = any
  40b524:	b	40b488 <__fxstatat@plt+0x84c8>
  40b528:	cmp	w3, #0x0
  40b52c:	mov	w4, #0x78                  	// #120
  40b530:	csel	w4, w4, w6, ne  // ne = any
  40b534:	b	40b4c8 <__fxstatat@plt+0x8508>
  40b538:	cmp	w3, #0x0
  40b53c:	mov	w2, #0x20                  	// #32
  40b540:	mov	w0, #0x78                  	// #120
  40b544:	csel	w0, w0, w5, ne  // ne = any
  40b548:	strb	w0, [x1, #9]
  40b54c:	strh	w2, [x1, #10]
  40b550:	ret
  40b554:	nop
  40b558:	stp	x29, x30, [sp, #-16]!
  40b55c:	mov	x29, sp
  40b560:	bl	40b578 <__fxstatat@plt+0x85b8>
  40b564:	cbz	x0, 40b570 <__fxstatat@plt+0x85b0>
  40b568:	ldp	x29, x30, [sp], #16
  40b56c:	ret
  40b570:	bl	413990 <__fxstatat@plt+0x109d0>
  40b574:	nop
  40b578:	stp	x29, x30, [sp, #-80]!
  40b57c:	mov	x29, sp
  40b580:	stp	x19, x20, [sp, #16]
  40b584:	stp	x21, x22, [sp, #32]
  40b588:	mov	x21, x1
  40b58c:	mov	x22, x0
  40b590:	stp	x23, x24, [sp, #48]
  40b594:	mov	x23, x2
  40b598:	stp	x25, x26, [sp, #64]
  40b59c:	bl	40b040 <__fxstatat@plt+0x8080>
  40b5a0:	mov	x20, x0
  40b5a4:	bl	40b098 <__fxstatat@plt+0x80d8>
  40b5a8:	mov	x19, x0
  40b5ac:	mov	x0, x21
  40b5b0:	bl	402820 <strlen@plt>
  40b5b4:	sub	x3, x20, x22
  40b5b8:	mov	x24, x0
  40b5bc:	add	x26, x3, x19
  40b5c0:	add	x1, x0, #0x1
  40b5c4:	cbz	x19, 40b64c <__fxstatat@plt+0x868c>
  40b5c8:	add	x0, x22, x26
  40b5cc:	ldurb	w0, [x0, #-1]
  40b5d0:	cmp	w0, #0x2f
  40b5d4:	b.eq	40b670 <__fxstatat@plt+0x86b0>  // b.none
  40b5d8:	ldrb	w0, [x21]
  40b5dc:	cmp	w0, #0x2f
  40b5e0:	b.eq	40b670 <__fxstatat@plt+0x86b0>  // b.none
  40b5e4:	add	x0, x26, #0x1
  40b5e8:	mov	x19, #0x1                   	// #1
  40b5ec:	mov	w25, #0x2f                  	// #47
  40b5f0:	add	x0, x1, x0
  40b5f4:	bl	4029f0 <malloc@plt>
  40b5f8:	mov	x20, x0
  40b5fc:	cbz	x0, 40b630 <__fxstatat@plt+0x8670>
  40b600:	mov	x1, x22
  40b604:	mov	x2, x26
  40b608:	bl	402d40 <mempcpy@plt>
  40b60c:	mov	x1, x0
  40b610:	add	x0, x0, x19
  40b614:	strb	w25, [x1]
  40b618:	cbz	x23, 40b620 <__fxstatat@plt+0x8660>
  40b61c:	str	x0, [x23]
  40b620:	mov	x2, x24
  40b624:	mov	x1, x21
  40b628:	bl	402d40 <mempcpy@plt>
  40b62c:	strb	wzr, [x0]
  40b630:	mov	x0, x20
  40b634:	ldp	x19, x20, [sp, #16]
  40b638:	ldp	x21, x22, [sp, #32]
  40b63c:	ldp	x23, x24, [sp, #48]
  40b640:	ldp	x25, x26, [sp, #64]
  40b644:	ldp	x29, x30, [sp], #80
  40b648:	ret
  40b64c:	ldrb	w2, [x21]
  40b650:	mov	x0, x26
  40b654:	mov	w25, #0x0                   	// #0
  40b658:	cmp	w2, #0x2f
  40b65c:	b.ne	40b5f0 <__fxstatat@plt+0x8630>  // b.any
  40b660:	add	x0, x3, #0x1
  40b664:	mov	x19, #0x1                   	// #1
  40b668:	mov	w25, #0x2e                  	// #46
  40b66c:	b	40b5f0 <__fxstatat@plt+0x8630>
  40b670:	mov	x0, x26
  40b674:	mov	x19, #0x0                   	// #0
  40b678:	mov	w25, #0x0                   	// #0
  40b67c:	b	40b5f0 <__fxstatat@plt+0x8630>
  40b680:	stp	x29, x30, [sp, #-48]!
  40b684:	mov	x29, sp
  40b688:	stp	x21, x22, [sp, #32]
  40b68c:	cbz	x2, 40b708 <__fxstatat@plt+0x8748>
  40b690:	mov	w22, w0
  40b694:	mov	x21, #0x0                   	// #0
  40b698:	stp	x19, x20, [sp, #16]
  40b69c:	mov	x20, x1
  40b6a0:	mov	x19, x2
  40b6a4:	b	40b6bc <__fxstatat@plt+0x86fc>
  40b6a8:	cbz	x0, 40b6e8 <__fxstatat@plt+0x8728>
  40b6ac:	add	x21, x21, x0
  40b6b0:	add	x20, x20, x0
  40b6b4:	subs	x19, x19, x0
  40b6b8:	b.eq	40b6d4 <__fxstatat@plt+0x8714>  // b.none
  40b6bc:	mov	x2, x19
  40b6c0:	mov	x1, x20
  40b6c4:	mov	w0, w22
  40b6c8:	bl	4102a8 <__fxstatat@plt+0xd2e8>
  40b6cc:	cmn	x0, #0x1
  40b6d0:	b.ne	40b6a8 <__fxstatat@plt+0x86e8>  // b.any
  40b6d4:	ldp	x19, x20, [sp, #16]
  40b6d8:	mov	x0, x21
  40b6dc:	ldp	x21, x22, [sp, #32]
  40b6e0:	ldp	x29, x30, [sp], #48
  40b6e4:	ret
  40b6e8:	bl	402f10 <__errno_location@plt>
  40b6ec:	mov	w1, #0x1c                  	// #28
  40b6f0:	ldp	x19, x20, [sp, #16]
  40b6f4:	str	w1, [x0]
  40b6f8:	mov	x0, x21
  40b6fc:	ldp	x21, x22, [sp, #32]
  40b700:	ldp	x29, x30, [sp], #48
  40b704:	ret
  40b708:	mov	x21, #0x0                   	// #0
  40b70c:	b	40b6d8 <__fxstatat@plt+0x8718>
  40b710:	ror	x2, x0, #3
  40b714:	udiv	x0, x2, x1
  40b718:	msub	x0, x0, x1, x2
  40b71c:	ret
  40b720:	cmp	x1, x0
  40b724:	cset	w0, eq  // eq = none
  40b728:	ret
  40b72c:	nop
  40b730:	stp	x29, x30, [sp, #-80]!
  40b734:	mov	x29, sp
  40b738:	stp	x21, x22, [sp, #32]
  40b73c:	mov	x21, x0
  40b740:	mov	x0, x1
  40b744:	stp	x19, x20, [sp, #16]
  40b748:	mov	x20, x1
  40b74c:	stp	x23, x24, [sp, #48]
  40b750:	mov	x24, x2
  40b754:	and	w23, w3, #0xff
  40b758:	ldr	x1, [x21, #16]
  40b75c:	ldr	x2, [x21, #48]
  40b760:	str	x25, [sp, #64]
  40b764:	blr	x2
  40b768:	ldr	x1, [x21, #16]
  40b76c:	cmp	x0, x1
  40b770:	b.cs	40b87c <__fxstatat@plt+0x88bc>  // b.hs, b.nlast
  40b774:	ldr	x25, [x21]
  40b778:	lsl	x22, x0, #4
  40b77c:	add	x19, x25, x22
  40b780:	str	x19, [x24]
  40b784:	ldr	x1, [x25, x22]
  40b788:	cbz	x1, 40b814 <__fxstatat@plt+0x8854>
  40b78c:	cmp	x1, x20
  40b790:	b.eq	40b874 <__fxstatat@plt+0x88b4>  // b.none
  40b794:	ldr	x2, [x21, #56]
  40b798:	mov	x0, x20
  40b79c:	blr	x2
  40b7a0:	tst	w0, #0xff
  40b7a4:	b.eq	40b80c <__fxstatat@plt+0x884c>  // b.none
  40b7a8:	ldr	x0, [x25, x22]
  40b7ac:	cbz	w23, 40b818 <__fxstatat@plt+0x8858>
  40b7b0:	ldr	x1, [x19, #8]
  40b7b4:	cbz	x1, 40b86c <__fxstatat@plt+0x88ac>
  40b7b8:	ldp	x2, x3, [x1]
  40b7bc:	stp	x2, x3, [x19]
  40b7c0:	str	xzr, [x1]
  40b7c4:	ldp	x19, x20, [sp, #16]
  40b7c8:	ldr	x2, [x21, #72]
  40b7cc:	str	x2, [x1, #8]
  40b7d0:	str	x1, [x21, #72]
  40b7d4:	ldp	x21, x22, [sp, #32]
  40b7d8:	ldp	x23, x24, [sp, #48]
  40b7dc:	ldr	x25, [sp, #64]
  40b7e0:	ldp	x29, x30, [sp], #80
  40b7e4:	ret
  40b7e8:	ldr	x1, [x2]
  40b7ec:	cmp	x1, x20
  40b7f0:	b.eq	40b834 <__fxstatat@plt+0x8874>  // b.none
  40b7f4:	ldr	x2, [x21, #56]
  40b7f8:	mov	x0, x20
  40b7fc:	blr	x2
  40b800:	tst	w0, #0xff
  40b804:	b.ne	40b830 <__fxstatat@plt+0x8870>  // b.any
  40b808:	ldr	x19, [x19, #8]
  40b80c:	ldr	x2, [x19, #8]
  40b810:	cbnz	x2, 40b7e8 <__fxstatat@plt+0x8828>
  40b814:	mov	x0, #0x0                   	// #0
  40b818:	ldp	x19, x20, [sp, #16]
  40b81c:	ldp	x21, x22, [sp, #32]
  40b820:	ldp	x23, x24, [sp, #48]
  40b824:	ldr	x25, [sp, #64]
  40b828:	ldp	x29, x30, [sp], #80
  40b82c:	ret
  40b830:	ldr	x2, [x19, #8]
  40b834:	ldr	x0, [x2]
  40b838:	cbz	w23, 40b818 <__fxstatat@plt+0x8858>
  40b83c:	ldr	x1, [x2, #8]
  40b840:	str	x1, [x19, #8]
  40b844:	str	xzr, [x2]
  40b848:	ldp	x19, x20, [sp, #16]
  40b84c:	ldr	x1, [x21, #72]
  40b850:	str	x1, [x2, #8]
  40b854:	str	x2, [x21, #72]
  40b858:	ldp	x21, x22, [sp, #32]
  40b85c:	ldp	x23, x24, [sp, #48]
  40b860:	ldr	x25, [sp, #64]
  40b864:	ldp	x29, x30, [sp], #80
  40b868:	ret
  40b86c:	str	xzr, [x25, x22]
  40b870:	b	40b818 <__fxstatat@plt+0x8858>
  40b874:	mov	x0, x1
  40b878:	b	40b7ac <__fxstatat@plt+0x87ec>
  40b87c:	bl	402bc0 <abort@plt>
  40b880:	stp	x29, x30, [sp, #-64]!
  40b884:	mov	x29, sp
  40b888:	stp	x19, x20, [sp, #16]
  40b88c:	mov	x20, x0
  40b890:	stp	x21, x22, [sp, #32]
  40b894:	mov	x22, x1
  40b898:	ldp	x21, x0, [x1]
  40b89c:	stp	x23, x24, [sp, #48]
  40b8a0:	and	w23, w2, #0xff
  40b8a4:	cmp	x21, x0
  40b8a8:	b.cc	40b8bc <__fxstatat@plt+0x88fc>  // b.lo, b.ul, b.last
  40b8ac:	b	40b95c <__fxstatat@plt+0x899c>
  40b8b0:	add	x21, x21, #0x10
  40b8b4:	cmp	x21, x0
  40b8b8:	b.cs	40b95c <__fxstatat@plt+0x899c>  // b.hs, b.nlast
  40b8bc:	ldr	x24, [x21]
  40b8c0:	cbz	x24, 40b8b0 <__fxstatat@plt+0x88f0>
  40b8c4:	ldr	x19, [x21, #8]
  40b8c8:	cbz	x19, 40b944 <__fxstatat@plt+0x8984>
  40b8cc:	ldr	x1, [x20, #16]
  40b8d0:	ldr	x2, [x20, #48]
  40b8d4:	ldr	x24, [x19]
  40b8d8:	mov	x0, x24
  40b8dc:	blr	x2
  40b8e0:	ldr	x1, [x20, #16]
  40b8e4:	cmp	x0, x1
  40b8e8:	b.cs	40ba14 <__fxstatat@plt+0x8a54>  // b.hs, b.nlast
  40b8ec:	ldr	x2, [x20]
  40b8f0:	lsl	x0, x0, #4
  40b8f4:	ldr	x3, [x19, #8]
  40b8f8:	add	x4, x2, x0
  40b8fc:	ldr	x5, [x2, x0]
  40b900:	cbz	x5, 40b91c <__fxstatat@plt+0x895c>
  40b904:	ldr	x0, [x4, #8]
  40b908:	str	x0, [x19, #8]
  40b90c:	str	x19, [x4, #8]
  40b910:	cbz	x3, 40b940 <__fxstatat@plt+0x8980>
  40b914:	mov	x19, x3
  40b918:	b	40b8d0 <__fxstatat@plt+0x8910>
  40b91c:	ldr	x4, [x20, #24]
  40b920:	str	x24, [x2, x0]
  40b924:	add	x0, x4, #0x1
  40b928:	str	x0, [x20, #24]
  40b92c:	str	xzr, [x19]
  40b930:	ldr	x0, [x20, #72]
  40b934:	str	x0, [x19, #8]
  40b938:	str	x19, [x20, #72]
  40b93c:	cbnz	x3, 40b914 <__fxstatat@plt+0x8954>
  40b940:	ldr	x24, [x21]
  40b944:	str	xzr, [x21, #8]
  40b948:	cbz	w23, 40b978 <__fxstatat@plt+0x89b8>
  40b94c:	ldr	x0, [x22, #8]
  40b950:	add	x21, x21, #0x10
  40b954:	cmp	x21, x0
  40b958:	b.cc	40b8bc <__fxstatat@plt+0x88fc>  // b.lo, b.ul, b.last
  40b95c:	mov	w23, #0x1                   	// #1
  40b960:	mov	w0, w23
  40b964:	ldp	x19, x20, [sp, #16]
  40b968:	ldp	x21, x22, [sp, #32]
  40b96c:	ldp	x23, x24, [sp, #48]
  40b970:	ldp	x29, x30, [sp], #64
  40b974:	ret
  40b978:	ldr	x1, [x20, #16]
  40b97c:	mov	x0, x24
  40b980:	ldr	x2, [x20, #48]
  40b984:	blr	x2
  40b988:	ldr	x1, [x20, #16]
  40b98c:	cmp	x0, x1
  40b990:	b.cs	40ba14 <__fxstatat@plt+0x8a54>  // b.hs, b.nlast
  40b994:	ldr	x1, [x20]
  40b998:	lsl	x0, x0, #4
  40b99c:	add	x19, x1, x0
  40b9a0:	ldr	x2, [x1, x0]
  40b9a4:	cbz	x2, 40b9dc <__fxstatat@plt+0x8a1c>
  40b9a8:	ldr	x0, [x20, #72]
  40b9ac:	cbz	x0, 40b9f0 <__fxstatat@plt+0x8a30>
  40b9b0:	ldr	x1, [x0, #8]
  40b9b4:	str	x1, [x20, #72]
  40b9b8:	ldr	x1, [x19, #8]
  40b9bc:	stp	x24, x1, [x0]
  40b9c0:	str	x0, [x19, #8]
  40b9c4:	ldr	x1, [x22, #24]
  40b9c8:	str	xzr, [x21]
  40b9cc:	sub	x1, x1, #0x1
  40b9d0:	str	x1, [x22, #24]
  40b9d4:	ldr	x0, [x22, #8]
  40b9d8:	b	40b8b0 <__fxstatat@plt+0x88f0>
  40b9dc:	ldr	x2, [x20, #24]
  40b9e0:	str	x24, [x1, x0]
  40b9e4:	add	x0, x2, #0x1
  40b9e8:	str	x0, [x20, #24]
  40b9ec:	b	40b9c4 <__fxstatat@plt+0x8a04>
  40b9f0:	mov	x0, #0x10                  	// #16
  40b9f4:	bl	4029f0 <malloc@plt>
  40b9f8:	cbnz	x0, 40b9b8 <__fxstatat@plt+0x89f8>
  40b9fc:	mov	w0, w23
  40ba00:	ldp	x19, x20, [sp, #16]
  40ba04:	ldp	x21, x22, [sp, #32]
  40ba08:	ldp	x23, x24, [sp, #48]
  40ba0c:	ldp	x29, x30, [sp], #64
  40ba10:	ret
  40ba14:	bl	402bc0 <abort@plt>
  40ba18:	ldr	x0, [x0, #16]
  40ba1c:	ret
  40ba20:	ldr	x0, [x0, #24]
  40ba24:	ret
  40ba28:	ldr	x0, [x0, #32]
  40ba2c:	ret
  40ba30:	ldp	x3, x4, [x0]
  40ba34:	mov	x0, #0x0                   	// #0
  40ba38:	cmp	x3, x4
  40ba3c:	b.cc	40ba50 <__fxstatat@plt+0x8a90>  // b.lo, b.ul, b.last
  40ba40:	b	40ba88 <__fxstatat@plt+0x8ac8>
  40ba44:	add	x3, x3, #0x10
  40ba48:	cmp	x3, x4
  40ba4c:	b.cs	40ba88 <__fxstatat@plt+0x8ac8>  // b.hs, b.nlast
  40ba50:	ldr	x1, [x3]
  40ba54:	cbz	x1, 40ba44 <__fxstatat@plt+0x8a84>
  40ba58:	ldr	x1, [x3, #8]
  40ba5c:	mov	x2, #0x1                   	// #1
  40ba60:	cbz	x1, 40ba74 <__fxstatat@plt+0x8ab4>
  40ba64:	nop
  40ba68:	ldr	x1, [x1, #8]
  40ba6c:	add	x2, x2, #0x1
  40ba70:	cbnz	x1, 40ba68 <__fxstatat@plt+0x8aa8>
  40ba74:	cmp	x0, x2
  40ba78:	add	x3, x3, #0x10
  40ba7c:	csel	x0, x0, x2, cs  // cs = hs, nlast
  40ba80:	cmp	x3, x4
  40ba84:	b.cc	40ba50 <__fxstatat@plt+0x8a90>  // b.lo, b.ul, b.last
  40ba88:	ret
  40ba8c:	nop
  40ba90:	ldp	x3, x4, [x0]
  40ba94:	mov	x6, x0
  40ba98:	mov	x2, #0x0                   	// #0
  40ba9c:	mov	x5, #0x0                   	// #0
  40baa0:	cmp	x3, x4
  40baa4:	b.cc	40bab8 <__fxstatat@plt+0x8af8>  // b.lo, b.ul, b.last
  40baa8:	b	40bae8 <__fxstatat@plt+0x8b28>
  40baac:	add	x3, x3, #0x10
  40bab0:	cmp	x3, x4
  40bab4:	b.cs	40bae8 <__fxstatat@plt+0x8b28>  // b.hs, b.nlast
  40bab8:	ldr	x1, [x3]
  40babc:	cbz	x1, 40baac <__fxstatat@plt+0x8aec>
  40bac0:	ldr	x1, [x3, #8]
  40bac4:	add	x5, x5, #0x1
  40bac8:	add	x2, x2, #0x1
  40bacc:	cbz	x1, 40baac <__fxstatat@plt+0x8aec>
  40bad0:	ldr	x1, [x1, #8]
  40bad4:	add	x2, x2, #0x1
  40bad8:	cbnz	x1, 40bad0 <__fxstatat@plt+0x8b10>
  40badc:	add	x3, x3, #0x10
  40bae0:	cmp	x3, x4
  40bae4:	b.cc	40bab8 <__fxstatat@plt+0x8af8>  // b.lo, b.ul, b.last
  40bae8:	ldr	x1, [x6, #24]
  40baec:	mov	w0, #0x0                   	// #0
  40baf0:	cmp	x1, x5
  40baf4:	b.eq	40bafc <__fxstatat@plt+0x8b3c>  // b.none
  40baf8:	ret
  40bafc:	ldr	x0, [x6, #32]
  40bb00:	cmp	x0, x2
  40bb04:	cset	w0, eq  // eq = none
  40bb08:	ret
  40bb0c:	nop
  40bb10:	stp	x29, x30, [sp, #-48]!
  40bb14:	mov	x29, sp
  40bb18:	ldp	x4, x5, [x0]
  40bb1c:	stp	x19, x20, [sp, #16]
  40bb20:	mov	x20, x1
  40bb24:	stp	x21, x22, [sp, #32]
  40bb28:	mov	x19, #0x0                   	// #0
  40bb2c:	ldp	x21, x22, [x0, #16]
  40bb30:	cmp	x4, x5
  40bb34:	ldr	x3, [x0, #32]
  40bb38:	b.cc	40bb4c <__fxstatat@plt+0x8b8c>  // b.lo, b.ul, b.last
  40bb3c:	b	40bb80 <__fxstatat@plt+0x8bc0>
  40bb40:	add	x4, x4, #0x10
  40bb44:	cmp	x4, x5
  40bb48:	b.cs	40bb80 <__fxstatat@plt+0x8bc0>  // b.hs, b.nlast
  40bb4c:	ldr	x0, [x4]
  40bb50:	cbz	x0, 40bb40 <__fxstatat@plt+0x8b80>
  40bb54:	ldr	x0, [x4, #8]
  40bb58:	mov	x2, #0x1                   	// #1
  40bb5c:	cbz	x0, 40bb6c <__fxstatat@plt+0x8bac>
  40bb60:	ldr	x0, [x0, #8]
  40bb64:	add	x2, x2, #0x1
  40bb68:	cbnz	x0, 40bb60 <__fxstatat@plt+0x8ba0>
  40bb6c:	cmp	x19, x2
  40bb70:	add	x4, x4, #0x10
  40bb74:	csel	x19, x19, x2, cs  // cs = hs, nlast
  40bb78:	cmp	x4, x5
  40bb7c:	b.cc	40bb4c <__fxstatat@plt+0x8b8c>  // b.lo, b.ul, b.last
  40bb80:	mov	x0, x20
  40bb84:	mov	w1, #0x1                   	// #1
  40bb88:	adrp	x2, 418000 <__fxstatat@plt+0x15040>
  40bb8c:	add	x2, x2, #0x3c8
  40bb90:	bl	402c60 <__fprintf_chk@plt>
  40bb94:	mov	x3, x21
  40bb98:	mov	x0, x20
  40bb9c:	mov	w1, #0x1                   	// #1
  40bba0:	adrp	x2, 418000 <__fxstatat@plt+0x15040>
  40bba4:	add	x2, x2, #0x3e0
  40bba8:	bl	402c60 <__fprintf_chk@plt>
  40bbac:	ucvtf	d1, x22
  40bbb0:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  40bbb4:	fmov	d2, x0
  40bbb8:	ucvtf	d0, x21
  40bbbc:	mov	x3, x22
  40bbc0:	mov	x0, x20
  40bbc4:	mov	w1, #0x1                   	// #1
  40bbc8:	adrp	x2, 418000 <__fxstatat@plt+0x15040>
  40bbcc:	fmul	d1, d1, d2
  40bbd0:	add	x2, x2, #0x3f8
  40bbd4:	fdiv	d0, d1, d0
  40bbd8:	bl	402c60 <__fprintf_chk@plt>
  40bbdc:	mov	x3, x19
  40bbe0:	mov	x0, x20
  40bbe4:	ldp	x19, x20, [sp, #16]
  40bbe8:	adrp	x2, 418000 <__fxstatat@plt+0x15040>
  40bbec:	ldp	x21, x22, [sp, #32]
  40bbf0:	add	x2, x2, #0x420
  40bbf4:	ldp	x29, x30, [sp], #48
  40bbf8:	mov	w1, #0x1                   	// #1
  40bbfc:	b	402c60 <__fprintf_chk@plt>
  40bc00:	stp	x29, x30, [sp, #-48]!
  40bc04:	mov	x29, sp
  40bc08:	str	x21, [sp, #32]
  40bc0c:	mov	x21, x0
  40bc10:	mov	x0, x1
  40bc14:	stp	x19, x20, [sp, #16]
  40bc18:	mov	x20, x1
  40bc1c:	ldr	x1, [x21, #16]
  40bc20:	ldr	x2, [x21, #48]
  40bc24:	blr	x2
  40bc28:	ldr	x1, [x21, #16]
  40bc2c:	cmp	x0, x1
  40bc30:	b.cs	40bca0 <__fxstatat@plt+0x8ce0>  // b.hs, b.nlast
  40bc34:	ldr	x1, [x21]
  40bc38:	lsl	x0, x0, #4
  40bc3c:	add	x19, x1, x0
  40bc40:	ldr	x1, [x1, x0]
  40bc44:	cbnz	x1, 40bc50 <__fxstatat@plt+0x8c90>
  40bc48:	b	40bc74 <__fxstatat@plt+0x8cb4>
  40bc4c:	ldr	x1, [x19]
  40bc50:	cmp	x1, x20
  40bc54:	b.eq	40bc8c <__fxstatat@plt+0x8ccc>  // b.none
  40bc58:	ldr	x2, [x21, #56]
  40bc5c:	mov	x0, x20
  40bc60:	blr	x2
  40bc64:	tst	w0, #0xff
  40bc68:	b.ne	40bc88 <__fxstatat@plt+0x8cc8>  // b.any
  40bc6c:	ldr	x19, [x19, #8]
  40bc70:	cbnz	x19, 40bc4c <__fxstatat@plt+0x8c8c>
  40bc74:	mov	x0, #0x0                   	// #0
  40bc78:	ldp	x19, x20, [sp, #16]
  40bc7c:	ldr	x21, [sp, #32]
  40bc80:	ldp	x29, x30, [sp], #48
  40bc84:	ret
  40bc88:	ldr	x20, [x19]
  40bc8c:	mov	x0, x20
  40bc90:	ldp	x19, x20, [sp, #16]
  40bc94:	ldr	x21, [sp, #32]
  40bc98:	ldp	x29, x30, [sp], #48
  40bc9c:	ret
  40bca0:	bl	402bc0 <abort@plt>
  40bca4:	nop
  40bca8:	ldr	x1, [x0, #32]
  40bcac:	cbz	x1, 40bcd8 <__fxstatat@plt+0x8d18>
  40bcb0:	ldp	x1, x2, [x0]
  40bcb4:	cmp	x1, x2
  40bcb8:	b.cc	40bccc <__fxstatat@plt+0x8d0c>  // b.lo, b.ul, b.last
  40bcbc:	b	40bce0 <__fxstatat@plt+0x8d20>
  40bcc0:	add	x1, x1, #0x10
  40bcc4:	cmp	x1, x2
  40bcc8:	b.cs	40bce0 <__fxstatat@plt+0x8d20>  // b.hs, b.nlast
  40bccc:	ldr	x0, [x1]
  40bcd0:	cbz	x0, 40bcc0 <__fxstatat@plt+0x8d00>
  40bcd4:	ret
  40bcd8:	mov	x0, #0x0                   	// #0
  40bcdc:	ret
  40bce0:	stp	x29, x30, [sp, #-16]!
  40bce4:	mov	x29, sp
  40bce8:	bl	402bc0 <abort@plt>
  40bcec:	nop
  40bcf0:	stp	x29, x30, [sp, #-32]!
  40bcf4:	mov	x29, sp
  40bcf8:	stp	x19, x20, [sp, #16]
  40bcfc:	mov	x20, x0
  40bd00:	mov	x19, x1
  40bd04:	mov	x0, x1
  40bd08:	ldr	x1, [x20, #16]
  40bd0c:	ldr	x2, [x20, #48]
  40bd10:	blr	x2
  40bd14:	ldr	x1, [x20, #16]
  40bd18:	cmp	x0, x1
  40bd1c:	b.cs	40bd80 <__fxstatat@plt+0x8dc0>  // b.hs, b.nlast
  40bd20:	ldr	x3, [x20]
  40bd24:	add	x3, x3, x0, lsl #4
  40bd28:	mov	x2, x3
  40bd2c:	b	40bd34 <__fxstatat@plt+0x8d74>
  40bd30:	cbz	x2, 40bd44 <__fxstatat@plt+0x8d84>
  40bd34:	ldp	x4, x2, [x2]
  40bd38:	cmp	x4, x19
  40bd3c:	b.ne	40bd30 <__fxstatat@plt+0x8d70>  // b.any
  40bd40:	cbnz	x2, 40bd70 <__fxstatat@plt+0x8db0>
  40bd44:	ldr	x1, [x20, #8]
  40bd48:	b	40bd54 <__fxstatat@plt+0x8d94>
  40bd4c:	ldr	x0, [x3]
  40bd50:	cbnz	x0, 40bd64 <__fxstatat@plt+0x8da4>
  40bd54:	add	x3, x3, #0x10
  40bd58:	cmp	x1, x3
  40bd5c:	b.hi	40bd4c <__fxstatat@plt+0x8d8c>  // b.pmore
  40bd60:	mov	x0, #0x0                   	// #0
  40bd64:	ldp	x19, x20, [sp, #16]
  40bd68:	ldp	x29, x30, [sp], #32
  40bd6c:	ret
  40bd70:	ldr	x0, [x2]
  40bd74:	ldp	x19, x20, [sp, #16]
  40bd78:	ldp	x29, x30, [sp], #32
  40bd7c:	ret
  40bd80:	bl	402bc0 <abort@plt>
  40bd84:	nop
  40bd88:	ldp	x5, x3, [x0]
  40bd8c:	mov	x6, x0
  40bd90:	cmp	x3, x5
  40bd94:	b.ls	40bde4 <__fxstatat@plt+0x8e24>  // b.plast
  40bd98:	sub	x4, x1, #0x8
  40bd9c:	mov	x0, #0x0                   	// #0
  40bda0:	ldr	x1, [x5]
  40bda4:	cbnz	x1, 40bdb8 <__fxstatat@plt+0x8df8>
  40bda8:	add	x5, x5, #0x10
  40bdac:	cmp	x5, x3
  40bdb0:	b.cc	40bda0 <__fxstatat@plt+0x8de0>  // b.lo, b.ul, b.last
  40bdb4:	ret
  40bdb8:	mov	x1, x5
  40bdbc:	nop
  40bdc0:	cmp	x2, x0
  40bdc4:	b.ls	40bdb4 <__fxstatat@plt+0x8df4>  // b.plast
  40bdc8:	add	x0, x0, #0x1
  40bdcc:	ldr	x3, [x1]
  40bdd0:	str	x3, [x4, x0, lsl #3]
  40bdd4:	ldr	x1, [x1, #8]
  40bdd8:	cbnz	x1, 40bdc0 <__fxstatat@plt+0x8e00>
  40bddc:	ldr	x3, [x6, #8]
  40bde0:	b	40bda8 <__fxstatat@plt+0x8de8>
  40bde4:	mov	x0, #0x0                   	// #0
  40bde8:	ret
  40bdec:	nop
  40bdf0:	stp	x29, x30, [sp, #-64]!
  40bdf4:	mov	x29, sp
  40bdf8:	stp	x21, x22, [sp, #32]
  40bdfc:	mov	x21, x1
  40be00:	stp	x23, x24, [sp, #48]
  40be04:	ldp	x23, x1, [x0]
  40be08:	stp	x19, x20, [sp, #16]
  40be0c:	cmp	x1, x23
  40be10:	b.ls	40be7c <__fxstatat@plt+0x8ebc>  // b.plast
  40be14:	mov	x24, x0
  40be18:	mov	x22, x2
  40be1c:	mov	x20, #0x0                   	// #0
  40be20:	ldr	x0, [x23]
  40be24:	cbnz	x0, 40be4c <__fxstatat@plt+0x8e8c>
  40be28:	add	x23, x23, #0x10
  40be2c:	cmp	x23, x1
  40be30:	b.cc	40be20 <__fxstatat@plt+0x8e60>  // b.lo, b.ul, b.last
  40be34:	mov	x0, x20
  40be38:	ldp	x19, x20, [sp, #16]
  40be3c:	ldp	x21, x22, [sp, #32]
  40be40:	ldp	x23, x24, [sp, #48]
  40be44:	ldp	x29, x30, [sp], #64
  40be48:	ret
  40be4c:	mov	x19, x23
  40be50:	b	40be58 <__fxstatat@plt+0x8e98>
  40be54:	ldr	x0, [x19]
  40be58:	mov	x1, x22
  40be5c:	blr	x21
  40be60:	tst	w0, #0xff
  40be64:	b.eq	40be34 <__fxstatat@plt+0x8e74>  // b.none
  40be68:	ldr	x19, [x19, #8]
  40be6c:	add	x20, x20, #0x1
  40be70:	cbnz	x19, 40be54 <__fxstatat@plt+0x8e94>
  40be74:	ldr	x1, [x24, #8]
  40be78:	b	40be28 <__fxstatat@plt+0x8e68>
  40be7c:	mov	x20, #0x0                   	// #0
  40be80:	b	40be34 <__fxstatat@plt+0x8e74>
  40be84:	nop
  40be88:	ldrb	w4, [x0]
  40be8c:	mov	x2, #0x0                   	// #0
  40be90:	cbz	w4, 40beb4 <__fxstatat@plt+0x8ef4>
  40be94:	nop
  40be98:	lsl	x3, x2, #5
  40be9c:	sub	x2, x3, x2
  40bea0:	add	x2, x2, w4, uxtb
  40bea4:	ldrb	w4, [x0, #1]!
  40bea8:	udiv	x3, x2, x1
  40beac:	msub	x2, x3, x1, x2
  40beb0:	cbnz	w4, 40be98 <__fxstatat@plt+0x8ed8>
  40beb4:	mov	x0, x2
  40beb8:	ret
  40bebc:	nop
  40bec0:	adrp	x1, 418000 <__fxstatat@plt+0x15040>
  40bec4:	add	x1, x1, #0x450
  40bec8:	ldp	x2, x3, [x1]
  40becc:	stp	x2, x3, [x0]
  40bed0:	ldr	w1, [x1, #16]
  40bed4:	str	w1, [x0, #16]
  40bed8:	ret
  40bedc:	nop
  40bee0:	stp	x29, x30, [sp, #-64]!
  40bee4:	cmp	x2, #0x0
  40bee8:	mov	x29, sp
  40beec:	stp	x23, x24, [sp, #48]
  40bef0:	mov	x23, x2
  40bef4:	adrp	x2, 40b000 <__fxstatat@plt+0x8040>
  40bef8:	add	x2, x2, #0x710
  40befc:	stp	x19, x20, [sp, #16]
  40bf00:	csel	x23, x2, x23, eq  // eq = none
  40bf04:	cmp	x3, #0x0
  40bf08:	adrp	x2, 40b000 <__fxstatat@plt+0x8040>
  40bf0c:	add	x2, x2, #0x720
  40bf10:	mov	x19, x0
  40bf14:	mov	x20, x4
  40bf18:	csel	x24, x2, x3, eq  // eq = none
  40bf1c:	mov	x0, #0x50                  	// #80
  40bf20:	stp	x21, x22, [sp, #32]
  40bf24:	mov	x22, x1
  40bf28:	bl	4029f0 <malloc@plt>
  40bf2c:	mov	x21, x0
  40bf30:	cbz	x0, 40bfec <__fxstatat@plt+0x902c>
  40bf34:	cbz	x22, 40c004 <__fxstatat@plt+0x9044>
  40bf38:	str	x22, [x21, #40]
  40bf3c:	adrp	x0, 418000 <__fxstatat@plt+0x15040>
  40bf40:	add	x0, x0, #0x450
  40bf44:	cmp	x22, x0
  40bf48:	b.eq	40c010 <__fxstatat@plt+0x9050>  // b.none
  40bf4c:	mov	w0, #0xcccd                	// #52429
  40bf50:	ldr	s2, [x22, #8]
  40bf54:	movk	w0, #0x3dcc, lsl #16
  40bf58:	fmov	s1, w0
  40bf5c:	fcmpe	s2, s1
  40bf60:	b.le	40bfe0 <__fxstatat@plt+0x9020>
  40bf64:	mov	w0, #0x6666                	// #26214
  40bf68:	movk	w0, #0x3f66, lsl #16
  40bf6c:	fmov	s0, w0
  40bf70:	fcmpe	s2, s0
  40bf74:	b.pl	40bfe0 <__fxstatat@plt+0x9020>  // b.nfrst
  40bf78:	mov	w0, #0xcccd                	// #52429
  40bf7c:	ldr	s3, [x22, #12]
  40bf80:	movk	w0, #0x3f8c, lsl #16
  40bf84:	fmov	s0, w0
  40bf88:	fcmpe	s3, s0
  40bf8c:	b.le	40bfe0 <__fxstatat@plt+0x9020>
  40bf90:	ldr	s0, [x22]
  40bf94:	fcmpe	s0, #0.0
  40bf98:	b.lt	40bfe0 <__fxstatat@plt+0x9020>  // b.tstop
  40bf9c:	fadd	s1, s0, s1
  40bfa0:	ldr	s0, [x22, #4]
  40bfa4:	fcmpe	s1, s0
  40bfa8:	b.pl	40bfe0 <__fxstatat@plt+0x9020>  // b.nfrst
  40bfac:	fmov	s3, #1.000000000000000000e+00
  40bfb0:	fcmpe	s0, s3
  40bfb4:	b.hi	40bfe0 <__fxstatat@plt+0x9020>  // b.pmore
  40bfb8:	fcmpe	s2, s1
  40bfbc:	b.le	40bfe0 <__fxstatat@plt+0x9020>
  40bfc0:	ldrb	w0, [x22, #16]
  40bfc4:	cbnz	w0, 40c038 <__fxstatat@plt+0x9078>
  40bfc8:	ucvtf	s0, x19
  40bfcc:	mov	w0, #0x5f800000            	// #1602224128
  40bfd0:	fmov	s1, w0
  40bfd4:	fdiv	s0, s0, s2
  40bfd8:	fcmpe	s0, s1
  40bfdc:	b.lt	40c034 <__fxstatat@plt+0x9074>  // b.tstop
  40bfe0:	mov	x0, x21
  40bfe4:	mov	x21, #0x0                   	// #0
  40bfe8:	bl	402ce0 <free@plt>
  40bfec:	mov	x0, x21
  40bff0:	ldp	x19, x20, [sp, #16]
  40bff4:	ldp	x21, x22, [sp, #32]
  40bff8:	ldp	x23, x24, [sp, #48]
  40bffc:	ldp	x29, x30, [sp], #64
  40c000:	ret
  40c004:	adrp	x0, 418000 <__fxstatat@plt+0x15040>
  40c008:	add	x0, x0, #0x450
  40c00c:	str	x0, [x21, #40]
  40c010:	ucvtf	s0, x19
  40c014:	mov	w0, #0xcccd                	// #52429
  40c018:	movk	w0, #0x3f4c, lsl #16
  40c01c:	fmov	s2, w0
  40c020:	mov	w0, #0x5f800000            	// #1602224128
  40c024:	fmov	s1, w0
  40c028:	fdiv	s0, s0, s2
  40c02c:	fcmpe	s0, s1
  40c030:	b.ge	40bfe0 <__fxstatat@plt+0x9020>  // b.tcont
  40c034:	fcvtzu	x19, s0
  40c038:	cmp	x19, #0xa
  40c03c:	mov	x0, #0xa                   	// #10
  40c040:	csel	x19, x19, x0, cs  // cs = hs, nlast
  40c044:	mov	x4, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  40c048:	orr	x19, x19, #0x1
  40c04c:	movk	x4, #0xaaab
  40c050:	cmn	x19, #0x1
  40c054:	b.eq	40bfe0 <__fxstatat@plt+0x9020>  // b.none
  40c058:	umulh	x1, x19, x4
  40c05c:	cmp	x19, #0x9
  40c060:	and	x0, x1, #0xfffffffffffffffe
  40c064:	add	x1, x0, x1, lsr #1
  40c068:	sub	x1, x19, x1
  40c06c:	b.ls	40c0a4 <__fxstatat@plt+0x90e4>  // b.plast
  40c070:	cbz	x1, 40c0a8 <__fxstatat@plt+0x90e8>
  40c074:	mov	x3, #0x10                  	// #16
  40c078:	mov	x2, #0x9                   	// #9
  40c07c:	mov	x0, #0x3                   	// #3
  40c080:	b	40c088 <__fxstatat@plt+0x90c8>
  40c084:	cbz	x1, 40c0a8 <__fxstatat@plt+0x90e8>
  40c088:	add	x0, x0, #0x2
  40c08c:	add	x2, x2, x3
  40c090:	cmp	x2, x19
  40c094:	add	x3, x3, #0x8
  40c098:	udiv	x1, x19, x0
  40c09c:	msub	x1, x1, x0, x19
  40c0a0:	b.cc	40c084 <__fxstatat@plt+0x90c4>  // b.lo, b.ul, b.last
  40c0a4:	cbnz	x1, 40c0b8 <__fxstatat@plt+0x90f8>
  40c0a8:	add	x19, x19, #0x2
  40c0ac:	cmn	x19, #0x1
  40c0b0:	b.ne	40c058 <__fxstatat@plt+0x9098>  // b.any
  40c0b4:	b	40bfe0 <__fxstatat@plt+0x9020>
  40c0b8:	cmp	xzr, x19, lsr #61
  40c0bc:	cset	x0, ne  // ne = any
  40c0c0:	tbnz	x19, #60, 40bfe0 <__fxstatat@plt+0x9020>
  40c0c4:	cbnz	x0, 40bfe0 <__fxstatat@plt+0x9020>
  40c0c8:	str	x19, [x21, #16]
  40c0cc:	mov	x0, x19
  40c0d0:	mov	x1, #0x10                  	// #16
  40c0d4:	bl	402af0 <calloc@plt>
  40c0d8:	str	x0, [x21]
  40c0dc:	cbz	x0, 40bfe0 <__fxstatat@plt+0x9020>
  40c0e0:	add	x19, x0, x19, lsl #4
  40c0e4:	str	x19, [x21, #8]
  40c0e8:	stp	xzr, xzr, [x21, #24]
  40c0ec:	mov	x0, x21
  40c0f0:	stp	x23, x24, [x21, #48]
  40c0f4:	stp	x20, xzr, [x21, #64]
  40c0f8:	ldp	x19, x20, [sp, #16]
  40c0fc:	ldp	x21, x22, [sp, #32]
  40c100:	ldp	x23, x24, [sp, #48]
  40c104:	ldp	x29, x30, [sp], #64
  40c108:	ret
  40c10c:	nop
  40c110:	stp	x29, x30, [sp, #-48]!
  40c114:	mov	x29, sp
  40c118:	ldr	x1, [x0, #8]
  40c11c:	str	x21, [sp, #32]
  40c120:	ldr	x21, [x0]
  40c124:	stp	x19, x20, [sp, #16]
  40c128:	mov	x20, x0
  40c12c:	cmp	x21, x1
  40c130:	b.cc	40c144 <__fxstatat@plt+0x9184>  // b.lo, b.ul, b.last
  40c134:	b	40c19c <__fxstatat@plt+0x91dc>
  40c138:	add	x21, x21, #0x10
  40c13c:	cmp	x1, x21
  40c140:	b.ls	40c19c <__fxstatat@plt+0x91dc>  // b.plast
  40c144:	ldr	x0, [x21]
  40c148:	cbz	x0, 40c138 <__fxstatat@plt+0x9178>
  40c14c:	ldr	x19, [x21, #8]
  40c150:	ldr	x1, [x20, #64]
  40c154:	cbz	x19, 40c17c <__fxstatat@plt+0x91bc>
  40c158:	cbz	x1, 40c1b0 <__fxstatat@plt+0x91f0>
  40c15c:	ldr	x0, [x19]
  40c160:	blr	x1
  40c164:	ldr	x2, [x19, #8]
  40c168:	ldp	x1, x0, [x20, #64]
  40c16c:	stp	xzr, x0, [x19]
  40c170:	str	x19, [x20, #72]
  40c174:	mov	x19, x2
  40c178:	cbnz	x2, 40c158 <__fxstatat@plt+0x9198>
  40c17c:	cbz	x1, 40c188 <__fxstatat@plt+0x91c8>
  40c180:	ldr	x0, [x21]
  40c184:	blr	x1
  40c188:	stp	xzr, xzr, [x21]
  40c18c:	add	x21, x21, #0x10
  40c190:	ldr	x1, [x20, #8]
  40c194:	cmp	x1, x21
  40c198:	b.hi	40c144 <__fxstatat@plt+0x9184>  // b.pmore
  40c19c:	stp	xzr, xzr, [x20, #24]
  40c1a0:	ldp	x19, x20, [sp, #16]
  40c1a4:	ldr	x21, [sp, #32]
  40c1a8:	ldp	x29, x30, [sp], #48
  40c1ac:	ret
  40c1b0:	ldr	x0, [x20, #72]
  40c1b4:	mov	x1, x19
  40c1b8:	str	xzr, [x19]
  40c1bc:	ldr	x19, [x19, #8]
  40c1c0:	str	x0, [x1, #8]
  40c1c4:	str	x1, [x20, #72]
  40c1c8:	mov	x0, x1
  40c1cc:	cbnz	x19, 40c1b4 <__fxstatat@plt+0x91f4>
  40c1d0:	b	40c188 <__fxstatat@plt+0x91c8>
  40c1d4:	nop
  40c1d8:	stp	x29, x30, [sp, #-48]!
  40c1dc:	mov	x29, sp
  40c1e0:	str	x21, [sp, #32]
  40c1e4:	mov	x21, x0
  40c1e8:	ldr	x0, [x0, #64]
  40c1ec:	stp	x19, x20, [sp, #16]
  40c1f0:	ldp	x20, x1, [x21]
  40c1f4:	cbz	x0, 40c250 <__fxstatat@plt+0x9290>
  40c1f8:	ldr	x0, [x21, #32]
  40c1fc:	cbz	x0, 40c250 <__fxstatat@plt+0x9290>
  40c200:	cmp	x20, x1
  40c204:	b.cc	40c218 <__fxstatat@plt+0x9258>  // b.lo, b.ul, b.last
  40c208:	b	40c280 <__fxstatat@plt+0x92c0>
  40c20c:	add	x20, x20, #0x10
  40c210:	cmp	x20, x1
  40c214:	b.cs	40c24c <__fxstatat@plt+0x928c>  // b.hs, b.nlast
  40c218:	ldr	x0, [x20]
  40c21c:	cbz	x0, 40c20c <__fxstatat@plt+0x924c>
  40c220:	mov	x19, x20
  40c224:	b	40c22c <__fxstatat@plt+0x926c>
  40c228:	ldr	x0, [x19]
  40c22c:	ldr	x1, [x21, #64]
  40c230:	blr	x1
  40c234:	ldr	x19, [x19, #8]
  40c238:	cbnz	x19, 40c228 <__fxstatat@plt+0x9268>
  40c23c:	ldr	x1, [x21, #8]
  40c240:	add	x20, x20, #0x10
  40c244:	cmp	x20, x1
  40c248:	b.cc	40c218 <__fxstatat@plt+0x9258>  // b.lo, b.ul, b.last
  40c24c:	ldr	x20, [x21]
  40c250:	cmp	x1, x20
  40c254:	b.ls	40c280 <__fxstatat@plt+0x92c0>  // b.plast
  40c258:	ldr	x19, [x20, #8]
  40c25c:	cbz	x19, 40c274 <__fxstatat@plt+0x92b4>
  40c260:	mov	x0, x19
  40c264:	ldr	x19, [x19, #8]
  40c268:	bl	402ce0 <free@plt>
  40c26c:	cbnz	x19, 40c260 <__fxstatat@plt+0x92a0>
  40c270:	ldr	x1, [x21, #8]
  40c274:	add	x20, x20, #0x10
  40c278:	cmp	x20, x1
  40c27c:	b.cc	40c258 <__fxstatat@plt+0x9298>  // b.lo, b.ul, b.last
  40c280:	ldr	x19, [x21, #72]
  40c284:	cbz	x19, 40c298 <__fxstatat@plt+0x92d8>
  40c288:	mov	x0, x19
  40c28c:	ldr	x19, [x19, #8]
  40c290:	bl	402ce0 <free@plt>
  40c294:	cbnz	x19, 40c288 <__fxstatat@plt+0x92c8>
  40c298:	ldr	x0, [x21]
  40c29c:	bl	402ce0 <free@plt>
  40c2a0:	mov	x0, x21
  40c2a4:	ldp	x19, x20, [sp, #16]
  40c2a8:	ldr	x21, [sp, #32]
  40c2ac:	ldp	x29, x30, [sp], #48
  40c2b0:	b	402ce0 <free@plt>
  40c2b4:	nop
  40c2b8:	stp	x29, x30, [sp, #-128]!
  40c2bc:	mov	x29, sp
  40c2c0:	str	x21, [sp, #32]
  40c2c4:	ldr	x21, [x0, #40]
  40c2c8:	stp	x19, x20, [sp, #16]
  40c2cc:	mov	x20, x0
  40c2d0:	ldrb	w0, [x21, #16]
  40c2d4:	cbnz	w0, 40c2f8 <__fxstatat@plt+0x9338>
  40c2d8:	ucvtf	s0, x1
  40c2dc:	ldr	s2, [x21, #8]
  40c2e0:	mov	w0, #0x5f800000            	// #1602224128
  40c2e4:	fmov	s1, w0
  40c2e8:	fdiv	s0, s0, s2
  40c2ec:	fcmpe	s0, s1
  40c2f0:	fcvtzu	x1, s0
  40c2f4:	b.ge	40c374 <__fxstatat@plt+0x93b4>  // b.tcont
  40c2f8:	cmp	x1, #0xa
  40c2fc:	mov	x19, #0xa                   	// #10
  40c300:	csel	x1, x1, x19, cs  // cs = hs, nlast
  40c304:	mov	x4, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  40c308:	orr	x19, x1, #0x1
  40c30c:	movk	x4, #0xaaab
  40c310:	cmn	x19, #0x1
  40c314:	b.eq	40c374 <__fxstatat@plt+0x93b4>  // b.none
  40c318:	umulh	x1, x19, x4
  40c31c:	cmp	x19, #0x9
  40c320:	and	x0, x1, #0xfffffffffffffffe
  40c324:	add	x1, x0, x1, lsr #1
  40c328:	sub	x1, x19, x1
  40c32c:	b.ls	40c364 <__fxstatat@plt+0x93a4>  // b.plast
  40c330:	cbz	x1, 40c368 <__fxstatat@plt+0x93a8>
  40c334:	mov	x3, #0x10                  	// #16
  40c338:	mov	x2, #0x9                   	// #9
  40c33c:	mov	x0, #0x3                   	// #3
  40c340:	b	40c34c <__fxstatat@plt+0x938c>
  40c344:	add	x3, x3, #0x8
  40c348:	cbz	x1, 40c368 <__fxstatat@plt+0x93a8>
  40c34c:	add	x0, x0, #0x2
  40c350:	add	x2, x2, x3
  40c354:	cmp	x2, x19
  40c358:	udiv	x1, x19, x0
  40c35c:	msub	x1, x1, x0, x19
  40c360:	b.cc	40c344 <__fxstatat@plt+0x9384>  // b.lo, b.ul, b.last
  40c364:	cbnz	x1, 40c38c <__fxstatat@plt+0x93cc>
  40c368:	add	x19, x19, #0x2
  40c36c:	cmn	x19, #0x1
  40c370:	b.ne	40c318 <__fxstatat@plt+0x9358>  // b.any
  40c374:	mov	w19, #0x0                   	// #0
  40c378:	mov	w0, w19
  40c37c:	ldp	x19, x20, [sp, #16]
  40c380:	ldr	x21, [sp, #32]
  40c384:	ldp	x29, x30, [sp], #128
  40c388:	ret
  40c38c:	cmp	xzr, x19, lsr #61
  40c390:	cset	x0, ne  // ne = any
  40c394:	tbnz	x19, #60, 40c374 <__fxstatat@plt+0x93b4>
  40c398:	cbnz	x0, 40c374 <__fxstatat@plt+0x93b4>
  40c39c:	ldr	x0, [x20, #16]
  40c3a0:	cmp	x0, x19
  40c3a4:	b.eq	40c448 <__fxstatat@plt+0x9488>  // b.none
  40c3a8:	mov	x0, x19
  40c3ac:	mov	x1, #0x10                  	// #16
  40c3b0:	bl	402af0 <calloc@plt>
  40c3b4:	str	x0, [sp, #48]
  40c3b8:	cbz	x0, 40c374 <__fxstatat@plt+0x93b4>
  40c3bc:	ldp	x5, x4, [x20, #64]
  40c3c0:	add	x3, x0, x19, lsl #4
  40c3c4:	ldr	q0, [x20, #48]
  40c3c8:	add	x0, sp, #0x30
  40c3cc:	mov	x1, x20
  40c3d0:	mov	w2, #0x0                   	// #0
  40c3d4:	stp	x3, x19, [sp, #56]
  40c3d8:	stp	xzr, xzr, [sp, #72]
  40c3dc:	str	x21, [sp, #88]
  40c3e0:	str	q0, [sp, #96]
  40c3e4:	stp	x5, x4, [sp, #112]
  40c3e8:	bl	40b880 <__fxstatat@plt+0x88c0>
  40c3ec:	ands	w19, w0, #0xff
  40c3f0:	b.ne	40c460 <__fxstatat@plt+0x94a0>  // b.any
  40c3f4:	ldr	x0, [sp, #120]
  40c3f8:	str	x0, [x20, #72]
  40c3fc:	add	x1, sp, #0x30
  40c400:	mov	x0, x20
  40c404:	mov	w2, #0x1                   	// #1
  40c408:	bl	40b880 <__fxstatat@plt+0x88c0>
  40c40c:	tst	w0, #0xff
  40c410:	b.eq	40c48c <__fxstatat@plt+0x94cc>  // b.none
  40c414:	add	x1, sp, #0x30
  40c418:	mov	x0, x20
  40c41c:	mov	w2, #0x0                   	// #0
  40c420:	bl	40b880 <__fxstatat@plt+0x88c0>
  40c424:	tst	w0, #0xff
  40c428:	b.eq	40c48c <__fxstatat@plt+0x94cc>  // b.none
  40c42c:	ldr	x0, [sp, #48]
  40c430:	bl	402ce0 <free@plt>
  40c434:	mov	w0, w19
  40c438:	ldp	x19, x20, [sp, #16]
  40c43c:	ldr	x21, [sp, #32]
  40c440:	ldp	x29, x30, [sp], #128
  40c444:	ret
  40c448:	mov	w19, #0x1                   	// #1
  40c44c:	mov	w0, w19
  40c450:	ldp	x19, x20, [sp, #16]
  40c454:	ldr	x21, [sp, #32]
  40c458:	ldp	x29, x30, [sp], #128
  40c45c:	ret
  40c460:	ldr	x0, [x20]
  40c464:	bl	402ce0 <free@plt>
  40c468:	ldp	q1, q0, [sp, #48]
  40c46c:	ldr	x0, [sp, #120]
  40c470:	str	x0, [x20, #72]
  40c474:	stp	q1, q0, [x20]
  40c478:	mov	w0, w19
  40c47c:	ldp	x19, x20, [sp, #16]
  40c480:	ldr	x21, [sp, #32]
  40c484:	ldp	x29, x30, [sp], #128
  40c488:	ret
  40c48c:	bl	402bc0 <abort@plt>
  40c490:	stp	x29, x30, [sp, #-64]!
  40c494:	mov	x29, sp
  40c498:	stp	x19, x20, [sp, #16]
  40c49c:	str	x21, [sp, #32]
  40c4a0:	cbz	x1, 40c610 <__fxstatat@plt+0x9650>
  40c4a4:	mov	w3, #0x0                   	// #0
  40c4a8:	mov	x21, x2
  40c4ac:	mov	x19, x0
  40c4b0:	mov	x20, x1
  40c4b4:	add	x2, sp, #0x38
  40c4b8:	bl	40b730 <__fxstatat@plt+0x8770>
  40c4bc:	mov	x3, x0
  40c4c0:	cbz	x0, 40c4e0 <__fxstatat@plt+0x9520>
  40c4c4:	mov	w0, #0x0                   	// #0
  40c4c8:	cbz	x21, 40c4d0 <__fxstatat@plt+0x9510>
  40c4cc:	str	x3, [x21]
  40c4d0:	ldp	x19, x20, [sp, #16]
  40c4d4:	ldr	x21, [sp, #32]
  40c4d8:	ldp	x29, x30, [sp], #64
  40c4dc:	ret
  40c4e0:	ldr	x0, [x19, #16]
  40c4e4:	ldr	x1, [x19, #40]
  40c4e8:	ucvtf	s0, x0
  40c4ec:	ldr	x0, [x19, #24]
  40c4f0:	ldr	s2, [x1, #8]
  40c4f4:	ucvtf	s1, x0
  40c4f8:	fmul	s3, s2, s0
  40c4fc:	fcmpe	s1, s3
  40c500:	b.gt	40c54c <__fxstatat@plt+0x958c>
  40c504:	ldr	x21, [sp, #56]
  40c508:	ldr	x0, [x21]
  40c50c:	cbz	x0, 40c648 <__fxstatat@plt+0x9688>
  40c510:	ldr	x0, [x19, #72]
  40c514:	cbz	x0, 40c674 <__fxstatat@plt+0x96b4>
  40c518:	ldr	x1, [x0, #8]
  40c51c:	str	x1, [x19, #72]
  40c520:	ldr	x2, [x21, #8]
  40c524:	ldr	x1, [x19, #32]
  40c528:	stp	x20, x2, [x0]
  40c52c:	str	x0, [x21, #8]
  40c530:	add	x1, x1, #0x1
  40c534:	str	x1, [x19, #32]
  40c538:	mov	w0, #0x1                   	// #1
  40c53c:	ldp	x19, x20, [sp, #16]
  40c540:	ldr	x21, [sp, #32]
  40c544:	ldp	x29, x30, [sp], #64
  40c548:	ret
  40c54c:	adrp	x2, 418000 <__fxstatat@plt+0x15040>
  40c550:	add	x2, x2, #0x450
  40c554:	cmp	x1, x2
  40c558:	b.eq	40c694 <__fxstatat@plt+0x96d4>  // b.none
  40c55c:	mov	w0, #0xcccd                	// #52429
  40c560:	movk	w0, #0x3dcc, lsl #16
  40c564:	fmov	s3, w0
  40c568:	fcmpe	s2, s3
  40c56c:	b.le	40c614 <__fxstatat@plt+0x9654>
  40c570:	mov	w0, #0x6666                	// #26214
  40c574:	movk	w0, #0x3f66, lsl #16
  40c578:	fmov	s4, w0
  40c57c:	fcmpe	s2, s4
  40c580:	b.pl	40c614 <__fxstatat@plt+0x9654>  // b.nfrst
  40c584:	adrp	x0, 418000 <__fxstatat@plt+0x15040>
  40c588:	ldr	s5, [x1, #12]
  40c58c:	ldr	s4, [x0, #1080]
  40c590:	fcmpe	s5, s4
  40c594:	b.le	40c614 <__fxstatat@plt+0x9654>
  40c598:	ldr	s4, [x1]
  40c59c:	fcmpe	s4, #0.0
  40c5a0:	b.lt	40c614 <__fxstatat@plt+0x9654>  // b.tstop
  40c5a4:	fadd	s3, s4, s3
  40c5a8:	ldr	s4, [x1, #4]
  40c5ac:	fcmpe	s3, s4
  40c5b0:	b.pl	40c614 <__fxstatat@plt+0x9654>  // b.nfrst
  40c5b4:	fmov	s6, #1.000000000000000000e+00
  40c5b8:	fcmpe	s4, s6
  40c5bc:	b.hi	40c614 <__fxstatat@plt+0x9654>  // b.pmore
  40c5c0:	fcmpe	s2, s3
  40c5c4:	b.le	40c614 <__fxstatat@plt+0x9654>
  40c5c8:	ldrb	w0, [x1, #16]
  40c5cc:	fmul	s0, s0, s5
  40c5d0:	cbz	w0, 40c640 <__fxstatat@plt+0x9680>
  40c5d4:	mov	w0, #0x5f800000            	// #1602224128
  40c5d8:	fmov	s1, w0
  40c5dc:	fcmpe	s0, s1
  40c5e0:	b.ge	40c680 <__fxstatat@plt+0x96c0>  // b.tcont
  40c5e4:	fcvtzu	x1, s0
  40c5e8:	mov	x0, x19
  40c5ec:	bl	40c2b8 <__fxstatat@plt+0x92f8>
  40c5f0:	tst	w0, #0xff
  40c5f4:	b.eq	40c680 <__fxstatat@plt+0x96c0>  // b.none
  40c5f8:	add	x2, sp, #0x38
  40c5fc:	mov	x1, x20
  40c600:	mov	x0, x19
  40c604:	mov	w3, #0x0                   	// #0
  40c608:	bl	40b730 <__fxstatat@plt+0x8770>
  40c60c:	cbz	x0, 40c504 <__fxstatat@plt+0x9544>
  40c610:	bl	402bc0 <abort@plt>
  40c614:	mov	w0, #0xcccd                	// #52429
  40c618:	str	x2, [x19, #40]
  40c61c:	movk	w0, #0x3f4c, lsl #16
  40c620:	fmov	s2, w0
  40c624:	fmul	s3, s0, s2
  40c628:	fcmpe	s1, s3
  40c62c:	b.le	40c504 <__fxstatat@plt+0x9544>
  40c630:	mov	w0, #0xfdf4                	// #65012
  40c634:	movk	w0, #0x3fb4, lsl #16
  40c638:	fmov	s1, w0
  40c63c:	fmul	s0, s0, s1
  40c640:	fmul	s0, s0, s2
  40c644:	b	40c5d4 <__fxstatat@plt+0x9614>
  40c648:	adrp	x0, 418000 <__fxstatat@plt+0x15040>
  40c64c:	ldur	q0, [x19, #24]
  40c650:	str	x20, [x21]
  40c654:	ldr	q1, [x0, #1088]
  40c658:	mov	w0, #0x1                   	// #1
  40c65c:	ldr	x21, [sp, #32]
  40c660:	add	v0.2d, v0.2d, v1.2d
  40c664:	stur	q0, [x19, #24]
  40c668:	ldp	x19, x20, [sp, #16]
  40c66c:	ldp	x29, x30, [sp], #64
  40c670:	ret
  40c674:	mov	x0, #0x10                  	// #16
  40c678:	bl	4029f0 <malloc@plt>
  40c67c:	cbnz	x0, 40c520 <__fxstatat@plt+0x9560>
  40c680:	mov	w0, #0xffffffff            	// #-1
  40c684:	ldp	x19, x20, [sp, #16]
  40c688:	ldr	x21, [sp, #32]
  40c68c:	ldp	x29, x30, [sp], #64
  40c690:	ret
  40c694:	mov	w0, #0xfdf4                	// #65012
  40c698:	movk	w0, #0x3fb4, lsl #16
  40c69c:	fmov	s1, w0
  40c6a0:	mov	w0, #0xcccd                	// #52429
  40c6a4:	fmul	s0, s0, s1
  40c6a8:	movk	w0, #0x3f4c, lsl #16
  40c6ac:	fmov	s2, w0
  40c6b0:	fmul	s0, s0, s2
  40c6b4:	b	40c5d4 <__fxstatat@plt+0x9614>
  40c6b8:	stp	x29, x30, [sp, #-64]!
  40c6bc:	mov	x29, sp
  40c6c0:	stp	x19, x20, [sp, #16]
  40c6c4:	stp	x21, x22, [sp, #32]
  40c6c8:	cbz	x1, 40c834 <__fxstatat@plt+0x9874>
  40c6cc:	mov	x19, x0
  40c6d0:	mov	x21, x1
  40c6d4:	add	x2, sp, #0x38
  40c6d8:	mov	w3, #0x0                   	// #0
  40c6dc:	bl	40b730 <__fxstatat@plt+0x8770>
  40c6e0:	mov	x20, x0
  40c6e4:	cbz	x0, 40c6fc <__fxstatat@plt+0x973c>
  40c6e8:	mov	x0, x20
  40c6ec:	ldp	x19, x20, [sp, #16]
  40c6f0:	ldp	x21, x22, [sp, #32]
  40c6f4:	ldp	x29, x30, [sp], #64
  40c6f8:	ret
  40c6fc:	ldr	x0, [x19, #16]
  40c700:	ldr	x1, [x19, #40]
  40c704:	ucvtf	s0, x0
  40c708:	ldr	x0, [x19, #24]
  40c70c:	ldr	s2, [x1, #8]
  40c710:	ucvtf	s1, x0
  40c714:	fmul	s3, s2, s0
  40c718:	fcmpe	s1, s3
  40c71c:	b.gt	40c76c <__fxstatat@plt+0x97ac>
  40c720:	ldr	x22, [sp, #56]
  40c724:	ldr	x0, [x22]
  40c728:	cbz	x0, 40c86c <__fxstatat@plt+0x98ac>
  40c72c:	ldr	x0, [x19, #72]
  40c730:	cbz	x0, 40c89c <__fxstatat@plt+0x98dc>
  40c734:	ldr	x1, [x0, #8]
  40c738:	str	x1, [x19, #72]
  40c73c:	ldr	x2, [x22, #8]
  40c740:	mov	x20, x21
  40c744:	ldr	x1, [x19, #32]
  40c748:	stp	x21, x2, [x0]
  40c74c:	str	x0, [x22, #8]
  40c750:	add	x0, x1, #0x1
  40c754:	str	x0, [x19, #32]
  40c758:	mov	x0, x20
  40c75c:	ldp	x19, x20, [sp, #16]
  40c760:	ldp	x21, x22, [sp, #32]
  40c764:	ldp	x29, x30, [sp], #64
  40c768:	ret
  40c76c:	adrp	x2, 418000 <__fxstatat@plt+0x15040>
  40c770:	add	x2, x2, #0x450
  40c774:	cmp	x1, x2
  40c778:	b.eq	40c8ac <__fxstatat@plt+0x98ec>  // b.none
  40c77c:	mov	w0, #0xcccd                	// #52429
  40c780:	movk	w0, #0x3dcc, lsl #16
  40c784:	fmov	s3, w0
  40c788:	fcmpe	s2, s3
  40c78c:	b.le	40c838 <__fxstatat@plt+0x9878>
  40c790:	mov	w0, #0x6666                	// #26214
  40c794:	movk	w0, #0x3f66, lsl #16
  40c798:	fmov	s4, w0
  40c79c:	fcmpe	s2, s4
  40c7a0:	b.pl	40c838 <__fxstatat@plt+0x9878>  // b.nfrst
  40c7a4:	mov	w0, #0xcccd                	// #52429
  40c7a8:	ldr	s5, [x1, #12]
  40c7ac:	movk	w0, #0x3f8c, lsl #16
  40c7b0:	fmov	s4, w0
  40c7b4:	fcmpe	s5, s4
  40c7b8:	b.le	40c838 <__fxstatat@plt+0x9878>
  40c7bc:	ldr	s4, [x1]
  40c7c0:	fcmpe	s4, #0.0
  40c7c4:	b.lt	40c838 <__fxstatat@plt+0x9878>  // b.tstop
  40c7c8:	fadd	s3, s4, s3
  40c7cc:	ldr	s4, [x1, #4]
  40c7d0:	fcmpe	s3, s4
  40c7d4:	b.pl	40c838 <__fxstatat@plt+0x9878>  // b.nfrst
  40c7d8:	fmov	s6, #1.000000000000000000e+00
  40c7dc:	fcmpe	s4, s6
  40c7e0:	b.hi	40c838 <__fxstatat@plt+0x9878>  // b.pmore
  40c7e4:	fcmpe	s2, s3
  40c7e8:	b.le	40c838 <__fxstatat@plt+0x9878>
  40c7ec:	ldrb	w0, [x1, #16]
  40c7f0:	fmul	s0, s0, s5
  40c7f4:	cbz	w0, 40c864 <__fxstatat@plt+0x98a4>
  40c7f8:	mov	w0, #0x5f800000            	// #1602224128
  40c7fc:	fmov	s1, w0
  40c800:	fcmpe	s0, s1
  40c804:	b.ge	40c6e8 <__fxstatat@plt+0x9728>  // b.tcont
  40c808:	fcvtzu	x1, s0
  40c80c:	mov	x0, x19
  40c810:	bl	40c2b8 <__fxstatat@plt+0x92f8>
  40c814:	tst	w0, #0xff
  40c818:	b.eq	40c6e8 <__fxstatat@plt+0x9728>  // b.none
  40c81c:	add	x2, sp, #0x38
  40c820:	mov	x1, x21
  40c824:	mov	x0, x19
  40c828:	mov	w3, #0x0                   	// #0
  40c82c:	bl	40b730 <__fxstatat@plt+0x8770>
  40c830:	cbz	x0, 40c720 <__fxstatat@plt+0x9760>
  40c834:	bl	402bc0 <abort@plt>
  40c838:	mov	w0, #0xcccd                	// #52429
  40c83c:	str	x2, [x19, #40]
  40c840:	movk	w0, #0x3f4c, lsl #16
  40c844:	fmov	s2, w0
  40c848:	fmul	s3, s0, s2
  40c84c:	fcmpe	s1, s3
  40c850:	b.le	40c720 <__fxstatat@plt+0x9760>
  40c854:	mov	w0, #0xfdf4                	// #65012
  40c858:	movk	w0, #0x3fb4, lsl #16
  40c85c:	fmov	s1, w0
  40c860:	fmul	s0, s0, s1
  40c864:	fmul	s0, s0, s2
  40c868:	b	40c7f8 <__fxstatat@plt+0x9838>
  40c86c:	adrp	x0, 418000 <__fxstatat@plt+0x15040>
  40c870:	mov	x20, x21
  40c874:	ldur	q0, [x19, #24]
  40c878:	str	x21, [x22]
  40c87c:	ldr	q1, [x0, #1088]
  40c880:	mov	x0, x20
  40c884:	ldp	x21, x22, [sp, #32]
  40c888:	add	v0.2d, v0.2d, v1.2d
  40c88c:	stur	q0, [x19, #24]
  40c890:	ldp	x19, x20, [sp, #16]
  40c894:	ldp	x29, x30, [sp], #64
  40c898:	ret
  40c89c:	mov	x0, #0x10                  	// #16
  40c8a0:	bl	4029f0 <malloc@plt>
  40c8a4:	cbz	x0, 40c6e8 <__fxstatat@plt+0x9728>
  40c8a8:	b	40c73c <__fxstatat@plt+0x977c>
  40c8ac:	mov	w0, #0xfdf4                	// #65012
  40c8b0:	movk	w0, #0x3fb4, lsl #16
  40c8b4:	fmov	s1, w0
  40c8b8:	mov	w0, #0xcccd                	// #52429
  40c8bc:	fmul	s0, s0, s1
  40c8c0:	movk	w0, #0x3f4c, lsl #16
  40c8c4:	fmov	s2, w0
  40c8c8:	fmul	s0, s0, s2
  40c8cc:	b	40c7f8 <__fxstatat@plt+0x9838>
  40c8d0:	stp	x29, x30, [sp, #-64]!
  40c8d4:	mov	w3, #0x1                   	// #1
  40c8d8:	mov	x29, sp
  40c8dc:	add	x2, sp, #0x38
  40c8e0:	stp	x19, x20, [sp, #16]
  40c8e4:	mov	x19, x0
  40c8e8:	bl	40b730 <__fxstatat@plt+0x8770>
  40c8ec:	mov	x20, x0
  40c8f0:	cbz	x0, 40c90c <__fxstatat@plt+0x994c>
  40c8f4:	ldr	x1, [sp, #56]
  40c8f8:	ldr	x0, [x19, #32]
  40c8fc:	ldr	x1, [x1]
  40c900:	sub	x0, x0, #0x1
  40c904:	str	x0, [x19, #32]
  40c908:	cbz	x1, 40c91c <__fxstatat@plt+0x995c>
  40c90c:	mov	x0, x20
  40c910:	ldp	x19, x20, [sp, #16]
  40c914:	ldp	x29, x30, [sp], #64
  40c918:	ret
  40c91c:	ldr	x0, [x19, #16]
  40c920:	ldr	x1, [x19, #40]
  40c924:	ucvtf	s1, x0
  40c928:	ldr	x0, [x19, #24]
  40c92c:	ldr	s2, [x1]
  40c930:	sub	x0, x0, #0x1
  40c934:	str	x0, [x19, #24]
  40c938:	fmul	s3, s2, s1
  40c93c:	ucvtf	s0, x0
  40c940:	fcmpe	s0, s3
  40c944:	b.pl	40c90c <__fxstatat@plt+0x994c>  // b.nfrst
  40c948:	adrp	x0, 418000 <__fxstatat@plt+0x15040>
  40c94c:	add	x0, x0, #0x450
  40c950:	cmp	x1, x0
  40c954:	b.eq	40ca30 <__fxstatat@plt+0x9a70>  // b.none
  40c958:	mov	w2, #0xcccd                	// #52429
  40c95c:	ldr	s3, [x1, #8]
  40c960:	movk	w2, #0x3dcc, lsl #16
  40c964:	fmov	s4, w2
  40c968:	fcmpe	s3, s4
  40c96c:	b.le	40ca1c <__fxstatat@plt+0x9a5c>
  40c970:	mov	w2, #0x6666                	// #26214
  40c974:	movk	w2, #0x3f66, lsl #16
  40c978:	fmov	s5, w2
  40c97c:	fcmpe	s3, s5
  40c980:	b.pl	40ca1c <__fxstatat@plt+0x9a5c>  // b.nfrst
  40c984:	mov	w2, #0xcccd                	// #52429
  40c988:	ldr	s6, [x1, #12]
  40c98c:	movk	w2, #0x3f8c, lsl #16
  40c990:	fmov	s5, w2
  40c994:	fcmpe	s6, s5
  40c998:	b.le	40ca1c <__fxstatat@plt+0x9a5c>
  40c99c:	fcmpe	s2, #0.0
  40c9a0:	b.lt	40ca1c <__fxstatat@plt+0x9a5c>  // b.tstop
  40c9a4:	fadd	s2, s2, s4
  40c9a8:	ldr	s4, [x1, #4]
  40c9ac:	fcmpe	s2, s4
  40c9b0:	b.pl	40ca1c <__fxstatat@plt+0x9a5c>  // b.nfrst
  40c9b4:	fmov	s5, #1.000000000000000000e+00
  40c9b8:	fcmpe	s4, s5
  40c9bc:	b.hi	40ca1c <__fxstatat@plt+0x9a5c>  // b.pmore
  40c9c0:	fcmpe	s3, s2
  40c9c4:	b.le	40ca1c <__fxstatat@plt+0x9a5c>
  40c9c8:	ldrb	w0, [x1, #16]
  40c9cc:	fmul	s1, s1, s4
  40c9d0:	cbnz	w0, 40c9dc <__fxstatat@plt+0x9a1c>
  40c9d4:	nop
  40c9d8:	fmul	s1, s1, s3
  40c9dc:	fcvtzu	x1, s1
  40c9e0:	mov	x0, x19
  40c9e4:	bl	40c2b8 <__fxstatat@plt+0x92f8>
  40c9e8:	tst	w0, #0xff
  40c9ec:	b.ne	40c90c <__fxstatat@plt+0x994c>  // b.any
  40c9f0:	str	x21, [sp, #32]
  40c9f4:	ldr	x21, [x19, #72]
  40c9f8:	cbz	x21, 40ca10 <__fxstatat@plt+0x9a50>
  40c9fc:	nop
  40ca00:	mov	x0, x21
  40ca04:	ldr	x21, [x21, #8]
  40ca08:	bl	402ce0 <free@plt>
  40ca0c:	cbnz	x21, 40ca00 <__fxstatat@plt+0x9a40>
  40ca10:	ldr	x21, [sp, #32]
  40ca14:	str	xzr, [x19, #72]
  40ca18:	b	40c90c <__fxstatat@plt+0x994c>
  40ca1c:	movi	v2.2s, #0x0
  40ca20:	str	x0, [x19, #40]
  40ca24:	fmul	s2, s1, s2
  40ca28:	fcmpe	s0, s2
  40ca2c:	b.pl	40c90c <__fxstatat@plt+0x994c>  // b.nfrst
  40ca30:	mov	w0, #0xcccd                	// #52429
  40ca34:	movk	w0, #0x3f4c, lsl #16
  40ca38:	fmov	s3, w0
  40ca3c:	b	40c9d8 <__fxstatat@plt+0x9a18>
  40ca40:	stp	x29, x30, [sp, #-32]!
  40ca44:	mov	x29, sp
  40ca48:	stp	x19, x20, [sp, #16]
  40ca4c:	mov	x20, x0
  40ca50:	mov	x19, x1
  40ca54:	ldr	x0, [x0]
  40ca58:	bl	4144d8 <__fxstatat@plt+0x11518>
  40ca5c:	ldr	x1, [x20, #8]
  40ca60:	eor	x0, x0, x1
  40ca64:	udiv	x1, x0, x19
  40ca68:	msub	x0, x1, x19, x0
  40ca6c:	ldp	x19, x20, [sp, #16]
  40ca70:	ldp	x29, x30, [sp], #32
  40ca74:	ret
  40ca78:	ldr	x0, [x0, #8]
  40ca7c:	udiv	x2, x0, x1
  40ca80:	msub	x0, x2, x1, x0
  40ca84:	ret
  40ca88:	mov	x2, x0
  40ca8c:	ldr	x0, [x1, #8]
  40ca90:	ldr	x3, [x2, #8]
  40ca94:	cmp	x3, x0
  40ca98:	b.eq	40caa4 <__fxstatat@plt+0x9ae4>  // b.none
  40ca9c:	mov	w0, #0x0                   	// #0
  40caa0:	ret
  40caa4:	ldr	x3, [x1, #16]
  40caa8:	mov	w0, #0x0                   	// #0
  40caac:	ldr	x4, [x2, #16]
  40cab0:	cmp	x4, x3
  40cab4:	b.ne	40caa0 <__fxstatat@plt+0x9ae0>  // b.any
  40cab8:	ldr	x1, [x1]
  40cabc:	ldr	x0, [x2]
  40cac0:	b	410320 <__fxstatat@plt+0xd360>
  40cac4:	nop
  40cac8:	mov	x2, x0
  40cacc:	ldr	x3, [x0, #8]
  40cad0:	ldr	x0, [x1, #8]
  40cad4:	cmp	x3, x0
  40cad8:	b.eq	40cae4 <__fxstatat@plt+0x9b24>  // b.none
  40cadc:	mov	w0, #0x0                   	// #0
  40cae0:	ret
  40cae4:	ldr	x3, [x1, #16]
  40cae8:	mov	w0, #0x0                   	// #0
  40caec:	ldr	x4, [x2, #16]
  40caf0:	cmp	x4, x3
  40caf4:	b.eq	40cafc <__fxstatat@plt+0x9b3c>  // b.none
  40caf8:	ret
  40cafc:	stp	x29, x30, [sp, #-16]!
  40cb00:	mov	x29, sp
  40cb04:	ldr	x1, [x1]
  40cb08:	ldr	x0, [x2]
  40cb0c:	bl	402c70 <strcmp@plt>
  40cb10:	cmp	w0, #0x0
  40cb14:	cset	w0, eq  // eq = none
  40cb18:	ldp	x29, x30, [sp], #16
  40cb1c:	ret
  40cb20:	stp	x29, x30, [sp, #-32]!
  40cb24:	mov	x29, sp
  40cb28:	str	x19, [sp, #16]
  40cb2c:	mov	x19, x0
  40cb30:	ldr	x0, [x0]
  40cb34:	bl	402ce0 <free@plt>
  40cb38:	mov	x0, x19
  40cb3c:	ldr	x19, [sp, #16]
  40cb40:	ldp	x29, x30, [sp], #32
  40cb44:	b	402ce0 <free@plt>
  40cb48:	stp	x29, x30, [sp, #-48]!
  40cb4c:	mov	x29, sp
  40cb50:	str	x21, [sp, #32]
  40cb54:	mov	x21, x3
  40cb58:	mov	w3, #0x4900                	// #18688
  40cb5c:	stp	x19, x20, [sp, #16]
  40cb60:	movk	w3, #0x8, lsl #16
  40cb64:	mov	x20, #0x0                   	// #0
  40cb68:	orr	w2, w2, w3
  40cb6c:	bl	414550 <__fxstatat@plt+0x11590>
  40cb70:	tbnz	w0, #31, 40cb88 <__fxstatat@plt+0x9bc8>
  40cb74:	mov	w19, w0
  40cb78:	bl	402ba0 <fdopendir@plt>
  40cb7c:	mov	x20, x0
  40cb80:	cbz	x0, 40cb9c <__fxstatat@plt+0x9bdc>
  40cb84:	str	w19, [x21]
  40cb88:	mov	x0, x20
  40cb8c:	ldp	x19, x20, [sp, #16]
  40cb90:	ldr	x21, [sp, #32]
  40cb94:	ldp	x29, x30, [sp], #48
  40cb98:	ret
  40cb9c:	bl	402f10 <__errno_location@plt>
  40cba0:	mov	x21, x0
  40cba4:	mov	w0, w19
  40cba8:	ldr	w19, [x21]
  40cbac:	bl	402b70 <close@plt>
  40cbb0:	b	40cb84 <__fxstatat@plt+0x9bc4>
  40cbb4:	nop
  40cbb8:	stp	x29, x30, [sp, #-48]!
  40cbbc:	mov	x29, sp
  40cbc0:	stp	x19, x20, [sp, #16]
  40cbc4:	cbz	x0, 40cc9c <__fxstatat@plt+0x9cdc>
  40cbc8:	mov	x19, x0
  40cbcc:	mov	w1, #0x2f                  	// #47
  40cbd0:	bl	402b80 <strrchr@plt>
  40cbd4:	mov	x20, x0
  40cbd8:	cbz	x0, 40cc3c <__fxstatat@plt+0x9c7c>
  40cbdc:	str	x21, [sp, #32]
  40cbe0:	add	x21, x0, #0x1
  40cbe4:	sub	x0, x21, x19
  40cbe8:	cmp	x0, #0x6
  40cbec:	b.le	40cc58 <__fxstatat@plt+0x9c98>
  40cbf0:	adrp	x1, 418000 <__fxstatat@plt+0x15040>
  40cbf4:	sub	x0, x20, #0x6
  40cbf8:	add	x1, x1, #0x4a0
  40cbfc:	mov	x2, #0x7                   	// #7
  40cc00:	bl	402a60 <strncmp@plt>
  40cc04:	cbnz	w0, 40cc58 <__fxstatat@plt+0x9c98>
  40cc08:	ldrb	w0, [x20, #1]
  40cc0c:	cmp	w0, #0x6c
  40cc10:	b.ne	40cc78 <__fxstatat@plt+0x9cb8>  // b.any
  40cc14:	ldrb	w0, [x21, #1]
  40cc18:	cmp	w0, #0x74
  40cc1c:	b.ne	40cc78 <__fxstatat@plt+0x9cb8>  // b.any
  40cc20:	ldrb	w0, [x21, #2]
  40cc24:	cmp	w0, #0x2d
  40cc28:	b.ne	40cc78 <__fxstatat@plt+0x9cb8>  // b.any
  40cc2c:	adrp	x0, 42d000 <__fxstatat@plt+0x2a040>
  40cc30:	add	x19, x20, #0x4
  40cc34:	ldr	x21, [sp, #32]
  40cc38:	str	x19, [x0, #1200]
  40cc3c:	adrp	x1, 42d000 <__fxstatat@plt+0x2a040>
  40cc40:	adrp	x0, 42d000 <__fxstatat@plt+0x2a040>
  40cc44:	str	x19, [x1, #2408]
  40cc48:	str	x19, [x0, #1152]
  40cc4c:	ldp	x19, x20, [sp, #16]
  40cc50:	ldp	x29, x30, [sp], #48
  40cc54:	ret
  40cc58:	adrp	x1, 42d000 <__fxstatat@plt+0x2a040>
  40cc5c:	adrp	x0, 42d000 <__fxstatat@plt+0x2a040>
  40cc60:	ldr	x21, [sp, #32]
  40cc64:	str	x19, [x1, #2408]
  40cc68:	str	x19, [x0, #1152]
  40cc6c:	ldp	x19, x20, [sp, #16]
  40cc70:	ldp	x29, x30, [sp], #48
  40cc74:	ret
  40cc78:	adrp	x1, 42d000 <__fxstatat@plt+0x2a040>
  40cc7c:	adrp	x0, 42d000 <__fxstatat@plt+0x2a040>
  40cc80:	mov	x19, x21
  40cc84:	str	x19, [x1, #2408]
  40cc88:	str	x19, [x0, #1152]
  40cc8c:	ldp	x19, x20, [sp, #16]
  40cc90:	ldr	x21, [sp, #32]
  40cc94:	ldp	x29, x30, [sp], #48
  40cc98:	ret
  40cc9c:	adrp	x3, 42d000 <__fxstatat@plt+0x2a040>
  40cca0:	mov	x2, #0x37                  	// #55
  40cca4:	mov	x1, #0x1                   	// #1
  40cca8:	adrp	x0, 418000 <__fxstatat@plt+0x15040>
  40ccac:	ldr	x3, [x3, #1160]
  40ccb0:	add	x0, x0, #0x468
  40ccb4:	str	x21, [sp, #32]
  40ccb8:	bl	402da0 <fwrite@plt>
  40ccbc:	bl	402bc0 <abort@plt>
  40ccc0:	stp	x29, x30, [sp, #-64]!
  40ccc4:	mov	x29, sp
  40ccc8:	stp	x19, x20, [sp, #16]
  40cccc:	mov	x19, x2
  40ccd0:	mov	w20, w3
  40ccd4:	mov	w2, w4
  40ccd8:	add	x3, sp, #0x20
  40ccdc:	bl	413fa8 <__fxstatat@plt+0x10fe8>
  40cce0:	cbnz	w0, 40cd10 <__fxstatat@plt+0x9d50>
  40cce4:	mov	x1, x19
  40cce8:	mov	w2, w20
  40ccec:	add	x0, sp, #0x20
  40ccf0:	bl	414080 <__fxstatat@plt+0x110c0>
  40ccf4:	mov	w19, w0
  40ccf8:	add	x0, sp, #0x20
  40ccfc:	bl	413f68 <__fxstatat@plt+0x10fa8>
  40cd00:	mov	w0, w19
  40cd04:	ldp	x19, x20, [sp, #16]
  40cd08:	ldp	x29, x30, [sp], #64
  40cd0c:	ret
  40cd10:	mov	w19, #0xfffffffe            	// #-2
  40cd14:	b	40cd00 <__fxstatat@plt+0x9d40>
  40cd18:	stp	x29, x30, [sp, #-64]!
  40cd1c:	mov	w4, w1
  40cd20:	mov	w3, w2
  40cd24:	mov	x29, sp
  40cd28:	mov	x1, x0
  40cd2c:	mov	w2, w4
  40cd30:	stp	xzr, xzr, [sp, #32]
  40cd34:	add	x0, sp, #0x20
  40cd38:	str	x19, [sp, #16]
  40cd3c:	str	w3, [sp, #32]
  40cd40:	stp	xzr, xzr, [sp, #48]
  40cd44:	bl	414080 <__fxstatat@plt+0x110c0>
  40cd48:	mov	w19, w0
  40cd4c:	add	x0, sp, #0x20
  40cd50:	bl	413f68 <__fxstatat@plt+0x10fa8>
  40cd54:	mov	w0, w19
  40cd58:	ldr	x19, [sp, #16]
  40cd5c:	ldp	x29, x30, [sp], #64
  40cd60:	ret
  40cd64:	nop
  40cd68:	stp	x29, x30, [sp, #-48]!
  40cd6c:	mov	w2, #0x5                   	// #5
  40cd70:	mov	x29, sp
  40cd74:	stp	x19, x20, [sp, #16]
  40cd78:	mov	x20, x0
  40cd7c:	str	x21, [sp, #32]
  40cd80:	mov	w21, w1
  40cd84:	mov	x1, x0
  40cd88:	mov	x0, #0x0                   	// #0
  40cd8c:	bl	402e70 <dcgettext@plt>
  40cd90:	mov	x19, x0
  40cd94:	cmp	x20, x0
  40cd98:	b.eq	40cdb0 <__fxstatat@plt+0x9df0>  // b.none
  40cd9c:	mov	x0, x19
  40cda0:	ldp	x19, x20, [sp, #16]
  40cda4:	ldr	x21, [sp, #32]
  40cda8:	ldp	x29, x30, [sp], #48
  40cdac:	ret
  40cdb0:	bl	414510 <__fxstatat@plt+0x11550>
  40cdb4:	ldrb	w1, [x0]
  40cdb8:	and	w1, w1, #0xffffffdf
  40cdbc:	cmp	w1, #0x55
  40cdc0:	b.ne	40ce24 <__fxstatat@plt+0x9e64>  // b.any
  40cdc4:	ldrb	w1, [x0, #1]
  40cdc8:	and	w1, w1, #0xffffffdf
  40cdcc:	cmp	w1, #0x54
  40cdd0:	b.ne	40cea0 <__fxstatat@plt+0x9ee0>  // b.any
  40cdd4:	ldrb	w1, [x0, #2]
  40cdd8:	and	w1, w1, #0xffffffdf
  40cddc:	cmp	w1, #0x46
  40cde0:	b.ne	40cea0 <__fxstatat@plt+0x9ee0>  // b.any
  40cde4:	ldrb	w1, [x0, #3]
  40cde8:	cmp	w1, #0x2d
  40cdec:	b.ne	40cea0 <__fxstatat@plt+0x9ee0>  // b.any
  40cdf0:	ldrb	w1, [x0, #4]
  40cdf4:	cmp	w1, #0x38
  40cdf8:	b.ne	40cea0 <__fxstatat@plt+0x9ee0>  // b.any
  40cdfc:	ldrb	w0, [x0, #5]
  40ce00:	cbnz	w0, 40cea0 <__fxstatat@plt+0x9ee0>
  40ce04:	ldrb	w1, [x19]
  40ce08:	adrp	x0, 418000 <__fxstatat@plt+0x15040>
  40ce0c:	adrp	x19, 418000 <__fxstatat@plt+0x15040>
  40ce10:	add	x0, x0, #0x4b0
  40ce14:	cmp	w1, #0x60
  40ce18:	add	x19, x19, #0x4c8
  40ce1c:	csel	x19, x19, x0, eq  // eq = none
  40ce20:	b	40cd9c <__fxstatat@plt+0x9ddc>
  40ce24:	cmp	w1, #0x47
  40ce28:	b.ne	40cea0 <__fxstatat@plt+0x9ee0>  // b.any
  40ce2c:	ldrb	w1, [x0, #1]
  40ce30:	and	w1, w1, #0xffffffdf
  40ce34:	cmp	w1, #0x42
  40ce38:	b.ne	40cea0 <__fxstatat@plt+0x9ee0>  // b.any
  40ce3c:	ldrb	w1, [x0, #2]
  40ce40:	cmp	w1, #0x31
  40ce44:	b.ne	40cea0 <__fxstatat@plt+0x9ee0>  // b.any
  40ce48:	ldrb	w1, [x0, #3]
  40ce4c:	cmp	w1, #0x38
  40ce50:	b.ne	40cea0 <__fxstatat@plt+0x9ee0>  // b.any
  40ce54:	ldrb	w1, [x0, #4]
  40ce58:	cmp	w1, #0x30
  40ce5c:	b.ne	40cea0 <__fxstatat@plt+0x9ee0>  // b.any
  40ce60:	ldrb	w1, [x0, #5]
  40ce64:	cmp	w1, #0x33
  40ce68:	b.ne	40cea0 <__fxstatat@plt+0x9ee0>  // b.any
  40ce6c:	ldrb	w1, [x0, #6]
  40ce70:	cmp	w1, #0x30
  40ce74:	b.ne	40cea0 <__fxstatat@plt+0x9ee0>  // b.any
  40ce78:	ldrb	w0, [x0, #7]
  40ce7c:	cbnz	w0, 40cea0 <__fxstatat@plt+0x9ee0>
  40ce80:	ldrb	w1, [x19]
  40ce84:	adrp	x0, 418000 <__fxstatat@plt+0x15040>
  40ce88:	adrp	x19, 418000 <__fxstatat@plt+0x15040>
  40ce8c:	add	x0, x0, #0x4b8
  40ce90:	cmp	w1, #0x60
  40ce94:	add	x19, x19, #0x4c0
  40ce98:	csel	x19, x19, x0, eq  // eq = none
  40ce9c:	b	40cd9c <__fxstatat@plt+0x9ddc>
  40cea0:	cmp	w21, #0x9
  40cea4:	adrp	x0, 418000 <__fxstatat@plt+0x15040>
  40cea8:	adrp	x19, 418000 <__fxstatat@plt+0x15040>
  40ceac:	add	x0, x0, #0x4d0
  40ceb0:	add	x19, x19, #0x4a8
  40ceb4:	csel	x19, x19, x0, eq  // eq = none
  40ceb8:	mov	x0, x19
  40cebc:	ldp	x19, x20, [sp, #16]
  40cec0:	ldr	x21, [sp, #32]
  40cec4:	ldp	x29, x30, [sp], #48
  40cec8:	ret
  40cecc:	nop
  40ced0:	sub	sp, sp, #0x100
  40ced4:	stp	x29, x30, [sp, #16]
  40ced8:	add	x29, sp, #0x10
  40cedc:	stp	x19, x20, [sp, #32]
  40cee0:	mov	w19, w5
  40cee4:	and	w20, w5, #0x2
  40cee8:	stp	x21, x22, [sp, #48]
  40ceec:	mov	w21, w4
  40cef0:	stp	x23, x24, [sp, #64]
  40cef4:	mov	x23, x1
  40cef8:	mov	x24, x3
  40cefc:	stp	x25, x26, [sp, #80]
  40cf00:	mov	x26, x6
  40cf04:	stp	x27, x28, [sp, #96]
  40cf08:	mov	x28, x0
  40cf0c:	mov	x27, x2
  40cf10:	str	w4, [sp, #116]
  40cf14:	str	w5, [sp, #184]
  40cf18:	str	x7, [sp, #200]
  40cf1c:	bl	402d00 <__ctype_get_mb_cur_max@plt>
  40cf20:	mov	x1, x19
  40cf24:	str	x0, [sp, #176]
  40cf28:	cmp	w21, #0x4
  40cf2c:	ubfx	x10, x1, #1, #1
  40cf30:	b.eq	40dbc0 <__fxstatat@plt+0xac00>  // b.none
  40cf34:	ldr	w0, [sp, #116]
  40cf38:	b.ls	40d2c8 <__fxstatat@plt+0xa308>  // b.plast
  40cf3c:	cmp	w0, #0x7
  40cf40:	b.eq	40dc2c <__fxstatat@plt+0xac6c>  // b.none
  40cf44:	b.ls	40d8d4 <__fxstatat@plt+0xa914>  // b.plast
  40cf48:	ldr	w0, [sp, #116]
  40cf4c:	sub	w0, w0, #0x8
  40cf50:	cmp	w0, #0x2
  40cf54:	b.hi	40e06c <__fxstatat@plt+0xb0ac>  // b.pmore
  40cf58:	ldr	w19, [sp, #116]
  40cf5c:	cmp	w19, #0xa
  40cf60:	b.ne	40dab8 <__fxstatat@plt+0xaaf8>  // b.any
  40cf64:	mov	x19, #0x0                   	// #0
  40cf68:	cbz	w20, 40deac <__fxstatat@plt+0xaeec>
  40cf6c:	ldr	x0, [sp, #256]
  40cf70:	str	w10, [sp, #124]
  40cf74:	mov	w25, #0x0                   	// #0
  40cf78:	bl	402820 <strlen@plt>
  40cf7c:	cmp	x0, #0x0
  40cf80:	ldr	w10, [sp, #124]
  40cf84:	mov	x12, x0
  40cf88:	mov	w11, #0x1                   	// #1
  40cf8c:	mov	w5, w11
  40cf90:	csel	w0, w10, wzr, ne  // ne = any
  40cf94:	str	w0, [sp, #208]
  40cf98:	ldr	w0, [sp, #184]
  40cf9c:	mov	w7, #0x0                   	// #0
  40cfa0:	stp	w11, wzr, [sp, #120]
  40cfa4:	and	w1, w0, w11
  40cfa8:	and	w0, w0, #0x4
  40cfac:	stp	w1, w0, [sp, #212]
  40cfb0:	ldr	x0, [sp, #256]
  40cfb4:	str	wzr, [sp, #144]
  40cfb8:	str	x0, [sp, #168]
  40cfbc:	str	wzr, [sp, #188]
  40cfc0:	str	xzr, [sp, #192]
  40cfc4:	nop
  40cfc8:	mov	x4, x26
  40cfcc:	mov	w26, w5
  40cfd0:	mov	x20, #0x0                   	// #0
  40cfd4:	nop
  40cfd8:	cmp	x24, x20
  40cfdc:	cset	w21, ne  // ne = any
  40cfe0:	cmn	x24, #0x1
  40cfe4:	b.eq	40d338 <__fxstatat@plt+0xa378>  // b.none
  40cfe8:	cbz	w21, 40d348 <__fxstatat@plt+0xa388>
  40cfec:	add	x3, x27, x20
  40cff0:	cbz	w11, 40d5fc <__fxstatat@plt+0xa63c>
  40cff4:	cbz	x12, 40d7a8 <__fxstatat@plt+0xa7e8>
  40cff8:	cmp	x12, #0x1
  40cffc:	add	x22, x20, x12
  40d000:	ccmn	x24, #0x1, #0x0, hi  // hi = pmore
  40d004:	b.ne	40d034 <__fxstatat@plt+0xa074>  // b.any
  40d008:	mov	x0, x27
  40d00c:	stp	x3, x12, [sp, #128]
  40d010:	stp	w10, w7, [sp, #148]
  40d014:	str	w11, [sp, #156]
  40d018:	str	x4, [sp, #160]
  40d01c:	bl	402820 <strlen@plt>
  40d020:	ldp	x3, x12, [sp, #128]
  40d024:	mov	x24, x0
  40d028:	ldp	w10, w7, [sp, #148]
  40d02c:	ldr	w11, [sp, #156]
  40d030:	ldr	x4, [sp, #160]
  40d034:	cmp	x22, x24
  40d038:	b.hi	40d7a8 <__fxstatat@plt+0xa7e8>  // b.pmore
  40d03c:	ldr	x1, [sp, #168]
  40d040:	mov	x2, x12
  40d044:	mov	x0, x3
  40d048:	stp	x3, x12, [sp, #128]
  40d04c:	stp	w10, w7, [sp, #148]
  40d050:	str	w11, [sp, #156]
  40d054:	str	x4, [sp, #160]
  40d058:	bl	402c30 <memcmp@plt>
  40d05c:	ldp	w10, w7, [sp, #148]
  40d060:	ldr	w11, [sp, #156]
  40d064:	ldp	x3, x12, [sp, #128]
  40d068:	ldr	x4, [sp, #160]
  40d06c:	cbnz	w0, 40d7a8 <__fxstatat@plt+0xa7e8>
  40d070:	cbnz	w10, 40d58c <__fxstatat@plt+0xa5cc>
  40d074:	ldrb	w22, [x3]
  40d078:	cmp	w22, #0x7e
  40d07c:	b.ls	40d3e4 <__fxstatat@plt+0xa424>  // b.plast
  40d080:	ldr	x0, [sp, #176]
  40d084:	mov	w5, w11
  40d088:	cmp	x0, #0x1
  40d08c:	b.eq	40d618 <__fxstatat@plt+0xa658>  // b.none
  40d090:	str	xzr, [sp, #248]
  40d094:	cmn	x24, #0x1
  40d098:	b.ne	40d0d0 <__fxstatat@plt+0xa110>  // b.any
  40d09c:	mov	x0, x27
  40d0a0:	str	w5, [sp, #128]
  40d0a4:	str	x12, [sp, #136]
  40d0a8:	stp	w10, w7, [sp, #148]
  40d0ac:	str	w11, [sp, #156]
  40d0b0:	str	x4, [sp, #160]
  40d0b4:	bl	402820 <strlen@plt>
  40d0b8:	ldr	w5, [sp, #128]
  40d0bc:	mov	x24, x0
  40d0c0:	ldp	w10, w7, [sp, #148]
  40d0c4:	ldr	w11, [sp, #156]
  40d0c8:	ldr	x12, [sp, #136]
  40d0cc:	ldr	x4, [sp, #160]
  40d0d0:	str	w22, [sp, #220]
  40d0d4:	ldr	w22, [sp, #144]
  40d0d8:	mov	x8, #0x0                   	// #0
  40d0dc:	stp	x19, x4, [sp, #224]
  40d0e0:	mov	w19, w21
  40d0e4:	mov	x21, x8
  40d0e8:	str	x12, [sp, #128]
  40d0ec:	str	w10, [sp, #136]
  40d0f0:	stp	w25, w5, [sp, #148]
  40d0f4:	stp	w7, w11, [sp, #156]
  40d0f8:	add	x25, x20, x21
  40d0fc:	add	x3, sp, #0xf8
  40d100:	sub	x2, x24, x25
  40d104:	add	x1, x27, x25
  40d108:	add	x0, sp, #0xf4
  40d10c:	bl	413de8 <__fxstatat@plt+0x10e28>
  40d110:	mov	x13, #0x2b                  	// #43
  40d114:	mov	x3, x0
  40d118:	movk	x13, #0x2, lsl #32
  40d11c:	cbz	x0, 40d158 <__fxstatat@plt+0xa198>
  40d120:	cmn	x0, #0x1
  40d124:	b.eq	40def0 <__fxstatat@plt+0xaf30>  // b.none
  40d128:	cmn	x0, #0x2
  40d12c:	mov	x6, #0x1                   	// #1
  40d130:	b.eq	40df28 <__fxstatat@plt+0xaf68>  // b.none
  40d134:	cbnz	w22, 40da24 <__fxstatat@plt+0xaa64>
  40d138:	ldr	w0, [sp, #244]
  40d13c:	add	x21, x21, x3
  40d140:	bl	402ed0 <iswprint@plt>
  40d144:	cmp	w0, #0x0
  40d148:	csel	w19, w19, wzr, ne  // ne = any
  40d14c:	add	x0, sp, #0xf8
  40d150:	bl	402be0 <mbsinit@plt>
  40d154:	cbz	w0, 40d0f8 <__fxstatat@plt+0xa138>
  40d158:	eor	w1, w19, #0x1
  40d15c:	ldr	w0, [sp, #120]
  40d160:	mov	x8, x21
  40d164:	mov	w21, w19
  40d168:	ldp	x19, x4, [sp, #224]
  40d16c:	and	w1, w0, w1
  40d170:	ldr	w10, [sp, #136]
  40d174:	and	w1, w1, #0xff
  40d178:	ldp	w25, w5, [sp, #148]
  40d17c:	ldp	w7, w11, [sp, #156]
  40d180:	ldr	w22, [sp, #220]
  40d184:	ldr	x12, [sp, #128]
  40d188:	cmp	x8, #0x1
  40d18c:	b.hi	40d1a0 <__fxstatat@plt+0xa1e0>  // b.pmore
  40d190:	cbz	w1, 40d68c <__fxstatat@plt+0xa6cc>
  40d194:	nop
  40d198:	ldr	w1, [sp, #120]
  40d19c:	mov	w21, #0x0                   	// #0
  40d1a0:	add	x8, x8, x20
  40d1a4:	mov	w9, #0x0                   	// #0
  40d1a8:	mov	w2, #0x27                  	// #39
  40d1ac:	mov	w3, #0x5c                  	// #92
  40d1b0:	mov	w6, #0x24                  	// #36
  40d1b4:	cbz	w1, 40d26c <__fxstatat@plt+0xa2ac>
  40d1b8:	cbnz	w10, 40daa4 <__fxstatat@plt+0xaae4>
  40d1bc:	eor	w0, w25, #0x1
  40d1c0:	ands	w0, w7, w0
  40d1c4:	b.eq	40d1fc <__fxstatat@plt+0xa23c>  // b.none
  40d1c8:	cmp	x23, x19
  40d1cc:	b.ls	40d1d4 <__fxstatat@plt+0xa214>  // b.plast
  40d1d0:	strb	w2, [x28, x19]
  40d1d4:	add	x9, x19, #0x1
  40d1d8:	cmp	x23, x9
  40d1dc:	b.ls	40d1e4 <__fxstatat@plt+0xa224>  // b.plast
  40d1e0:	strb	w6, [x28, x9]
  40d1e4:	add	x9, x19, #0x2
  40d1e8:	cmp	x23, x9
  40d1ec:	b.ls	40d1f4 <__fxstatat@plt+0xa234>  // b.plast
  40d1f0:	strb	w2, [x28, x9]
  40d1f4:	add	x19, x19, #0x3
  40d1f8:	mov	w25, w0
  40d1fc:	cmp	x23, x19
  40d200:	b.ls	40d208 <__fxstatat@plt+0xa248>  // b.plast
  40d204:	strb	w3, [x28, x19]
  40d208:	add	x0, x19, #0x1
  40d20c:	cmp	x23, x0
  40d210:	b.ls	40d220 <__fxstatat@plt+0xa260>  // b.plast
  40d214:	lsr	w9, w22, #6
  40d218:	add	w9, w9, #0x30
  40d21c:	strb	w9, [x28, x0]
  40d220:	add	x0, x19, #0x2
  40d224:	cmp	x23, x0
  40d228:	b.ls	40d238 <__fxstatat@plt+0xa278>  // b.plast
  40d22c:	ubfx	x9, x22, #3, #3
  40d230:	add	w9, w9, #0x30
  40d234:	strb	w9, [x28, x0]
  40d238:	and	w22, w22, #0x7
  40d23c:	add	x20, x20, #0x1
  40d240:	add	w22, w22, #0x30
  40d244:	cmp	x8, x20
  40d248:	add	x19, x19, #0x3
  40d24c:	b.ls	40d48c <__fxstatat@plt+0xa4cc>  // b.plast
  40d250:	mov	w9, w1
  40d254:	cmp	x23, x19
  40d258:	b.ls	40d260 <__fxstatat@plt+0xa2a0>  // b.plast
  40d25c:	strb	w22, [x28, x19]
  40d260:	ldrb	w22, [x27, x20]
  40d264:	add	x19, x19, #0x1
  40d268:	cbnz	w1, 40d1b8 <__fxstatat@plt+0xa1f8>
  40d26c:	eor	w0, w9, #0x1
  40d270:	and	w0, w25, w0
  40d274:	and	w0, w0, #0xff
  40d278:	cbz	w5, 40d28c <__fxstatat@plt+0xa2cc>
  40d27c:	cmp	x23, x19
  40d280:	b.ls	40d288 <__fxstatat@plt+0xa2c8>  // b.plast
  40d284:	strb	w3, [x28, x19]
  40d288:	add	x19, x19, #0x1
  40d28c:	add	x20, x20, #0x1
  40d290:	cmp	x20, x8
  40d294:	b.cs	40d528 <__fxstatat@plt+0xa568>  // b.hs, b.nlast
  40d298:	cbz	w0, 40dc74 <__fxstatat@plt+0xacb4>
  40d29c:	cmp	x23, x19
  40d2a0:	b.ls	40d2a8 <__fxstatat@plt+0xa2e8>  // b.plast
  40d2a4:	strb	w2, [x28, x19]
  40d2a8:	add	x0, x19, #0x1
  40d2ac:	cmp	x23, x0
  40d2b0:	b.ls	40d2b8 <__fxstatat@plt+0xa2f8>  // b.plast
  40d2b4:	strb	w2, [x28, x0]
  40d2b8:	add	x19, x19, #0x2
  40d2bc:	mov	w5, #0x0                   	// #0
  40d2c0:	mov	w25, #0x0                   	// #0
  40d2c4:	b	40d254 <__fxstatat@plt+0xa294>
  40d2c8:	cmp	w21, #0x1
  40d2cc:	b.eq	40dcc8 <__fxstatat@plt+0xad08>  // b.none
  40d2d0:	b.ls	40d888 <__fxstatat@plt+0xa8c8>  // b.plast
  40d2d4:	cmp	w0, #0x2
  40d2d8:	b.eq	40dd40 <__fxstatat@plt+0xad80>  // b.none
  40d2dc:	adrp	x0, 418000 <__fxstatat@plt+0x15040>
  40d2e0:	add	x0, x0, #0x4d0
  40d2e4:	str	x0, [sp, #168]
  40d2e8:	mov	w1, #0x1                   	// #1
  40d2ec:	ldr	w0, [sp, #184]
  40d2f0:	mov	w7, w1
  40d2f4:	mov	w5, w1
  40d2f8:	mov	w10, w1
  40d2fc:	stp	w1, w1, [sp, #120]
  40d300:	mov	w11, #0x0                   	// #0
  40d304:	str	w1, [sp, #144]
  40d308:	mov	w25, #0x0                   	// #0
  40d30c:	str	w1, [sp, #208]
  40d310:	and	w1, w0, w1
  40d314:	and	w0, w0, #0x4
  40d318:	mov	x12, #0x1                   	// #1
  40d31c:	mov	x19, #0x0                   	// #0
  40d320:	str	wzr, [sp, #188]
  40d324:	str	xzr, [sp, #192]
  40d328:	stp	w1, w0, [sp, #212]
  40d32c:	mov	w0, #0x2                   	// #2
  40d330:	str	w0, [sp, #116]
  40d334:	b	40cfc8 <__fxstatat@plt+0xa008>
  40d338:	ldrb	w0, [x27, x20]
  40d33c:	cmp	w0, #0x0
  40d340:	cset	w21, ne  // ne = any
  40d344:	cbnz	w21, 40cfec <__fxstatat@plt+0xa02c>
  40d348:	ldr	w0, [sp, #144]
  40d34c:	cmp	x19, #0x0
  40d350:	mov	w5, w26
  40d354:	mov	x26, x4
  40d358:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  40d35c:	b.ne	40d6bc <__fxstatat@plt+0xa6fc>  // b.any
  40d360:	eor	w10, w10, #0x1
  40d364:	ands	w7, w10, w7
  40d368:	b.eq	40df78 <__fxstatat@plt+0xafb8>  // b.none
  40d36c:	ldr	w0, [sp, #188]
  40d370:	cbz	w0, 40df7c <__fxstatat@plt+0xafbc>
  40d374:	cbnz	w5, 40dfd8 <__fxstatat@plt+0xb018>
  40d378:	ldr	x2, [sp, #192]
  40d37c:	cmp	x23, #0x0
  40d380:	cset	w0, eq  // eq = none
  40d384:	cmp	x2, #0x0
  40d388:	mov	x1, x2
  40d38c:	csel	w0, w0, wzr, ne  // ne = any
  40d390:	cbz	w0, 40dfd0 <__fxstatat@plt+0xb010>
  40d394:	str	w0, [sp, #188]
  40d398:	mov	w0, #0x27                  	// #39
  40d39c:	ldr	x23, [sp, #192]
  40d3a0:	str	x1, [sp, #192]
  40d3a4:	mov	w1, #0x1                   	// #1
  40d3a8:	mov	x12, #0x1                   	// #1
  40d3ac:	mov	w7, w1
  40d3b0:	mov	x19, x12
  40d3b4:	mov	w11, #0x0                   	// #0
  40d3b8:	mov	w10, #0x0                   	// #0
  40d3bc:	strb	w0, [x28]
  40d3c0:	mov	w0, #0x2                   	// #2
  40d3c4:	str	w0, [sp, #116]
  40d3c8:	str	w1, [sp, #124]
  40d3cc:	adrp	x1, 418000 <__fxstatat@plt+0x15040>
  40d3d0:	add	x1, x1, #0x4d0
  40d3d4:	str	wzr, [sp, #144]
  40d3d8:	str	x1, [sp, #168]
  40d3dc:	str	wzr, [sp, #208]
  40d3e0:	b	40cfc8 <__fxstatat@plt+0xa008>
  40d3e4:	adrp	x0, 418000 <__fxstatat@plt+0x15040>
  40d3e8:	add	x0, x0, #0x550
  40d3ec:	ldrh	w0, [x0, w22, uxtw #1]
  40d3f0:	adr	x1, 40d3fc <__fxstatat@plt+0xa43c>
  40d3f4:	add	x0, x1, w0, sxth #2
  40d3f8:	br	x0
  40d3fc:	ldr	w0, [sp, #124]
  40d400:	cbnz	w0, 40df18 <__fxstatat@plt+0xaf58>
  40d404:	mov	w0, w25
  40d408:	mov	w21, w11
  40d40c:	mov	w5, w11
  40d410:	cbz	x4, 40d520 <__fxstatat@plt+0xa560>
  40d414:	ubfx	x1, x22, #5, #8
  40d418:	ldr	w1, [x4, x1, lsl #2]
  40d41c:	lsr	w1, w1, w22
  40d420:	tbz	w1, #0, 40d520 <__fxstatat@plt+0xa560>
  40d424:	cbnz	w10, 40d56c <__fxstatat@plt+0xa5ac>
  40d428:	eor	w1, w25, #0x1
  40d42c:	ands	w1, w7, w1
  40d430:	b.eq	40d474 <__fxstatat@plt+0xa4b4>  // b.none
  40d434:	cmp	x23, x19
  40d438:	b.ls	40d444 <__fxstatat@plt+0xa484>  // b.plast
  40d43c:	mov	w0, #0x27                  	// #39
  40d440:	strb	w0, [x28, x19]
  40d444:	add	x0, x19, #0x1
  40d448:	cmp	x23, x0
  40d44c:	b.ls	40d458 <__fxstatat@plt+0xa498>  // b.plast
  40d450:	mov	w2, #0x24                  	// #36
  40d454:	strb	w2, [x28, x0]
  40d458:	add	x0, x19, #0x2
  40d45c:	cmp	x23, x0
  40d460:	b.ls	40d46c <__fxstatat@plt+0xa4ac>  // b.plast
  40d464:	mov	w2, #0x27                  	// #39
  40d468:	strb	w2, [x28, x0]
  40d46c:	add	x19, x19, #0x3
  40d470:	mov	w25, w1
  40d474:	cmp	x23, x19
  40d478:	b.ls	40d484 <__fxstatat@plt+0xa4c4>  // b.plast
  40d47c:	mov	w0, #0x5c                  	// #92
  40d480:	strb	w0, [x28, x19]
  40d484:	add	x19, x19, #0x1
  40d488:	add	x20, x20, #0x1
  40d48c:	cmp	x19, x23
  40d490:	b.cs	40d498 <__fxstatat@plt+0xa4d8>  // b.hs, b.nlast
  40d494:	strb	w22, [x28, x19]
  40d498:	cmp	w21, #0x0
  40d49c:	add	x19, x19, #0x1
  40d4a0:	csel	w26, w26, wzr, ne  // ne = any
  40d4a4:	b	40cfd8 <__fxstatat@plt+0xa018>
  40d4a8:	cbnz	w10, 40d6c4 <__fxstatat@plt+0xa704>
  40d4ac:	mov	w5, #0x0                   	// #0
  40d4b0:	ldr	x1, [sp, #192]
  40d4b4:	cmp	x23, #0x0
  40d4b8:	mov	x0, #0x0                   	// #0
  40d4bc:	ccmp	x1, #0x0, #0x0, ne  // ne = any
  40d4c0:	b.eq	40d504 <__fxstatat@plt+0xa544>  // b.none
  40d4c4:	cmp	x23, x19
  40d4c8:	b.ls	40d4d4 <__fxstatat@plt+0xa514>  // b.plast
  40d4cc:	mov	w0, #0x27                  	// #39
  40d4d0:	strb	w0, [x28, x19]
  40d4d4:	add	x0, x19, #0x1
  40d4d8:	cmp	x23, x0
  40d4dc:	b.ls	40d4e8 <__fxstatat@plt+0xa528>  // b.plast
  40d4e0:	mov	w1, #0x5c                  	// #92
  40d4e4:	strb	w1, [x28, x0]
  40d4e8:	add	x1, x19, #0x2
  40d4ec:	mov	x0, x23
  40d4f0:	cmp	x23, x1
  40d4f4:	b.ls	40e008 <__fxstatat@plt+0xb048>  // b.plast
  40d4f8:	ldr	x23, [sp, #192]
  40d4fc:	mov	w2, #0x27                  	// #39
  40d500:	strb	w2, [x28, x1]
  40d504:	add	x19, x19, #0x3
  40d508:	mov	w22, #0x27                  	// #39
  40d50c:	mov	w25, #0x0                   	// #0
  40d510:	str	w21, [sp, #188]
  40d514:	str	x23, [sp, #192]
  40d518:	mov	x23, x0
  40d51c:	mov	w0, #0x0                   	// #0
  40d520:	cbnz	w5, 40d424 <__fxstatat@plt+0xa464>
  40d524:	add	x20, x20, #0x1
  40d528:	cbz	w0, 40d48c <__fxstatat@plt+0xa4cc>
  40d52c:	cmp	x23, x19
  40d530:	b.ls	40d53c <__fxstatat@plt+0xa57c>  // b.plast
  40d534:	mov	w0, #0x27                  	// #39
  40d538:	strb	w0, [x28, x19]
  40d53c:	add	x0, x19, #0x1
  40d540:	cmp	x23, x0
  40d544:	b.ls	40d550 <__fxstatat@plt+0xa590>  // b.plast
  40d548:	mov	w1, #0x27                  	// #39
  40d54c:	strb	w1, [x28, x0]
  40d550:	add	x19, x19, #0x2
  40d554:	mov	w25, #0x0                   	// #0
  40d558:	b	40d48c <__fxstatat@plt+0xa4cc>
  40d55c:	mov	w22, #0x66                  	// #102
  40d560:	mov	w21, #0x0                   	// #0
  40d564:	nop
  40d568:	cbz	w10, 40d428 <__fxstatat@plt+0xa468>
  40d56c:	ldr	w0, [sp, #120]
  40d570:	and	w0, w0, w7
  40d574:	str	w0, [sp, #120]
  40d578:	ldp	w1, w0, [sp, #116]
  40d57c:	cmp	w0, #0x0
  40d580:	mov	w0, #0x4                   	// #4
  40d584:	csel	w0, w1, w0, eq  // eq = none
  40d588:	str	w0, [sp, #116]
  40d58c:	ldr	w4, [sp, #116]
  40d590:	mov	x3, x24
  40d594:	ldr	x7, [sp, #200]
  40d598:	mov	x2, x27
  40d59c:	ldr	x0, [sp, #256]
  40d5a0:	str	x0, [sp]
  40d5a4:	ldr	w0, [sp, #184]
  40d5a8:	mov	x1, x23
  40d5ac:	mov	x6, #0x0                   	// #0
  40d5b0:	and	w5, w0, #0xfffffffd
  40d5b4:	mov	x0, x28
  40d5b8:	bl	40ced0 <__fxstatat@plt+0x9f10>
  40d5bc:	mov	x19, x0
  40d5c0:	mov	x0, x19
  40d5c4:	ldp	x29, x30, [sp, #16]
  40d5c8:	ldp	x19, x20, [sp, #32]
  40d5cc:	ldp	x21, x22, [sp, #48]
  40d5d0:	ldp	x23, x24, [sp, #64]
  40d5d4:	ldp	x25, x26, [sp, #80]
  40d5d8:	ldp	x27, x28, [sp, #96]
  40d5dc:	add	sp, sp, #0x100
  40d5e0:	ret
  40d5e4:	mov	w22, #0x62                  	// #98
  40d5e8:	mov	w21, #0x0                   	// #0
  40d5ec:	b	40d568 <__fxstatat@plt+0xa5a8>
  40d5f0:	mov	w22, #0x61                  	// #97
  40d5f4:	mov	w21, #0x0                   	// #0
  40d5f8:	b	40d568 <__fxstatat@plt+0xa5a8>
  40d5fc:	ldrb	w22, [x27, x20]
  40d600:	cmp	w22, #0x7e
  40d604:	b.ls	40d66c <__fxstatat@plt+0xa6ac>  // b.plast
  40d608:	ldr	x0, [sp, #176]
  40d60c:	mov	w5, #0x0                   	// #0
  40d610:	cmp	x0, #0x1
  40d614:	b.ne	40d090 <__fxstatat@plt+0xa0d0>  // b.any
  40d618:	str	w5, [sp, #128]
  40d61c:	str	x12, [sp, #136]
  40d620:	stp	w10, w7, [sp, #148]
  40d624:	str	w11, [sp, #156]
  40d628:	str	x4, [sp, #160]
  40d62c:	bl	402c80 <__ctype_b_loc@plt>
  40d630:	ldr	x0, [x0]
  40d634:	ldr	w5, [sp, #128]
  40d638:	ldp	w10, w7, [sp, #148]
  40d63c:	ldrh	w21, [x0, w22, uxtw #1]
  40d640:	ldr	w11, [sp, #156]
  40d644:	ands	w0, w21, #0x4000
  40d648:	ldr	w0, [sp, #120]
  40d64c:	cset	w1, eq  // eq = none
  40d650:	ubfx	x21, x21, #14, #1
  40d654:	and	w1, w0, w1
  40d658:	ldr	x12, [sp, #136]
  40d65c:	ldr	x4, [sp, #160]
  40d660:	ldr	x8, [sp, #176]
  40d664:	cbz	w1, 40d68c <__fxstatat@plt+0xa6cc>
  40d668:	b	40d198 <__fxstatat@plt+0xa1d8>
  40d66c:	adrp	x0, 418000 <__fxstatat@plt+0x15040>
  40d670:	add	x0, x0, #0x650
  40d674:	ldrh	w0, [x0, w22, uxtw #1]
  40d678:	adr	x1, 40d684 <__fxstatat@plt+0xa6c4>
  40d67c:	add	x0, x1, w0, sxth #2
  40d680:	br	x0
  40d684:	mov	w21, w11
  40d688:	mov	w5, #0x0                   	// #0
  40d68c:	ldr	w1, [sp, #124]
  40d690:	mov	w0, w25
  40d694:	cbz	w1, 40d410 <__fxstatat@plt+0xa450>
  40d698:	mov	w0, w25
  40d69c:	cbnz	w10, 40d410 <__fxstatat@plt+0xa450>
  40d6a0:	mov	w0, w25
  40d6a4:	cbnz	w5, 40d424 <__fxstatat@plt+0xa464>
  40d6a8:	b	40d524 <__fxstatat@plt+0xa564>
  40d6ac:	mov	w5, #0x0                   	// #0
  40d6b0:	mov	w21, #0x0                   	// #0
  40d6b4:	ldr	w0, [sp, #144]
  40d6b8:	cbz	w0, 40d68c <__fxstatat@plt+0xa6cc>
  40d6bc:	mov	w0, #0x2                   	// #2
  40d6c0:	str	w0, [sp, #116]
  40d6c4:	ldp	w1, w0, [sp, #116]
  40d6c8:	cmp	w0, #0x0
  40d6cc:	mov	w0, #0x4                   	// #4
  40d6d0:	csel	w0, w1, w0, eq  // eq = none
  40d6d4:	str	w0, [sp, #116]
  40d6d8:	b	40d58c <__fxstatat@plt+0xa5cc>
  40d6dc:	ldr	w0, [sp, #116]
  40d6e0:	cmp	w0, #0x2
  40d6e4:	b.eq	40da08 <__fxstatat@plt+0xaa48>  // b.none
  40d6e8:	mov	w5, #0x0                   	// #0
  40d6ec:	ldr	w0, [sp, #116]
  40d6f0:	cmp	w0, #0x5
  40d6f4:	b.ne	40d718 <__fxstatat@plt+0xa758>  // b.any
  40d6f8:	ldr	w0, [sp, #216]
  40d6fc:	cbz	w0, 40d718 <__fxstatat@plt+0xa758>
  40d700:	add	x6, x20, #0x2
  40d704:	cmp	x6, x24
  40d708:	b.cs	40d718 <__fxstatat@plt+0xa758>  // b.hs, b.nlast
  40d70c:	ldrb	w22, [x3, #1]
  40d710:	cmp	w22, #0x3f
  40d714:	b.eq	40dd5c <__fxstatat@plt+0xad9c>  // b.none
  40d718:	mov	w21, #0x0                   	// #0
  40d71c:	mov	w22, #0x3f                  	// #63
  40d720:	b	40d68c <__fxstatat@plt+0xa6cc>
  40d724:	ldr	w0, [sp, #116]
  40d728:	cmp	w0, #0x2
  40d72c:	b.eq	40d4a8 <__fxstatat@plt+0xa4e8>  // b.none
  40d730:	mov	w5, #0x0                   	// #0
  40d734:	mov	w22, #0x27                  	// #39
  40d738:	str	w21, [sp, #188]
  40d73c:	b	40d68c <__fxstatat@plt+0xa6cc>
  40d740:	mov	w5, #0x0                   	// #0
  40d744:	mov	w0, #0x74                  	// #116
  40d748:	ldr	w1, [sp, #144]
  40d74c:	cbnz	w1, 40d6bc <__fxstatat@plt+0xa6fc>
  40d750:	ldr	w1, [sp, #120]
  40d754:	cbnz	w1, 40d768 <__fxstatat@plt+0xa7a8>
  40d758:	mov	w0, w25
  40d75c:	mov	w21, #0x0                   	// #0
  40d760:	cbnz	w10, 40d410 <__fxstatat@plt+0xa450>
  40d764:	b	40d6a0 <__fxstatat@plt+0xa6e0>
  40d768:	mov	w22, w0
  40d76c:	mov	w21, #0x0                   	// #0
  40d770:	b	40d568 <__fxstatat@plt+0xa5a8>
  40d774:	mov	w5, #0x0                   	// #0
  40d778:	mov	w0, #0x66                  	// #102
  40d77c:	b	40d750 <__fxstatat@plt+0xa790>
  40d780:	mov	w5, #0x0                   	// #0
  40d784:	mov	w0, #0x62                  	// #98
  40d788:	b	40d750 <__fxstatat@plt+0xa790>
  40d78c:	ldr	w0, [sp, #120]
  40d790:	cbnz	w0, 40d7d8 <__fxstatat@plt+0xa818>
  40d794:	ldr	w0, [sp, #212]
  40d798:	mov	w5, #0x0                   	// #0
  40d79c:	cbz	w0, 40d758 <__fxstatat@plt+0xa798>
  40d7a0:	add	x20, x20, #0x1
  40d7a4:	b	40cfd8 <__fxstatat@plt+0xa018>
  40d7a8:	ldrb	w22, [x3]
  40d7ac:	cmp	w22, #0x7e
  40d7b0:	b.hi	40d608 <__fxstatat@plt+0xa648>  // b.pmore
  40d7b4:	adrp	x0, 418000 <__fxstatat@plt+0x15040>
  40d7b8:	add	x0, x0, #0x750
  40d7bc:	ldrh	w0, [x0, w22, uxtw #1]
  40d7c0:	adr	x1, 40d7cc <__fxstatat@plt+0xa80c>
  40d7c4:	add	x0, x1, w0, sxth #2
  40d7c8:	br	x0
  40d7cc:	mov	w5, #0x0                   	// #0
  40d7d0:	mov	w21, #0x0                   	// #0
  40d7d4:	b	40d68c <__fxstatat@plt+0xa6cc>
  40d7d8:	cbnz	w10, 40daa4 <__fxstatat@plt+0xaae4>
  40d7dc:	mov	w5, #0x0                   	// #0
  40d7e0:	eor	w0, w25, #0x1
  40d7e4:	ands	w0, w7, w0
  40d7e8:	b.eq	40d9a4 <__fxstatat@plt+0xa9e4>  // b.none
  40d7ec:	cmp	x23, x19
  40d7f0:	b.ls	40d7fc <__fxstatat@plt+0xa83c>  // b.plast
  40d7f4:	mov	w1, #0x27                  	// #39
  40d7f8:	strb	w1, [x28, x19]
  40d7fc:	add	x1, x19, #0x1
  40d800:	cmp	x23, x1
  40d804:	b.ls	40d810 <__fxstatat@plt+0xa850>  // b.plast
  40d808:	mov	w2, #0x24                  	// #36
  40d80c:	strb	w2, [x28, x1]
  40d810:	add	x1, x19, #0x2
  40d814:	cmp	x23, x1
  40d818:	b.ls	40d824 <__fxstatat@plt+0xa864>  // b.plast
  40d81c:	mov	w2, #0x27                  	// #39
  40d820:	strb	w2, [x28, x1]
  40d824:	add	x1, x19, #0x3
  40d828:	cmp	x23, x1
  40d82c:	b.ls	40da70 <__fxstatat@plt+0xaab0>  // b.plast
  40d830:	mov	w25, w0
  40d834:	mov	w0, #0x5c                  	// #92
  40d838:	strb	w0, [x28, x1]
  40d83c:	ldr	w0, [sp, #116]
  40d840:	add	x19, x1, #0x1
  40d844:	cmp	w0, #0x2
  40d848:	b.eq	40da78 <__fxstatat@plt+0xaab8>  // b.none
  40d84c:	add	x0, x20, #0x1
  40d850:	cmp	x0, x24
  40d854:	b.cs	40da8c <__fxstatat@plt+0xaacc>  // b.hs, b.nlast
  40d858:	ldrb	w2, [x27, x0]
  40d85c:	mov	w22, #0x30                  	// #48
  40d860:	mov	w0, #0x0                   	// #0
  40d864:	sub	w2, w2, #0x30
  40d868:	and	w2, w2, #0xff
  40d86c:	cmp	w2, #0x9
  40d870:	b.ls	40daec <__fxstatat@plt+0xab2c>  // b.plast
  40d874:	ldr	w1, [sp, #124]
  40d878:	mov	w21, #0x0                   	// #0
  40d87c:	cbz	w1, 40d410 <__fxstatat@plt+0xa450>
  40d880:	cbnz	w5, 40d424 <__fxstatat@plt+0xa464>
  40d884:	b	40d524 <__fxstatat@plt+0xa564>
  40d888:	cbnz	w0, 40e06c <__fxstatat@plt+0xb0ac>
  40d88c:	ldr	w0, [sp, #184]
  40d890:	mov	w5, #0x1                   	// #1
  40d894:	mov	w7, #0x0                   	// #0
  40d898:	mov	w11, #0x0                   	// #0
  40d89c:	and	w1, w0, w5
  40d8a0:	mov	w25, #0x0                   	// #0
  40d8a4:	and	w0, w0, #0x4
  40d8a8:	mov	w10, #0x0                   	// #0
  40d8ac:	mov	x12, #0x0                   	// #0
  40d8b0:	mov	x19, #0x0                   	// #0
  40d8b4:	stp	wzr, w5, [sp, #120]
  40d8b8:	str	wzr, [sp, #144]
  40d8bc:	str	xzr, [sp, #168]
  40d8c0:	str	wzr, [sp, #188]
  40d8c4:	str	xzr, [sp, #192]
  40d8c8:	stp	wzr, w1, [sp, #208]
  40d8cc:	str	w0, [sp, #216]
  40d8d0:	b	40cfc8 <__fxstatat@plt+0xa008>
  40d8d4:	cmp	w0, #0x5
  40d8d8:	b.ne	40d93c <__fxstatat@plt+0xa97c>  // b.any
  40d8dc:	ldr	w0, [sp, #184]
  40d8e0:	and	w1, w0, #0x1
  40d8e4:	and	w0, w0, #0x4
  40d8e8:	stp	w1, w0, [sp, #212]
  40d8ec:	cbnz	w20, 40dde4 <__fxstatat@plt+0xae24>
  40d8f0:	cbz	x23, 40dd00 <__fxstatat@plt+0xad40>
  40d8f4:	mov	w11, #0x1                   	// #1
  40d8f8:	mov	w0, #0x22                  	// #34
  40d8fc:	mov	x12, #0x1                   	// #1
  40d900:	adrp	x1, 418000 <__fxstatat@plt+0x15040>
  40d904:	mov	w5, w11
  40d908:	add	x1, x1, #0x4a8
  40d90c:	mov	x19, x12
  40d910:	mov	w7, #0x0                   	// #0
  40d914:	mov	w25, #0x0                   	// #0
  40d918:	mov	w10, #0x0                   	// #0
  40d91c:	strb	w0, [x28]
  40d920:	stp	w11, wzr, [sp, #120]
  40d924:	str	wzr, [sp, #144]
  40d928:	str	x1, [sp, #168]
  40d92c:	str	wzr, [sp, #188]
  40d930:	str	xzr, [sp, #192]
  40d934:	str	wzr, [sp, #208]
  40d938:	b	40cfc8 <__fxstatat@plt+0xa008>
  40d93c:	cmp	w0, #0x6
  40d940:	b.ne	40e06c <__fxstatat@plt+0xb0ac>  // b.any
  40d944:	mov	w0, #0x1                   	// #1
  40d948:	mov	w1, w0
  40d94c:	adrp	x0, 418000 <__fxstatat@plt+0x15040>
  40d950:	add	x0, x0, #0x4a8
  40d954:	str	x0, [sp, #168]
  40d958:	mov	w11, w1
  40d95c:	ldr	w0, [sp, #184]
  40d960:	mov	w5, w1
  40d964:	mov	w10, w1
  40d968:	stp	w1, wzr, [sp, #120]
  40d96c:	str	w1, [sp, #208]
  40d970:	and	w1, w0, w1
  40d974:	and	w0, w0, #0x4
  40d978:	mov	w7, #0x0                   	// #0
  40d97c:	mov	w25, #0x0                   	// #0
  40d980:	mov	x12, #0x1                   	// #1
  40d984:	mov	x19, #0x0                   	// #0
  40d988:	str	wzr, [sp, #144]
  40d98c:	str	wzr, [sp, #188]
  40d990:	str	xzr, [sp, #192]
  40d994:	stp	w1, w0, [sp, #212]
  40d998:	mov	w0, #0x5                   	// #5
  40d99c:	str	w0, [sp, #116]
  40d9a0:	b	40cfc8 <__fxstatat@plt+0xa008>
  40d9a4:	mov	x1, x19
  40d9a8:	cmp	x23, x19
  40d9ac:	b.ls	40d83c <__fxstatat@plt+0xa87c>  // b.plast
  40d9b0:	mov	w0, w25
  40d9b4:	mov	w25, w0
  40d9b8:	mov	w0, #0x5c                  	// #92
  40d9bc:	strb	w0, [x28, x1]
  40d9c0:	b	40d83c <__fxstatat@plt+0xa87c>
  40d9c4:	mov	w5, #0x0                   	// #0
  40d9c8:	cmp	x24, #0x1
  40d9cc:	cset	w0, ne  // ne = any
  40d9d0:	cmn	x24, #0x1
  40d9d4:	b.eq	40d9e8 <__fxstatat@plt+0xaa28>  // b.none
  40d9d8:	cbnz	w0, 40d7d0 <__fxstatat@plt+0xa810>
  40d9dc:	cbz	x20, 40d6b4 <__fxstatat@plt+0xa6f4>
  40d9e0:	mov	w21, #0x0                   	// #0
  40d9e4:	b	40d68c <__fxstatat@plt+0xa6cc>
  40d9e8:	ldrb	w0, [x27, #1]
  40d9ec:	cmp	w0, #0x0
  40d9f0:	cset	w0, ne  // ne = any
  40d9f4:	cbnz	w0, 40d7d0 <__fxstatat@plt+0xa810>
  40d9f8:	b	40d9dc <__fxstatat@plt+0xaa1c>
  40d9fc:	mov	w5, #0x0                   	// #0
  40da00:	cbnz	x20, 40d9e0 <__fxstatat@plt+0xaa20>
  40da04:	b	40d6b4 <__fxstatat@plt+0xa6f4>
  40da08:	cbnz	w10, 40d6c4 <__fxstatat@plt+0xa704>
  40da0c:	mov	w5, #0x0                   	// #0
  40da10:	mov	w0, w25
  40da14:	mov	w21, #0x0                   	// #0
  40da18:	mov	w22, #0x3f                  	// #63
  40da1c:	cbnz	w5, 40d424 <__fxstatat@plt+0xa464>
  40da20:	b	40d524 <__fxstatat@plt+0xa564>
  40da24:	cmp	x0, #0x1
  40da28:	b.eq	40d138 <__fxstatat@plt+0xa178>  // b.none
  40da2c:	add	x2, x25, #0x1
  40da30:	add	x0, x27, x0
  40da34:	add	x2, x27, x2
  40da38:	add	x9, x0, x25
  40da3c:	b	40da4c <__fxstatat@plt+0xaa8c>
  40da40:	add	x2, x2, #0x1
  40da44:	cmp	x9, x2
  40da48:	b.eq	40d138 <__fxstatat@plt+0xa178>  // b.none
  40da4c:	ldrb	w0, [x2]
  40da50:	sub	w0, w0, #0x5b
  40da54:	and	w0, w0, #0xff
  40da58:	cmp	w0, #0x21
  40da5c:	b.hi	40da40 <__fxstatat@plt+0xaa80>  // b.pmore
  40da60:	lsl	x0, x6, x0
  40da64:	tst	x0, x13
  40da68:	b.eq	40da40 <__fxstatat@plt+0xaa80>  // b.none
  40da6c:	b	40d6bc <__fxstatat@plt+0xa6fc>
  40da70:	add	x19, x19, #0x4
  40da74:	mov	w25, w0
  40da78:	mov	w0, #0x0                   	// #0
  40da7c:	mov	w21, #0x0                   	// #0
  40da80:	mov	w22, #0x30                  	// #48
  40da84:	cbnz	w5, 40d424 <__fxstatat@plt+0xa464>
  40da88:	b	40d524 <__fxstatat@plt+0xa564>
  40da8c:	ldr	w1, [sp, #124]
  40da90:	mov	w0, #0x0                   	// #0
  40da94:	mov	w22, #0x30                  	// #48
  40da98:	mov	w21, #0x0                   	// #0
  40da9c:	cbz	w1, 40d410 <__fxstatat@plt+0xa450>
  40daa0:	b	40d880 <__fxstatat@plt+0xa8c0>
  40daa4:	str	w7, [sp, #120]
  40daa8:	b	40d6c4 <__fxstatat@plt+0xa704>
  40daac:	mov	w5, w11
  40dab0:	mov	w21, #0x0                   	// #0
  40dab4:	b	40d68c <__fxstatat@plt+0xa6cc>
  40dab8:	mov	w1, w19
  40dabc:	adrp	x0, 418000 <__fxstatat@plt+0x15040>
  40dac0:	add	x0, x0, #0x4d8
  40dac4:	str	w10, [sp, #120]
  40dac8:	bl	40cd68 <__fxstatat@plt+0x9da8>
  40dacc:	str	x0, [sp, #200]
  40dad0:	adrp	x1, 418000 <__fxstatat@plt+0x15040>
  40dad4:	add	x0, x1, #0x4d0
  40dad8:	mov	w1, w19
  40dadc:	bl	40cd68 <__fxstatat@plt+0x9da8>
  40dae0:	ldr	w10, [sp, #120]
  40dae4:	str	x0, [sp, #256]
  40dae8:	b	40cf64 <__fxstatat@plt+0x9fa4>
  40daec:	cmp	x23, x19
  40daf0:	b.ls	40daf8 <__fxstatat@plt+0xab38>  // b.plast
  40daf4:	strb	w22, [x28, x19]
  40daf8:	add	x0, x1, #0x2
  40dafc:	cmp	x23, x0
  40db00:	b.ls	40db0c <__fxstatat@plt+0xab4c>  // b.plast
  40db04:	mov	w2, #0x30                  	// #48
  40db08:	strb	w2, [x28, x0]
  40db0c:	add	x19, x1, #0x3
  40db10:	mov	w0, #0x0                   	// #0
  40db14:	mov	w22, #0x30                  	// #48
  40db18:	b	40d874 <__fxstatat@plt+0xa8b4>
  40db1c:	mov	w5, #0x0                   	// #0
  40db20:	ldr	w0, [sp, #116]
  40db24:	cmp	w0, #0x2
  40db28:	b.eq	40dba8 <__fxstatat@plt+0xabe8>  // b.none
  40db2c:	ldr	w1, [sp, #208]
  40db30:	mov	w22, #0x5c                  	// #92
  40db34:	mov	w0, w22
  40db38:	cbz	w1, 40d750 <__fxstatat@plt+0xa790>
  40db3c:	add	x20, x20, #0x1
  40db40:	mov	w0, w25
  40db44:	mov	w21, #0x0                   	// #0
  40db48:	b	40d528 <__fxstatat@plt+0xa568>
  40db4c:	mov	w5, #0x0                   	// #0
  40db50:	mov	w0, #0x76                  	// #118
  40db54:	b	40d750 <__fxstatat@plt+0xa790>
  40db58:	mov	w21, w11
  40db5c:	mov	w5, #0x0                   	// #0
  40db60:	b	40d6b4 <__fxstatat@plt+0xa6f4>
  40db64:	mov	w5, #0x0                   	// #0
  40db68:	mov	w0, #0x72                  	// #114
  40db6c:	b	40d748 <__fxstatat@plt+0xa788>
  40db70:	mov	w5, #0x0                   	// #0
  40db74:	mov	w0, #0x6e                  	// #110
  40db78:	b	40d748 <__fxstatat@plt+0xa788>
  40db7c:	mov	w5, #0x0                   	// #0
  40db80:	mov	w0, #0x61                  	// #97
  40db84:	b	40d750 <__fxstatat@plt+0xa790>
  40db88:	mov	w5, #0x0                   	// #0
  40db8c:	mov	w22, #0xa                   	// #10
  40db90:	mov	w0, #0x6e                  	// #110
  40db94:	b	40d750 <__fxstatat@plt+0xa790>
  40db98:	mov	w5, #0x0                   	// #0
  40db9c:	mov	w22, #0xd                   	// #13
  40dba0:	mov	w0, #0x72                  	// #114
  40dba4:	b	40d750 <__fxstatat@plt+0xa790>
  40dba8:	cbnz	w10, 40d6c4 <__fxstatat@plt+0xa704>
  40dbac:	add	x20, x20, #0x1
  40dbb0:	mov	w0, w25
  40dbb4:	mov	w21, #0x0                   	// #0
  40dbb8:	mov	w22, #0x5c                  	// #92
  40dbbc:	b	40d528 <__fxstatat@plt+0xa568>
  40dbc0:	ldr	w0, [sp, #184]
  40dbc4:	and	w1, w0, #0x1
  40dbc8:	and	w0, w0, #0x4
  40dbcc:	stp	w1, w0, [sp, #212]
  40dbd0:	cbnz	w20, 40dc7c <__fxstatat@plt+0xacbc>
  40dbd4:	mov	w0, #0x1                   	// #1
  40dbd8:	str	w0, [sp, #120]
  40dbdc:	cbnz	x23, 40e054 <__fxstatat@plt+0xb094>
  40dbe0:	mov	w0, #0x1                   	// #1
  40dbe4:	mov	w5, w0
  40dbe8:	mov	w7, w0
  40dbec:	adrp	x0, 418000 <__fxstatat@plt+0x15040>
  40dbf0:	add	x0, x0, #0x4d0
  40dbf4:	mov	x12, #0x1                   	// #1
  40dbf8:	mov	w11, #0x0                   	// #0
  40dbfc:	mov	x19, x12
  40dc00:	mov	w25, #0x0                   	// #0
  40dc04:	mov	w10, #0x0                   	// #0
  40dc08:	str	w5, [sp, #124]
  40dc0c:	str	wzr, [sp, #144]
  40dc10:	str	x0, [sp, #168]
  40dc14:	mov	w0, #0x2                   	// #2
  40dc18:	str	w0, [sp, #116]
  40dc1c:	str	wzr, [sp, #188]
  40dc20:	str	xzr, [sp, #192]
  40dc24:	str	wzr, [sp, #208]
  40dc28:	b	40cfc8 <__fxstatat@plt+0xa008>
  40dc2c:	ldr	w0, [sp, #184]
  40dc30:	mov	w11, #0x1                   	// #1
  40dc34:	mov	w7, #0x0                   	// #0
  40dc38:	mov	w5, w11
  40dc3c:	and	w1, w0, w11
  40dc40:	mov	w25, #0x0                   	// #0
  40dc44:	and	w0, w0, #0x4
  40dc48:	mov	w10, #0x0                   	// #0
  40dc4c:	mov	x12, #0x0                   	// #0
  40dc50:	mov	x19, #0x0                   	// #0
  40dc54:	stp	w11, wzr, [sp, #120]
  40dc58:	str	wzr, [sp, #144]
  40dc5c:	str	xzr, [sp, #168]
  40dc60:	str	wzr, [sp, #188]
  40dc64:	str	xzr, [sp, #192]
  40dc68:	stp	wzr, w1, [sp, #208]
  40dc6c:	str	w0, [sp, #216]
  40dc70:	b	40cfc8 <__fxstatat@plt+0xa008>
  40dc74:	mov	w5, #0x0                   	// #0
  40dc78:	b	40d254 <__fxstatat@plt+0xa294>
  40dc7c:	mov	w1, #0x1                   	// #1
  40dc80:	mov	w10, w1
  40dc84:	mov	w7, w1
  40dc88:	mov	w5, w1
  40dc8c:	adrp	x0, 418000 <__fxstatat@plt+0x15040>
  40dc90:	add	x0, x0, #0x4d0
  40dc94:	str	w1, [sp, #124]
  40dc98:	str	w1, [sp, #144]
  40dc9c:	str	x0, [sp, #168]
  40dca0:	mov	w0, #0x2                   	// #2
  40dca4:	mov	w11, #0x0                   	// #0
  40dca8:	mov	w25, #0x0                   	// #0
  40dcac:	mov	x12, #0x1                   	// #1
  40dcb0:	mov	x19, #0x0                   	// #0
  40dcb4:	stp	w0, wzr, [sp, #116]
  40dcb8:	str	wzr, [sp, #188]
  40dcbc:	str	xzr, [sp, #192]
  40dcc0:	str	wzr, [sp, #208]
  40dcc4:	b	40cfc8 <__fxstatat@plt+0xa008>
  40dcc8:	ldr	w1, [sp, #184]
  40dccc:	mov	w10, w0
  40dcd0:	mov	w7, w0
  40dcd4:	mov	w5, w0
  40dcd8:	str	w0, [sp, #124]
  40dcdc:	and	w2, w1, #0x1
  40dce0:	str	w0, [sp, #144]
  40dce4:	adrp	x0, 418000 <__fxstatat@plt+0x15040>
  40dce8:	add	x0, x0, #0x4d0
  40dcec:	str	x0, [sp, #168]
  40dcf0:	and	w0, w1, #0x4
  40dcf4:	str	w2, [sp, #212]
  40dcf8:	str	w0, [sp, #216]
  40dcfc:	b	40dca0 <__fxstatat@plt+0xace0>
  40dd00:	mov	w11, #0x1                   	// #1
  40dd04:	mov	x12, #0x1                   	// #1
  40dd08:	adrp	x0, 418000 <__fxstatat@plt+0x15040>
  40dd0c:	mov	w5, w11
  40dd10:	add	x0, x0, #0x4a8
  40dd14:	mov	x19, x12
  40dd18:	mov	w7, #0x0                   	// #0
  40dd1c:	mov	w25, #0x0                   	// #0
  40dd20:	mov	w10, #0x0                   	// #0
  40dd24:	stp	w11, wzr, [sp, #120]
  40dd28:	str	wzr, [sp, #144]
  40dd2c:	str	x0, [sp, #168]
  40dd30:	str	wzr, [sp, #188]
  40dd34:	str	xzr, [sp, #192]
  40dd38:	str	wzr, [sp, #208]
  40dd3c:	b	40cfc8 <__fxstatat@plt+0xa008>
  40dd40:	ldr	w0, [sp, #184]
  40dd44:	and	w1, w0, #0x1
  40dd48:	and	w0, w0, #0x4
  40dd4c:	stp	w1, w0, [sp, #212]
  40dd50:	cbnz	w20, 40e010 <__fxstatat@plt+0xb050>
  40dd54:	str	wzr, [sp, #120]
  40dd58:	b	40dbdc <__fxstatat@plt+0xac1c>
  40dd5c:	ldrb	w2, [x27, x6]
  40dd60:	cmp	w2, #0x3e
  40dd64:	b.hi	40d7d0 <__fxstatat@plt+0xa810>  // b.pmore
  40dd68:	mov	x1, #0x1                   	// #1
  40dd6c:	mov	x0, #0xa38200000000        	// #179778741075968
  40dd70:	movk	x0, #0x7000, lsl #48
  40dd74:	lsl	x1, x1, x2
  40dd78:	mov	w21, #0x0                   	// #0
  40dd7c:	tst	x1, x0
  40dd80:	b.eq	40d68c <__fxstatat@plt+0xa6cc>  // b.none
  40dd84:	cbnz	w10, 40d58c <__fxstatat@plt+0xa5cc>
  40dd88:	cmp	x23, x19
  40dd8c:	b.ls	40dd94 <__fxstatat@plt+0xadd4>  // b.plast
  40dd90:	strb	w22, [x28, x19]
  40dd94:	add	x0, x19, #0x1
  40dd98:	cmp	x23, x0
  40dd9c:	b.ls	40dda8 <__fxstatat@plt+0xade8>  // b.plast
  40dda0:	mov	w1, #0x22                  	// #34
  40dda4:	strb	w1, [x28, x0]
  40dda8:	add	x0, x19, #0x2
  40ddac:	cmp	x23, x0
  40ddb0:	b.ls	40ddbc <__fxstatat@plt+0xadfc>  // b.plast
  40ddb4:	mov	w1, #0x22                  	// #34
  40ddb8:	strb	w1, [x28, x0]
  40ddbc:	add	x0, x19, #0x3
  40ddc0:	cmp	x23, x0
  40ddc4:	b.ls	40ddd0 <__fxstatat@plt+0xae10>  // b.plast
  40ddc8:	mov	w1, #0x3f                  	// #63
  40ddcc:	strb	w1, [x28, x0]
  40ddd0:	add	x19, x19, #0x4
  40ddd4:	mov	w22, w2
  40ddd8:	mov	x20, x6
  40dddc:	mov	w0, w25
  40dde0:	b	40d874 <__fxstatat@plt+0xa8b4>
  40dde4:	mov	w0, #0x1                   	// #1
  40dde8:	mov	w1, w0
  40ddec:	mov	w11, w1
  40ddf0:	adrp	x0, 418000 <__fxstatat@plt+0x15040>
  40ddf4:	mov	w5, w1
  40ddf8:	add	x0, x0, #0x4a8
  40ddfc:	mov	w10, w1
  40de00:	mov	w7, #0x0                   	// #0
  40de04:	mov	w25, #0x0                   	// #0
  40de08:	mov	x12, #0x1                   	// #1
  40de0c:	mov	x19, #0x0                   	// #0
  40de10:	stp	w1, wzr, [sp, #120]
  40de14:	str	wzr, [sp, #144]
  40de18:	str	x0, [sp, #168]
  40de1c:	str	wzr, [sp, #188]
  40de20:	str	xzr, [sp, #192]
  40de24:	str	w1, [sp, #208]
  40de28:	b	40cfc8 <__fxstatat@plt+0xa008>
  40de2c:	mov	w5, w11
  40de30:	cbnz	x20, 40d9e0 <__fxstatat@plt+0xaa20>
  40de34:	b	40d6b4 <__fxstatat@plt+0xa6f4>
  40de38:	mov	w5, w11
  40de3c:	b	40d9c8 <__fxstatat@plt+0xaa08>
  40de40:	mov	w5, w11
  40de44:	b	40db9c <__fxstatat@plt+0xabdc>
  40de48:	mov	w5, w11
  40de4c:	mov	w0, #0x76                  	// #118
  40de50:	b	40d750 <__fxstatat@plt+0xa790>
  40de54:	mov	w5, w11
  40de58:	b	40db20 <__fxstatat@plt+0xab60>
  40de5c:	ldr	w0, [sp, #116]
  40de60:	mov	w5, w11
  40de64:	cmp	w0, #0x2
  40de68:	b.ne	40d6ec <__fxstatat@plt+0xa72c>  // b.any
  40de6c:	b	40da10 <__fxstatat@plt+0xaa50>
  40de70:	mov	w5, w11
  40de74:	mov	w21, w11
  40de78:	b	40d6b4 <__fxstatat@plt+0xa6f4>
  40de7c:	mov	w5, w11
  40de80:	b	40db8c <__fxstatat@plt+0xabcc>
  40de84:	mov	w5, w11
  40de88:	mov	w0, #0x74                  	// #116
  40de8c:	b	40d748 <__fxstatat@plt+0xa788>
  40de90:	mov	w5, w11
  40de94:	b	40d7e0 <__fxstatat@plt+0xa820>
  40de98:	ldr	w0, [sp, #116]
  40de9c:	mov	w5, w11
  40dea0:	cmp	w0, #0x2
  40dea4:	b.ne	40d734 <__fxstatat@plt+0xa774>  // b.any
  40dea8:	b	40d4b0 <__fxstatat@plt+0xa4f0>
  40deac:	ldr	x0, [sp, #200]
  40deb0:	ldrb	w0, [x0]
  40deb4:	cbz	w0, 40cf6c <__fxstatat@plt+0x9fac>
  40deb8:	cmp	x23, x19
  40debc:	b.ls	40dedc <__fxstatat@plt+0xaf1c>  // b.plast
  40dec0:	strb	w0, [x28, x19]
  40dec4:	add	x19, x19, #0x1
  40dec8:	ldr	x0, [sp, #200]
  40decc:	ldrb	w0, [x0, x19]
  40ded0:	cbz	w0, 40cf6c <__fxstatat@plt+0x9fac>
  40ded4:	cmp	x23, x19
  40ded8:	b.hi	40dec0 <__fxstatat@plt+0xaf00>  // b.pmore
  40dedc:	ldr	x0, [sp, #200]
  40dee0:	add	x19, x19, #0x1
  40dee4:	ldrb	w0, [x0, x19]
  40dee8:	cbnz	w0, 40deb8 <__fxstatat@plt+0xaef8>
  40deec:	b	40cf6c <__fxstatat@plt+0x9fac>
  40def0:	mov	x8, x21
  40def4:	ldr	w1, [sp, #120]
  40def8:	ldr	w10, [sp, #136]
  40defc:	mov	w21, #0x0                   	// #0
  40df00:	ldp	w25, w5, [sp, #148]
  40df04:	ldp	w7, w11, [sp, #156]
  40df08:	ldr	w22, [sp, #220]
  40df0c:	ldr	x12, [sp, #128]
  40df10:	ldp	x19, x4, [sp, #224]
  40df14:	b	40d188 <__fxstatat@plt+0xa1c8>
  40df18:	ldr	w5, [sp, #124]
  40df1c:	mov	w0, w25
  40df20:	mov	w21, w5
  40df24:	b	40d6a4 <__fxstatat@plt+0xa6e4>
  40df28:	mov	x9, x25
  40df2c:	cmp	x25, x24
  40df30:	ldr	w10, [sp, #136]
  40df34:	mov	x8, x21
  40df38:	ldp	w25, w5, [sp, #148]
  40df3c:	ldp	w7, w11, [sp, #156]
  40df40:	ldr	w22, [sp, #220]
  40df44:	ldr	x12, [sp, #128]
  40df48:	ldp	x19, x4, [sp, #224]
  40df4c:	b.cc	40df64 <__fxstatat@plt+0xafa4>  // b.lo, b.ul, b.last
  40df50:	b	40df6c <__fxstatat@plt+0xafac>
  40df54:	add	x8, x8, #0x1
  40df58:	add	x9, x20, x8
  40df5c:	cmp	x24, x9
  40df60:	b.ls	40df6c <__fxstatat@plt+0xafac>  // b.plast
  40df64:	ldrb	w0, [x27, x9]
  40df68:	cbnz	w0, 40df54 <__fxstatat@plt+0xaf94>
  40df6c:	ldr	w1, [sp, #120]
  40df70:	mov	w21, #0x0                   	// #0
  40df74:	b	40d188 <__fxstatat@plt+0xa1c8>
  40df78:	mov	w7, w10
  40df7c:	ldr	x0, [sp, #168]
  40df80:	cmp	x0, #0x0
  40df84:	ccmp	w7, #0x0, #0x4, ne  // ne = any
  40df88:	b.eq	40dfb0 <__fxstatat@plt+0xaff0>  // b.none
  40df8c:	ldrb	w1, [x0]
  40df90:	cbz	w1, 40dfb0 <__fxstatat@plt+0xaff0>
  40df94:	sub	x0, x0, x19
  40df98:	cmp	x23, x19
  40df9c:	b.ls	40dfc0 <__fxstatat@plt+0xb000>  // b.plast
  40dfa0:	strb	w1, [x28, x19]
  40dfa4:	add	x19, x19, #0x1
  40dfa8:	ldrb	w1, [x0, x19]
  40dfac:	cbnz	w1, 40df98 <__fxstatat@plt+0xafd8>
  40dfb0:	cmp	x23, x19
  40dfb4:	b.ls	40d5c0 <__fxstatat@plt+0xa600>  // b.plast
  40dfb8:	strb	wzr, [x28, x19]
  40dfbc:	b	40d5c0 <__fxstatat@plt+0xa600>
  40dfc0:	add	x19, x19, #0x1
  40dfc4:	ldrb	w1, [x0, x19]
  40dfc8:	cbnz	w1, 40df98 <__fxstatat@plt+0xafd8>
  40dfcc:	b	40dfb0 <__fxstatat@plt+0xaff0>
  40dfd0:	ldr	w7, [sp, #188]
  40dfd4:	b	40df7c <__fxstatat@plt+0xafbc>
  40dfd8:	ldp	x1, x7, [sp, #192]
  40dfdc:	mov	x6, x4
  40dfe0:	ldr	w5, [sp, #184]
  40dfe4:	mov	x3, x24
  40dfe8:	ldr	x0, [sp, #256]
  40dfec:	str	x0, [sp]
  40dff0:	mov	x2, x27
  40dff4:	mov	x0, x28
  40dff8:	mov	w4, #0x5                   	// #5
  40dffc:	bl	40ced0 <__fxstatat@plt+0x9f10>
  40e000:	mov	x19, x0
  40e004:	b	40d5c0 <__fxstatat@plt+0xa600>
  40e008:	ldr	x23, [sp, #192]
  40e00c:	b	40d504 <__fxstatat@plt+0xa544>
  40e010:	mov	w1, #0x1                   	// #1
  40e014:	adrp	x0, 418000 <__fxstatat@plt+0x15040>
  40e018:	mov	w10, w1
  40e01c:	add	x0, x0, #0x4d0
  40e020:	mov	w7, w1
  40e024:	mov	w5, w1
  40e028:	mov	w11, #0x0                   	// #0
  40e02c:	mov	w25, #0x0                   	// #0
  40e030:	mov	x12, #0x1                   	// #1
  40e034:	mov	x19, #0x0                   	// #0
  40e038:	stp	wzr, w1, [sp, #120]
  40e03c:	str	w1, [sp, #144]
  40e040:	str	x0, [sp, #168]
  40e044:	str	wzr, [sp, #188]
  40e048:	str	xzr, [sp, #192]
  40e04c:	str	wzr, [sp, #208]
  40e050:	b	40cfc8 <__fxstatat@plt+0xa008>
  40e054:	mov	w25, #0x0                   	// #0
  40e058:	mov	w0, #0x0                   	// #0
  40e05c:	mov	w5, #0x1                   	// #1
  40e060:	mov	x1, #0x0                   	// #0
  40e064:	str	x23, [sp, #192]
  40e068:	b	40d394 <__fxstatat@plt+0xa3d4>
  40e06c:	bl	402bc0 <abort@plt>
  40e070:	sub	sp, sp, #0x80
  40e074:	stp	x29, x30, [sp, #16]
  40e078:	add	x29, sp, #0x10
  40e07c:	stp	x19, x20, [sp, #32]
  40e080:	mov	w19, w0
  40e084:	mov	x20, x3
  40e088:	stp	x21, x22, [sp, #48]
  40e08c:	stp	x23, x24, [sp, #64]
  40e090:	mov	x23, x1
  40e094:	mov	x24, x2
  40e098:	stp	x25, x26, [sp, #80]
  40e09c:	stp	x27, x28, [sp, #96]
  40e0a0:	bl	402f10 <__errno_location@plt>
  40e0a4:	mov	x22, x0
  40e0a8:	ldr	w0, [x0]
  40e0ac:	adrp	x27, 42d000 <__fxstatat@plt+0x2a040>
  40e0b0:	str	w0, [sp, #116]
  40e0b4:	ldr	x21, [x27, #1064]
  40e0b8:	tbnz	w19, #31, 40e210 <__fxstatat@plt+0xb250>
  40e0bc:	add	x26, x27, #0x428
  40e0c0:	ldr	w0, [x26, #8]
  40e0c4:	cmp	w0, w19
  40e0c8:	b.gt	40e118 <__fxstatat@plt+0xb158>
  40e0cc:	mov	w0, #0x7fffffff            	// #2147483647
  40e0d0:	cmp	w19, w0
  40e0d4:	b.eq	40e20c <__fxstatat@plt+0xb24c>  // b.none
  40e0d8:	add	w28, w19, #0x1
  40e0dc:	add	x0, x26, #0x10
  40e0e0:	cmp	x21, x0
  40e0e4:	sbfiz	x1, x28, #4, #32
  40e0e8:	b.eq	40e1f0 <__fxstatat@plt+0xb230>  // b.none
  40e0ec:	mov	x0, x21
  40e0f0:	bl	4137f8 <__fxstatat@plt+0x10838>
  40e0f4:	mov	x21, x0
  40e0f8:	str	x0, [x27, #1064]
  40e0fc:	ldr	w0, [x26, #8]
  40e100:	mov	w1, #0x0                   	// #0
  40e104:	sub	w2, w28, w0
  40e108:	add	x0, x21, w0, sxtw #4
  40e10c:	sbfiz	x2, x2, #4, #32
  40e110:	bl	402ab0 <memset@plt>
  40e114:	str	w28, [x26, #8]
  40e118:	sbfiz	x19, x19, #4, #32
  40e11c:	add	x26, x20, #0x8
  40e120:	add	x0, x21, x19
  40e124:	str	x0, [sp, #120]
  40e128:	ldp	w4, w5, [x20]
  40e12c:	mov	x6, x26
  40e130:	ldr	x7, [x20, #40]
  40e134:	orr	w25, w5, #0x1
  40e138:	ldr	x27, [x21, x19]
  40e13c:	mov	x3, x24
  40e140:	ldr	x28, [x0, #8]
  40e144:	mov	x1, x27
  40e148:	ldr	x0, [x20, #48]
  40e14c:	str	x0, [sp]
  40e150:	mov	x2, x23
  40e154:	mov	w5, w25
  40e158:	mov	x0, x28
  40e15c:	bl	40ced0 <__fxstatat@plt+0x9f10>
  40e160:	cmp	x27, x0
  40e164:	b.hi	40e1c4 <__fxstatat@plt+0xb204>  // b.pmore
  40e168:	add	x27, x0, #0x1
  40e16c:	str	x27, [x21, x19]
  40e170:	adrp	x0, 42d000 <__fxstatat@plt+0x2a040>
  40e174:	add	x0, x0, #0x970
  40e178:	cmp	x28, x0
  40e17c:	b.eq	40e188 <__fxstatat@plt+0xb1c8>  // b.none
  40e180:	mov	x0, x28
  40e184:	bl	402ce0 <free@plt>
  40e188:	mov	x0, x27
  40e18c:	bl	4137c8 <__fxstatat@plt+0x10808>
  40e190:	ldr	x1, [sp, #120]
  40e194:	mov	x28, x0
  40e198:	ldr	w4, [x20]
  40e19c:	mov	x6, x26
  40e1a0:	ldr	x7, [x20, #40]
  40e1a4:	str	x0, [x1, #8]
  40e1a8:	ldr	x1, [x20, #48]
  40e1ac:	str	x1, [sp]
  40e1b0:	mov	w5, w25
  40e1b4:	mov	x3, x24
  40e1b8:	mov	x2, x23
  40e1bc:	mov	x1, x27
  40e1c0:	bl	40ced0 <__fxstatat@plt+0x9f10>
  40e1c4:	ldr	w0, [sp, #116]
  40e1c8:	ldp	x29, x30, [sp, #16]
  40e1cc:	ldp	x19, x20, [sp, #32]
  40e1d0:	ldp	x23, x24, [sp, #64]
  40e1d4:	ldp	x25, x26, [sp, #80]
  40e1d8:	str	w0, [x22]
  40e1dc:	mov	x0, x28
  40e1e0:	ldp	x21, x22, [sp, #48]
  40e1e4:	ldp	x27, x28, [sp, #96]
  40e1e8:	add	sp, sp, #0x80
  40e1ec:	ret
  40e1f0:	mov	x0, #0x0                   	// #0
  40e1f4:	bl	4137f8 <__fxstatat@plt+0x10838>
  40e1f8:	mov	x21, x0
  40e1fc:	str	x0, [x27, #1064]
  40e200:	ldp	x0, x1, [x26, #16]
  40e204:	stp	x0, x1, [x21]
  40e208:	b	40e0fc <__fxstatat@plt+0xb13c>
  40e20c:	bl	413990 <__fxstatat@plt+0x109d0>
  40e210:	bl	402bc0 <abort@plt>
  40e214:	nop
  40e218:	stp	x29, x30, [sp, #-48]!
  40e21c:	mov	x29, sp
  40e220:	stp	x19, x20, [sp, #16]
  40e224:	mov	x20, x0
  40e228:	str	x21, [sp, #32]
  40e22c:	bl	402f10 <__errno_location@plt>
  40e230:	adrp	x2, 42d000 <__fxstatat@plt+0x2a040>
  40e234:	mov	x19, x0
  40e238:	add	x2, x2, #0x970
  40e23c:	cmp	x20, #0x0
  40e240:	add	x2, x2, #0x100
  40e244:	mov	x1, #0x38                  	// #56
  40e248:	ldr	w21, [x19]
  40e24c:	csel	x0, x2, x20, eq  // eq = none
  40e250:	bl	413910 <__fxstatat@plt+0x10950>
  40e254:	str	w21, [x19]
  40e258:	ldp	x19, x20, [sp, #16]
  40e25c:	ldr	x21, [sp, #32]
  40e260:	ldp	x29, x30, [sp], #48
  40e264:	ret
  40e268:	adrp	x1, 42d000 <__fxstatat@plt+0x2a040>
  40e26c:	add	x1, x1, #0x970
  40e270:	cmp	x0, #0x0
  40e274:	add	x1, x1, #0x100
  40e278:	csel	x0, x1, x0, eq  // eq = none
  40e27c:	ldr	w0, [x0]
  40e280:	ret
  40e284:	nop
  40e288:	adrp	x2, 42d000 <__fxstatat@plt+0x2a040>
  40e28c:	add	x2, x2, #0x970
  40e290:	cmp	x0, #0x0
  40e294:	add	x2, x2, #0x100
  40e298:	csel	x0, x2, x0, eq  // eq = none
  40e29c:	str	w1, [x0]
  40e2a0:	ret
  40e2a4:	nop
  40e2a8:	adrp	x3, 42d000 <__fxstatat@plt+0x2a040>
  40e2ac:	add	x3, x3, #0x970
  40e2b0:	cmp	x0, #0x0
  40e2b4:	add	x3, x3, #0x100
  40e2b8:	csel	x0, x3, x0, eq  // eq = none
  40e2bc:	ubfx	x4, x1, #5, #3
  40e2c0:	add	x3, x0, #0x8
  40e2c4:	and	w1, w1, #0x1f
  40e2c8:	ldr	w5, [x3, x4, lsl #2]
  40e2cc:	lsr	w0, w5, w1
  40e2d0:	eor	w2, w0, w2
  40e2d4:	and	w2, w2, #0x1
  40e2d8:	and	w0, w0, #0x1
  40e2dc:	lsl	w2, w2, w1
  40e2e0:	eor	w2, w2, w5
  40e2e4:	str	w2, [x3, x4, lsl #2]
  40e2e8:	ret
  40e2ec:	nop
  40e2f0:	adrp	x3, 42d000 <__fxstatat@plt+0x2a040>
  40e2f4:	add	x3, x3, #0x970
  40e2f8:	cmp	x0, #0x0
  40e2fc:	add	x3, x3, #0x100
  40e300:	csel	x2, x3, x0, eq  // eq = none
  40e304:	ldr	w0, [x2, #4]
  40e308:	str	w1, [x2, #4]
  40e30c:	ret
  40e310:	adrp	x3, 42d000 <__fxstatat@plt+0x2a040>
  40e314:	add	x3, x3, #0x970
  40e318:	cmp	x0, #0x0
  40e31c:	add	x3, x3, #0x100
  40e320:	csel	x0, x3, x0, eq  // eq = none
  40e324:	mov	w3, #0xa                   	// #10
  40e328:	cmp	x1, #0x0
  40e32c:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  40e330:	str	w3, [x0]
  40e334:	b.eq	40e340 <__fxstatat@plt+0xb380>  // b.none
  40e338:	stp	x1, x2, [x0, #40]
  40e33c:	ret
  40e340:	stp	x29, x30, [sp, #-16]!
  40e344:	mov	x29, sp
  40e348:	bl	402bc0 <abort@plt>
  40e34c:	nop
  40e350:	sub	sp, sp, #0x50
  40e354:	adrp	x5, 42d000 <__fxstatat@plt+0x2a040>
  40e358:	stp	x29, x30, [sp, #16]
  40e35c:	add	x29, sp, #0x10
  40e360:	stp	x19, x20, [sp, #32]
  40e364:	mov	x19, x4
  40e368:	add	x4, x5, #0x970
  40e36c:	cmp	x19, #0x0
  40e370:	add	x4, x4, #0x100
  40e374:	csel	x19, x4, x19, eq  // eq = none
  40e378:	mov	x20, x3
  40e37c:	stp	x21, x22, [sp, #48]
  40e380:	mov	x21, x0
  40e384:	mov	x22, x1
  40e388:	str	x23, [sp, #64]
  40e38c:	mov	x23, x2
  40e390:	bl	402f10 <__errno_location@plt>
  40e394:	ldp	x7, x8, [x19, #40]
  40e398:	mov	x3, x20
  40e39c:	mov	x20, x0
  40e3a0:	mov	x0, x21
  40e3a4:	ldp	w4, w5, [x19]
  40e3a8:	mov	x2, x23
  40e3ac:	ldr	w21, [x20]
  40e3b0:	mov	x1, x22
  40e3b4:	str	x8, [sp]
  40e3b8:	add	x6, x19, #0x8
  40e3bc:	bl	40ced0 <__fxstatat@plt+0x9f10>
  40e3c0:	ldp	x29, x30, [sp, #16]
  40e3c4:	ldr	x23, [sp, #64]
  40e3c8:	str	w21, [x20]
  40e3cc:	ldp	x19, x20, [sp, #32]
  40e3d0:	ldp	x21, x22, [sp, #48]
  40e3d4:	add	sp, sp, #0x50
  40e3d8:	ret
  40e3dc:	nop
  40e3e0:	sub	sp, sp, #0x60
  40e3e4:	adrp	x4, 42d000 <__fxstatat@plt+0x2a040>
  40e3e8:	add	x4, x4, #0x970
  40e3ec:	cmp	x2, #0x0
  40e3f0:	add	x4, x4, #0x100
  40e3f4:	stp	x29, x30, [sp, #16]
  40e3f8:	add	x29, sp, #0x10
  40e3fc:	stp	x19, x20, [sp, #32]
  40e400:	csel	x19, x4, x2, eq  // eq = none
  40e404:	stp	x21, x22, [sp, #48]
  40e408:	mov	x22, x0
  40e40c:	stp	x23, x24, [sp, #64]
  40e410:	mov	x23, x1
  40e414:	stp	x25, x26, [sp, #80]
  40e418:	bl	402f10 <__errno_location@plt>
  40e41c:	ldr	w26, [x0]
  40e420:	ldp	w4, w24, [x19]
  40e424:	mov	x20, x0
  40e428:	ldp	x7, x0, [x19, #40]
  40e42c:	add	x25, x19, #0x8
  40e430:	orr	w24, w24, #0x1
  40e434:	mov	x6, x25
  40e438:	mov	x3, x23
  40e43c:	mov	x2, x22
  40e440:	mov	w5, w24
  40e444:	str	x0, [sp]
  40e448:	mov	x1, #0x0                   	// #0
  40e44c:	mov	x0, #0x0                   	// #0
  40e450:	bl	40ced0 <__fxstatat@plt+0x9f10>
  40e454:	add	x21, x0, #0x1
  40e458:	mov	x0, x21
  40e45c:	bl	4137c8 <__fxstatat@plt+0x10808>
  40e460:	ldp	x7, x1, [x19, #40]
  40e464:	mov	w5, w24
  40e468:	ldr	w4, [x19]
  40e46c:	mov	x6, x25
  40e470:	str	x1, [sp]
  40e474:	mov	x3, x23
  40e478:	mov	x2, x22
  40e47c:	mov	x19, x0
  40e480:	mov	x1, x21
  40e484:	bl	40ced0 <__fxstatat@plt+0x9f10>
  40e488:	mov	x0, x19
  40e48c:	ldp	x29, x30, [sp, #16]
  40e490:	ldp	x21, x22, [sp, #48]
  40e494:	ldp	x23, x24, [sp, #64]
  40e498:	str	w26, [x20]
  40e49c:	ldp	x19, x20, [sp, #32]
  40e4a0:	ldp	x25, x26, [sp, #80]
  40e4a4:	add	sp, sp, #0x60
  40e4a8:	ret
  40e4ac:	nop
  40e4b0:	sub	sp, sp, #0x70
  40e4b4:	adrp	x4, 42d000 <__fxstatat@plt+0x2a040>
  40e4b8:	add	x4, x4, #0x970
  40e4bc:	cmp	x3, #0x0
  40e4c0:	add	x4, x4, #0x100
  40e4c4:	stp	x29, x30, [sp, #16]
  40e4c8:	add	x29, sp, #0x10
  40e4cc:	stp	x19, x20, [sp, #32]
  40e4d0:	csel	x19, x4, x3, eq  // eq = none
  40e4d4:	mov	x20, x2
  40e4d8:	stp	x21, x22, [sp, #48]
  40e4dc:	mov	x22, x0
  40e4e0:	stp	x23, x24, [sp, #64]
  40e4e4:	mov	x23, x1
  40e4e8:	stp	x25, x26, [sp, #80]
  40e4ec:	stp	x27, x28, [sp, #96]
  40e4f0:	bl	402f10 <__errno_location@plt>
  40e4f4:	ldr	w28, [x0]
  40e4f8:	ldp	w4, w5, [x19]
  40e4fc:	mov	x21, x0
  40e500:	ldp	x7, x0, [x19, #40]
  40e504:	cmp	x20, #0x0
  40e508:	cset	w24, eq  // eq = none
  40e50c:	add	x27, x19, #0x8
  40e510:	orr	w24, w24, w5
  40e514:	mov	x6, x27
  40e518:	mov	x3, x23
  40e51c:	mov	x2, x22
  40e520:	mov	w5, w24
  40e524:	str	x0, [sp]
  40e528:	mov	x1, #0x0                   	// #0
  40e52c:	mov	x0, #0x0                   	// #0
  40e530:	bl	40ced0 <__fxstatat@plt+0x9f10>
  40e534:	add	x26, x0, #0x1
  40e538:	mov	x25, x0
  40e53c:	mov	x0, x26
  40e540:	bl	4137c8 <__fxstatat@plt+0x10808>
  40e544:	ldp	x7, x1, [x19, #40]
  40e548:	mov	w5, w24
  40e54c:	ldr	w4, [x19]
  40e550:	mov	x6, x27
  40e554:	str	x1, [sp]
  40e558:	mov	x3, x23
  40e55c:	mov	x2, x22
  40e560:	mov	x19, x0
  40e564:	mov	x1, x26
  40e568:	bl	40ced0 <__fxstatat@plt+0x9f10>
  40e56c:	str	w28, [x21]
  40e570:	cbz	x20, 40e578 <__fxstatat@plt+0xb5b8>
  40e574:	str	x25, [x20]
  40e578:	mov	x0, x19
  40e57c:	ldp	x29, x30, [sp, #16]
  40e580:	ldp	x19, x20, [sp, #32]
  40e584:	ldp	x21, x22, [sp, #48]
  40e588:	ldp	x23, x24, [sp, #64]
  40e58c:	ldp	x25, x26, [sp, #80]
  40e590:	ldp	x27, x28, [sp, #96]
  40e594:	add	sp, sp, #0x70
  40e598:	ret
  40e59c:	nop
  40e5a0:	stp	x29, x30, [sp, #-64]!
  40e5a4:	mov	x29, sp
  40e5a8:	stp	x21, x22, [sp, #32]
  40e5ac:	str	x23, [sp, #48]
  40e5b0:	adrp	x23, 42d000 <__fxstatat@plt+0x2a040>
  40e5b4:	add	x22, x23, #0x428
  40e5b8:	stp	x19, x20, [sp, #16]
  40e5bc:	ldr	x21, [x23, #1064]
  40e5c0:	ldr	w20, [x22, #8]
  40e5c4:	cmp	w20, #0x1
  40e5c8:	b.le	40e5f0 <__fxstatat@plt+0xb630>
  40e5cc:	sub	w0, w20, #0x2
  40e5d0:	add	x20, x21, #0x28
  40e5d4:	add	x19, x21, #0x18
  40e5d8:	add	x20, x20, w0, uxtw #4
  40e5dc:	nop
  40e5e0:	ldr	x0, [x19], #16
  40e5e4:	bl	402ce0 <free@plt>
  40e5e8:	cmp	x19, x20
  40e5ec:	b.ne	40e5e0 <__fxstatat@plt+0xb620>  // b.any
  40e5f0:	ldr	x0, [x21, #8]
  40e5f4:	adrp	x19, 42d000 <__fxstatat@plt+0x2a040>
  40e5f8:	add	x19, x19, #0x970
  40e5fc:	cmp	x0, x19
  40e600:	b.eq	40e610 <__fxstatat@plt+0xb650>  // b.none
  40e604:	bl	402ce0 <free@plt>
  40e608:	mov	x0, #0x100                 	// #256
  40e60c:	stp	x0, x19, [x22, #16]
  40e610:	add	x19, x22, #0x10
  40e614:	cmp	x21, x19
  40e618:	b.eq	40e628 <__fxstatat@plt+0xb668>  // b.none
  40e61c:	mov	x0, x21
  40e620:	bl	402ce0 <free@plt>
  40e624:	str	x19, [x23, #1064]
  40e628:	mov	w0, #0x1                   	// #1
  40e62c:	str	w0, [x22, #8]
  40e630:	ldp	x19, x20, [sp, #16]
  40e634:	ldp	x21, x22, [sp, #32]
  40e638:	ldr	x23, [sp, #48]
  40e63c:	ldp	x29, x30, [sp], #64
  40e640:	ret
  40e644:	nop
  40e648:	sub	sp, sp, #0x70
  40e64c:	stp	x29, x30, [sp, #16]
  40e650:	add	x29, sp, #0x10
  40e654:	stp	x21, x22, [sp, #48]
  40e658:	adrp	x22, 42d000 <__fxstatat@plt+0x2a040>
  40e65c:	stp	x19, x20, [sp, #32]
  40e660:	mov	w19, w0
  40e664:	stp	x23, x24, [sp, #64]
  40e668:	mov	x24, x1
  40e66c:	stp	x25, x26, [sp, #80]
  40e670:	stp	x27, x28, [sp, #96]
  40e674:	bl	402f10 <__errno_location@plt>
  40e678:	ldr	w25, [x0]
  40e67c:	ldr	x20, [x22, #1064]
  40e680:	tbnz	w19, #31, 40e7c8 <__fxstatat@plt+0xb808>
  40e684:	add	x21, x22, #0x428
  40e688:	mov	x23, x0
  40e68c:	ldr	w0, [x21, #8]
  40e690:	cmp	w19, w0
  40e694:	b.lt	40e6e4 <__fxstatat@plt+0xb724>  // b.tstop
  40e698:	mov	w0, #0x7fffffff            	// #2147483647
  40e69c:	cmp	w19, w0
  40e6a0:	b.eq	40e7c4 <__fxstatat@plt+0xb804>  // b.none
  40e6a4:	add	w26, w19, #0x1
  40e6a8:	add	x0, x21, #0x10
  40e6ac:	cmp	x20, x0
  40e6b0:	sbfiz	x1, x26, #4, #32
  40e6b4:	b.eq	40e7a8 <__fxstatat@plt+0xb7e8>  // b.none
  40e6b8:	mov	x0, x20
  40e6bc:	bl	4137f8 <__fxstatat@plt+0x10838>
  40e6c0:	mov	x20, x0
  40e6c4:	str	x0, [x22, #1064]
  40e6c8:	ldr	w0, [x21, #8]
  40e6cc:	mov	w1, #0x0                   	// #0
  40e6d0:	sub	w2, w26, w0
  40e6d4:	add	x0, x20, w0, sxtw #4
  40e6d8:	sbfiz	x2, x2, #4, #32
  40e6dc:	bl	402ab0 <memset@plt>
  40e6e0:	str	w26, [x21, #8]
  40e6e4:	adrp	x21, 42d000 <__fxstatat@plt+0x2a040>
  40e6e8:	add	x21, x21, #0x970
  40e6ec:	sbfiz	x19, x19, #4, #32
  40e6f0:	add	x6, x21, #0x108
  40e6f4:	add	x26, x20, x19
  40e6f8:	mov	x2, x24
  40e6fc:	ldp	x7, x0, [x21, #296]
  40e700:	mov	x3, #0xffffffffffffffff    	// #-1
  40e704:	ldr	w4, [x21, #256]
  40e708:	ldr	w28, [x21, #260]
  40e70c:	ldr	x22, [x20, x19]
  40e710:	orr	w28, w28, #0x1
  40e714:	ldr	x27, [x26, #8]
  40e718:	str	x0, [sp]
  40e71c:	mov	x1, x22
  40e720:	mov	w5, w28
  40e724:	mov	x0, x27
  40e728:	bl	40ced0 <__fxstatat@plt+0x9f10>
  40e72c:	cmp	x22, x0
  40e730:	b.hi	40e780 <__fxstatat@plt+0xb7c0>  // b.pmore
  40e734:	add	x22, x0, #0x1
  40e738:	str	x22, [x20, x19]
  40e73c:	cmp	x27, x21
  40e740:	b.eq	40e74c <__fxstatat@plt+0xb78c>  // b.none
  40e744:	mov	x0, x27
  40e748:	bl	402ce0 <free@plt>
  40e74c:	mov	x0, x22
  40e750:	bl	4137c8 <__fxstatat@plt+0x10808>
  40e754:	ldp	x7, x1, [x21, #296]
  40e758:	str	x0, [x26, #8]
  40e75c:	ldr	w4, [x21, #256]
  40e760:	mov	x27, x0
  40e764:	str	x1, [sp]
  40e768:	mov	w5, w28
  40e76c:	mov	x2, x24
  40e770:	add	x6, x21, #0x108
  40e774:	mov	x1, x22
  40e778:	mov	x3, #0xffffffffffffffff    	// #-1
  40e77c:	bl	40ced0 <__fxstatat@plt+0x9f10>
  40e780:	mov	x0, x27
  40e784:	ldp	x29, x30, [sp, #16]
  40e788:	ldp	x19, x20, [sp, #32]
  40e78c:	ldp	x21, x22, [sp, #48]
  40e790:	ldp	x27, x28, [sp, #96]
  40e794:	str	w25, [x23]
  40e798:	ldp	x23, x24, [sp, #64]
  40e79c:	ldp	x25, x26, [sp, #80]
  40e7a0:	add	sp, sp, #0x70
  40e7a4:	ret
  40e7a8:	mov	x0, #0x0                   	// #0
  40e7ac:	bl	4137f8 <__fxstatat@plt+0x10838>
  40e7b0:	mov	x20, x0
  40e7b4:	str	x0, [x22, #1064]
  40e7b8:	ldp	x0, x1, [x21, #16]
  40e7bc:	stp	x0, x1, [x20]
  40e7c0:	b	40e6c8 <__fxstatat@plt+0xb708>
  40e7c4:	bl	413990 <__fxstatat@plt+0x109d0>
  40e7c8:	bl	402bc0 <abort@plt>
  40e7cc:	nop
  40e7d0:	sub	sp, sp, #0x80
  40e7d4:	stp	x29, x30, [sp, #16]
  40e7d8:	add	x29, sp, #0x10
  40e7dc:	stp	x19, x20, [sp, #32]
  40e7e0:	mov	w19, w0
  40e7e4:	stp	x21, x22, [sp, #48]
  40e7e8:	stp	x23, x24, [sp, #64]
  40e7ec:	mov	x23, x1
  40e7f0:	mov	x24, x2
  40e7f4:	stp	x25, x26, [sp, #80]
  40e7f8:	adrp	x26, 42d000 <__fxstatat@plt+0x2a040>
  40e7fc:	stp	x27, x28, [sp, #96]
  40e800:	bl	402f10 <__errno_location@plt>
  40e804:	mov	x22, x0
  40e808:	ldr	w0, [x0]
  40e80c:	str	w0, [sp, #124]
  40e810:	ldr	x20, [x26, #1064]
  40e814:	tbnz	w19, #31, 40e95c <__fxstatat@plt+0xb99c>
  40e818:	add	x21, x26, #0x428
  40e81c:	ldr	w0, [x21, #8]
  40e820:	cmp	w19, w0
  40e824:	b.lt	40e874 <__fxstatat@plt+0xb8b4>  // b.tstop
  40e828:	mov	w0, #0x7fffffff            	// #2147483647
  40e82c:	cmp	w19, w0
  40e830:	b.eq	40e958 <__fxstatat@plt+0xb998>  // b.none
  40e834:	add	w27, w19, #0x1
  40e838:	add	x0, x21, #0x10
  40e83c:	cmp	x20, x0
  40e840:	sbfiz	x1, x27, #4, #32
  40e844:	b.eq	40e93c <__fxstatat@plt+0xb97c>  // b.none
  40e848:	mov	x0, x20
  40e84c:	bl	4137f8 <__fxstatat@plt+0x10838>
  40e850:	mov	x20, x0
  40e854:	str	x0, [x26, #1064]
  40e858:	ldr	w0, [x21, #8]
  40e85c:	mov	w1, #0x0                   	// #0
  40e860:	sub	w2, w27, w0
  40e864:	add	x0, x20, w0, sxtw #4
  40e868:	sbfiz	x2, x2, #4, #32
  40e86c:	bl	402ab0 <memset@plt>
  40e870:	str	w27, [x21, #8]
  40e874:	adrp	x21, 42d000 <__fxstatat@plt+0x2a040>
  40e878:	add	x21, x21, #0x970
  40e87c:	sbfiz	x19, x19, #4, #32
  40e880:	add	x6, x21, #0x108
  40e884:	add	x26, x20, x19
  40e888:	mov	x3, x24
  40e88c:	ldp	x7, x0, [x21, #296]
  40e890:	mov	x2, x23
  40e894:	ldr	w4, [x21, #256]
  40e898:	ldr	w5, [x21, #260]
  40e89c:	ldr	x27, [x20, x19]
  40e8a0:	orr	w25, w5, #0x1
  40e8a4:	ldr	x28, [x26, #8]
  40e8a8:	str	x0, [sp]
  40e8ac:	mov	x1, x27
  40e8b0:	mov	w5, w25
  40e8b4:	mov	x0, x28
  40e8b8:	bl	40ced0 <__fxstatat@plt+0x9f10>
  40e8bc:	cmp	x27, x0
  40e8c0:	b.hi	40e910 <__fxstatat@plt+0xb950>  // b.pmore
  40e8c4:	add	x27, x0, #0x1
  40e8c8:	str	x27, [x20, x19]
  40e8cc:	cmp	x28, x21
  40e8d0:	b.eq	40e8dc <__fxstatat@plt+0xb91c>  // b.none
  40e8d4:	mov	x0, x28
  40e8d8:	bl	402ce0 <free@plt>
  40e8dc:	mov	x0, x27
  40e8e0:	bl	4137c8 <__fxstatat@plt+0x10808>
  40e8e4:	ldp	x7, x1, [x21, #296]
  40e8e8:	str	x0, [x26, #8]
  40e8ec:	ldr	w4, [x21, #256]
  40e8f0:	mov	x28, x0
  40e8f4:	str	x1, [sp]
  40e8f8:	mov	w5, w25
  40e8fc:	mov	x3, x24
  40e900:	mov	x2, x23
  40e904:	add	x6, x21, #0x108
  40e908:	mov	x1, x27
  40e90c:	bl	40ced0 <__fxstatat@plt+0x9f10>
  40e910:	ldr	w0, [sp, #124]
  40e914:	ldp	x29, x30, [sp, #16]
  40e918:	ldp	x19, x20, [sp, #32]
  40e91c:	ldp	x23, x24, [sp, #64]
  40e920:	ldp	x25, x26, [sp, #80]
  40e924:	str	w0, [x22]
  40e928:	mov	x0, x28
  40e92c:	ldp	x21, x22, [sp, #48]
  40e930:	ldp	x27, x28, [sp, #96]
  40e934:	add	sp, sp, #0x80
  40e938:	ret
  40e93c:	mov	x0, #0x0                   	// #0
  40e940:	bl	4137f8 <__fxstatat@plt+0x10838>
  40e944:	mov	x20, x0
  40e948:	str	x0, [x26, #1064]
  40e94c:	ldp	x0, x1, [x21, #16]
  40e950:	stp	x0, x1, [x20]
  40e954:	b	40e858 <__fxstatat@plt+0xb898>
  40e958:	bl	413990 <__fxstatat@plt+0x109d0>
  40e95c:	bl	402bc0 <abort@plt>
  40e960:	sub	sp, sp, #0x60
  40e964:	stp	x29, x30, [sp, #16]
  40e968:	add	x29, sp, #0x10
  40e96c:	stp	x19, x20, [sp, #32]
  40e970:	stp	x21, x22, [sp, #48]
  40e974:	adrp	x21, 42d000 <__fxstatat@plt+0x2a040>
  40e978:	add	x20, x21, #0x428
  40e97c:	stp	x23, x24, [sp, #64]
  40e980:	mov	x24, x0
  40e984:	stp	x25, x26, [sp, #80]
  40e988:	bl	402f10 <__errno_location@plt>
  40e98c:	mov	x23, x0
  40e990:	ldr	w0, [x20, #8]
  40e994:	ldr	x19, [x21, #1064]
  40e998:	cmp	w0, #0x0
  40e99c:	ldr	w25, [x23]
  40e9a0:	b.gt	40e9e4 <__fxstatat@plt+0xba24>
  40e9a4:	add	x0, x20, #0x10
  40e9a8:	cmp	x19, x0
  40e9ac:	b.eq	40ea98 <__fxstatat@plt+0xbad8>  // b.none
  40e9b0:	mov	x0, x19
  40e9b4:	mov	x1, #0x10                  	// #16
  40e9b8:	bl	4137f8 <__fxstatat@plt+0x10838>
  40e9bc:	mov	x19, x0
  40e9c0:	str	x0, [x21, #1064]
  40e9c4:	ldr	w0, [x20, #8]
  40e9c8:	mov	w21, #0x1                   	// #1
  40e9cc:	mov	w1, #0x0                   	// #0
  40e9d0:	sub	w2, w21, w0
  40e9d4:	add	x0, x19, w0, sxtw #4
  40e9d8:	sbfiz	x2, x2, #4, #32
  40e9dc:	bl	402ab0 <memset@plt>
  40e9e0:	str	w21, [x20, #8]
  40e9e4:	adrp	x20, 42d000 <__fxstatat@plt+0x2a040>
  40e9e8:	add	x20, x20, #0x970
  40e9ec:	ldp	x21, x22, [x19]
  40e9f0:	add	x6, x20, #0x108
  40e9f4:	ldp	x7, x0, [x20, #296]
  40e9f8:	mov	x2, x24
  40e9fc:	ldr	w4, [x20, #256]
  40ea00:	mov	x3, #0xffffffffffffffff    	// #-1
  40ea04:	ldr	w26, [x20, #260]
  40ea08:	str	x0, [sp]
  40ea0c:	mov	x1, x21
  40ea10:	orr	w26, w26, #0x1
  40ea14:	mov	x0, x22
  40ea18:	mov	w5, w26
  40ea1c:	bl	40ced0 <__fxstatat@plt+0x9f10>
  40ea20:	cmp	x21, x0
  40ea24:	b.hi	40ea74 <__fxstatat@plt+0xbab4>  // b.pmore
  40ea28:	add	x21, x0, #0x1
  40ea2c:	str	x21, [x19]
  40ea30:	cmp	x22, x20
  40ea34:	b.eq	40ea40 <__fxstatat@plt+0xba80>  // b.none
  40ea38:	mov	x0, x22
  40ea3c:	bl	402ce0 <free@plt>
  40ea40:	mov	x0, x21
  40ea44:	bl	4137c8 <__fxstatat@plt+0x10808>
  40ea48:	ldp	x7, x1, [x20, #296]
  40ea4c:	str	x0, [x19, #8]
  40ea50:	ldr	w4, [x20, #256]
  40ea54:	mov	x22, x0
  40ea58:	str	x1, [sp]
  40ea5c:	mov	w5, w26
  40ea60:	mov	x2, x24
  40ea64:	add	x6, x20, #0x108
  40ea68:	mov	x1, x21
  40ea6c:	mov	x3, #0xffffffffffffffff    	// #-1
  40ea70:	bl	40ced0 <__fxstatat@plt+0x9f10>
  40ea74:	mov	x0, x22
  40ea78:	ldp	x29, x30, [sp, #16]
  40ea7c:	ldp	x19, x20, [sp, #32]
  40ea80:	ldp	x21, x22, [sp, #48]
  40ea84:	str	w25, [x23]
  40ea88:	ldp	x23, x24, [sp, #64]
  40ea8c:	ldp	x25, x26, [sp, #80]
  40ea90:	add	sp, sp, #0x60
  40ea94:	ret
  40ea98:	mov	x1, #0x10                  	// #16
  40ea9c:	mov	x0, #0x0                   	// #0
  40eaa0:	bl	4137f8 <__fxstatat@plt+0x10838>
  40eaa4:	mov	x19, x0
  40eaa8:	str	x0, [x21, #1064]
  40eaac:	ldp	x0, x1, [x20, #16]
  40eab0:	stp	x0, x1, [x19]
  40eab4:	b	40e9c4 <__fxstatat@plt+0xba04>
  40eab8:	sub	sp, sp, #0x70
  40eabc:	stp	x29, x30, [sp, #16]
  40eac0:	add	x29, sp, #0x10
  40eac4:	stp	x19, x20, [sp, #32]
  40eac8:	stp	x21, x22, [sp, #48]
  40eacc:	adrp	x21, 42d000 <__fxstatat@plt+0x2a040>
  40ead0:	add	x20, x21, #0x428
  40ead4:	stp	x23, x24, [sp, #64]
  40ead8:	mov	x23, x0
  40eadc:	mov	x24, x1
  40eae0:	stp	x25, x26, [sp, #80]
  40eae4:	str	x27, [sp, #96]
  40eae8:	bl	402f10 <__errno_location@plt>
  40eaec:	mov	x22, x0
  40eaf0:	ldr	w0, [x20, #8]
  40eaf4:	ldr	x19, [x21, #1064]
  40eaf8:	cmp	w0, #0x0
  40eafc:	ldr	w25, [x22]
  40eb00:	b.gt	40eb44 <__fxstatat@plt+0xbb84>
  40eb04:	add	x0, x20, #0x10
  40eb08:	cmp	x19, x0
  40eb0c:	b.eq	40ebfc <__fxstatat@plt+0xbc3c>  // b.none
  40eb10:	mov	x0, x19
  40eb14:	mov	x1, #0x10                  	// #16
  40eb18:	bl	4137f8 <__fxstatat@plt+0x10838>
  40eb1c:	mov	x19, x0
  40eb20:	str	x0, [x21, #1064]
  40eb24:	ldr	w0, [x20, #8]
  40eb28:	mov	w21, #0x1                   	// #1
  40eb2c:	mov	w1, #0x0                   	// #0
  40eb30:	sub	w2, w21, w0
  40eb34:	add	x0, x19, w0, sxtw #4
  40eb38:	sbfiz	x2, x2, #4, #32
  40eb3c:	bl	402ab0 <memset@plt>
  40eb40:	str	w21, [x20, #8]
  40eb44:	adrp	x20, 42d000 <__fxstatat@plt+0x2a040>
  40eb48:	add	x20, x20, #0x970
  40eb4c:	ldp	x21, x26, [x19]
  40eb50:	add	x6, x20, #0x108
  40eb54:	ldp	x7, x0, [x20, #296]
  40eb58:	mov	x3, x24
  40eb5c:	ldr	w4, [x20, #256]
  40eb60:	mov	x2, x23
  40eb64:	ldr	w27, [x20, #260]
  40eb68:	str	x0, [sp]
  40eb6c:	mov	x1, x21
  40eb70:	orr	w27, w27, #0x1
  40eb74:	mov	x0, x26
  40eb78:	mov	w5, w27
  40eb7c:	bl	40ced0 <__fxstatat@plt+0x9f10>
  40eb80:	cmp	x21, x0
  40eb84:	b.hi	40ebd4 <__fxstatat@plt+0xbc14>  // b.pmore
  40eb88:	add	x21, x0, #0x1
  40eb8c:	str	x21, [x19]
  40eb90:	cmp	x26, x20
  40eb94:	b.eq	40eba0 <__fxstatat@plt+0xbbe0>  // b.none
  40eb98:	mov	x0, x26
  40eb9c:	bl	402ce0 <free@plt>
  40eba0:	mov	x0, x21
  40eba4:	bl	4137c8 <__fxstatat@plt+0x10808>
  40eba8:	ldp	x7, x1, [x20, #296]
  40ebac:	str	x0, [x19, #8]
  40ebb0:	ldr	w4, [x20, #256]
  40ebb4:	mov	x26, x0
  40ebb8:	str	x1, [sp]
  40ebbc:	mov	w5, w27
  40ebc0:	mov	x3, x24
  40ebc4:	mov	x2, x23
  40ebc8:	add	x6, x20, #0x108
  40ebcc:	mov	x1, x21
  40ebd0:	bl	40ced0 <__fxstatat@plt+0x9f10>
  40ebd4:	mov	x0, x26
  40ebd8:	ldp	x29, x30, [sp, #16]
  40ebdc:	ldp	x19, x20, [sp, #32]
  40ebe0:	ldp	x23, x24, [sp, #64]
  40ebe4:	ldr	x27, [sp, #96]
  40ebe8:	str	w25, [x22]
  40ebec:	ldp	x21, x22, [sp, #48]
  40ebf0:	ldp	x25, x26, [sp, #80]
  40ebf4:	add	sp, sp, #0x70
  40ebf8:	ret
  40ebfc:	mov	x1, #0x10                  	// #16
  40ec00:	mov	x0, #0x0                   	// #0
  40ec04:	bl	4137f8 <__fxstatat@plt+0x10838>
  40ec08:	mov	x19, x0
  40ec0c:	str	x0, [x21, #1064]
  40ec10:	ldp	x0, x1, [x20, #16]
  40ec14:	stp	x0, x1, [x19]
  40ec18:	b	40eb24 <__fxstatat@plt+0xbb64>
  40ec1c:	nop
  40ec20:	stp	x29, x30, [sp, #-128]!
  40ec24:	cmp	w1, #0xa
  40ec28:	mov	x29, sp
  40ec2c:	stp	xzr, xzr, [sp, #72]
  40ec30:	b.eq	40ec68 <__fxstatat@plt+0xbca8>  // b.none
  40ec34:	mov	w3, w1
  40ec38:	str	w3, [sp, #72]
  40ec3c:	mov	x1, x2
  40ec40:	add	x3, sp, #0x10
  40ec44:	ldp	x4, x5, [sp, #72]
  40ec48:	mov	x2, #0xffffffffffffffff    	// #-1
  40ec4c:	stp	x4, x5, [sp, #16]
  40ec50:	stp	xzr, xzr, [sp, #32]
  40ec54:	stp	xzr, xzr, [sp, #48]
  40ec58:	str	xzr, [sp, #64]
  40ec5c:	bl	40e070 <__fxstatat@plt+0xb0b0>
  40ec60:	ldp	x29, x30, [sp], #128
  40ec64:	ret
  40ec68:	bl	402bc0 <abort@plt>
  40ec6c:	nop
  40ec70:	stp	x29, x30, [sp, #-128]!
  40ec74:	cmp	w1, #0xa
  40ec78:	mov	x29, sp
  40ec7c:	stp	xzr, xzr, [sp, #72]
  40ec80:	b.eq	40ecb8 <__fxstatat@plt+0xbcf8>  // b.none
  40ec84:	mov	w4, w1
  40ec88:	str	w4, [sp, #72]
  40ec8c:	mov	x1, x2
  40ec90:	mov	x2, x3
  40ec94:	ldp	x4, x5, [sp, #72]
  40ec98:	add	x3, sp, #0x10
  40ec9c:	stp	x4, x5, [sp, #16]
  40eca0:	stp	xzr, xzr, [sp, #32]
  40eca4:	stp	xzr, xzr, [sp, #48]
  40eca8:	str	xzr, [sp, #64]
  40ecac:	bl	40e070 <__fxstatat@plt+0xb0b0>
  40ecb0:	ldp	x29, x30, [sp], #128
  40ecb4:	ret
  40ecb8:	bl	402bc0 <abort@plt>
  40ecbc:	nop
  40ecc0:	sub	sp, sp, #0xd0
  40ecc4:	cmp	w0, #0xa
  40ecc8:	stp	x29, x30, [sp, #16]
  40eccc:	add	x29, sp, #0x10
  40ecd0:	stp	x19, x20, [sp, #32]
  40ecd4:	stp	x21, x22, [sp, #48]
  40ecd8:	stp	x23, x24, [sp, #64]
  40ecdc:	str	x25, [sp, #80]
  40ece0:	stp	xzr, xzr, [sp, #152]
  40ece4:	stp	xzr, xzr, [sp, #168]
  40ece8:	stp	xzr, xzr, [sp, #184]
  40ecec:	str	xzr, [sp, #200]
  40ecf0:	b.eq	40ee44 <__fxstatat@plt+0xbe84>  // b.none
  40ecf4:	str	w0, [sp, #152]
  40ecf8:	mov	x23, x1
  40ecfc:	adrp	x21, 42d000 <__fxstatat@plt+0x2a040>
  40ed00:	add	x20, x21, #0x428
  40ed04:	ldp	x0, x1, [sp, #152]
  40ed08:	stp	x0, x1, [sp, #96]
  40ed0c:	stp	xzr, xzr, [sp, #112]
  40ed10:	stp	xzr, xzr, [sp, #128]
  40ed14:	str	xzr, [sp, #144]
  40ed18:	bl	402f10 <__errno_location@plt>
  40ed1c:	ldr	w1, [x20, #8]
  40ed20:	mov	x22, x0
  40ed24:	ldr	x19, [x21, #1064]
  40ed28:	cmp	w1, #0x0
  40ed2c:	ldr	w25, [x0]
  40ed30:	b.gt	40ed74 <__fxstatat@plt+0xbdb4>
  40ed34:	add	x0, x20, #0x10
  40ed38:	cmp	x19, x0
  40ed3c:	b.eq	40ee24 <__fxstatat@plt+0xbe64>  // b.none
  40ed40:	mov	x0, x19
  40ed44:	mov	x1, #0x10                  	// #16
  40ed48:	bl	4137f8 <__fxstatat@plt+0x10838>
  40ed4c:	mov	x19, x0
  40ed50:	str	x0, [x21, #1064]
  40ed54:	ldr	w0, [x20, #8]
  40ed58:	mov	w21, #0x1                   	// #1
  40ed5c:	mov	w1, #0x0                   	// #0
  40ed60:	sub	w2, w21, w0
  40ed64:	add	x0, x19, w0, sxtw #4
  40ed68:	sbfiz	x2, x2, #4, #32
  40ed6c:	bl	402ab0 <memset@plt>
  40ed70:	str	w21, [x20, #8]
  40ed74:	ldp	x20, x21, [x19]
  40ed78:	add	x6, sp, #0x68
  40ed7c:	ldp	x7, x0, [sp, #136]
  40ed80:	str	x0, [sp]
  40ed84:	ldp	w4, w24, [sp, #96]
  40ed88:	mov	x2, x23
  40ed8c:	mov	x1, x20
  40ed90:	mov	x0, x21
  40ed94:	orr	w24, w24, #0x1
  40ed98:	mov	x3, #0xffffffffffffffff    	// #-1
  40ed9c:	mov	w5, w24
  40eda0:	bl	40ced0 <__fxstatat@plt+0x9f10>
  40eda4:	cmp	x20, x0
  40eda8:	b.hi	40ee00 <__fxstatat@plt+0xbe40>  // b.pmore
  40edac:	add	x20, x0, #0x1
  40edb0:	str	x20, [x19]
  40edb4:	adrp	x0, 42d000 <__fxstatat@plt+0x2a040>
  40edb8:	add	x0, x0, #0x970
  40edbc:	cmp	x21, x0
  40edc0:	b.eq	40edcc <__fxstatat@plt+0xbe0c>  // b.none
  40edc4:	mov	x0, x21
  40edc8:	bl	402ce0 <free@plt>
  40edcc:	mov	x0, x20
  40edd0:	bl	4137c8 <__fxstatat@plt+0x10808>
  40edd4:	ldp	x7, x1, [sp, #136]
  40edd8:	str	x0, [x19, #8]
  40eddc:	ldr	w4, [sp, #96]
  40ede0:	mov	x21, x0
  40ede4:	str	x1, [sp]
  40ede8:	add	x6, sp, #0x68
  40edec:	mov	w5, w24
  40edf0:	mov	x2, x23
  40edf4:	mov	x1, x20
  40edf8:	mov	x3, #0xffffffffffffffff    	// #-1
  40edfc:	bl	40ced0 <__fxstatat@plt+0x9f10>
  40ee00:	ldp	x29, x30, [sp, #16]
  40ee04:	mov	x0, x21
  40ee08:	ldp	x19, x20, [sp, #32]
  40ee0c:	ldp	x23, x24, [sp, #64]
  40ee10:	str	w25, [x22]
  40ee14:	ldp	x21, x22, [sp, #48]
  40ee18:	ldr	x25, [sp, #80]
  40ee1c:	add	sp, sp, #0xd0
  40ee20:	ret
  40ee24:	mov	x1, #0x10                  	// #16
  40ee28:	mov	x0, #0x0                   	// #0
  40ee2c:	bl	4137f8 <__fxstatat@plt+0x10838>
  40ee30:	mov	x19, x0
  40ee34:	str	x0, [x21, #1064]
  40ee38:	ldp	x0, x1, [x20, #16]
  40ee3c:	stp	x0, x1, [x19]
  40ee40:	b	40ed54 <__fxstatat@plt+0xbd94>
  40ee44:	bl	402bc0 <abort@plt>
  40ee48:	sub	sp, sp, #0xd0
  40ee4c:	cmp	w0, #0xa
  40ee50:	stp	x29, x30, [sp, #16]
  40ee54:	add	x29, sp, #0x10
  40ee58:	stp	x19, x20, [sp, #32]
  40ee5c:	stp	x21, x22, [sp, #48]
  40ee60:	stp	x23, x24, [sp, #64]
  40ee64:	stp	x25, x26, [sp, #80]
  40ee68:	stp	xzr, xzr, [sp, #152]
  40ee6c:	stp	xzr, xzr, [sp, #168]
  40ee70:	stp	xzr, xzr, [sp, #184]
  40ee74:	str	xzr, [sp, #200]
  40ee78:	b.eq	40efd0 <__fxstatat@plt+0xc010>  // b.none
  40ee7c:	str	w0, [sp, #152]
  40ee80:	mov	x23, x1
  40ee84:	adrp	x21, 42d000 <__fxstatat@plt+0x2a040>
  40ee88:	add	x20, x21, #0x428
  40ee8c:	ldp	x0, x1, [sp, #152]
  40ee90:	mov	x24, x2
  40ee94:	stp	x0, x1, [sp, #96]
  40ee98:	stp	xzr, xzr, [sp, #112]
  40ee9c:	stp	xzr, xzr, [sp, #128]
  40eea0:	str	xzr, [sp, #144]
  40eea4:	bl	402f10 <__errno_location@plt>
  40eea8:	ldr	w1, [x20, #8]
  40eeac:	mov	x22, x0
  40eeb0:	ldr	x19, [x21, #1064]
  40eeb4:	cmp	w1, #0x0
  40eeb8:	ldr	w25, [x0]
  40eebc:	b.gt	40ef00 <__fxstatat@plt+0xbf40>
  40eec0:	add	x0, x20, #0x10
  40eec4:	cmp	x19, x0
  40eec8:	b.eq	40efb0 <__fxstatat@plt+0xbff0>  // b.none
  40eecc:	mov	x0, x19
  40eed0:	mov	x1, #0x10                  	// #16
  40eed4:	bl	4137f8 <__fxstatat@plt+0x10838>
  40eed8:	mov	x19, x0
  40eedc:	str	x0, [x21, #1064]
  40eee0:	ldr	w0, [x20, #8]
  40eee4:	mov	w21, #0x1                   	// #1
  40eee8:	mov	w1, #0x0                   	// #0
  40eeec:	sub	w2, w21, w0
  40eef0:	add	x0, x19, w0, sxtw #4
  40eef4:	sbfiz	x2, x2, #4, #32
  40eef8:	bl	402ab0 <memset@plt>
  40eefc:	str	w21, [x20, #8]
  40ef00:	ldp	x20, x21, [x19]
  40ef04:	add	x6, sp, #0x68
  40ef08:	ldp	x7, x0, [sp, #136]
  40ef0c:	str	x0, [sp]
  40ef10:	ldp	w4, w26, [sp, #96]
  40ef14:	mov	x3, x24
  40ef18:	mov	x2, x23
  40ef1c:	mov	x1, x20
  40ef20:	orr	w26, w26, #0x1
  40ef24:	mov	x0, x21
  40ef28:	mov	w5, w26
  40ef2c:	bl	40ced0 <__fxstatat@plt+0x9f10>
  40ef30:	cmp	x20, x0
  40ef34:	b.hi	40ef8c <__fxstatat@plt+0xbfcc>  // b.pmore
  40ef38:	add	x20, x0, #0x1
  40ef3c:	str	x20, [x19]
  40ef40:	adrp	x0, 42d000 <__fxstatat@plt+0x2a040>
  40ef44:	add	x0, x0, #0x970
  40ef48:	cmp	x21, x0
  40ef4c:	b.eq	40ef58 <__fxstatat@plt+0xbf98>  // b.none
  40ef50:	mov	x0, x21
  40ef54:	bl	402ce0 <free@plt>
  40ef58:	mov	x0, x20
  40ef5c:	bl	4137c8 <__fxstatat@plt+0x10808>
  40ef60:	ldp	x7, x1, [sp, #136]
  40ef64:	str	x0, [x19, #8]
  40ef68:	ldr	w4, [sp, #96]
  40ef6c:	mov	x21, x0
  40ef70:	str	x1, [sp]
  40ef74:	add	x6, sp, #0x68
  40ef78:	mov	w5, w26
  40ef7c:	mov	x3, x24
  40ef80:	mov	x2, x23
  40ef84:	mov	x1, x20
  40ef88:	bl	40ced0 <__fxstatat@plt+0x9f10>
  40ef8c:	ldp	x29, x30, [sp, #16]
  40ef90:	mov	x0, x21
  40ef94:	ldp	x19, x20, [sp, #32]
  40ef98:	ldp	x23, x24, [sp, #64]
  40ef9c:	str	w25, [x22]
  40efa0:	ldp	x21, x22, [sp, #48]
  40efa4:	ldp	x25, x26, [sp, #80]
  40efa8:	add	sp, sp, #0xd0
  40efac:	ret
  40efb0:	mov	x1, #0x10                  	// #16
  40efb4:	mov	x0, #0x0                   	// #0
  40efb8:	bl	4137f8 <__fxstatat@plt+0x10838>
  40efbc:	mov	x19, x0
  40efc0:	str	x0, [x21, #1064]
  40efc4:	ldp	x0, x1, [x20, #16]
  40efc8:	stp	x0, x1, [x19]
  40efcc:	b	40eee0 <__fxstatat@plt+0xbf20>
  40efd0:	bl	402bc0 <abort@plt>
  40efd4:	nop
  40efd8:	sub	sp, sp, #0xb0
  40efdc:	ubfx	x6, x2, #5, #3
  40efe0:	add	x5, sp, #0x80
  40efe4:	and	w2, w2, #0x1f
  40efe8:	stp	x29, x30, [sp, #16]
  40efec:	add	x29, sp, #0x10
  40eff0:	stp	x19, x20, [sp, #32]
  40eff4:	adrp	x20, 42d000 <__fxstatat@plt+0x2a040>
  40eff8:	add	x20, x20, #0x970
  40effc:	stp	x21, x22, [sp, #48]
  40f000:	mov	x22, x1
  40f004:	mov	x21, x0
  40f008:	ldp	x8, x9, [x20, #256]
  40f00c:	stp	x8, x9, [sp, #120]
  40f010:	ldp	x8, x9, [x20, #272]
  40f014:	stp	x8, x9, [sp, #136]
  40f018:	ldp	x8, x9, [x20, #288]
  40f01c:	stp	x8, x9, [sp, #152]
  40f020:	ldr	x3, [x20, #304]
  40f024:	str	x3, [sp, #168]
  40f028:	stp	x23, x24, [sp, #64]
  40f02c:	adrp	x24, 42d000 <__fxstatat@plt+0x2a040>
  40f030:	ldr	w4, [x5, x6, lsl #2]
  40f034:	stp	x25, x26, [sp, #80]
  40f038:	add	x23, x24, #0x428
  40f03c:	lsr	w3, w4, w2
  40f040:	mvn	w3, w3
  40f044:	and	w3, w3, #0x1
  40f048:	str	x27, [sp, #96]
  40f04c:	lsl	w3, w3, w2
  40f050:	eor	w3, w3, w4
  40f054:	str	w3, [x5, x6, lsl #2]
  40f058:	bl	402f10 <__errno_location@plt>
  40f05c:	ldr	w26, [x0]
  40f060:	ldr	w1, [x23, #8]
  40f064:	mov	x25, x0
  40f068:	ldr	x19, [x24, #1064]
  40f06c:	cmp	w1, #0x0
  40f070:	b.gt	40f0b4 <__fxstatat@plt+0xc0f4>
  40f074:	add	x0, x23, #0x10
  40f078:	cmp	x19, x0
  40f07c:	b.eq	40f160 <__fxstatat@plt+0xc1a0>  // b.none
  40f080:	mov	x0, x19
  40f084:	mov	x1, #0x10                  	// #16
  40f088:	bl	4137f8 <__fxstatat@plt+0x10838>
  40f08c:	mov	x19, x0
  40f090:	str	x0, [x24, #1064]
  40f094:	ldr	w0, [x23, #8]
  40f098:	mov	w24, #0x1                   	// #1
  40f09c:	mov	w1, #0x0                   	// #0
  40f0a0:	sub	w2, w24, w0
  40f0a4:	add	x0, x19, w0, sxtw #4
  40f0a8:	sbfiz	x2, x2, #4, #32
  40f0ac:	bl	402ab0 <memset@plt>
  40f0b0:	str	w24, [x23, #8]
  40f0b4:	ldp	x23, x24, [x19]
  40f0b8:	add	x6, sp, #0x80
  40f0bc:	ldp	x7, x0, [sp, #160]
  40f0c0:	str	x0, [sp]
  40f0c4:	ldp	w4, w27, [sp, #120]
  40f0c8:	mov	x3, x22
  40f0cc:	mov	x2, x21
  40f0d0:	mov	x1, x23
  40f0d4:	orr	w27, w27, #0x1
  40f0d8:	mov	x0, x24
  40f0dc:	mov	w5, w27
  40f0e0:	bl	40ced0 <__fxstatat@plt+0x9f10>
  40f0e4:	cmp	x23, x0
  40f0e8:	b.hi	40f138 <__fxstatat@plt+0xc178>  // b.pmore
  40f0ec:	add	x23, x0, #0x1
  40f0f0:	str	x23, [x19]
  40f0f4:	cmp	x24, x20
  40f0f8:	b.eq	40f104 <__fxstatat@plt+0xc144>  // b.none
  40f0fc:	mov	x0, x24
  40f100:	bl	402ce0 <free@plt>
  40f104:	mov	x0, x23
  40f108:	bl	4137c8 <__fxstatat@plt+0x10808>
  40f10c:	ldp	x7, x1, [sp, #160]
  40f110:	str	x0, [x19, #8]
  40f114:	ldr	w4, [sp, #120]
  40f118:	mov	x24, x0
  40f11c:	str	x1, [sp]
  40f120:	add	x6, sp, #0x80
  40f124:	mov	w5, w27
  40f128:	mov	x3, x22
  40f12c:	mov	x2, x21
  40f130:	mov	x1, x23
  40f134:	bl	40ced0 <__fxstatat@plt+0x9f10>
  40f138:	mov	x0, x24
  40f13c:	ldp	x29, x30, [sp, #16]
  40f140:	ldp	x19, x20, [sp, #32]
  40f144:	ldp	x21, x22, [sp, #48]
  40f148:	ldp	x23, x24, [sp, #64]
  40f14c:	ldr	x27, [sp, #96]
  40f150:	str	w26, [x25]
  40f154:	ldp	x25, x26, [sp, #80]
  40f158:	add	sp, sp, #0xb0
  40f15c:	ret
  40f160:	mov	x1, #0x10                  	// #16
  40f164:	mov	x0, #0x0                   	// #0
  40f168:	bl	4137f8 <__fxstatat@plt+0x10838>
  40f16c:	mov	x19, x0
  40f170:	str	x0, [x24, #1064]
  40f174:	ldp	x0, x1, [x23, #16]
  40f178:	stp	x0, x1, [x19]
  40f17c:	b	40f094 <__fxstatat@plt+0xc0d4>
  40f180:	sub	sp, sp, #0xa0
  40f184:	ubfx	x5, x1, #5, #3
  40f188:	add	x4, sp, #0x70
  40f18c:	and	w1, w1, #0x1f
  40f190:	stp	x29, x30, [sp, #16]
  40f194:	add	x29, sp, #0x10
  40f198:	stp	x21, x22, [sp, #48]
  40f19c:	adrp	x21, 42d000 <__fxstatat@plt+0x2a040>
  40f1a0:	add	x21, x21, #0x970
  40f1a4:	mov	x22, x0
  40f1a8:	stp	x19, x20, [sp, #32]
  40f1ac:	ldp	x6, x7, [x21, #256]
  40f1b0:	stp	x6, x7, [sp, #104]
  40f1b4:	ldp	x6, x7, [x21, #272]
  40f1b8:	stp	x6, x7, [sp, #120]
  40f1bc:	ldp	x6, x7, [x21, #288]
  40f1c0:	stp	x6, x7, [sp, #136]
  40f1c4:	ldr	x2, [x21, #304]
  40f1c8:	str	x2, [sp, #152]
  40f1cc:	stp	x23, x24, [sp, #64]
  40f1d0:	adrp	x23, 42d000 <__fxstatat@plt+0x2a040>
  40f1d4:	ldr	w0, [x4, x5, lsl #2]
  40f1d8:	stp	x25, x26, [sp, #80]
  40f1dc:	add	x20, x23, #0x428
  40f1e0:	lsr	w2, w0, w1
  40f1e4:	mvn	w2, w2
  40f1e8:	and	w2, w2, #0x1
  40f1ec:	lsl	w2, w2, w1
  40f1f0:	eor	w2, w2, w0
  40f1f4:	str	w2, [x4, x5, lsl #2]
  40f1f8:	bl	402f10 <__errno_location@plt>
  40f1fc:	ldr	w25, [x0]
  40f200:	ldr	w1, [x20, #8]
  40f204:	mov	x24, x0
  40f208:	ldr	x19, [x23, #1064]
  40f20c:	cmp	w1, #0x0
  40f210:	b.gt	40f254 <__fxstatat@plt+0xc294>
  40f214:	add	x0, x20, #0x10
  40f218:	cmp	x19, x0
  40f21c:	b.eq	40f2fc <__fxstatat@plt+0xc33c>  // b.none
  40f220:	mov	x0, x19
  40f224:	mov	x1, #0x10                  	// #16
  40f228:	bl	4137f8 <__fxstatat@plt+0x10838>
  40f22c:	mov	x19, x0
  40f230:	str	x0, [x23, #1064]
  40f234:	ldr	w0, [x20, #8]
  40f238:	mov	w23, #0x1                   	// #1
  40f23c:	mov	w1, #0x0                   	// #0
  40f240:	sub	w2, w23, w0
  40f244:	add	x0, x19, w0, sxtw #4
  40f248:	sbfiz	x2, x2, #4, #32
  40f24c:	bl	402ab0 <memset@plt>
  40f250:	str	w23, [x20, #8]
  40f254:	ldp	x20, x23, [x19]
  40f258:	add	x6, sp, #0x70
  40f25c:	ldp	x7, x0, [sp, #144]
  40f260:	str	x0, [sp]
  40f264:	ldp	w4, w26, [sp, #104]
  40f268:	mov	x2, x22
  40f26c:	mov	x1, x20
  40f270:	mov	x0, x23
  40f274:	orr	w26, w26, #0x1
  40f278:	mov	x3, #0xffffffffffffffff    	// #-1
  40f27c:	mov	w5, w26
  40f280:	bl	40ced0 <__fxstatat@plt+0x9f10>
  40f284:	cmp	x20, x0
  40f288:	b.hi	40f2d8 <__fxstatat@plt+0xc318>  // b.pmore
  40f28c:	add	x20, x0, #0x1
  40f290:	str	x20, [x19]
  40f294:	cmp	x23, x21
  40f298:	b.eq	40f2a4 <__fxstatat@plt+0xc2e4>  // b.none
  40f29c:	mov	x0, x23
  40f2a0:	bl	402ce0 <free@plt>
  40f2a4:	mov	x0, x20
  40f2a8:	bl	4137c8 <__fxstatat@plt+0x10808>
  40f2ac:	ldp	x7, x1, [sp, #144]
  40f2b0:	str	x0, [x19, #8]
  40f2b4:	ldr	w4, [sp, #104]
  40f2b8:	mov	x23, x0
  40f2bc:	str	x1, [sp]
  40f2c0:	add	x6, sp, #0x70
  40f2c4:	mov	w5, w26
  40f2c8:	mov	x2, x22
  40f2cc:	mov	x1, x20
  40f2d0:	mov	x3, #0xffffffffffffffff    	// #-1
  40f2d4:	bl	40ced0 <__fxstatat@plt+0x9f10>
  40f2d8:	ldp	x29, x30, [sp, #16]
  40f2dc:	mov	x0, x23
  40f2e0:	ldp	x19, x20, [sp, #32]
  40f2e4:	ldp	x21, x22, [sp, #48]
  40f2e8:	str	w25, [x24]
  40f2ec:	ldp	x23, x24, [sp, #64]
  40f2f0:	ldp	x25, x26, [sp, #80]
  40f2f4:	add	sp, sp, #0xa0
  40f2f8:	ret
  40f2fc:	mov	x1, #0x10                  	// #16
  40f300:	mov	x0, #0x0                   	// #0
  40f304:	bl	4137f8 <__fxstatat@plt+0x10838>
  40f308:	mov	x19, x0
  40f30c:	str	x0, [x23, #1064]
  40f310:	ldp	x0, x1, [x20, #16]
  40f314:	stp	x0, x1, [x19]
  40f318:	b	40f234 <__fxstatat@plt+0xc274>
  40f31c:	nop
  40f320:	sub	sp, sp, #0xa0
  40f324:	stp	x29, x30, [sp, #16]
  40f328:	add	x29, sp, #0x10
  40f32c:	stp	x23, x24, [sp, #64]
  40f330:	adrp	x23, 42d000 <__fxstatat@plt+0x2a040>
  40f334:	add	x23, x23, #0x970
  40f338:	stp	x21, x22, [sp, #48]
  40f33c:	mov	x22, x0
  40f340:	adrp	x21, 42d000 <__fxstatat@plt+0x2a040>
  40f344:	ldp	x4, x5, [x23, #256]
  40f348:	stp	x4, x5, [sp, #104]
  40f34c:	ldr	w0, [sp, #116]
  40f350:	ldp	x4, x5, [x23, #272]
  40f354:	stp	x4, x5, [sp, #120]
  40f358:	mvn	w1, w0, lsr #26
  40f35c:	ldp	x4, x5, [x23, #288]
  40f360:	ubfiz	w1, w1, #26, #1
  40f364:	ldr	x2, [x23, #304]
  40f368:	eor	w1, w1, w0
  40f36c:	stp	x19, x20, [sp, #32]
  40f370:	add	x20, x21, #0x428
  40f374:	stp	x25, x26, [sp, #80]
  40f378:	str	w1, [sp, #116]
  40f37c:	stp	x4, x5, [sp, #136]
  40f380:	str	x2, [sp, #152]
  40f384:	bl	402f10 <__errno_location@plt>
  40f388:	ldr	w1, [x20, #8]
  40f38c:	mov	x24, x0
  40f390:	ldr	x19, [x21, #1064]
  40f394:	cmp	w1, #0x0
  40f398:	ldr	w25, [x0]
  40f39c:	b.gt	40f3e0 <__fxstatat@plt+0xc420>
  40f3a0:	add	x0, x20, #0x10
  40f3a4:	cmp	x19, x0
  40f3a8:	b.eq	40f488 <__fxstatat@plt+0xc4c8>  // b.none
  40f3ac:	mov	x0, x19
  40f3b0:	mov	x1, #0x10                  	// #16
  40f3b4:	bl	4137f8 <__fxstatat@plt+0x10838>
  40f3b8:	mov	x19, x0
  40f3bc:	str	x0, [x21, #1064]
  40f3c0:	ldr	w0, [x20, #8]
  40f3c4:	mov	w21, #0x1                   	// #1
  40f3c8:	mov	w1, #0x0                   	// #0
  40f3cc:	sub	w2, w21, w0
  40f3d0:	add	x0, x19, w0, sxtw #4
  40f3d4:	sbfiz	x2, x2, #4, #32
  40f3d8:	bl	402ab0 <memset@plt>
  40f3dc:	str	w21, [x20, #8]
  40f3e0:	ldp	x20, x21, [x19]
  40f3e4:	add	x6, sp, #0x70
  40f3e8:	ldp	x7, x0, [sp, #144]
  40f3ec:	str	x0, [sp]
  40f3f0:	ldp	w4, w26, [sp, #104]
  40f3f4:	mov	x2, x22
  40f3f8:	mov	x1, x20
  40f3fc:	mov	x0, x21
  40f400:	orr	w26, w26, #0x1
  40f404:	mov	x3, #0xffffffffffffffff    	// #-1
  40f408:	mov	w5, w26
  40f40c:	bl	40ced0 <__fxstatat@plt+0x9f10>
  40f410:	cmp	x20, x0
  40f414:	b.hi	40f464 <__fxstatat@plt+0xc4a4>  // b.pmore
  40f418:	add	x20, x0, #0x1
  40f41c:	str	x20, [x19]
  40f420:	cmp	x21, x23
  40f424:	b.eq	40f430 <__fxstatat@plt+0xc470>  // b.none
  40f428:	mov	x0, x21
  40f42c:	bl	402ce0 <free@plt>
  40f430:	mov	x0, x20
  40f434:	bl	4137c8 <__fxstatat@plt+0x10808>
  40f438:	ldp	x7, x1, [sp, #144]
  40f43c:	str	x0, [x19, #8]
  40f440:	ldr	w4, [sp, #104]
  40f444:	mov	x21, x0
  40f448:	str	x1, [sp]
  40f44c:	add	x6, sp, #0x70
  40f450:	mov	w5, w26
  40f454:	mov	x2, x22
  40f458:	mov	x1, x20
  40f45c:	mov	x3, #0xffffffffffffffff    	// #-1
  40f460:	bl	40ced0 <__fxstatat@plt+0x9f10>
  40f464:	mov	x0, x21
  40f468:	ldp	x29, x30, [sp, #16]
  40f46c:	ldp	x19, x20, [sp, #32]
  40f470:	ldp	x21, x22, [sp, #48]
  40f474:	str	w25, [x24]
  40f478:	ldp	x23, x24, [sp, #64]
  40f47c:	ldp	x25, x26, [sp, #80]
  40f480:	add	sp, sp, #0xa0
  40f484:	ret
  40f488:	mov	x1, #0x10                  	// #16
  40f48c:	mov	x0, #0x0                   	// #0
  40f490:	bl	4137f8 <__fxstatat@plt+0x10838>
  40f494:	mov	x19, x0
  40f498:	str	x0, [x21, #1064]
  40f49c:	ldp	x0, x1, [x20, #16]
  40f4a0:	stp	x0, x1, [x19]
  40f4a4:	b	40f3c0 <__fxstatat@plt+0xc400>
  40f4a8:	sub	sp, sp, #0xb0
  40f4ac:	stp	x29, x30, [sp, #16]
  40f4b0:	add	x29, sp, #0x10
  40f4b4:	stp	x21, x22, [sp, #48]
  40f4b8:	adrp	x21, 42d000 <__fxstatat@plt+0x2a040>
  40f4bc:	add	x21, x21, #0x970
  40f4c0:	mov	x22, x0
  40f4c4:	stp	x19, x20, [sp, #32]
  40f4c8:	ldp	x4, x5, [x21, #256]
  40f4cc:	stp	x4, x5, [sp, #120]
  40f4d0:	ldr	w4, [sp, #132]
  40f4d4:	ldp	x6, x7, [x21, #272]
  40f4d8:	stp	x6, x7, [sp, #136]
  40f4dc:	mvn	w2, w4, lsr #26
  40f4e0:	ldp	x6, x7, [x21, #288]
  40f4e4:	ubfiz	w2, w2, #26, #1
  40f4e8:	ldr	x0, [x21, #304]
  40f4ec:	eor	w2, w2, w4
  40f4f0:	stp	x23, x24, [sp, #64]
  40f4f4:	adrp	x24, 42d000 <__fxstatat@plt+0x2a040>
  40f4f8:	add	x20, x24, #0x428
  40f4fc:	mov	x23, x1
  40f500:	stp	x25, x26, [sp, #80]
  40f504:	str	x27, [sp, #96]
  40f508:	str	w2, [sp, #132]
  40f50c:	stp	x6, x7, [sp, #152]
  40f510:	str	x0, [sp, #168]
  40f514:	bl	402f10 <__errno_location@plt>
  40f518:	ldr	w1, [x20, #8]
  40f51c:	mov	x25, x0
  40f520:	ldr	x19, [x24, #1064]
  40f524:	cmp	w1, #0x0
  40f528:	ldr	w26, [x0]
  40f52c:	b.gt	40f570 <__fxstatat@plt+0xc5b0>
  40f530:	add	x0, x20, #0x10
  40f534:	cmp	x19, x0
  40f538:	b.eq	40f61c <__fxstatat@plt+0xc65c>  // b.none
  40f53c:	mov	x0, x19
  40f540:	mov	x1, #0x10                  	// #16
  40f544:	bl	4137f8 <__fxstatat@plt+0x10838>
  40f548:	mov	x19, x0
  40f54c:	str	x0, [x24, #1064]
  40f550:	ldr	w0, [x20, #8]
  40f554:	mov	w24, #0x1                   	// #1
  40f558:	mov	w1, #0x0                   	// #0
  40f55c:	sub	w2, w24, w0
  40f560:	add	x0, x19, w0, sxtw #4
  40f564:	sbfiz	x2, x2, #4, #32
  40f568:	bl	402ab0 <memset@plt>
  40f56c:	str	w24, [x20, #8]
  40f570:	ldp	x20, x24, [x19]
  40f574:	add	x6, sp, #0x80
  40f578:	ldp	x7, x0, [sp, #160]
  40f57c:	str	x0, [sp]
  40f580:	ldp	w4, w27, [sp, #120]
  40f584:	mov	x3, x23
  40f588:	mov	x2, x22
  40f58c:	mov	x1, x20
  40f590:	orr	w27, w27, #0x1
  40f594:	mov	x0, x24
  40f598:	mov	w5, w27
  40f59c:	bl	40ced0 <__fxstatat@plt+0x9f10>
  40f5a0:	cmp	x20, x0
  40f5a4:	b.hi	40f5f4 <__fxstatat@plt+0xc634>  // b.pmore
  40f5a8:	add	x20, x0, #0x1
  40f5ac:	str	x20, [x19]
  40f5b0:	cmp	x24, x21
  40f5b4:	b.eq	40f5c0 <__fxstatat@plt+0xc600>  // b.none
  40f5b8:	mov	x0, x24
  40f5bc:	bl	402ce0 <free@plt>
  40f5c0:	mov	x0, x20
  40f5c4:	bl	4137c8 <__fxstatat@plt+0x10808>
  40f5c8:	ldp	x7, x1, [sp, #160]
  40f5cc:	str	x0, [x19, #8]
  40f5d0:	ldr	w4, [sp, #120]
  40f5d4:	mov	x24, x0
  40f5d8:	str	x1, [sp]
  40f5dc:	add	x6, sp, #0x80
  40f5e0:	mov	w5, w27
  40f5e4:	mov	x3, x23
  40f5e8:	mov	x2, x22
  40f5ec:	mov	x1, x20
  40f5f0:	bl	40ced0 <__fxstatat@plt+0x9f10>
  40f5f4:	mov	x0, x24
  40f5f8:	ldp	x29, x30, [sp, #16]
  40f5fc:	ldp	x19, x20, [sp, #32]
  40f600:	ldp	x21, x22, [sp, #48]
  40f604:	ldp	x23, x24, [sp, #64]
  40f608:	ldr	x27, [sp, #96]
  40f60c:	str	w26, [x25]
  40f610:	ldp	x25, x26, [sp, #80]
  40f614:	add	sp, sp, #0xb0
  40f618:	ret
  40f61c:	mov	x1, #0x10                  	// #16
  40f620:	mov	x0, #0x0                   	// #0
  40f624:	bl	4137f8 <__fxstatat@plt+0x10838>
  40f628:	mov	x19, x0
  40f62c:	str	x0, [x24, #1064]
  40f630:	ldp	x0, x1, [x20, #16]
  40f634:	stp	x0, x1, [x19]
  40f638:	b	40f550 <__fxstatat@plt+0xc590>
  40f63c:	nop
  40f640:	stp	x29, x30, [sp, #-128]!
  40f644:	cmp	w1, #0xa
  40f648:	mov	x29, sp
  40f64c:	stp	xzr, xzr, [sp, #16]
  40f650:	stp	xzr, xzr, [sp, #32]
  40f654:	stp	xzr, xzr, [sp, #48]
  40f658:	str	xzr, [sp, #64]
  40f65c:	b.eq	40f688 <__fxstatat@plt+0xc6c8>  // b.none
  40f660:	mov	w4, w1
  40f664:	mov	w5, #0x4000000             	// #67108864
  40f668:	mov	x1, x2
  40f66c:	add	x3, sp, #0x10
  40f670:	mov	x2, #0xffffffffffffffff    	// #-1
  40f674:	str	w4, [sp, #16]
  40f678:	str	w5, [sp, #28]
  40f67c:	bl	40e070 <__fxstatat@plt+0xb0b0>
  40f680:	ldp	x29, x30, [sp], #128
  40f684:	ret
  40f688:	bl	402bc0 <abort@plt>
  40f68c:	nop
  40f690:	adrp	x4, 42d000 <__fxstatat@plt+0x2a040>
  40f694:	add	x4, x4, #0x970
  40f698:	stp	x29, x30, [sp, #-80]!
  40f69c:	mov	x5, x1
  40f6a0:	mov	w1, #0xa                   	// #10
  40f6a4:	mov	x29, sp
  40f6a8:	ldp	x8, x9, [x4, #256]
  40f6ac:	stp	x8, x9, [sp, #24]
  40f6b0:	cmp	x5, #0x0
  40f6b4:	str	w1, [sp, #24]
  40f6b8:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  40f6bc:	ldp	x10, x11, [x4, #272]
  40f6c0:	stp	x10, x11, [sp, #40]
  40f6c4:	ldp	x8, x9, [x4, #288]
  40f6c8:	stp	x8, x9, [sp, #56]
  40f6cc:	ldr	x1, [x4, #304]
  40f6d0:	str	x1, [sp, #72]
  40f6d4:	b.eq	40f6f8 <__fxstatat@plt+0xc738>  // b.none
  40f6d8:	mov	x4, x2
  40f6dc:	mov	x1, x3
  40f6e0:	mov	x2, #0xffffffffffffffff    	// #-1
  40f6e4:	add	x3, sp, #0x18
  40f6e8:	stp	x5, x4, [sp, #64]
  40f6ec:	bl	40e070 <__fxstatat@plt+0xb0b0>
  40f6f0:	ldp	x29, x30, [sp], #80
  40f6f4:	ret
  40f6f8:	bl	402bc0 <abort@plt>
  40f6fc:	nop
  40f700:	adrp	x5, 42d000 <__fxstatat@plt+0x2a040>
  40f704:	add	x5, x5, #0x970
  40f708:	stp	x29, x30, [sp, #-80]!
  40f70c:	mov	x6, x1
  40f710:	mov	w1, #0xa                   	// #10
  40f714:	mov	x29, sp
  40f718:	ldp	x8, x9, [x5, #256]
  40f71c:	stp	x8, x9, [sp, #24]
  40f720:	cmp	x6, #0x0
  40f724:	str	w1, [sp, #24]
  40f728:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  40f72c:	ldp	x10, x11, [x5, #272]
  40f730:	stp	x10, x11, [sp, #40]
  40f734:	ldp	x8, x9, [x5, #288]
  40f738:	stp	x8, x9, [sp, #56]
  40f73c:	ldr	x1, [x5, #304]
  40f740:	str	x1, [sp, #72]
  40f744:	b.eq	40f768 <__fxstatat@plt+0xc7a8>  // b.none
  40f748:	mov	x5, x2
  40f74c:	mov	x1, x3
  40f750:	mov	x2, x4
  40f754:	add	x3, sp, #0x18
  40f758:	stp	x6, x5, [sp, #64]
  40f75c:	bl	40e070 <__fxstatat@plt+0xb0b0>
  40f760:	ldp	x29, x30, [sp], #80
  40f764:	ret
  40f768:	bl	402bc0 <abort@plt>
  40f76c:	nop
  40f770:	sub	sp, sp, #0xb0
  40f774:	cmp	x0, #0x0
  40f778:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  40f77c:	stp	x29, x30, [sp, #16]
  40f780:	add	x29, sp, #0x10
  40f784:	stp	x21, x22, [sp, #48]
  40f788:	adrp	x22, 42d000 <__fxstatat@plt+0x2a040>
  40f78c:	add	x22, x22, #0x970
  40f790:	mov	x21, x0
  40f794:	stp	x19, x20, [sp, #32]
  40f798:	mov	w19, #0xa                   	// #10
  40f79c:	ldp	x4, x5, [x22, #256]
  40f7a0:	stp	x4, x5, [sp, #120]
  40f7a4:	ldp	x4, x5, [x22, #272]
  40f7a8:	stp	x23, x24, [sp, #64]
  40f7ac:	ldp	x6, x7, [x22, #288]
  40f7b0:	stp	x25, x26, [sp, #80]
  40f7b4:	ldr	x0, [x22, #304]
  40f7b8:	str	x27, [sp, #96]
  40f7bc:	str	w19, [sp, #120]
  40f7c0:	stp	x4, x5, [sp, #136]
  40f7c4:	stp	x6, x7, [sp, #152]
  40f7c8:	str	x0, [sp, #168]
  40f7cc:	b.eq	40f91c <__fxstatat@plt+0xc95c>  // b.none
  40f7d0:	adrp	x27, 42d000 <__fxstatat@plt+0x2a040>
  40f7d4:	add	x26, x27, #0x428
  40f7d8:	mov	x20, x1
  40f7dc:	mov	x24, x2
  40f7e0:	stp	x21, x1, [sp, #160]
  40f7e4:	bl	402f10 <__errno_location@plt>
  40f7e8:	ldr	w1, [x26, #8]
  40f7ec:	mov	w4, w19
  40f7f0:	ldr	w25, [x0]
  40f7f4:	ldr	x19, [x27, #1064]
  40f7f8:	mov	x23, x0
  40f7fc:	cmp	w1, #0x0
  40f800:	b.gt	40f850 <__fxstatat@plt+0xc890>
  40f804:	add	x0, x26, #0x10
  40f808:	cmp	x19, x0
  40f80c:	b.eq	40f8fc <__fxstatat@plt+0xc93c>  // b.none
  40f810:	mov	x0, x19
  40f814:	mov	x1, #0x10                  	// #16
  40f818:	bl	4137f8 <__fxstatat@plt+0x10838>
  40f81c:	mov	x19, x0
  40f820:	str	x0, [x27, #1064]
  40f824:	ldr	w0, [x26, #8]
  40f828:	mov	w20, #0x1                   	// #1
  40f82c:	mov	w1, #0x0                   	// #0
  40f830:	sub	w2, w20, w0
  40f834:	add	x0, x19, w0, sxtw #4
  40f838:	sbfiz	x2, x2, #4, #32
  40f83c:	bl	402ab0 <memset@plt>
  40f840:	ldr	w4, [sp, #120]
  40f844:	str	w20, [x26, #8]
  40f848:	ldr	x21, [sp, #160]
  40f84c:	ldr	x20, [sp, #168]
  40f850:	mov	x7, x21
  40f854:	ldp	x27, x21, [x19]
  40f858:	str	x20, [sp]
  40f85c:	ldr	w26, [sp, #124]
  40f860:	add	x6, sp, #0x80
  40f864:	mov	x2, x24
  40f868:	mov	x3, #0xffffffffffffffff    	// #-1
  40f86c:	orr	w26, w26, #0x1
  40f870:	mov	w5, w26
  40f874:	mov	x1, x27
  40f878:	mov	x0, x21
  40f87c:	bl	40ced0 <__fxstatat@plt+0x9f10>
  40f880:	cmp	x27, x0
  40f884:	b.hi	40f8d4 <__fxstatat@plt+0xc914>  // b.pmore
  40f888:	add	x20, x0, #0x1
  40f88c:	str	x20, [x19]
  40f890:	cmp	x21, x22
  40f894:	b.eq	40f8a0 <__fxstatat@plt+0xc8e0>  // b.none
  40f898:	mov	x0, x21
  40f89c:	bl	402ce0 <free@plt>
  40f8a0:	mov	x0, x20
  40f8a4:	bl	4137c8 <__fxstatat@plt+0x10808>
  40f8a8:	ldp	x7, x1, [sp, #160]
  40f8ac:	str	x0, [x19, #8]
  40f8b0:	ldr	w4, [sp, #120]
  40f8b4:	mov	x21, x0
  40f8b8:	str	x1, [sp]
  40f8bc:	add	x6, sp, #0x80
  40f8c0:	mov	w5, w26
  40f8c4:	mov	x2, x24
  40f8c8:	mov	x1, x20
  40f8cc:	mov	x3, #0xffffffffffffffff    	// #-1
  40f8d0:	bl	40ced0 <__fxstatat@plt+0x9f10>
  40f8d4:	mov	x0, x21
  40f8d8:	ldp	x29, x30, [sp, #16]
  40f8dc:	ldp	x19, x20, [sp, #32]
  40f8e0:	ldp	x21, x22, [sp, #48]
  40f8e4:	ldr	x27, [sp, #96]
  40f8e8:	str	w25, [x23]
  40f8ec:	ldp	x23, x24, [sp, #64]
  40f8f0:	ldp	x25, x26, [sp, #80]
  40f8f4:	add	sp, sp, #0xb0
  40f8f8:	ret
  40f8fc:	mov	x1, #0x10                  	// #16
  40f900:	mov	x0, #0x0                   	// #0
  40f904:	bl	4137f8 <__fxstatat@plt+0x10838>
  40f908:	mov	x19, x0
  40f90c:	str	x0, [x27, #1064]
  40f910:	ldp	x0, x1, [x26, #16]
  40f914:	stp	x0, x1, [x19]
  40f918:	b	40f824 <__fxstatat@plt+0xc864>
  40f91c:	bl	402bc0 <abort@plt>
  40f920:	sub	sp, sp, #0xb0
  40f924:	cmp	x0, #0x0
  40f928:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  40f92c:	stp	x29, x30, [sp, #16]
  40f930:	add	x29, sp, #0x10
  40f934:	stp	x21, x22, [sp, #48]
  40f938:	adrp	x22, 42d000 <__fxstatat@plt+0x2a040>
  40f93c:	add	x22, x22, #0x970
  40f940:	mov	x21, x0
  40f944:	stp	x19, x20, [sp, #32]
  40f948:	mov	w19, #0xa                   	// #10
  40f94c:	ldp	x6, x7, [x22, #256]
  40f950:	stp	x6, x7, [sp, #120]
  40f954:	add	x4, x22, #0x100
  40f958:	ldp	x6, x7, [x4, #16]
  40f95c:	stp	x23, x24, [sp, #64]
  40f960:	ldp	x8, x9, [x4, #32]
  40f964:	stp	x25, x26, [sp, #80]
  40f968:	ldr	x0, [x4, #48]
  40f96c:	stp	x27, x28, [sp, #96]
  40f970:	str	w19, [sp, #120]
  40f974:	stp	x6, x7, [sp, #136]
  40f978:	stp	x8, x9, [sp, #152]
  40f97c:	str	x0, [sp, #168]
  40f980:	b.eq	40fad4 <__fxstatat@plt+0xcb14>  // b.none
  40f984:	adrp	x28, 42d000 <__fxstatat@plt+0x2a040>
  40f988:	add	x27, x28, #0x428
  40f98c:	mov	x20, x1
  40f990:	mov	x24, x2
  40f994:	mov	x25, x3
  40f998:	stp	x21, x1, [sp, #160]
  40f99c:	bl	402f10 <__errno_location@plt>
  40f9a0:	ldr	w1, [x27, #8]
  40f9a4:	mov	w4, w19
  40f9a8:	ldr	w26, [x0]
  40f9ac:	mov	x23, x0
  40f9b0:	ldr	x19, [x28, #1064]
  40f9b4:	cmp	w1, #0x0
  40f9b8:	b.gt	40fa08 <__fxstatat@plt+0xca48>
  40f9bc:	add	x0, x27, #0x10
  40f9c0:	cmp	x19, x0
  40f9c4:	b.eq	40fab4 <__fxstatat@plt+0xcaf4>  // b.none
  40f9c8:	mov	x0, x19
  40f9cc:	mov	x1, #0x10                  	// #16
  40f9d0:	bl	4137f8 <__fxstatat@plt+0x10838>
  40f9d4:	mov	x19, x0
  40f9d8:	str	x0, [x28, #1064]
  40f9dc:	ldr	w0, [x27, #8]
  40f9e0:	mov	w20, #0x1                   	// #1
  40f9e4:	mov	w1, #0x0                   	// #0
  40f9e8:	sub	w2, w20, w0
  40f9ec:	add	x0, x19, w0, sxtw #4
  40f9f0:	sbfiz	x2, x2, #4, #32
  40f9f4:	bl	402ab0 <memset@plt>
  40f9f8:	ldr	w4, [sp, #120]
  40f9fc:	str	w20, [x27, #8]
  40fa00:	ldr	x21, [sp, #160]
  40fa04:	ldr	x20, [sp, #168]
  40fa08:	mov	x7, x21
  40fa0c:	ldp	x28, x21, [x19]
  40fa10:	str	x20, [sp]
  40fa14:	ldr	w27, [sp, #124]
  40fa18:	add	x6, sp, #0x80
  40fa1c:	mov	x3, x25
  40fa20:	mov	x2, x24
  40fa24:	orr	w27, w27, #0x1
  40fa28:	mov	w5, w27
  40fa2c:	mov	x1, x28
  40fa30:	mov	x0, x21
  40fa34:	bl	40ced0 <__fxstatat@plt+0x9f10>
  40fa38:	cmp	x28, x0
  40fa3c:	b.hi	40fa8c <__fxstatat@plt+0xcacc>  // b.pmore
  40fa40:	add	x20, x0, #0x1
  40fa44:	str	x20, [x19]
  40fa48:	cmp	x21, x22
  40fa4c:	b.eq	40fa58 <__fxstatat@plt+0xca98>  // b.none
  40fa50:	mov	x0, x21
  40fa54:	bl	402ce0 <free@plt>
  40fa58:	mov	x0, x20
  40fa5c:	bl	4137c8 <__fxstatat@plt+0x10808>
  40fa60:	ldp	x7, x1, [sp, #160]
  40fa64:	str	x0, [x19, #8]
  40fa68:	ldr	w4, [sp, #120]
  40fa6c:	mov	x21, x0
  40fa70:	str	x1, [sp]
  40fa74:	add	x6, sp, #0x80
  40fa78:	mov	w5, w27
  40fa7c:	mov	x3, x25
  40fa80:	mov	x2, x24
  40fa84:	mov	x1, x20
  40fa88:	bl	40ced0 <__fxstatat@plt+0x9f10>
  40fa8c:	mov	x0, x21
  40fa90:	ldp	x29, x30, [sp, #16]
  40fa94:	ldp	x19, x20, [sp, #32]
  40fa98:	ldp	x21, x22, [sp, #48]
  40fa9c:	ldp	x27, x28, [sp, #96]
  40faa0:	str	w26, [x23]
  40faa4:	ldp	x23, x24, [sp, #64]
  40faa8:	ldp	x25, x26, [sp, #80]
  40faac:	add	sp, sp, #0xb0
  40fab0:	ret
  40fab4:	mov	x1, #0x10                  	// #16
  40fab8:	mov	x0, #0x0                   	// #0
  40fabc:	bl	4137f8 <__fxstatat@plt+0x10838>
  40fac0:	mov	x19, x0
  40fac4:	str	x0, [x28, #1064]
  40fac8:	ldp	x0, x1, [x27, #16]
  40facc:	stp	x0, x1, [x19]
  40fad0:	b	40f9dc <__fxstatat@plt+0xca1c>
  40fad4:	bl	402bc0 <abort@plt>
  40fad8:	sub	sp, sp, #0x80
  40fadc:	stp	x29, x30, [sp, #16]
  40fae0:	add	x29, sp, #0x10
  40fae4:	stp	x19, x20, [sp, #32]
  40fae8:	mov	w19, w0
  40faec:	stp	x21, x22, [sp, #48]
  40faf0:	stp	x23, x24, [sp, #64]
  40faf4:	mov	x23, x1
  40faf8:	mov	x24, x2
  40fafc:	stp	x25, x26, [sp, #80]
  40fb00:	adrp	x26, 42d000 <__fxstatat@plt+0x2a040>
  40fb04:	stp	x27, x28, [sp, #96]
  40fb08:	bl	402f10 <__errno_location@plt>
  40fb0c:	mov	x22, x0
  40fb10:	ldr	w0, [x0]
  40fb14:	str	w0, [sp, #124]
  40fb18:	ldr	x21, [x26, #1064]
  40fb1c:	tbnz	w19, #31, 40fc60 <__fxstatat@plt+0xcca0>
  40fb20:	add	x20, x26, #0x428
  40fb24:	ldr	w0, [x20, #8]
  40fb28:	cmp	w19, w0
  40fb2c:	b.lt	40fb7c <__fxstatat@plt+0xcbbc>  // b.tstop
  40fb30:	mov	w0, #0x7fffffff            	// #2147483647
  40fb34:	cmp	w19, w0
  40fb38:	b.eq	40fc5c <__fxstatat@plt+0xcc9c>  // b.none
  40fb3c:	add	w27, w19, #0x1
  40fb40:	add	x0, x20, #0x10
  40fb44:	cmp	x21, x0
  40fb48:	sbfiz	x1, x27, #4, #32
  40fb4c:	b.eq	40fc40 <__fxstatat@plt+0xcc80>  // b.none
  40fb50:	mov	x0, x21
  40fb54:	bl	4137f8 <__fxstatat@plt+0x10838>
  40fb58:	mov	x21, x0
  40fb5c:	str	x0, [x26, #1064]
  40fb60:	ldr	w0, [x20, #8]
  40fb64:	mov	w1, #0x0                   	// #0
  40fb68:	sub	w2, w27, w0
  40fb6c:	add	x0, x21, w0, sxtw #4
  40fb70:	sbfiz	x2, x2, #4, #32
  40fb74:	bl	402ab0 <memset@plt>
  40fb78:	str	w27, [x20, #8]
  40fb7c:	sbfiz	x19, x19, #4, #32
  40fb80:	add	x6, x20, #0x28
  40fb84:	add	x26, x21, x19
  40fb88:	mov	x3, x24
  40fb8c:	ldp	x7, x0, [x20, #72]
  40fb90:	mov	x2, x23
  40fb94:	ldp	w4, w5, [x20, #32]
  40fb98:	ldr	x27, [x21, x19]
  40fb9c:	orr	w25, w5, #0x1
  40fba0:	ldr	x28, [x26, #8]
  40fba4:	str	x0, [sp]
  40fba8:	mov	x1, x27
  40fbac:	mov	w5, w25
  40fbb0:	mov	x0, x28
  40fbb4:	bl	40ced0 <__fxstatat@plt+0x9f10>
  40fbb8:	cmp	x27, x0
  40fbbc:	b.hi	40fc14 <__fxstatat@plt+0xcc54>  // b.pmore
  40fbc0:	add	x27, x0, #0x1
  40fbc4:	str	x27, [x21, x19]
  40fbc8:	adrp	x0, 42d000 <__fxstatat@plt+0x2a040>
  40fbcc:	add	x0, x0, #0x970
  40fbd0:	cmp	x28, x0
  40fbd4:	b.eq	40fbe0 <__fxstatat@plt+0xcc20>  // b.none
  40fbd8:	mov	x0, x28
  40fbdc:	bl	402ce0 <free@plt>
  40fbe0:	mov	x0, x27
  40fbe4:	bl	4137c8 <__fxstatat@plt+0x10808>
  40fbe8:	ldp	x7, x1, [x20, #72]
  40fbec:	str	x0, [x26, #8]
  40fbf0:	ldr	w4, [x20, #32]
  40fbf4:	mov	x28, x0
  40fbf8:	str	x1, [sp]
  40fbfc:	mov	w5, w25
  40fc00:	mov	x3, x24
  40fc04:	mov	x2, x23
  40fc08:	add	x6, x20, #0x28
  40fc0c:	mov	x1, x27
  40fc10:	bl	40ced0 <__fxstatat@plt+0x9f10>
  40fc14:	ldr	w0, [sp, #124]
  40fc18:	ldp	x29, x30, [sp, #16]
  40fc1c:	ldp	x19, x20, [sp, #32]
  40fc20:	ldp	x23, x24, [sp, #64]
  40fc24:	ldp	x25, x26, [sp, #80]
  40fc28:	str	w0, [x22]
  40fc2c:	mov	x0, x28
  40fc30:	ldp	x21, x22, [sp, #48]
  40fc34:	ldp	x27, x28, [sp, #96]
  40fc38:	add	sp, sp, #0x80
  40fc3c:	ret
  40fc40:	mov	x0, #0x0                   	// #0
  40fc44:	bl	4137f8 <__fxstatat@plt+0x10838>
  40fc48:	mov	x21, x0
  40fc4c:	str	x0, [x26, #1064]
  40fc50:	ldp	x0, x1, [x20, #16]
  40fc54:	stp	x0, x1, [x21]
  40fc58:	b	40fb60 <__fxstatat@plt+0xcba0>
  40fc5c:	bl	413990 <__fxstatat@plt+0x109d0>
  40fc60:	bl	402bc0 <abort@plt>
  40fc64:	nop
  40fc68:	sub	sp, sp, #0x70
  40fc6c:	stp	x29, x30, [sp, #16]
  40fc70:	add	x29, sp, #0x10
  40fc74:	stp	x19, x20, [sp, #32]
  40fc78:	stp	x21, x22, [sp, #48]
  40fc7c:	adrp	x21, 42d000 <__fxstatat@plt+0x2a040>
  40fc80:	add	x19, x21, #0x428
  40fc84:	stp	x23, x24, [sp, #64]
  40fc88:	mov	x24, x0
  40fc8c:	stp	x25, x26, [sp, #80]
  40fc90:	mov	x25, x1
  40fc94:	str	x27, [sp, #96]
  40fc98:	bl	402f10 <__errno_location@plt>
  40fc9c:	mov	x23, x0
  40fca0:	ldr	w0, [x19, #8]
  40fca4:	ldr	x20, [x21, #1064]
  40fca8:	cmp	w0, #0x0
  40fcac:	ldr	w26, [x23]
  40fcb0:	b.gt	40fcf4 <__fxstatat@plt+0xcd34>
  40fcb4:	add	x0, x19, #0x10
  40fcb8:	cmp	x20, x0
  40fcbc:	b.eq	40fda8 <__fxstatat@plt+0xcde8>  // b.none
  40fcc0:	mov	x0, x20
  40fcc4:	mov	x1, #0x10                  	// #16
  40fcc8:	bl	4137f8 <__fxstatat@plt+0x10838>
  40fccc:	mov	x20, x0
  40fcd0:	str	x0, [x21, #1064]
  40fcd4:	ldr	w0, [x19, #8]
  40fcd8:	mov	w21, #0x1                   	// #1
  40fcdc:	mov	w1, #0x0                   	// #0
  40fce0:	sub	w2, w21, w0
  40fce4:	add	x0, x20, w0, sxtw #4
  40fce8:	sbfiz	x2, x2, #4, #32
  40fcec:	bl	402ab0 <memset@plt>
  40fcf0:	str	w21, [x19, #8]
  40fcf4:	ldp	x21, x22, [x20]
  40fcf8:	add	x6, x19, #0x28
  40fcfc:	ldp	x7, x0, [x19, #72]
  40fd00:	str	x0, [sp]
  40fd04:	ldp	w4, w27, [x19, #32]
  40fd08:	mov	x3, x25
  40fd0c:	mov	x2, x24
  40fd10:	mov	x1, x21
  40fd14:	orr	w27, w27, #0x1
  40fd18:	mov	x0, x22
  40fd1c:	mov	w5, w27
  40fd20:	bl	40ced0 <__fxstatat@plt+0x9f10>
  40fd24:	cmp	x21, x0
  40fd28:	b.hi	40fd80 <__fxstatat@plt+0xcdc0>  // b.pmore
  40fd2c:	add	x21, x0, #0x1
  40fd30:	str	x21, [x20]
  40fd34:	adrp	x0, 42d000 <__fxstatat@plt+0x2a040>
  40fd38:	add	x0, x0, #0x970
  40fd3c:	cmp	x22, x0
  40fd40:	b.eq	40fd4c <__fxstatat@plt+0xcd8c>  // b.none
  40fd44:	mov	x0, x22
  40fd48:	bl	402ce0 <free@plt>
  40fd4c:	mov	x0, x21
  40fd50:	bl	4137c8 <__fxstatat@plt+0x10808>
  40fd54:	ldp	x7, x1, [x19, #72]
  40fd58:	str	x0, [x20, #8]
  40fd5c:	ldr	w4, [x19, #32]
  40fd60:	mov	x22, x0
  40fd64:	str	x1, [sp]
  40fd68:	mov	w5, w27
  40fd6c:	mov	x3, x25
  40fd70:	mov	x2, x24
  40fd74:	add	x6, x19, #0x28
  40fd78:	mov	x1, x21
  40fd7c:	bl	40ced0 <__fxstatat@plt+0x9f10>
  40fd80:	mov	x0, x22
  40fd84:	ldp	x29, x30, [sp, #16]
  40fd88:	ldp	x19, x20, [sp, #32]
  40fd8c:	ldp	x21, x22, [sp, #48]
  40fd90:	ldr	x27, [sp, #96]
  40fd94:	str	w26, [x23]
  40fd98:	ldp	x23, x24, [sp, #64]
  40fd9c:	ldp	x25, x26, [sp, #80]
  40fda0:	add	sp, sp, #0x70
  40fda4:	ret
  40fda8:	mov	x1, #0x10                  	// #16
  40fdac:	mov	x0, #0x0                   	// #0
  40fdb0:	bl	4137f8 <__fxstatat@plt+0x10838>
  40fdb4:	mov	x20, x0
  40fdb8:	str	x0, [x21, #1064]
  40fdbc:	ldp	x0, x1, [x19, #16]
  40fdc0:	stp	x0, x1, [x20]
  40fdc4:	b	40fcd4 <__fxstatat@plt+0xcd14>
  40fdc8:	sub	sp, sp, #0x70
  40fdcc:	stp	x29, x30, [sp, #16]
  40fdd0:	add	x29, sp, #0x10
  40fdd4:	stp	x21, x22, [sp, #48]
  40fdd8:	adrp	x22, 42d000 <__fxstatat@plt+0x2a040>
  40fddc:	stp	x19, x20, [sp, #32]
  40fde0:	mov	w19, w0
  40fde4:	stp	x23, x24, [sp, #64]
  40fde8:	mov	x24, x1
  40fdec:	stp	x25, x26, [sp, #80]
  40fdf0:	stp	x27, x28, [sp, #96]
  40fdf4:	bl	402f10 <__errno_location@plt>
  40fdf8:	ldr	w25, [x0]
  40fdfc:	ldr	x21, [x22, #1064]
  40fe00:	tbnz	w19, #31, 40ff44 <__fxstatat@plt+0xcf84>
  40fe04:	add	x20, x22, #0x428
  40fe08:	mov	x23, x0
  40fe0c:	ldr	w0, [x20, #8]
  40fe10:	cmp	w19, w0
  40fe14:	b.lt	40fe64 <__fxstatat@plt+0xcea4>  // b.tstop
  40fe18:	mov	w0, #0x7fffffff            	// #2147483647
  40fe1c:	cmp	w19, w0
  40fe20:	b.eq	40ff40 <__fxstatat@plt+0xcf80>  // b.none
  40fe24:	add	w26, w19, #0x1
  40fe28:	add	x0, x20, #0x10
  40fe2c:	cmp	x21, x0
  40fe30:	sbfiz	x1, x26, #4, #32
  40fe34:	b.eq	40ff24 <__fxstatat@plt+0xcf64>  // b.none
  40fe38:	mov	x0, x21
  40fe3c:	bl	4137f8 <__fxstatat@plt+0x10838>
  40fe40:	mov	x21, x0
  40fe44:	str	x0, [x22, #1064]
  40fe48:	ldr	w0, [x20, #8]
  40fe4c:	mov	w1, #0x0                   	// #0
  40fe50:	sub	w2, w26, w0
  40fe54:	add	x0, x21, w0, sxtw #4
  40fe58:	sbfiz	x2, x2, #4, #32
  40fe5c:	bl	402ab0 <memset@plt>
  40fe60:	str	w26, [x20, #8]
  40fe64:	sbfiz	x19, x19, #4, #32
  40fe68:	add	x6, x20, #0x28
  40fe6c:	add	x26, x21, x19
  40fe70:	mov	x2, x24
  40fe74:	ldp	x7, x0, [x20, #72]
  40fe78:	mov	x3, #0xffffffffffffffff    	// #-1
  40fe7c:	ldp	w4, w28, [x20, #32]
  40fe80:	ldr	x22, [x21, x19]
  40fe84:	orr	w28, w28, #0x1
  40fe88:	ldr	x27, [x26, #8]
  40fe8c:	str	x0, [sp]
  40fe90:	mov	x1, x22
  40fe94:	mov	w5, w28
  40fe98:	mov	x0, x27
  40fe9c:	bl	40ced0 <__fxstatat@plt+0x9f10>
  40fea0:	cmp	x22, x0
  40fea4:	b.hi	40fefc <__fxstatat@plt+0xcf3c>  // b.pmore
  40fea8:	add	x22, x0, #0x1
  40feac:	str	x22, [x21, x19]
  40feb0:	adrp	x0, 42d000 <__fxstatat@plt+0x2a040>
  40feb4:	add	x0, x0, #0x970
  40feb8:	cmp	x27, x0
  40febc:	b.eq	40fec8 <__fxstatat@plt+0xcf08>  // b.none
  40fec0:	mov	x0, x27
  40fec4:	bl	402ce0 <free@plt>
  40fec8:	mov	x0, x22
  40fecc:	bl	4137c8 <__fxstatat@plt+0x10808>
  40fed0:	ldp	x7, x1, [x20, #72]
  40fed4:	str	x0, [x26, #8]
  40fed8:	ldr	w4, [x20, #32]
  40fedc:	mov	x27, x0
  40fee0:	str	x1, [sp]
  40fee4:	mov	w5, w28
  40fee8:	mov	x2, x24
  40feec:	add	x6, x20, #0x28
  40fef0:	mov	x1, x22
  40fef4:	mov	x3, #0xffffffffffffffff    	// #-1
  40fef8:	bl	40ced0 <__fxstatat@plt+0x9f10>
  40fefc:	mov	x0, x27
  40ff00:	ldp	x29, x30, [sp, #16]
  40ff04:	ldp	x19, x20, [sp, #32]
  40ff08:	ldp	x21, x22, [sp, #48]
  40ff0c:	ldp	x27, x28, [sp, #96]
  40ff10:	str	w25, [x23]
  40ff14:	ldp	x23, x24, [sp, #64]
  40ff18:	ldp	x25, x26, [sp, #80]
  40ff1c:	add	sp, sp, #0x70
  40ff20:	ret
  40ff24:	mov	x0, #0x0                   	// #0
  40ff28:	bl	4137f8 <__fxstatat@plt+0x10838>
  40ff2c:	mov	x21, x0
  40ff30:	str	x0, [x22, #1064]
  40ff34:	ldp	x0, x1, [x20, #16]
  40ff38:	stp	x0, x1, [x21]
  40ff3c:	b	40fe48 <__fxstatat@plt+0xce88>
  40ff40:	bl	413990 <__fxstatat@plt+0x109d0>
  40ff44:	bl	402bc0 <abort@plt>
  40ff48:	sub	sp, sp, #0x60
  40ff4c:	stp	x29, x30, [sp, #16]
  40ff50:	add	x29, sp, #0x10
  40ff54:	stp	x19, x20, [sp, #32]
  40ff58:	stp	x21, x22, [sp, #48]
  40ff5c:	adrp	x21, 42d000 <__fxstatat@plt+0x2a040>
  40ff60:	add	x19, x21, #0x428
  40ff64:	stp	x23, x24, [sp, #64]
  40ff68:	mov	x24, x0
  40ff6c:	stp	x25, x26, [sp, #80]
  40ff70:	bl	402f10 <__errno_location@plt>
  40ff74:	mov	x23, x0
  40ff78:	ldr	w0, [x19, #8]
  40ff7c:	ldr	x20, [x21, #1064]
  40ff80:	cmp	w0, #0x0
  40ff84:	ldr	w25, [x23]
  40ff88:	b.gt	40ffcc <__fxstatat@plt+0xd00c>
  40ff8c:	add	x0, x19, #0x10
  40ff90:	cmp	x20, x0
  40ff94:	b.eq	41007c <__fxstatat@plt+0xd0bc>  // b.none
  40ff98:	mov	x0, x20
  40ff9c:	mov	x1, #0x10                  	// #16
  40ffa0:	bl	4137f8 <__fxstatat@plt+0x10838>
  40ffa4:	mov	x20, x0
  40ffa8:	str	x0, [x21, #1064]
  40ffac:	ldr	w0, [x19, #8]
  40ffb0:	mov	w21, #0x1                   	// #1
  40ffb4:	mov	w1, #0x0                   	// #0
  40ffb8:	sub	w2, w21, w0
  40ffbc:	add	x0, x20, w0, sxtw #4
  40ffc0:	sbfiz	x2, x2, #4, #32
  40ffc4:	bl	402ab0 <memset@plt>
  40ffc8:	str	w21, [x19, #8]
  40ffcc:	ldp	x21, x22, [x20]
  40ffd0:	add	x6, x19, #0x28
  40ffd4:	ldp	x7, x0, [x19, #72]
  40ffd8:	str	x0, [sp]
  40ffdc:	ldp	w4, w26, [x19, #32]
  40ffe0:	mov	x2, x24
  40ffe4:	mov	x1, x21
  40ffe8:	mov	x0, x22
  40ffec:	orr	w26, w26, #0x1
  40fff0:	mov	x3, #0xffffffffffffffff    	// #-1
  40fff4:	mov	w5, w26
  40fff8:	bl	40ced0 <__fxstatat@plt+0x9f10>
  40fffc:	cmp	x21, x0
  410000:	b.hi	410058 <__fxstatat@plt+0xd098>  // b.pmore
  410004:	add	x21, x0, #0x1
  410008:	str	x21, [x20]
  41000c:	adrp	x0, 42d000 <__fxstatat@plt+0x2a040>
  410010:	add	x0, x0, #0x970
  410014:	cmp	x22, x0
  410018:	b.eq	410024 <__fxstatat@plt+0xd064>  // b.none
  41001c:	mov	x0, x22
  410020:	bl	402ce0 <free@plt>
  410024:	mov	x0, x21
  410028:	bl	4137c8 <__fxstatat@plt+0x10808>
  41002c:	ldp	x7, x1, [x19, #72]
  410030:	str	x0, [x20, #8]
  410034:	ldr	w4, [x19, #32]
  410038:	mov	x22, x0
  41003c:	str	x1, [sp]
  410040:	mov	w5, w26
  410044:	mov	x2, x24
  410048:	add	x6, x19, #0x28
  41004c:	mov	x1, x21
  410050:	mov	x3, #0xffffffffffffffff    	// #-1
  410054:	bl	40ced0 <__fxstatat@plt+0x9f10>
  410058:	mov	x0, x22
  41005c:	ldp	x29, x30, [sp, #16]
  410060:	ldp	x19, x20, [sp, #32]
  410064:	ldp	x21, x22, [sp, #48]
  410068:	str	w25, [x23]
  41006c:	ldp	x23, x24, [sp, #64]
  410070:	ldp	x25, x26, [sp, #80]
  410074:	add	sp, sp, #0x60
  410078:	ret
  41007c:	mov	x1, #0x10                  	// #16
  410080:	mov	x0, #0x0                   	// #0
  410084:	bl	4137f8 <__fxstatat@plt+0x10838>
  410088:	mov	x20, x0
  41008c:	str	x0, [x21, #1064]
  410090:	ldp	x0, x1, [x19, #16]
  410094:	stp	x0, x1, [x20]
  410098:	b	40ffac <__fxstatat@plt+0xcfec>
  41009c:	nop
  4100a0:	stp	x29, x30, [sp, #-336]!
  4100a4:	mov	x29, sp
  4100a8:	stp	x19, x20, [sp, #16]
  4100ac:	mov	x20, x3
  4100b0:	stp	x21, x22, [sp, #32]
  4100b4:	mov	x21, x1
  4100b8:	stp	x23, x24, [sp, #48]
  4100bc:	mov	w24, w2
  4100c0:	stp	x25, x26, [sp, #64]
  4100c4:	mov	w25, w0
  4100c8:	mov	w26, w4
  4100cc:	bl	402cf0 <renameat2@plt>
  4100d0:	mov	w19, w0
  4100d4:	tbz	w0, #31, 410114 <__fxstatat@plt+0xd154>
  4100d8:	bl	402f10 <__errno_location@plt>
  4100dc:	mov	x22, x0
  4100e0:	ldr	w0, [x0]
  4100e4:	sub	w1, w0, #0x16
  4100e8:	tst	w1, #0xffffffef
  4100ec:	cset	w23, ne  // ne = any
  4100f0:	cmp	w0, #0x5f
  4100f4:	csel	w23, w23, wzr, ne  // ne = any
  4100f8:	cbnz	w23, 410114 <__fxstatat@plt+0xd154>
  4100fc:	cbz	w26, 410168 <__fxstatat@plt+0xd1a8>
  410100:	tst	w26, #0xfffffffe
  410104:	b.eq	410130 <__fxstatat@plt+0xd170>  // b.none
  410108:	mov	w0, #0x5f                  	// #95
  41010c:	mov	w19, #0xffffffff            	// #-1
  410110:	str	w0, [x22]
  410114:	mov	w0, w19
  410118:	ldp	x19, x20, [sp, #16]
  41011c:	ldp	x21, x22, [sp, #32]
  410120:	ldp	x23, x24, [sp, #48]
  410124:	ldp	x25, x26, [sp, #64]
  410128:	ldp	x29, x30, [sp], #336
  41012c:	ret
  410130:	add	x3, sp, #0xd0
  410134:	mov	x2, x20
  410138:	mov	w1, w24
  41013c:	mov	w4, #0x100                 	// #256
  410140:	mov	w0, #0x0                   	// #0
  410144:	bl	402fc0 <__fxstatat@plt>
  410148:	cbz	w0, 410258 <__fxstatat@plt+0xd298>
  41014c:	ldr	w0, [x22]
  410150:	cmp	w0, #0x4b
  410154:	b.eq	410258 <__fxstatat@plt+0xd298>  // b.none
  410158:	cmp	w0, #0x2
  41015c:	b.ne	410250 <__fxstatat@plt+0xd290>  // b.any
  410160:	mov	w23, #0x1                   	// #1
  410164:	nop
  410168:	mov	x0, x21
  41016c:	bl	402820 <strlen@plt>
  410170:	mov	x19, x0
  410174:	mov	x0, x20
  410178:	bl	402820 <strlen@plt>
  41017c:	cmp	x19, #0x0
  410180:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  410184:	b.eq	41021c <__fxstatat@plt+0xd25c>  // b.none
  410188:	add	x19, x21, x19
  41018c:	add	x0, x20, x0
  410190:	mov	w1, #0x2f                  	// #47
  410194:	ldurb	w2, [x19, #-1]
  410198:	ldurb	w0, [x0, #-1]
  41019c:	cmp	w2, w1
  4101a0:	ccmp	w0, w1, #0x4, ne  // ne = any
  4101a4:	b.ne	41021c <__fxstatat@plt+0xd25c>  // b.any
  4101a8:	add	x3, sp, #0x50
  4101ac:	mov	x2, x21
  4101b0:	mov	w1, w25
  4101b4:	mov	w4, #0x100                 	// #256
  4101b8:	mov	w0, #0x0                   	// #0
  4101bc:	bl	402fc0 <__fxstatat@plt>
  4101c0:	cbnz	w0, 410250 <__fxstatat@plt+0xd290>
  4101c4:	cbz	w23, 4101e8 <__fxstatat@plt+0xd228>
  4101c8:	ldr	w0, [sp, #96]
  4101cc:	and	w0, w0, #0xf000
  4101d0:	cmp	w0, #0x4, lsl #12
  4101d4:	b.eq	41021c <__fxstatat@plt+0xd25c>  // b.none
  4101d8:	mov	w0, #0x2                   	// #2
  4101dc:	mov	w19, #0xffffffff            	// #-1
  4101e0:	str	w0, [x22]
  4101e4:	b	410114 <__fxstatat@plt+0xd154>
  4101e8:	add	x3, sp, #0xd0
  4101ec:	mov	x2, x20
  4101f0:	mov	w1, w24
  4101f4:	mov	w4, #0x100                 	// #256
  4101f8:	bl	402fc0 <__fxstatat@plt>
  4101fc:	cbz	w0, 410268 <__fxstatat@plt+0xd2a8>
  410200:	ldr	w0, [x22]
  410204:	cmp	w0, #0x2
  410208:	b.ne	410250 <__fxstatat@plt+0xd290>  // b.any
  41020c:	ldr	w0, [sp, #96]
  410210:	and	w0, w0, #0xf000
  410214:	cmp	w0, #0x4, lsl #12
  410218:	b.ne	410250 <__fxstatat@plt+0xd290>  // b.any
  41021c:	mov	x3, x20
  410220:	mov	w2, w24
  410224:	mov	x1, x21
  410228:	mov	w0, w25
  41022c:	bl	402d30 <renameat@plt>
  410230:	mov	w19, w0
  410234:	mov	w0, w19
  410238:	ldp	x19, x20, [sp, #16]
  41023c:	ldp	x21, x22, [sp, #32]
  410240:	ldp	x23, x24, [sp, #48]
  410244:	ldp	x25, x26, [sp, #64]
  410248:	ldp	x29, x30, [sp], #336
  41024c:	ret
  410250:	mov	w19, #0xffffffff            	// #-1
  410254:	b	410114 <__fxstatat@plt+0xd154>
  410258:	mov	w0, #0x11                  	// #17
  41025c:	mov	w19, #0xffffffff            	// #-1
  410260:	str	w0, [x22]
  410264:	b	410114 <__fxstatat@plt+0xd154>
  410268:	ldr	w0, [sp, #224]
  41026c:	and	w0, w0, #0xf000
  410270:	cmp	w0, #0x4, lsl #12
  410274:	b.eq	410288 <__fxstatat@plt+0xd2c8>  // b.none
  410278:	mov	w0, #0x14                  	// #20
  41027c:	mov	w19, #0xffffffff            	// #-1
  410280:	str	w0, [x22]
  410284:	b	410114 <__fxstatat@plt+0xd154>
  410288:	ldr	w0, [sp, #96]
  41028c:	and	w0, w0, #0xf000
  410290:	cmp	w0, #0x4, lsl #12
  410294:	b.eq	41021c <__fxstatat@plt+0xd25c>  // b.none
  410298:	mov	w0, #0x15                  	// #21
  41029c:	mov	w19, #0xffffffff            	// #-1
  4102a0:	str	w0, [x22]
  4102a4:	b	410114 <__fxstatat@plt+0xd154>
  4102a8:	stp	x29, x30, [sp, #-64]!
  4102ac:	mov	x29, sp
  4102b0:	stp	x19, x20, [sp, #16]
  4102b4:	mov	x20, x2
  4102b8:	stp	x21, x22, [sp, #32]
  4102bc:	mov	w22, w0
  4102c0:	mov	x21, x1
  4102c4:	str	x23, [sp, #48]
  4102c8:	mov	x23, #0x7ff00000            	// #2146435072
  4102cc:	nop
  4102d0:	mov	x2, x20
  4102d4:	mov	x1, x21
  4102d8:	mov	w0, w22
  4102dc:	bl	402bb0 <write@plt>
  4102e0:	mov	x19, x0
  4102e4:	tbz	x0, #63, 410308 <__fxstatat@plt+0xd348>
  4102e8:	bl	402f10 <__errno_location@plt>
  4102ec:	ldr	w2, [x0]
  4102f0:	cmp	w2, #0x4
  4102f4:	b.eq	4102d0 <__fxstatat@plt+0xd310>  // b.none
  4102f8:	cmp	w2, #0x16
  4102fc:	ccmp	x20, x23, #0x0, eq  // eq = none
  410300:	mov	x20, #0x7ff00000            	// #2146435072
  410304:	b.hi	4102d0 <__fxstatat@plt+0xd310>  // b.pmore
  410308:	mov	x0, x19
  41030c:	ldp	x19, x20, [sp, #16]
  410310:	ldp	x21, x22, [sp, #32]
  410314:	ldr	x23, [sp, #48]
  410318:	ldp	x29, x30, [sp], #64
  41031c:	ret
  410320:	stp	x29, x30, [sp, #-320]!
  410324:	mov	x29, sp
  410328:	stp	x19, x20, [sp, #16]
  41032c:	stp	x21, x22, [sp, #32]
  410330:	mov	x22, x1
  410334:	str	x23, [sp, #48]
  410338:	mov	x23, x0
  41033c:	bl	40b040 <__fxstatat@plt+0x8080>
  410340:	mov	x19, x0
  410344:	mov	x0, x22
  410348:	bl	40b040 <__fxstatat@plt+0x8080>
  41034c:	mov	x20, x0
  410350:	mov	x0, x19
  410354:	bl	40b098 <__fxstatat@plt+0x80d8>
  410358:	mov	x21, x0
  41035c:	mov	x0, x20
  410360:	bl	40b098 <__fxstatat@plt+0x80d8>
  410364:	cmp	x21, x0
  410368:	b.eq	410388 <__fxstatat@plt+0xd3c8>  // b.none
  41036c:	mov	w19, #0x0                   	// #0
  410370:	mov	w0, w19
  410374:	ldp	x19, x20, [sp, #16]
  410378:	ldp	x21, x22, [sp, #32]
  41037c:	ldr	x23, [sp, #48]
  410380:	ldp	x29, x30, [sp], #320
  410384:	ret
  410388:	mov	x2, x21
  41038c:	mov	x1, x20
  410390:	mov	x0, x19
  410394:	bl	402c30 <memcmp@plt>
  410398:	cbnz	w0, 41036c <__fxstatat@plt+0xd3ac>
  41039c:	mov	x0, x23
  4103a0:	bl	40af10 <__fxstatat@plt+0x7f50>
  4103a4:	add	x3, sp, #0x40
  4103a8:	mov	x19, x0
  4103ac:	mov	x2, x0
  4103b0:	mov	w4, #0x100                 	// #256
  4103b4:	mov	w1, #0xffffff9c            	// #-100
  4103b8:	mov	w0, #0x0                   	// #0
  4103bc:	bl	402fc0 <__fxstatat@plt>
  4103c0:	cbnz	w0, 41045c <__fxstatat@plt+0xd49c>
  4103c4:	mov	x0, x19
  4103c8:	bl	402ce0 <free@plt>
  4103cc:	mov	x0, x22
  4103d0:	bl	40af10 <__fxstatat@plt+0x7f50>
  4103d4:	add	x3, sp, #0xc0
  4103d8:	mov	x20, x0
  4103dc:	mov	x2, x0
  4103e0:	mov	w4, #0x100                 	// #256
  4103e4:	mov	w1, #0xffffff9c            	// #-100
  4103e8:	mov	w0, #0x0                   	// #0
  4103ec:	bl	402fc0 <__fxstatat@plt>
  4103f0:	cbnz	w0, 410438 <__fxstatat@plt+0xd478>
  4103f4:	ldr	x1, [sp, #72]
  4103f8:	mov	w19, #0x0                   	// #0
  4103fc:	ldr	x0, [sp, #200]
  410400:	cmp	x1, x0
  410404:	b.ne	410418 <__fxstatat@plt+0xd458>  // b.any
  410408:	ldr	x1, [sp, #64]
  41040c:	ldr	x0, [sp, #192]
  410410:	cmp	x1, x0
  410414:	cset	w19, eq  // eq = none
  410418:	mov	x0, x20
  41041c:	bl	402ce0 <free@plt>
  410420:	mov	w0, w19
  410424:	ldp	x19, x20, [sp, #16]
  410428:	ldp	x21, x22, [sp, #32]
  41042c:	ldr	x23, [sp, #48]
  410430:	ldp	x29, x30, [sp], #320
  410434:	ret
  410438:	bl	402f10 <__errno_location@plt>
  41043c:	mov	x1, x0
  410440:	mov	x3, x20
  410444:	adrp	x2, 417000 <__fxstatat@plt+0x14040>
  410448:	mov	w0, #0x1                   	// #1
  41044c:	add	x2, x2, #0xae0
  410450:	ldr	w1, [x1]
  410454:	bl	402850 <error@plt>
  410458:	b	4103f4 <__fxstatat@plt+0xd434>
  41045c:	bl	402f10 <__errno_location@plt>
  410460:	mov	x1, x0
  410464:	mov	x3, x19
  410468:	adrp	x2, 417000 <__fxstatat@plt+0x14040>
  41046c:	mov	w0, #0x1                   	// #1
  410470:	add	x2, x2, #0xae0
  410474:	ldr	w1, [x1]
  410478:	bl	402850 <error@plt>
  41047c:	b	4103c4 <__fxstatat@plt+0xd404>
  410480:	stp	x29, x30, [sp, #-336]!
  410484:	mov	x29, sp
  410488:	stp	x19, x20, [sp, #16]
  41048c:	stp	x21, x22, [sp, #32]
  410490:	mov	x22, x3
  410494:	stp	x23, x24, [sp, #48]
  410498:	mov	x23, x1
  41049c:	mov	w24, w2
  4104a0:	str	x25, [sp, #64]
  4104a4:	mov	w25, w0
  4104a8:	mov	x0, x1
  4104ac:	bl	40b040 <__fxstatat@plt+0x8080>
  4104b0:	mov	x19, x0
  4104b4:	mov	x0, x22
  4104b8:	bl	40b040 <__fxstatat@plt+0x8080>
  4104bc:	mov	x20, x0
  4104c0:	mov	x0, x19
  4104c4:	bl	40b098 <__fxstatat@plt+0x80d8>
  4104c8:	mov	x21, x0
  4104cc:	mov	x0, x20
  4104d0:	bl	40b098 <__fxstatat@plt+0x80d8>
  4104d4:	cmp	x21, x0
  4104d8:	b.eq	4104fc <__fxstatat@plt+0xd53c>  // b.none
  4104dc:	mov	w19, #0x0                   	// #0
  4104e0:	mov	w0, w19
  4104e4:	ldp	x19, x20, [sp, #16]
  4104e8:	ldp	x21, x22, [sp, #32]
  4104ec:	ldp	x23, x24, [sp, #48]
  4104f0:	ldr	x25, [sp, #64]
  4104f4:	ldp	x29, x30, [sp], #336
  4104f8:	ret
  4104fc:	mov	x2, x21
  410500:	mov	x1, x20
  410504:	mov	x0, x19
  410508:	bl	402c30 <memcmp@plt>
  41050c:	cbnz	w0, 4104dc <__fxstatat@plt+0xd51c>
  410510:	mov	x0, x23
  410514:	bl	40af10 <__fxstatat@plt+0x7f50>
  410518:	mov	w1, w25
  41051c:	mov	x19, x0
  410520:	mov	x2, x0
  410524:	add	x3, sp, #0x50
  410528:	mov	w4, #0x100                 	// #256
  41052c:	mov	w0, #0x0                   	// #0
  410530:	bl	402fc0 <__fxstatat@plt>
  410534:	cbnz	w0, 4105d4 <__fxstatat@plt+0xd614>
  410538:	mov	x0, x19
  41053c:	bl	402ce0 <free@plt>
  410540:	mov	x0, x22
  410544:	bl	40af10 <__fxstatat@plt+0x7f50>
  410548:	mov	w1, w24
  41054c:	mov	x20, x0
  410550:	mov	x2, x0
  410554:	add	x3, sp, #0xd0
  410558:	mov	w4, #0x100                 	// #256
  41055c:	mov	w0, #0x0                   	// #0
  410560:	bl	402fc0 <__fxstatat@plt>
  410564:	cbnz	w0, 4105b0 <__fxstatat@plt+0xd5f0>
  410568:	ldr	x1, [sp, #88]
  41056c:	mov	w19, #0x0                   	// #0
  410570:	ldr	x0, [sp, #216]
  410574:	cmp	x1, x0
  410578:	b.ne	41058c <__fxstatat@plt+0xd5cc>  // b.any
  41057c:	ldr	x1, [sp, #80]
  410580:	ldr	x0, [sp, #208]
  410584:	cmp	x1, x0
  410588:	cset	w19, eq  // eq = none
  41058c:	mov	x0, x20
  410590:	bl	402ce0 <free@plt>
  410594:	mov	w0, w19
  410598:	ldp	x19, x20, [sp, #16]
  41059c:	ldp	x21, x22, [sp, #32]
  4105a0:	ldp	x23, x24, [sp, #48]
  4105a4:	ldr	x25, [sp, #64]
  4105a8:	ldp	x29, x30, [sp], #336
  4105ac:	ret
  4105b0:	bl	402f10 <__errno_location@plt>
  4105b4:	mov	x1, x0
  4105b8:	mov	x3, x20
  4105bc:	adrp	x2, 417000 <__fxstatat@plt+0x14040>
  4105c0:	mov	w0, #0x1                   	// #1
  4105c4:	add	x2, x2, #0xae0
  4105c8:	ldr	w1, [x1]
  4105cc:	bl	402850 <error@plt>
  4105d0:	b	410568 <__fxstatat@plt+0xd5a8>
  4105d4:	bl	402f10 <__errno_location@plt>
  4105d8:	mov	x1, x0
  4105dc:	mov	x3, x19
  4105e0:	adrp	x2, 417000 <__fxstatat@plt+0x14040>
  4105e4:	mov	w0, #0x1                   	// #1
  4105e8:	add	x2, x2, #0xae0
  4105ec:	ldr	w1, [x1]
  4105f0:	bl	402850 <error@plt>
  4105f4:	b	410538 <__fxstatat@plt+0xd578>
  4105f8:	ldr	x2, [x0, #8]
  4105fc:	mov	w3, #0xffffffff            	// #-1
  410600:	ldr	x1, [x1, #8]
  410604:	cmp	x2, x1
  410608:	cset	w0, hi  // hi = pmore
  41060c:	csel	w0, w0, w3, cs  // cs = hs, nlast
  410610:	ret
  410614:	nop
  410618:	ldr	x0, [x0]
  41061c:	ldr	x1, [x1]
  410620:	b	402c70 <strcmp@plt>
  410624:	nop
  410628:	stp	x29, x30, [sp, #-128]!
  41062c:	adrp	x2, 418000 <__fxstatat@plt+0x15040>
  410630:	add	x2, x2, #0x8e0
  410634:	mov	x29, sp
  410638:	stp	x23, x24, [sp, #48]
  41063c:	stp	x25, x26, [sp, #64]
  410640:	ldr	x26, [x2, w1, uxtw #3]
  410644:	cbz	x0, 4108c0 <__fxstatat@plt+0xd900>
  410648:	stp	x19, x20, [sp, #16]
  41064c:	mov	x19, x0
  410650:	mov	x24, #0x0                   	// #0
  410654:	stp	x21, x22, [sp, #32]
  410658:	mov	x25, #0x0                   	// #0
  41065c:	mov	x22, #0x0                   	// #0
  410660:	stp	x27, x28, [sp, #80]
  410664:	bl	402f10 <__errno_location@plt>
  410668:	mov	x20, x0
  41066c:	mov	x21, #0x0                   	// #0
  410670:	mov	x23, #0x0                   	// #0
  410674:	str	xzr, [sp, #96]
  410678:	str	wzr, [x20]
  41067c:	mov	x0, x19
  410680:	bl	402b00 <readdir@plt>
  410684:	mov	x27, x0
  410688:	cbz	x0, 410708 <__fxstatat@plt+0xd748>
  41068c:	ldrb	w0, [x0, #19]
  410690:	add	x28, x27, #0x13
  410694:	cmp	w0, #0x2e
  410698:	b.eq	410730 <__fxstatat@plt+0xd770>  // b.none
  41069c:	cbz	w0, 410678 <__fxstatat@plt+0xd6b8>
  4106a0:	mov	x0, x28
  4106a4:	bl	402820 <strlen@plt>
  4106a8:	add	x2, x0, #0x1
  4106ac:	cbz	x26, 4107d8 <__fxstatat@plt+0xd818>
  4106b0:	ldr	x0, [sp, #96]
  4106b4:	lsl	x5, x22, #4
  4106b8:	cmp	x22, x0
  4106bc:	add	x22, x22, #0x1
  4106c0:	b.eq	410848 <__fxstatat@plt+0xd888>  // b.none
  4106c4:	add	x1, x25, x5
  4106c8:	mov	x0, x28
  4106cc:	stp	x1, x5, [sp, #104]
  4106d0:	str	x2, [sp, #120]
  4106d4:	bl	413950 <__fxstatat@plt+0x10990>
  4106d8:	ldp	x1, x5, [sp, #104]
  4106dc:	ldr	x2, [sp, #120]
  4106e0:	add	x24, x24, x2
  4106e4:	str	x0, [x25, x5]
  4106e8:	ldr	x0, [x27]
  4106ec:	str	x0, [x1, #8]
  4106f0:	str	wzr, [x20]
  4106f4:	mov	x0, x19
  4106f8:	bl	402b00 <readdir@plt>
  4106fc:	mov	x27, x0
  410700:	cbnz	x0, 41068c <__fxstatat@plt+0xd6cc>
  410704:	nop
  410708:	ldr	w19, [x20]
  41070c:	cbnz	w19, 410898 <__fxstatat@plt+0xd8d8>
  410710:	cbz	x26, 410838 <__fxstatat@plt+0xd878>
  410714:	add	x24, x24, #0x1
  410718:	cbnz	x22, 410748 <__fxstatat@plt+0xd788>
  41071c:	mov	x0, x24
  410720:	bl	4137c8 <__fxstatat@plt+0x10808>
  410724:	mov	x23, x0
  410728:	mov	x20, x0
  41072c:	b	4107ac <__fxstatat@plt+0xd7ec>
  410730:	ldrb	w0, [x27, #20]
  410734:	cmp	w0, #0x2e
  410738:	b.ne	41069c <__fxstatat@plt+0xd6dc>  // b.any
  41073c:	ldrb	w0, [x27, #21]
  410740:	cbz	w0, 410678 <__fxstatat@plt+0xd6b8>
  410744:	b	4106a0 <__fxstatat@plt+0xd6e0>
  410748:	mov	x1, x22
  41074c:	mov	x3, x26
  410750:	mov	x2, #0x10                  	// #16
  410754:	mov	x0, x25
  410758:	bl	402910 <qsort@plt>
  41075c:	add	x22, x25, x22, lsl #4
  410760:	mov	x0, x24
  410764:	mov	x19, x25
  410768:	bl	4137c8 <__fxstatat@plt+0x10808>
  41076c:	mov	x23, x0
  410770:	mov	x20, #0x0                   	// #0
  410774:	nop
  410778:	ldr	x1, [x19]
  41077c:	add	x21, x23, x20
  410780:	mov	x0, x21
  410784:	bl	402980 <stpcpy@plt>
  410788:	mov	x1, x0
  41078c:	sub	x1, x1, x21
  410790:	ldr	x0, [x19], #16
  410794:	add	x1, x1, #0x1
  410798:	add	x20, x20, x1
  41079c:	bl	402ce0 <free@plt>
  4107a0:	cmp	x19, x22
  4107a4:	b.ne	410778 <__fxstatat@plt+0xd7b8>  // b.any
  4107a8:	add	x20, x23, x20
  4107ac:	mov	x0, x25
  4107b0:	bl	402ce0 <free@plt>
  4107b4:	strb	wzr, [x20]
  4107b8:	ldp	x19, x20, [sp, #16]
  4107bc:	ldp	x21, x22, [sp, #32]
  4107c0:	ldp	x27, x28, [sp, #80]
  4107c4:	mov	x0, x23
  4107c8:	ldp	x23, x24, [sp, #48]
  4107cc:	ldp	x25, x26, [sp, #64]
  4107d0:	ldp	x29, x30, [sp], #128
  4107d4:	ret
  4107d8:	adds	x3, x24, x2
  4107dc:	sub	x0, x21, x24
  4107e0:	cset	x1, cs  // cs = hs, nlast
  4107e4:	cmp	x0, x2
  4107e8:	b.hi	410824 <__fxstatat@plt+0xd864>  // b.pmore
  4107ec:	cbnz	x1, 410918 <__fxstatat@plt+0xd958>
  4107f0:	cbz	x23, 4108c8 <__fxstatat@plt+0xd908>
  4107f4:	mov	x0, #0x5555555555555555    	// #6148914691236517205
  4107f8:	movk	x0, #0x5553
  4107fc:	cmp	x3, x0
  410800:	b.hi	410918 <__fxstatat@plt+0xd958>  // b.pmore
  410804:	add	x21, x3, #0x1
  410808:	add	x21, x21, x3, lsr #1
  41080c:	mov	x0, x23
  410810:	mov	x1, x21
  410814:	stp	x2, x3, [sp, #104]
  410818:	bl	4137f8 <__fxstatat@plt+0x10838>
  41081c:	mov	x23, x0
  410820:	ldp	x2, x3, [sp, #104]
  410824:	add	x0, x23, x24
  410828:	mov	x1, x28
  41082c:	mov	x24, x3
  410830:	bl	402800 <memcpy@plt>
  410834:	b	410678 <__fxstatat@plt+0xd6b8>
  410838:	cmp	x21, x24
  41083c:	b.eq	410880 <__fxstatat@plt+0xd8c0>  // b.none
  410840:	add	x20, x23, x24
  410844:	b	4107b4 <__fxstatat@plt+0xd7f4>
  410848:	cbz	x25, 4108e4 <__fxstatat@plt+0xd924>
  41084c:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  410850:	movk	x1, #0x555, lsl #48
  410854:	cmp	x0, x1
  410858:	b.cs	410918 <__fxstatat@plt+0xd958>  // b.hs, b.nlast
  41085c:	add	x0, x22, x0, lsr #1
  410860:	str	x0, [sp, #96]
  410864:	lsl	x1, x0, #4
  410868:	mov	x0, x25
  41086c:	stp	x2, x5, [sp, #104]
  410870:	bl	4137f8 <__fxstatat@plt+0x10838>
  410874:	mov	x25, x0
  410878:	ldp	x2, x5, [sp, #104]
  41087c:	b	4106c4 <__fxstatat@plt+0xd704>
  410880:	mov	x0, x23
  410884:	add	x1, x21, #0x1
  410888:	bl	4137f8 <__fxstatat@plt+0x10838>
  41088c:	mov	x23, x0
  410890:	add	x20, x0, x21
  410894:	b	4107b4 <__fxstatat@plt+0xd7f4>
  410898:	mov	x0, x25
  41089c:	bl	402ce0 <free@plt>
  4108a0:	mov	x0, x23
  4108a4:	mov	x23, #0x0                   	// #0
  4108a8:	bl	402ce0 <free@plt>
  4108ac:	ldp	x21, x22, [sp, #32]
  4108b0:	ldp	x27, x28, [sp, #80]
  4108b4:	str	w19, [x20]
  4108b8:	ldp	x19, x20, [sp, #16]
  4108bc:	b	4107c4 <__fxstatat@plt+0xd804>
  4108c0:	mov	x23, #0x0                   	// #0
  4108c4:	b	4107c4 <__fxstatat@plt+0xd804>
  4108c8:	cmp	x3, #0x0
  4108cc:	cbz	x3, 4108dc <__fxstatat@plt+0xd91c>
  4108d0:	b.lt	410918 <__fxstatat@plt+0xd958>  // b.tstop
  4108d4:	mov	x21, x3
  4108d8:	b	41080c <__fxstatat@plt+0xd84c>
  4108dc:	mov	x21, #0x80                  	// #128
  4108e0:	b	41080c <__fxstatat@plt+0xd84c>
  4108e4:	cbz	x0, 410900 <__fxstatat@plt+0xd940>
  4108e8:	cmp	xzr, x0, lsr #60
  4108ec:	cset	x0, ne  // ne = any
  4108f0:	tbnz	x5, #63, 410918 <__fxstatat@plt+0xd958>
  4108f4:	cbnz	x0, 410918 <__fxstatat@plt+0xd958>
  4108f8:	mov	x1, x5
  4108fc:	b	410868 <__fxstatat@plt+0xd8a8>
  410900:	mov	x0, #0x8                   	// #8
  410904:	mov	x1, #0x80                  	// #128
  410908:	mov	x5, #0x0                   	// #0
  41090c:	mov	x22, #0x1                   	// #1
  410910:	str	x0, [sp, #96]
  410914:	b	410868 <__fxstatat@plt+0xd8a8>
  410918:	bl	413990 <__fxstatat@plt+0x109d0>
  41091c:	nop
  410920:	stp	x29, x30, [sp, #-48]!
  410924:	mov	x29, sp
  410928:	stp	x19, x20, [sp, #16]
  41092c:	mov	w20, w1
  410930:	bl	4143a0 <__fxstatat@plt+0x113e0>
  410934:	cbz	x0, 410968 <__fxstatat@plt+0xd9a8>
  410938:	mov	w1, w20
  41093c:	mov	x19, x0
  410940:	bl	410628 <__fxstatat@plt+0xd668>
  410944:	mov	x1, x0
  410948:	mov	x0, x19
  41094c:	mov	x19, x1
  410950:	bl	402b60 <closedir@plt>
  410954:	cbnz	w0, 41097c <__fxstatat@plt+0xd9bc>
  410958:	mov	x0, x19
  41095c:	ldp	x19, x20, [sp, #16]
  410960:	ldp	x29, x30, [sp], #48
  410964:	ret
  410968:	mov	x19, #0x0                   	// #0
  41096c:	mov	x0, x19
  410970:	ldp	x19, x20, [sp, #16]
  410974:	ldp	x29, x30, [sp], #48
  410978:	ret
  41097c:	str	x21, [sp, #32]
  410980:	bl	402f10 <__errno_location@plt>
  410984:	mov	x20, x0
  410988:	mov	x0, x19
  41098c:	mov	x19, #0x0                   	// #0
  410990:	ldr	w21, [x20]
  410994:	bl	402ce0 <free@plt>
  410998:	str	w21, [x20]
  41099c:	mov	x0, x19
  4109a0:	ldp	x19, x20, [sp, #16]
  4109a4:	ldr	x21, [sp, #32]
  4109a8:	ldp	x29, x30, [sp], #48
  4109ac:	ret
  4109b0:	stp	x29, x30, [sp, #-160]!
  4109b4:	mov	x1, x0
  4109b8:	mov	w0, #0x0                   	// #0
  4109bc:	add	x2, sp, #0x20
  4109c0:	mov	x29, sp
  4109c4:	str	x19, [sp, #16]
  4109c8:	bl	402e30 <__lxstat@plt>
  4109cc:	mov	w19, w0
  4109d0:	bl	402f10 <__errno_location@plt>
  4109d4:	mov	x1, x0
  4109d8:	cbz	w19, 4109fc <__fxstatat@plt+0xda3c>
  4109dc:	ldr	w0, [x0]
  4109e0:	cmp	w0, #0x4b
  4109e4:	b.eq	4109fc <__fxstatat@plt+0xda3c>  // b.none
  4109e8:	cmp	w0, #0x2
  4109ec:	csetm	w0, ne  // ne = any
  4109f0:	ldr	x19, [sp, #16]
  4109f4:	ldp	x29, x30, [sp], #160
  4109f8:	ret
  4109fc:	mov	w2, #0x11                  	// #17
  410a00:	str	w2, [x1]
  410a04:	mov	w0, #0xffffffff            	// #-1
  410a08:	ldr	x19, [sp, #16]
  410a0c:	ldp	x29, x30, [sp], #160
  410a10:	ret
  410a14:	nop
  410a18:	mov	w1, #0x1c0                 	// #448
  410a1c:	b	402f70 <mkdir@plt>
  410a20:	ldr	w3, [x1]
  410a24:	mov	w5, #0xffffff3c            	// #-196
  410a28:	mov	w4, #0xc2                  	// #194
  410a2c:	mov	w2, #0x180                 	// #384
  410a30:	and	w1, w3, w5
  410a34:	orr	w1, w1, w4
  410a38:	b	402a20 <open@plt>
  410a3c:	nop
  410a40:	stp	x29, x30, [sp, #-16]!
  410a44:	adrp	x3, 418000 <__fxstatat@plt+0x15040>
  410a48:	adrp	x1, 418000 <__fxstatat@plt+0x15040>
  410a4c:	mov	x29, sp
  410a50:	adrp	x0, 418000 <__fxstatat@plt+0x15040>
  410a54:	add	x3, x3, #0x940
  410a58:	add	x1, x1, #0x8f8
  410a5c:	add	x0, x0, #0x908
  410a60:	mov	w2, #0x147                 	// #327
  410a64:	bl	402f00 <__assert_fail@plt>
  410a68:	stp	x29, x30, [sp, #-112]!
  410a6c:	mov	x29, sp
  410a70:	stp	x19, x20, [sp, #16]
  410a74:	sxtw	x20, w1
  410a78:	stp	x23, x24, [sp, #48]
  410a7c:	stp	x25, x26, [sp, #64]
  410a80:	mov	x25, x0
  410a84:	mov	x26, x2
  410a88:	stp	x27, x28, [sp, #80]
  410a8c:	mov	x27, x3
  410a90:	bl	402f10 <__errno_location@plt>
  410a94:	mov	x24, x0
  410a98:	mov	x0, x25
  410a9c:	bl	402820 <strlen@plt>
  410aa0:	add	x1, x20, #0x6
  410aa4:	ldr	w28, [x24]
  410aa8:	cmp	x0, x1
  410aac:	b.cc	410bcc <__fxstatat@plt+0xdc0c>  // b.lo, b.ul, b.last
  410ab0:	sub	x20, x0, x20
  410ab4:	adrp	x1, 418000 <__fxstatat@plt+0x15040>
  410ab8:	sub	x20, x20, #0x6
  410abc:	add	x1, x1, #0x930
  410ac0:	add	x20, x25, x20
  410ac4:	mov	x0, x20
  410ac8:	bl	402d60 <strspn@plt>
  410acc:	cmp	x0, #0x5
  410ad0:	b.ls	410bcc <__fxstatat@plt+0xdc0c>  // b.plast
  410ad4:	mov	x1, #0x6                   	// #6
  410ad8:	mov	x0, #0x0                   	// #0
  410adc:	stp	x21, x22, [sp, #32]
  410ae0:	bl	4145d0 <__fxstatat@plt+0x11610>
  410ae4:	mov	x22, x0
  410ae8:	cbz	x0, 410bdc <__fxstatat@plt+0xdc1c>
  410aec:	adrp	x21, 418000 <__fxstatat@plt+0x15040>
  410af0:	add	x21, x21, #0x940
  410af4:	mov	w23, #0xa2f8                	// #41720
  410af8:	add	x21, x21, #0x20
  410afc:	movk	w23, #0x3, lsl #16
  410b00:	mov	x19, #0x0                   	// #0
  410b04:	nop
  410b08:	mov	x0, x22
  410b0c:	mov	x1, #0x3d                  	// #61
  410b10:	bl	414618 <__fxstatat@plt+0x11658>
  410b14:	ldrb	w0, [x21, x0]
  410b18:	strb	w0, [x20, x19]
  410b1c:	add	x19, x19, #0x1
  410b20:	cmp	x19, #0x6
  410b24:	b.ne	410b08 <__fxstatat@plt+0xdb48>  // b.any
  410b28:	mov	x1, x26
  410b2c:	mov	x0, x25
  410b30:	blr	x27
  410b34:	mov	w19, w0
  410b38:	tbz	w0, #31, 410b88 <__fxstatat@plt+0xdbc8>
  410b3c:	ldr	w1, [x24]
  410b40:	cmp	w1, #0x11
  410b44:	b.ne	410bc4 <__fxstatat@plt+0xdc04>  // b.any
  410b48:	subs	w23, w23, #0x1
  410b4c:	b.ne	410b00 <__fxstatat@plt+0xdb40>  // b.any
  410b50:	mov	x0, x22
  410b54:	str	w1, [sp, #108]
  410b58:	bl	4147d8 <__fxstatat@plt+0x11818>
  410b5c:	mov	w19, #0xffffffff            	// #-1
  410b60:	ldr	w1, [sp, #108]
  410b64:	mov	w0, w19
  410b68:	ldp	x21, x22, [sp, #32]
  410b6c:	str	w1, [x24]
  410b70:	ldp	x19, x20, [sp, #16]
  410b74:	ldp	x23, x24, [sp, #48]
  410b78:	ldp	x25, x26, [sp, #64]
  410b7c:	ldp	x27, x28, [sp, #80]
  410b80:	ldp	x29, x30, [sp], #112
  410b84:	ret
  410b88:	mov	w1, w28
  410b8c:	str	w28, [x24]
  410b90:	mov	x0, x22
  410b94:	str	w1, [sp, #108]
  410b98:	bl	4147d8 <__fxstatat@plt+0x11818>
  410b9c:	ldr	w1, [sp, #108]
  410ba0:	ldp	x21, x22, [sp, #32]
  410ba4:	str	w1, [x24]
  410ba8:	mov	w0, w19
  410bac:	ldp	x19, x20, [sp, #16]
  410bb0:	ldp	x23, x24, [sp, #48]
  410bb4:	ldp	x25, x26, [sp, #64]
  410bb8:	ldp	x27, x28, [sp, #80]
  410bbc:	ldp	x29, x30, [sp], #112
  410bc0:	ret
  410bc4:	mov	w19, #0xffffffff            	// #-1
  410bc8:	b	410b90 <__fxstatat@plt+0xdbd0>
  410bcc:	mov	w0, #0x16                  	// #22
  410bd0:	mov	w19, #0xffffffff            	// #-1
  410bd4:	str	w0, [x24]
  410bd8:	b	410ba8 <__fxstatat@plt+0xdbe8>
  410bdc:	mov	w19, #0xffffffff            	// #-1
  410be0:	ldp	x21, x22, [sp, #32]
  410be4:	b	410ba8 <__fxstatat@plt+0xdbe8>
  410be8:	stp	x29, x30, [sp, #-112]!
  410bec:	mov	x29, sp
  410bf0:	stp	x19, x20, [sp, #16]
  410bf4:	mov	w19, w1
  410bf8:	stp	x23, x24, [sp, #48]
  410bfc:	mov	x23, x4
  410c00:	mov	x24, x0
  410c04:	stp	x25, x26, [sp, #64]
  410c08:	mov	x26, x2
  410c0c:	str	x3, [sp, #96]
  410c10:	bl	402f10 <__errno_location@plt>
  410c14:	mov	x25, x0
  410c18:	mov	x0, x24
  410c1c:	bl	402820 <strlen@plt>
  410c20:	add	x1, x23, w19, sxtw
  410c24:	ldr	w2, [x25]
  410c28:	cmp	x1, x0
  410c2c:	str	w2, [sp, #108]
  410c30:	b.hi	410d78 <__fxstatat@plt+0xddb8>  // b.pmore
  410c34:	stp	x21, x22, [sp, #32]
  410c38:	sub	x22, x0, x1
  410c3c:	adrp	x1, 418000 <__fxstatat@plt+0x15040>
  410c40:	stp	x27, x28, [sp, #80]
  410c44:	add	x28, x24, x22
  410c48:	add	x1, x1, #0x930
  410c4c:	mov	x0, x28
  410c50:	bl	402d60 <strspn@plt>
  410c54:	cmp	x23, x0
  410c58:	b.hi	410d70 <__fxstatat@plt+0xddb0>  // b.pmore
  410c5c:	mov	x1, x23
  410c60:	mov	x0, #0x0                   	// #0
  410c64:	bl	4145d0 <__fxstatat@plt+0x11610>
  410c68:	mov	x21, x0
  410c6c:	cbz	x0, 410d88 <__fxstatat@plt+0xddc8>
  410c70:	add	x20, x24, x23
  410c74:	adrp	x19, 418000 <__fxstatat@plt+0x15040>
  410c78:	add	x19, x19, #0x940
  410c7c:	add	x20, x20, x22
  410c80:	add	x19, x19, #0x20
  410c84:	mov	w22, #0xa2f8                	// #41720
  410c88:	movk	w22, #0x3, lsl #16
  410c8c:	nop
  410c90:	mov	x27, x28
  410c94:	cbz	x23, 410cb4 <__fxstatat@plt+0xdcf4>
  410c98:	mov	x0, x21
  410c9c:	mov	x1, #0x3d                  	// #61
  410ca0:	bl	414618 <__fxstatat@plt+0x11658>
  410ca4:	ldrb	w0, [x19, x0]
  410ca8:	strb	w0, [x27], #1
  410cac:	cmp	x27, x20
  410cb0:	b.ne	410c98 <__fxstatat@plt+0xdcd8>  // b.any
  410cb4:	ldr	x2, [sp, #96]
  410cb8:	mov	x1, x26
  410cbc:	mov	x0, x24
  410cc0:	blr	x2
  410cc4:	mov	w1, w0
  410cc8:	tbz	w0, #31, 410d20 <__fxstatat@plt+0xdd60>
  410ccc:	ldr	w2, [x25]
  410cd0:	cmp	w2, #0x11
  410cd4:	b.ne	410d68 <__fxstatat@plt+0xdda8>  // b.any
  410cd8:	subs	w22, w22, #0x1
  410cdc:	b.ne	410c90 <__fxstatat@plt+0xdcd0>  // b.any
  410ce0:	mov	w1, #0xffffffff            	// #-1
  410ce4:	mov	x0, x21
  410ce8:	str	w1, [sp, #96]
  410cec:	str	w2, [sp, #108]
  410cf0:	bl	4147d8 <__fxstatat@plt+0x11818>
  410cf4:	ldr	w2, [sp, #108]
  410cf8:	ldr	w1, [sp, #96]
  410cfc:	ldp	x21, x22, [sp, #32]
  410d00:	mov	w0, w1
  410d04:	ldp	x27, x28, [sp, #80]
  410d08:	str	w2, [x25]
  410d0c:	ldp	x19, x20, [sp, #16]
  410d10:	ldp	x23, x24, [sp, #48]
  410d14:	ldp	x25, x26, [sp, #64]
  410d18:	ldp	x29, x30, [sp], #112
  410d1c:	ret
  410d20:	ldr	w0, [sp, #108]
  410d24:	str	w0, [x25]
  410d28:	mov	w2, w0
  410d2c:	mov	x0, x21
  410d30:	str	w2, [sp, #96]
  410d34:	str	w1, [sp, #108]
  410d38:	bl	4147d8 <__fxstatat@plt+0x11818>
  410d3c:	ldr	w1, [sp, #108]
  410d40:	ldr	w2, [sp, #96]
  410d44:	ldp	x21, x22, [sp, #32]
  410d48:	ldp	x27, x28, [sp, #80]
  410d4c:	str	w2, [x25]
  410d50:	mov	w0, w1
  410d54:	ldp	x19, x20, [sp, #16]
  410d58:	ldp	x23, x24, [sp, #48]
  410d5c:	ldp	x25, x26, [sp, #64]
  410d60:	ldp	x29, x30, [sp], #112
  410d64:	ret
  410d68:	mov	w1, #0xffffffff            	// #-1
  410d6c:	b	410d2c <__fxstatat@plt+0xdd6c>
  410d70:	ldp	x21, x22, [sp, #32]
  410d74:	ldp	x27, x28, [sp, #80]
  410d78:	mov	w0, #0x16                  	// #22
  410d7c:	mov	w1, #0xffffffff            	// #-1
  410d80:	str	w0, [x25]
  410d84:	b	410d50 <__fxstatat@plt+0xdd90>
  410d88:	mov	w1, #0xffffffff            	// #-1
  410d8c:	ldp	x21, x22, [sp, #32]
  410d90:	ldp	x27, x28, [sp, #80]
  410d94:	b	410d50 <__fxstatat@plt+0xdd90>
  410d98:	stp	x29, x30, [sp, #-32]!
  410d9c:	cmp	w3, #0x2
  410da0:	mov	x29, sp
  410da4:	str	w2, [sp, #28]
  410da8:	b.hi	410dcc <__fxstatat@plt+0xde0c>  // b.pmore
  410dac:	adrp	x5, 418000 <__fxstatat@plt+0x15040>
  410db0:	add	x5, x5, #0x940
  410db4:	add	x5, x5, #0x60
  410db8:	add	x2, sp, #0x1c
  410dbc:	ldr	x3, [x5, w3, uxtw #3]
  410dc0:	bl	410be8 <__fxstatat@plt+0xdc28>
  410dc4:	ldp	x29, x30, [sp], #32
  410dc8:	ret
  410dcc:	bl	410a40 <__fxstatat@plt+0xda80>
  410dd0:	stp	x29, x30, [sp, #-32]!
  410dd4:	cmp	w3, #0x2
  410dd8:	mov	x29, sp
  410ddc:	str	w2, [sp, #28]
  410de0:	b.hi	410e04 <__fxstatat@plt+0xde44>  // b.pmore
  410de4:	adrp	x4, 418000 <__fxstatat@plt+0x15040>
  410de8:	add	x4, x4, #0x940
  410dec:	add	x4, x4, #0x60
  410df0:	add	x2, sp, #0x1c
  410df4:	ldr	x3, [x4, w3, uxtw #3]
  410df8:	bl	410a68 <__fxstatat@plt+0xdaa8>
  410dfc:	ldp	x29, x30, [sp], #32
  410e00:	ret
  410e04:	bl	410a40 <__fxstatat@plt+0xda80>
  410e08:	b	410a68 <__fxstatat@plt+0xdaa8>
  410e0c:	nop
  410e10:	stp	x29, x30, [sp, #-48]!
  410e14:	cmp	w0, #0x2
  410e18:	mov	x29, sp
  410e1c:	stp	x19, x20, [sp, #16]
  410e20:	mov	w19, w0
  410e24:	b.ls	410e38 <__fxstatat@plt+0xde78>  // b.plast
  410e28:	mov	w0, w19
  410e2c:	ldp	x19, x20, [sp, #16]
  410e30:	ldp	x29, x30, [sp], #48
  410e34:	ret
  410e38:	str	x21, [sp, #32]
  410e3c:	bl	415170 <__fxstatat@plt+0x121b0>
  410e40:	mov	w21, w0
  410e44:	bl	402f10 <__errno_location@plt>
  410e48:	mov	x20, x0
  410e4c:	mov	w0, w19
  410e50:	mov	w19, w21
  410e54:	ldr	w21, [x20]
  410e58:	bl	402b70 <close@plt>
  410e5c:	str	w21, [x20]
  410e60:	mov	w0, w19
  410e64:	ldp	x19, x20, [sp, #16]
  410e68:	ldr	x21, [sp, #32]
  410e6c:	ldp	x29, x30, [sp], #48
  410e70:	ret
  410e74:	nop
  410e78:	ldr	x0, [x0]
  410e7c:	udiv	x2, x0, x1
  410e80:	msub	x0, x2, x1, x0
  410e84:	ret
  410e88:	ldr	x2, [x0]
  410e8c:	ldr	x0, [x1]
  410e90:	cmp	x2, x0
  410e94:	cset	w0, eq  // eq = none
  410e98:	ret
  410e9c:	nop
  410ea0:	stp	x29, x30, [sp, #-288]!
  410ea4:	mov	x29, sp
  410ea8:	stp	x21, x22, [sp, #32]
  410eac:	ldp	x21, x22, [x2, #88]
  410eb0:	stp	x19, x20, [sp, #16]
  410eb4:	stp	x23, x24, [sp, #48]
  410eb8:	stp	x25, x26, [sp, #64]
  410ebc:	mov	w26, w22
  410ec0:	ldp	x23, x24, [x1, #88]
  410ec4:	tbz	w3, #0, 410f88 <__fxstatat@plt+0xdfc8>
  410ec8:	cmp	x23, x21
  410ecc:	stp	x27, x28, [sp, #80]
  410ed0:	cset	w5, eq  // eq = none
  410ed4:	cmp	w24, w22
  410ed8:	csel	w27, w5, wzr, eq  // eq = none
  410edc:	cbnz	w27, 410fc0 <__fxstatat@plt+0xe000>
  410ee0:	mov	x25, x0
  410ee4:	sub	x0, x21, #0x1
  410ee8:	cmp	x23, x0
  410eec:	b.lt	410fec <__fxstatat@plt+0xe02c>  // b.tstop
  410ef0:	sub	x0, x23, #0x1
  410ef4:	and	w20, w3, #0x1
  410ef8:	cmp	x21, x0
  410efc:	b.lt	410fe4 <__fxstatat@plt+0xe024>  // b.tstop
  410f00:	adrp	x6, 42d000 <__fxstatat@plt+0x2a040>
  410f04:	mov	x19, x1
  410f08:	ldr	x28, [x6, #2728]
  410f0c:	cbz	x28, 411010 <__fxstatat@plt+0xe050>
  410f10:	add	x2, x6, #0xaa8
  410f14:	ldr	x1, [x2, #8]
  410f18:	cbz	x1, 41166c <__fxstatat@plt+0xe6ac>
  410f1c:	ldr	x0, [x19]
  410f20:	str	x0, [x1]
  410f24:	mov	x0, x28
  410f28:	str	w5, [sp, #96]
  410f2c:	bl	40c6b8 <__fxstatat@plt+0x96f8>
  410f30:	mov	x28, x0
  410f34:	ldr	w5, [sp, #96]
  410f38:	adrp	x6, 42d000 <__fxstatat@plt+0x2a040>
  410f3c:	cbz	x0, 411634 <__fxstatat@plt+0xe674>
  410f40:	add	x2, x6, #0xaa8
  410f44:	ldr	x0, [x2, #8]
  410f48:	cmp	x28, x0
  410f4c:	b.eq	4116a4 <__fxstatat@plt+0xe6e4>  // b.none
  410f50:	ldrb	w0, [x28, #12]
  410f54:	ldr	w1, [x28, #8]
  410f58:	cbz	w0, 411068 <__fxstatat@plt+0xe0a8>
  410f5c:	sdiv	w26, w22, w1
  410f60:	mov	w0, #0x9400                	// #37888
  410f64:	movk	w0, #0x7735, lsl #16
  410f68:	cmp	w1, w0
  410f6c:	cset	w0, eq  // eq = none
  410f70:	mvn	w0, w0
  410f74:	ldp	x27, x28, [sp, #80]
  410f78:	msub	w26, w26, w1, w22
  410f7c:	sxtw	x0, w0
  410f80:	and	x21, x21, x0
  410f84:	sub	w26, w22, w26
  410f88:	cmp	x23, x21
  410f8c:	b.lt	4116ac <__fxstatat@plt+0xe6ec>  // b.tstop
  410f90:	mov	w20, #0x1                   	// #1
  410f94:	b.ne	410fa4 <__fxstatat@plt+0xdfe4>  // b.any
  410f98:	cmp	w24, w26
  410f9c:	b.lt	4116ac <__fxstatat@plt+0xe6ec>  // b.tstop
  410fa0:	cset	w20, gt
  410fa4:	mov	w0, w20
  410fa8:	ldp	x19, x20, [sp, #16]
  410fac:	ldp	x21, x22, [sp, #32]
  410fb0:	ldp	x23, x24, [sp, #48]
  410fb4:	ldp	x25, x26, [sp, #64]
  410fb8:	ldp	x29, x30, [sp], #288
  410fbc:	ret
  410fc0:	mov	w20, #0x0                   	// #0
  410fc4:	mov	w0, w20
  410fc8:	ldp	x19, x20, [sp, #16]
  410fcc:	ldp	x21, x22, [sp, #32]
  410fd0:	ldp	x23, x24, [sp, #48]
  410fd4:	ldp	x25, x26, [sp, #64]
  410fd8:	ldp	x27, x28, [sp, #80]
  410fdc:	ldp	x29, x30, [sp], #288
  410fe0:	ret
  410fe4:	ldp	x27, x28, [sp, #80]
  410fe8:	b	410fa4 <__fxstatat@plt+0xdfe4>
  410fec:	mov	w20, #0xffffffff            	// #-1
  410ff0:	mov	w0, w20
  410ff4:	ldp	x19, x20, [sp, #16]
  410ff8:	ldp	x21, x22, [sp, #32]
  410ffc:	ldp	x23, x24, [sp, #48]
  411000:	ldp	x25, x26, [sp, #64]
  411004:	ldp	x27, x28, [sp, #80]
  411008:	ldp	x29, x30, [sp], #288
  41100c:	ret
  411010:	adrp	x4, 402000 <mbrtowc@plt-0x7f0>
  411014:	adrp	x3, 410000 <__fxstatat@plt+0xd040>
  411018:	add	x4, x4, #0xce0
  41101c:	add	x3, x3, #0xe88
  411020:	adrp	x2, 410000 <__fxstatat@plt+0xd040>
  411024:	mov	x1, #0x0                   	// #0
  411028:	add	x2, x2, #0xe78
  41102c:	mov	x0, #0x10                  	// #16
  411030:	str	w5, [sp, #96]
  411034:	bl	40bee0 <__fxstatat@plt+0x8f20>
  411038:	adrp	x6, 42d000 <__fxstatat@plt+0x2a040>
  41103c:	ldr	w5, [sp, #96]
  411040:	mov	x28, x0
  411044:	str	x0, [x6, #2728]
  411048:	cbnz	x0, 410f10 <__fxstatat@plt+0xdf50>
  41104c:	add	x1, sp, #0x70
  411050:	mov	w0, #0x9400                	// #37888
  411054:	mov	x28, x1
  411058:	movk	w0, #0x7735, lsl #16
  41105c:	mov	w1, w0
  411060:	str	w0, [sp, #120]
  411064:	strb	wzr, [sp, #124]
  411068:	ldr	x8, [x19, #80]
  41106c:	mov	w0, #0x6667                	// #26215
  411070:	ldr	x10, [x19, #112]
  411074:	movk	w0, #0x6666, lsl #16
  411078:	smull	x3, w8, w0
  41107c:	smull	x4, w10, w0
  411080:	smull	x2, w24, w0
  411084:	asr	x3, x3, #34
  411088:	asr	x4, x4, #34
  41108c:	sub	w3, w3, w8, asr #31
  411090:	asr	x2, x2, #34
  411094:	sub	w4, w4, w10, asr #31
  411098:	sub	w2, w2, w24, asr #31
  41109c:	add	w6, w3, w3, lsl #2
  4110a0:	add	w9, w4, w4, lsl #2
  4110a4:	add	w7, w2, w2, lsl #2
  4110a8:	sub	w6, w8, w6, lsl #1
  4110ac:	sub	w9, w10, w9, lsl #1
  4110b0:	sub	w7, w24, w7, lsl #1
  4110b4:	orr	w6, w6, w9
  4110b8:	orr	w6, w6, w7
  4110bc:	cbnz	w6, 411620 <__fxstatat@plt+0xe660>
  4110c0:	cmp	w1, #0xa
  4110c4:	ldr	x9, [x19, #72]
  4110c8:	b.le	4116ec <__fxstatat@plt+0xe72c>
  4110cc:	smull	x10, w4, w0
  4110d0:	smull	x7, w3, w0
  4110d4:	smull	x6, w2, w0
  4110d8:	asr	x10, x10, #34
  4110dc:	sub	w10, w10, w4, asr #31
  4110e0:	asr	x7, x7, #34
  4110e4:	sub	w7, w7, w3, asr #31
  4110e8:	asr	x6, x6, #34
  4110ec:	sub	w6, w6, w2, asr #31
  4110f0:	add	w11, w10, w10, lsl #2
  4110f4:	add	w12, w7, w7, lsl #2
  4110f8:	sub	w4, w4, w11, lsl #1
  4110fc:	add	w11, w6, w6, lsl #2
  411100:	sub	w3, w3, w12, lsl #1
  411104:	orr	w3, w4, w3
  411108:	sub	w2, w2, w11, lsl #1
  41110c:	orr	w2, w3, w2
  411110:	cbnz	w2, 4116ec <__fxstatat@plt+0xe72c>
  411114:	cmp	w1, #0x64
  411118:	b.le	4116f4 <__fxstatat@plt+0xe734>
  41111c:	smull	x4, w10, w0
  411120:	smull	x3, w7, w0
  411124:	smull	x2, w6, w0
  411128:	asr	x4, x4, #34
  41112c:	sub	w4, w4, w10, asr #31
  411130:	asr	x3, x3, #34
  411134:	sub	w3, w3, w7, asr #31
  411138:	asr	x2, x2, #34
  41113c:	sub	w2, w2, w6, asr #31
  411140:	add	w11, w4, w4, lsl #2
  411144:	add	w12, w3, w3, lsl #2
  411148:	sub	w10, w10, w11, lsl #1
  41114c:	add	w11, w2, w2, lsl #2
  411150:	sub	w7, w7, w12, lsl #1
  411154:	orr	w7, w10, w7
  411158:	sub	w6, w6, w11, lsl #1
  41115c:	orr	w6, w7, w6
  411160:	cbnz	w6, 4116f4 <__fxstatat@plt+0xe734>
  411164:	cmp	w1, #0x3e8
  411168:	b.le	4116fc <__fxstatat@plt+0xe73c>
  41116c:	smull	x10, w4, w0
  411170:	smull	x7, w3, w0
  411174:	smull	x6, w2, w0
  411178:	asr	x10, x10, #34
  41117c:	sub	w10, w10, w4, asr #31
  411180:	asr	x7, x7, #34
  411184:	sub	w7, w7, w3, asr #31
  411188:	asr	x6, x6, #34
  41118c:	sub	w6, w6, w2, asr #31
  411190:	add	w11, w10, w10, lsl #2
  411194:	add	w12, w7, w7, lsl #2
  411198:	sub	w4, w4, w11, lsl #1
  41119c:	add	w11, w6, w6, lsl #2
  4111a0:	sub	w3, w3, w12, lsl #1
  4111a4:	orr	w3, w4, w3
  4111a8:	sub	w2, w2, w11, lsl #1
  4111ac:	orr	w2, w3, w2
  4111b0:	cbnz	w2, 4116fc <__fxstatat@plt+0xe73c>
  4111b4:	mov	w3, #0x2710                	// #10000
  4111b8:	cmp	w1, w3
  4111bc:	b.le	4116d0 <__fxstatat@plt+0xe710>
  4111c0:	smull	x11, w10, w0
  4111c4:	smull	x4, w7, w0
  4111c8:	smull	x0, w6, w0
  4111cc:	asr	x11, x11, #34
  4111d0:	sub	w11, w11, w10, asr #31
  4111d4:	asr	x4, x4, #34
  4111d8:	sub	w4, w4, w7, asr #31
  4111dc:	asr	x0, x0, #34
  4111e0:	sub	w0, w0, w6, asr #31
  4111e4:	add	w2, w11, w11, lsl #2
  4111e8:	add	w12, w4, w4, lsl #2
  4111ec:	sub	w2, w10, w2, lsl #1
  4111f0:	add	w10, w0, w0, lsl #2
  4111f4:	sub	w7, w7, w12, lsl #1
  4111f8:	orr	w2, w2, w7
  4111fc:	sub	w6, w6, w10, lsl #1
  411200:	orr	w2, w2, w6
  411204:	cbnz	w2, 4116d0 <__fxstatat@plt+0xe710>
  411208:	mov	w2, #0x86a0                	// #34464
  41120c:	movk	w2, #0x1, lsl #16
  411210:	cmp	w1, w2
  411214:	b.le	411704 <__fxstatat@plt+0xe744>
  411218:	mov	w2, #0x6667                	// #26215
  41121c:	movk	w2, #0x6666, lsl #16
  411220:	smull	x10, w11, w2
  411224:	smull	x7, w4, w2
  411228:	smull	x6, w0, w2
  41122c:	asr	x10, x10, #34
  411230:	sub	w10, w10, w11, asr #31
  411234:	asr	x7, x7, #34
  411238:	sub	w7, w7, w4, asr #31
  41123c:	asr	x6, x6, #34
  411240:	sub	w6, w6, w0, asr #31
  411244:	add	w3, w10, w10, lsl #2
  411248:	add	w12, w7, w7, lsl #2
  41124c:	sub	w3, w11, w3, lsl #1
  411250:	add	w11, w6, w6, lsl #2
  411254:	sub	w4, w4, w12, lsl #1
  411258:	orr	w3, w3, w4
  41125c:	sub	w0, w0, w11, lsl #1
  411260:	orr	w0, w3, w0
  411264:	cbnz	w0, 411704 <__fxstatat@plt+0xe744>
  411268:	mov	w3, #0x4240                	// #16960
  41126c:	movk	w3, #0xf, lsl #16
  411270:	cmp	w1, w3
  411274:	b.le	4116d0 <__fxstatat@plt+0xe710>
  411278:	smull	x12, w10, w2
  41127c:	smull	x0, w7, w2
  411280:	smull	x4, w6, w2
  411284:	asr	x12, x12, #34
  411288:	asr	x0, x0, #34
  41128c:	sub	w12, w12, w10, asr #31
  411290:	sub	w13, w0, w7, asr #31
  411294:	asr	x4, x4, #34
  411298:	sub	w4, w4, w6, asr #31
  41129c:	add	w0, w12, w12, lsl #2
  4112a0:	add	w11, w13, w13, lsl #2
  4112a4:	sub	w0, w10, w0, lsl #1
  4112a8:	add	w10, w4, w4, lsl #2
  4112ac:	sub	w7, w7, w11, lsl #1
  4112b0:	orr	w0, w0, w7
  4112b4:	sub	w6, w6, w10, lsl #1
  4112b8:	orr	w0, w0, w6
  4112bc:	cbnz	w0, 4116d0 <__fxstatat@plt+0xe710>
  4112c0:	mov	w3, #0x9680                	// #38528
  4112c4:	movk	w3, #0x98, lsl #16
  4112c8:	cmp	w1, w3
  4112cc:	b.le	4116d0 <__fxstatat@plt+0xe710>
  4112d0:	smull	x11, w12, w2
  4112d4:	smull	x10, w13, w2
  4112d8:	smull	x7, w4, w2
  4112dc:	asr	x11, x11, #34
  4112e0:	asr	x10, x10, #34
  4112e4:	sub	w11, w11, w12, asr #31
  4112e8:	sub	w10, w10, w13, asr #31
  4112ec:	asr	x7, x7, #34
  4112f0:	sub	w7, w7, w4, asr #31
  4112f4:	add	w14, w11, w11, lsl #2
  4112f8:	add	w0, w10, w10, lsl #2
  4112fc:	add	w6, w7, w7, lsl #2
  411300:	sub	w12, w12, w14, lsl #1
  411304:	sub	w0, w13, w0, lsl #1
  411308:	orr	w0, w0, w12
  41130c:	sub	w4, w4, w6, lsl #1
  411310:	orr	w0, w0, w4
  411314:	cbnz	w0, 4116d0 <__fxstatat@plt+0xe710>
  411318:	mov	w6, #0xe100                	// #57600
  41131c:	movk	w6, #0x5f5, lsl #16
  411320:	cmp	w1, w6
  411324:	b.le	411710 <__fxstatat@plt+0xe750>
  411328:	smull	x4, w11, w2
  41132c:	smull	x3, w10, w2
  411330:	smull	x0, w7, w2
  411334:	asr	x4, x4, #34
  411338:	asr	x2, x3, #34
  41133c:	sub	w4, w4, w11, asr #31
  411340:	sub	w2, w2, w10, asr #31
  411344:	asr	x0, x0, #34
  411348:	sub	w0, w0, w7, asr #31
  41134c:	add	w3, w4, w4, lsl #2
  411350:	add	w12, w2, w2, lsl #2
  411354:	sub	w3, w11, w3, lsl #1
  411358:	add	w11, w0, w0, lsl #2
  41135c:	sub	w10, w10, w12, lsl #1
  411360:	orr	w3, w3, w10
  411364:	sub	w7, w7, w11, lsl #1
  411368:	orr	w3, w3, w7
  41136c:	cbnz	w3, 411710 <__fxstatat@plt+0xe750>
  411370:	mov	w3, #0xca00                	// #51712
  411374:	movk	w3, #0x3b9a, lsl #16
  411378:	cmp	w1, w3
  41137c:	b.le	4116d0 <__fxstatat@plt+0xe710>
  411380:	orr	w2, w2, w4
  411384:	orr	w0, w2, w0
  411388:	cbnz	w0, 4116d0 <__fxstatat@plt+0xe710>
  41138c:	ldr	x1, [x19, #104]
  411390:	orr	x0, x23, x9
  411394:	orr	x0, x0, x1
  411398:	tbz	w0, #0, 4116b4 <__fxstatat@plt+0xe6f4>
  41139c:	mov	w1, #0xca00                	// #51712
  4113a0:	mov	x0, x21
  4113a4:	movk	w1, #0x3b9a, lsl #16
  4113a8:	mov	w19, w1
  4113ac:	str	w1, [x28, #8]
  4113b0:	cmp	x23, x21
  4113b4:	b.gt	410fe4 <__fxstatat@plt+0xe024>
  4113b8:	cmp	w5, #0x0
  4113bc:	ccmp	w24, w22, #0x1, ne  // ne = any
  4113c0:	b.ge	410fe4 <__fxstatat@plt+0xe024>  // b.tcont
  4113c4:	cmp	x23, x0
  4113c8:	b.lt	410fec <__fxstatat@plt+0xe02c>  // b.tstop
  4113cc:	b.ne	4113e4 <__fxstatat@plt+0xe424>  // b.any
  4113d0:	sdiv	w0, w22, w19
  4113d4:	msub	w0, w0, w19, w22
  4113d8:	sub	w0, w22, w0
  4113dc:	cmp	w24, w0
  4113e0:	b.lt	410fec <__fxstatat@plt+0xe02c>  // b.tstop
  4113e4:	mov	w4, #0x8e39                	// #36409
  4113e8:	and	x5, x27, #0xff
  4113ec:	movk	w4, #0x38e3, lsl #16
  4113f0:	orr	x5, x5, x23
  4113f4:	sxtw	x8, w8
  4113f8:	add	x2, sp, #0x80
  4113fc:	umull	x4, w19, w4
  411400:	mov	x1, x25
  411404:	mov	w3, #0x100                 	// #256
  411408:	mov	w0, #0xffffff9c            	// #-100
  41140c:	stp	x9, x8, [sp, #128]
  411410:	lsr	x4, x4, #33
  411414:	add	w4, w4, w24
  411418:	sxtw	x4, w4
  41141c:	stp	x5, x4, [sp, #144]
  411420:	bl	402d80 <utimensat@plt>
  411424:	cbnz	w0, 4116e0 <__fxstatat@plt+0xe720>
  411428:	add	x3, sp, #0xa0
  41142c:	mov	x2, x25
  411430:	mov	w4, #0x100                 	// #256
  411434:	mov	w1, #0xffffff9c            	// #-100
  411438:	bl	402fc0 <__fxstatat@plt>
  41143c:	sxtw	x2, w0
  411440:	ldp	x1, x3, [sp, #248]
  411444:	sxtw	x4, w24
  411448:	mov	x26, x2
  41144c:	eor	x0, x23, x1
  411450:	eor	x5, x3, x4
  411454:	orr	x0, x0, x5
  411458:	orr	x0, x0, x2
  41145c:	cbnz	x0, 411718 <__fxstatat@plt+0xe758>
  411460:	and	w0, w1, #0x1
  411464:	mov	w4, #0xca00                	// #51712
  411468:	movk	w4, #0x3b9a, lsl #16
  41146c:	mov	w2, #0xcccd                	// #52429
  411470:	mov	w1, #0x9998                	// #39320
  411474:	movk	w2, #0xcccc, lsl #16
  411478:	madd	w0, w0, w4, w3
  41147c:	movk	w1, #0x1999, lsl #16
  411480:	madd	w3, w0, w2, w1
  411484:	ror	w3, w3, #1
  411488:	cmp	w3, w1
  41148c:	b.hi	41173c <__fxstatat@plt+0xe77c>  // b.pmore
  411490:	cmp	w19, #0xa
  411494:	b.eq	4115f0 <__fxstatat@plt+0xe630>  // b.none
  411498:	mov	w3, #0x6667                	// #26215
  41149c:	movk	w3, #0x6666, lsl #16
  4114a0:	smull	x4, w0, w3
  4114a4:	asr	x4, x4, #34
  4114a8:	sub	w0, w4, w0, asr #31
  4114ac:	madd	w4, w0, w2, w1
  4114b0:	ror	w4, w4, #1
  4114b4:	cmp	w4, w1
  4114b8:	b.hi	411770 <__fxstatat@plt+0xe7b0>  // b.pmore
  4114bc:	cmp	w19, #0x64
  4114c0:	b.eq	4115f0 <__fxstatat@plt+0xe630>  // b.none
  4114c4:	smull	x4, w0, w3
  4114c8:	asr	x4, x4, #34
  4114cc:	sub	w0, w4, w0, asr #31
  4114d0:	madd	w4, w0, w2, w1
  4114d4:	ror	w4, w4, #1
  4114d8:	cmp	w4, w1
  4114dc:	b.hi	411768 <__fxstatat@plt+0xe7a8>  // b.pmore
  4114e0:	cmp	w19, #0x3e8
  4114e4:	b.eq	4115f0 <__fxstatat@plt+0xe630>  // b.none
  4114e8:	smull	x4, w0, w3
  4114ec:	asr	x4, x4, #34
  4114f0:	sub	w0, w4, w0, asr #31
  4114f4:	madd	w4, w0, w2, w1
  4114f8:	ror	w4, w4, #1
  4114fc:	cmp	w4, w1
  411500:	b.hi	411760 <__fxstatat@plt+0xe7a0>  // b.pmore
  411504:	mov	w4, #0x2710                	// #10000
  411508:	cmp	w19, w4
  41150c:	b.eq	4115f0 <__fxstatat@plt+0xe630>  // b.none
  411510:	smull	x3, w0, w3
  411514:	asr	x3, x3, #34
  411518:	sub	w0, w3, w0, asr #31
  41151c:	madd	w2, w0, w2, w1
  411520:	ror	w2, w2, #1
  411524:	cmp	w2, w1
  411528:	b.hi	411758 <__fxstatat@plt+0xe798>  // b.pmore
  41152c:	mov	w1, #0x86a0                	// #34464
  411530:	movk	w1, #0x1, lsl #16
  411534:	cmp	w19, w1
  411538:	b.eq	4115f0 <__fxstatat@plt+0xe630>  // b.none
  41153c:	mov	w2, #0x6667                	// #26215
  411540:	mov	w1, #0xcccd                	// #52429
  411544:	movk	w2, #0x6666, lsl #16
  411548:	mov	w3, #0x9998                	// #39320
  41154c:	movk	w3, #0x1999, lsl #16
  411550:	movk	w1, #0xcccc, lsl #16
  411554:	smull	x2, w0, w2
  411558:	asr	x2, x2, #34
  41155c:	sub	w0, w2, w0, asr #31
  411560:	madd	w1, w0, w1, w3
  411564:	ror	w1, w1, #1
  411568:	cmp	w1, w3
  41156c:	b.hi	41174c <__fxstatat@plt+0xe78c>  // b.pmore
  411570:	mov	w3, #0x4240                	// #16960
  411574:	movk	w3, #0xf, lsl #16
  411578:	cmp	w19, w3
  41157c:	b.eq	4115f0 <__fxstatat@plt+0xe630>  // b.none
  411580:	mov	w1, #0xa                   	// #10
  411584:	sdiv	w0, w0, w1
  411588:	sdiv	w2, w0, w1
  41158c:	msub	w0, w2, w1, w0
  411590:	cbnz	w0, 411744 <__fxstatat@plt+0xe784>
  411594:	mov	w3, #0x9680                	// #38528
  411598:	movk	w3, #0x98, lsl #16
  41159c:	cmp	w19, w3
  4115a0:	b.eq	4115f0 <__fxstatat@plt+0xe630>  // b.none
  4115a4:	sdiv	w0, w2, w1
  4115a8:	msub	w2, w0, w1, w2
  4115ac:	cbnz	w2, 411744 <__fxstatat@plt+0xe784>
  4115b0:	mov	w3, #0xe100                	// #57600
  4115b4:	movk	w3, #0x5f5, lsl #16
  4115b8:	cmp	w19, w3
  4115bc:	b.eq	4115f0 <__fxstatat@plt+0xe630>  // b.none
  4115c0:	sdiv	w2, w0, w1
  4115c4:	msub	w1, w2, w1, w0
  4115c8:	cbnz	w1, 411744 <__fxstatat@plt+0xe784>
  4115cc:	mov	w1, #0xca00                	// #51712
  4115d0:	movk	w1, #0x3b9a, lsl #16
  4115d4:	cmp	w19, w1
  4115d8:	b.eq	4115f0 <__fxstatat@plt+0xe630>  // b.none
  4115dc:	add	w0, w0, #0x9
  4115e0:	mov	w19, #0x9400                	// #37888
  4115e4:	cmp	w0, #0x13
  4115e8:	movk	w19, #0x7735, lsl #16
  4115ec:	csel	w19, w19, w1, cc  // cc = lo, ul, last
  4115f0:	sdiv	w26, w22, w19
  4115f4:	mov	w0, #0x9400                	// #37888
  4115f8:	movk	w0, #0x7735, lsl #16
  4115fc:	cmp	w19, w0
  411600:	cset	w0, eq  // eq = none
  411604:	mov	w20, w19
  411608:	mvn	w0, w0
  41160c:	msub	w19, w26, w19, w22
  411610:	sxtw	x0, w0
  411614:	and	x21, x21, x0
  411618:	sub	w26, w22, w19
  41161c:	nop
  411620:	mov	w0, #0x1                   	// #1
  411624:	str	w20, [x28, #8]
  411628:	strb	w0, [x28, #12]
  41162c:	ldp	x27, x28, [sp, #80]
  411630:	b	410f88 <__fxstatat@plt+0xdfc8>
  411634:	ldr	x28, [x6, #2728]
  411638:	cbz	x28, 41104c <__fxstatat@plt+0xe08c>
  41163c:	ldr	x2, [x19]
  411640:	add	x1, sp, #0x70
  411644:	mov	x0, x28
  411648:	str	x1, [sp, #96]
  41164c:	str	w5, [sp, #108]
  411650:	str	x2, [sp, #112]
  411654:	bl	40bc00 <__fxstatat@plt+0x8c40>
  411658:	ldr	w5, [sp, #108]
  41165c:	mov	x28, x0
  411660:	ldr	x1, [sp, #96]
  411664:	cbnz	x0, 410f50 <__fxstatat@plt+0xdf90>
  411668:	b	411050 <__fxstatat@plt+0xe090>
  41166c:	mov	x0, #0x10                  	// #16
  411670:	str	w5, [sp, #96]
  411674:	bl	4029f0 <malloc@plt>
  411678:	mov	x1, x0
  41167c:	adrp	x0, 42d000 <__fxstatat@plt+0x2a040>
  411680:	add	x2, x0, #0xaa8
  411684:	ldr	w5, [sp, #96]
  411688:	str	x1, [x2, #8]
  41168c:	cbz	x1, 41163c <__fxstatat@plt+0xe67c>
  411690:	mov	w0, #0x9400                	// #37888
  411694:	strb	wzr, [x1, #12]
  411698:	movk	w0, #0x7735, lsl #16
  41169c:	str	w0, [x1, #8]
  4116a0:	b	410f1c <__fxstatat@plt+0xdf5c>
  4116a4:	str	xzr, [x2, #8]
  4116a8:	b	410f50 <__fxstatat@plt+0xdf90>
  4116ac:	mov	w20, #0xffffffff            	// #-1
  4116b0:	b	410fa4 <__fxstatat@plt+0xdfe4>
  4116b4:	mov	w1, #0x9400                	// #37888
  4116b8:	and	x0, x21, #0xfffffffffffffffe
  4116bc:	movk	w1, #0x7735, lsl #16
  4116c0:	mov	w27, #0x1                   	// #1
  4116c4:	mov	w19, w1
  4116c8:	str	w1, [x28, #8]
  4116cc:	b	4113b0 <__fxstatat@plt+0xe3f0>
  4116d0:	mov	w19, w3
  4116d4:	mov	x0, x21
  4116d8:	str	w19, [x28, #8]
  4116dc:	b	4113b0 <__fxstatat@plt+0xe3f0>
  4116e0:	mov	w20, #0xfffffffe            	// #-2
  4116e4:	ldp	x27, x28, [sp, #80]
  4116e8:	b	410fa4 <__fxstatat@plt+0xdfe4>
  4116ec:	mov	w19, #0xa                   	// #10
  4116f0:	b	4116d4 <__fxstatat@plt+0xe714>
  4116f4:	mov	w19, #0x64                  	// #100
  4116f8:	b	4116d4 <__fxstatat@plt+0xe714>
  4116fc:	mov	w19, #0x3e8                 	// #1000
  411700:	b	4116d4 <__fxstatat@plt+0xe714>
  411704:	mov	w19, #0x86a0                	// #34464
  411708:	movk	w19, #0x1, lsl #16
  41170c:	b	4116d4 <__fxstatat@plt+0xe714>
  411710:	mov	w19, w6
  411714:	b	4116d4 <__fxstatat@plt+0xe714>
  411718:	add	x2, sp, #0x80
  41171c:	mov	x1, x25
  411720:	mov	w3, #0x100                 	// #256
  411724:	mov	w0, #0xffffff9c            	// #-100
  411728:	stp	x23, x4, [sp, #144]
  41172c:	bl	402d80 <utimensat@plt>
  411730:	cbnz	w26, 4116e0 <__fxstatat@plt+0xe720>
  411734:	ldp	x1, x3, [sp, #248]
  411738:	b	411460 <__fxstatat@plt+0xe4a0>
  41173c:	mov	w19, w20
  411740:	b	4115f0 <__fxstatat@plt+0xe630>
  411744:	mov	w19, w3
  411748:	b	4115f0 <__fxstatat@plt+0xe630>
  41174c:	mov	w19, #0x86a0                	// #34464
  411750:	movk	w19, #0x1, lsl #16
  411754:	b	4115f0 <__fxstatat@plt+0xe630>
  411758:	mov	w19, w4
  41175c:	b	4115f0 <__fxstatat@plt+0xe630>
  411760:	mov	w19, #0x3e8                 	// #1000
  411764:	b	4115f0 <__fxstatat@plt+0xe630>
  411768:	mov	w19, #0x64                  	// #100
  41176c:	b	4115f0 <__fxstatat@plt+0xe630>
  411770:	mov	w19, #0xa                   	// #10
  411774:	b	4115f0 <__fxstatat@plt+0xe630>
  411778:	stp	x29, x30, [sp, #-288]!
  41177c:	mov	x29, sp
  411780:	stp	x21, x22, [sp, #32]
  411784:	stp	x25, x26, [sp, #64]
  411788:	ldp	x21, x26, [x3, #88]
  41178c:	stp	x19, x20, [sp, #16]
  411790:	stp	x23, x24, [sp, #48]
  411794:	stp	x27, x28, [sp, #80]
  411798:	mov	w27, w26
  41179c:	ldp	x22, x23, [x2, #88]
  4117a0:	tbz	w4, #0, 411870 <__fxstatat@plt+0xe8b0>
  4117a4:	cmp	x22, x21
  4117a8:	mov	w20, #0x0                   	// #0
  4117ac:	cset	w6, eq  // eq = none
  4117b0:	cmp	w23, w26
  4117b4:	csel	w5, w6, wzr, eq  // eq = none
  4117b8:	cbnz	w5, 41188c <__fxstatat@plt+0xe8cc>
  4117bc:	mov	w25, w0
  4117c0:	sub	x0, x21, #0x1
  4117c4:	cmp	x0, x22
  4117c8:	b.gt	4118ac <__fxstatat@plt+0xe8ec>
  4117cc:	sub	x0, x22, #0x1
  4117d0:	and	w20, w4, #0x1
  4117d4:	cmp	x0, x21
  4117d8:	b.gt	41188c <__fxstatat@plt+0xe8cc>
  4117dc:	adrp	x7, 42d000 <__fxstatat@plt+0x2a040>
  4117e0:	mov	x19, x2
  4117e4:	mov	x24, x1
  4117e8:	ldr	x28, [x7, #2728]
  4117ec:	cbz	x28, 4118d0 <__fxstatat@plt+0xe910>
  4117f0:	add	x2, x7, #0xaa8
  4117f4:	ldr	x1, [x2, #8]
  4117f8:	cbz	x1, 411f30 <__fxstatat@plt+0xef70>
  4117fc:	ldr	x0, [x19]
  411800:	str	x0, [x1]
  411804:	mov	x0, x28
  411808:	str	w6, [sp, #96]
  41180c:	str	w5, [sp, #104]
  411810:	bl	40c6b8 <__fxstatat@plt+0x96f8>
  411814:	ldr	w6, [sp, #96]
  411818:	mov	x28, x0
  41181c:	ldr	w5, [sp, #104]
  411820:	adrp	x7, 42d000 <__fxstatat@plt+0x2a040>
  411824:	cbz	x0, 411ef8 <__fxstatat@plt+0xef38>
  411828:	add	x2, x7, #0xaa8
  41182c:	ldr	x0, [x2, #8]
  411830:	cmp	x0, x28
  411834:	b.eq	411f70 <__fxstatat@plt+0xefb0>  // b.none
  411838:	ldrb	w0, [x28, #12]
  41183c:	ldr	w1, [x28, #8]
  411840:	cbz	w0, 411930 <__fxstatat@plt+0xe970>
  411844:	sdiv	w27, w26, w1
  411848:	mov	w0, #0x9400                	// #37888
  41184c:	movk	w0, #0x7735, lsl #16
  411850:	cmp	w1, w0
  411854:	cset	w0, eq  // eq = none
  411858:	mvn	w0, w0
  41185c:	msub	w27, w27, w1, w26
  411860:	sxtw	x0, w0
  411864:	and	x21, x21, x0
  411868:	sub	w27, w26, w27
  41186c:	nop
  411870:	cmp	x21, x22
  411874:	b.gt	4118ac <__fxstatat@plt+0xe8ec>
  411878:	mov	w20, #0x1                   	// #1
  41187c:	b.ne	41188c <__fxstatat@plt+0xe8cc>  // b.any
  411880:	cmp	w27, w23
  411884:	b.gt	4118ac <__fxstatat@plt+0xe8ec>
  411888:	cset	w20, lt  // lt = tstop
  41188c:	mov	w0, w20
  411890:	ldp	x19, x20, [sp, #16]
  411894:	ldp	x21, x22, [sp, #32]
  411898:	ldp	x23, x24, [sp, #48]
  41189c:	ldp	x25, x26, [sp, #64]
  4118a0:	ldp	x27, x28, [sp, #80]
  4118a4:	ldp	x29, x30, [sp], #288
  4118a8:	ret
  4118ac:	mov	w20, #0xffffffff            	// #-1
  4118b0:	mov	w0, w20
  4118b4:	ldp	x19, x20, [sp, #16]
  4118b8:	ldp	x21, x22, [sp, #32]
  4118bc:	ldp	x23, x24, [sp, #48]
  4118c0:	ldp	x25, x26, [sp, #64]
  4118c4:	ldp	x27, x28, [sp, #80]
  4118c8:	ldp	x29, x30, [sp], #288
  4118cc:	ret
  4118d0:	adrp	x4, 402000 <mbrtowc@plt-0x7f0>
  4118d4:	adrp	x3, 410000 <__fxstatat@plt+0xd040>
  4118d8:	add	x4, x4, #0xce0
  4118dc:	add	x3, x3, #0xe88
  4118e0:	adrp	x2, 410000 <__fxstatat@plt+0xd040>
  4118e4:	mov	x1, #0x0                   	// #0
  4118e8:	add	x2, x2, #0xe78
  4118ec:	mov	x0, #0x10                  	// #16
  4118f0:	str	w6, [sp, #96]
  4118f4:	str	w5, [sp, #104]
  4118f8:	bl	40bee0 <__fxstatat@plt+0x8f20>
  4118fc:	adrp	x7, 42d000 <__fxstatat@plt+0x2a040>
  411900:	ldr	w6, [sp, #96]
  411904:	ldr	w5, [sp, #104]
  411908:	mov	x28, x0
  41190c:	str	x0, [x7, #2728]
  411910:	cbnz	x0, 4117f0 <__fxstatat@plt+0xe830>
  411914:	add	x1, sp, #0x70
  411918:	mov	w0, #0x9400                	// #37888
  41191c:	mov	x28, x1
  411920:	movk	w0, #0x7735, lsl #16
  411924:	mov	w1, w0
  411928:	str	w0, [sp, #120]
  41192c:	strb	wzr, [sp, #124]
  411930:	ldr	x8, [x19, #80]
  411934:	mov	w0, #0x6667                	// #26215
  411938:	ldr	x11, [x19, #112]
  41193c:	movk	w0, #0x6666, lsl #16
  411940:	smull	x4, w8, w0
  411944:	smull	x3, w11, w0
  411948:	smull	x2, w23, w0
  41194c:	asr	x4, x4, #34
  411950:	asr	x3, x3, #34
  411954:	sub	w4, w4, w8, asr #31
  411958:	asr	x2, x2, #34
  41195c:	sub	w3, w3, w11, asr #31
  411960:	sub	w2, w2, w23, asr #31
  411964:	add	w7, w4, w4, lsl #2
  411968:	add	w10, w3, w3, lsl #2
  41196c:	add	w9, w2, w2, lsl #2
  411970:	sub	w7, w8, w7, lsl #1
  411974:	sub	w10, w11, w10, lsl #1
  411978:	sub	w9, w23, w9, lsl #1
  41197c:	orr	w7, w7, w10
  411980:	orr	w7, w7, w9
  411984:	cbnz	w7, 411ee8 <__fxstatat@plt+0xef28>
  411988:	cmp	w1, #0xa
  41198c:	ldr	x7, [x19, #72]
  411990:	b.le	411fac <__fxstatat@plt+0xefec>
  411994:	smull	x10, w4, w0
  411998:	smull	x11, w3, w0
  41199c:	smull	x9, w2, w0
  4119a0:	asr	x10, x10, #34
  4119a4:	sub	w10, w10, w4, asr #31
  4119a8:	asr	x11, x11, #34
  4119ac:	sub	w11, w11, w3, asr #31
  4119b0:	asr	x9, x9, #34
  4119b4:	sub	w9, w9, w2, asr #31
  4119b8:	add	w12, w10, w10, lsl #2
  4119bc:	add	w13, w11, w11, lsl #2
  4119c0:	sub	w4, w4, w12, lsl #1
  4119c4:	add	w12, w9, w9, lsl #2
  4119c8:	sub	w3, w3, w13, lsl #1
  4119cc:	orr	w3, w4, w3
  4119d0:	sub	w2, w2, w12, lsl #1
  4119d4:	orr	w2, w3, w2
  4119d8:	cbnz	w2, 411fac <__fxstatat@plt+0xefec>
  4119dc:	cmp	w1, #0x64
  4119e0:	b.le	411fc0 <__fxstatat@plt+0xf000>
  4119e4:	smull	x4, w11, w0
  4119e8:	smull	x3, w10, w0
  4119ec:	smull	x2, w9, w0
  4119f0:	asr	x4, x4, #34
  4119f4:	sub	w4, w4, w11, asr #31
  4119f8:	asr	x3, x3, #34
  4119fc:	sub	w3, w3, w10, asr #31
  411a00:	asr	x2, x2, #34
  411a04:	sub	w2, w2, w9, asr #31
  411a08:	add	w12, w4, w4, lsl #2
  411a0c:	add	w13, w3, w3, lsl #2
  411a10:	sub	w11, w11, w12, lsl #1
  411a14:	add	w12, w2, w2, lsl #2
  411a18:	sub	w10, w10, w13, lsl #1
  411a1c:	orr	w10, w11, w10
  411a20:	sub	w9, w9, w12, lsl #1
  411a24:	orr	w9, w10, w9
  411a28:	cbnz	w9, 411fc0 <__fxstatat@plt+0xf000>
  411a2c:	cmp	w1, #0x3e8
  411a30:	b.le	411fc8 <__fxstatat@plt+0xf008>
  411a34:	smull	x12, w4, w0
  411a38:	smull	x11, w3, w0
  411a3c:	smull	x10, w2, w0
  411a40:	asr	x12, x12, #34
  411a44:	sub	w12, w12, w4, asr #31
  411a48:	asr	x11, x11, #34
  411a4c:	sub	w11, w11, w3, asr #31
  411a50:	asr	x10, x10, #34
  411a54:	sub	w10, w10, w2, asr #31
  411a58:	add	w9, w12, w12, lsl #2
  411a5c:	add	w13, w11, w11, lsl #2
  411a60:	sub	w4, w4, w9, lsl #1
  411a64:	add	w9, w10, w10, lsl #2
  411a68:	sub	w3, w3, w13, lsl #1
  411a6c:	orr	w3, w4, w3
  411a70:	sub	w2, w2, w9, lsl #1
  411a74:	orr	w2, w3, w2
  411a78:	cbnz	w2, 411fc8 <__fxstatat@plt+0xf008>
  411a7c:	mov	w3, #0x2710                	// #10000
  411a80:	cmp	w1, w3
  411a84:	b.le	411f94 <__fxstatat@plt+0xefd4>
  411a88:	smull	x9, w12, w0
  411a8c:	smull	x4, w11, w0
  411a90:	smull	x0, w10, w0
  411a94:	asr	x9, x9, #34
  411a98:	sub	w9, w9, w12, asr #31
  411a9c:	asr	x4, x4, #34
  411aa0:	sub	w4, w4, w11, asr #31
  411aa4:	asr	x0, x0, #34
  411aa8:	sub	w0, w0, w10, asr #31
  411aac:	add	w2, w9, w9, lsl #2
  411ab0:	add	w13, w4, w4, lsl #2
  411ab4:	sub	w2, w12, w2, lsl #1
  411ab8:	add	w12, w0, w0, lsl #2
  411abc:	sub	w11, w11, w13, lsl #1
  411ac0:	orr	w2, w2, w11
  411ac4:	sub	w10, w10, w12, lsl #1
  411ac8:	orr	w2, w2, w10
  411acc:	cbnz	w2, 411f94 <__fxstatat@plt+0xefd4>
  411ad0:	mov	w2, #0x86a0                	// #34464
  411ad4:	movk	w2, #0x1, lsl #16
  411ad8:	cmp	w1, w2
  411adc:	b.le	411fd0 <__fxstatat@plt+0xf010>
  411ae0:	mov	w2, #0x6667                	// #26215
  411ae4:	movk	w2, #0x6666, lsl #16
  411ae8:	smull	x12, w9, w2
  411aec:	smull	x11, w4, w2
  411af0:	smull	x10, w0, w2
  411af4:	asr	x12, x12, #34
  411af8:	sub	w12, w12, w9, asr #31
  411afc:	asr	x11, x11, #34
  411b00:	sub	w11, w11, w4, asr #31
  411b04:	asr	x10, x10, #34
  411b08:	sub	w10, w10, w0, asr #31
  411b0c:	add	w3, w12, w12, lsl #2
  411b10:	add	w13, w11, w11, lsl #2
  411b14:	sub	w3, w9, w3, lsl #1
  411b18:	add	w9, w10, w10, lsl #2
  411b1c:	sub	w4, w4, w13, lsl #1
  411b20:	orr	w3, w3, w4
  411b24:	sub	w0, w0, w9, lsl #1
  411b28:	orr	w0, w3, w0
  411b2c:	cbnz	w0, 411fd0 <__fxstatat@plt+0xf010>
  411b30:	mov	w3, #0x4240                	// #16960
  411b34:	movk	w3, #0xf, lsl #16
  411b38:	cmp	w1, w3
  411b3c:	b.le	411f94 <__fxstatat@plt+0xefd4>
  411b40:	smull	x9, w12, w2
  411b44:	smull	x0, w11, w2
  411b48:	smull	x4, w10, w2
  411b4c:	asr	x9, x9, #34
  411b50:	asr	x0, x0, #34
  411b54:	sub	w9, w9, w12, asr #31
  411b58:	sub	w13, w0, w11, asr #31
  411b5c:	asr	x4, x4, #34
  411b60:	sub	w4, w4, w10, asr #31
  411b64:	add	w0, w9, w9, lsl #2
  411b68:	add	w14, w13, w13, lsl #2
  411b6c:	sub	w0, w12, w0, lsl #1
  411b70:	add	w12, w4, w4, lsl #2
  411b74:	sub	w11, w11, w14, lsl #1
  411b78:	orr	w0, w0, w11
  411b7c:	sub	w10, w10, w12, lsl #1
  411b80:	orr	w0, w0, w10
  411b84:	cbnz	w0, 411f94 <__fxstatat@plt+0xefd4>
  411b88:	mov	w3, #0x9680                	// #38528
  411b8c:	movk	w3, #0x98, lsl #16
  411b90:	cmp	w1, w3
  411b94:	b.le	411f94 <__fxstatat@plt+0xefd4>
  411b98:	smull	x12, w13, w2
  411b9c:	smull	x11, w9, w2
  411ba0:	smull	x10, w4, w2
  411ba4:	asr	x12, x12, #34
  411ba8:	sub	w12, w12, w13, asr #31
  411bac:	asr	x11, x11, #34
  411bb0:	sub	w11, w11, w9, asr #31
  411bb4:	asr	x10, x10, #34
  411bb8:	sub	w10, w10, w4, asr #31
  411bbc:	add	w0, w12, w12, lsl #2
  411bc0:	add	w14, w11, w11, lsl #2
  411bc4:	sub	w0, w13, w0, lsl #1
  411bc8:	add	w13, w10, w10, lsl #2
  411bcc:	sub	w9, w9, w14, lsl #1
  411bd0:	orr	w0, w0, w9
  411bd4:	sub	w4, w4, w13, lsl #1
  411bd8:	orr	w0, w0, w4
  411bdc:	cbnz	w0, 411f94 <__fxstatat@plt+0xefd4>
  411be0:	mov	w9, #0xe100                	// #57600
  411be4:	movk	w9, #0x5f5, lsl #16
  411be8:	cmp	w1, w9
  411bec:	b.le	411fdc <__fxstatat@plt+0xf01c>
  411bf0:	smull	x3, w12, w2
  411bf4:	smull	x4, w11, w2
  411bf8:	smull	x0, w10, w2
  411bfc:	asr	x2, x3, #34
  411c00:	sub	w2, w2, w12, asr #31
  411c04:	asr	x4, x4, #34
  411c08:	sub	w4, w4, w11, asr #31
  411c0c:	asr	x0, x0, #34
  411c10:	sub	w0, w0, w10, asr #31
  411c14:	add	w3, w2, w2, lsl #2
  411c18:	add	w13, w4, w4, lsl #2
  411c1c:	sub	w3, w12, w3, lsl #1
  411c20:	add	w12, w0, w0, lsl #2
  411c24:	sub	w11, w11, w13, lsl #1
  411c28:	orr	w3, w3, w11
  411c2c:	sub	w10, w10, w12, lsl #1
  411c30:	orr	w3, w3, w10
  411c34:	cbnz	w3, 411fdc <__fxstatat@plt+0xf01c>
  411c38:	mov	w3, #0xca00                	// #51712
  411c3c:	movk	w3, #0x3b9a, lsl #16
  411c40:	cmp	w1, w3
  411c44:	b.le	411f94 <__fxstatat@plt+0xefd4>
  411c48:	orr	w2, w2, w4
  411c4c:	orr	w0, w2, w0
  411c50:	cbnz	w0, 411f94 <__fxstatat@plt+0xefd4>
  411c54:	ldr	x1, [x19, #104]
  411c58:	orr	x0, x22, x7
  411c5c:	orr	x0, x0, x1
  411c60:	tbz	w0, #0, 411f78 <__fxstatat@plt+0xefb8>
  411c64:	mov	w1, #0xca00                	// #51712
  411c68:	mov	x0, x21
  411c6c:	movk	w1, #0x3b9a, lsl #16
  411c70:	mov	w19, w1
  411c74:	str	w1, [x28, #8]
  411c78:	cmp	x22, x21
  411c7c:	b.gt	41188c <__fxstatat@plt+0xe8cc>
  411c80:	cmp	w6, #0x0
  411c84:	ccmp	w23, w26, #0x1, ne  // ne = any
  411c88:	b.ge	41188c <__fxstatat@plt+0xe8cc>  // b.tcont
  411c8c:	cmp	x22, x0
  411c90:	b.lt	4118ac <__fxstatat@plt+0xe8ec>  // b.tstop
  411c94:	b.ne	411cac <__fxstatat@plt+0xecec>  // b.any
  411c98:	sdiv	w0, w26, w19
  411c9c:	msub	w0, w0, w19, w26
  411ca0:	sub	w0, w26, w0
  411ca4:	cmp	w0, w23
  411ca8:	b.gt	4118ac <__fxstatat@plt+0xe8ec>
  411cac:	mov	w0, #0x8e39                	// #36409
  411cb0:	and	x4, x5, #0xff
  411cb4:	movk	w0, #0x38e3, lsl #16
  411cb8:	orr	x4, x4, x22
  411cbc:	sxtw	x8, w8
  411cc0:	str	x4, [sp, #144]
  411cc4:	umull	x5, w19, w0
  411cc8:	add	x2, sp, #0x80
  411ccc:	mov	x1, x24
  411cd0:	mov	w0, w25
  411cd4:	mov	w3, #0x100                 	// #256
  411cd8:	stp	x7, x8, [sp, #128]
  411cdc:	lsr	x5, x5, #33
  411ce0:	add	w5, w5, w23
  411ce4:	sxtw	x4, w5
  411ce8:	str	x4, [sp, #152]
  411cec:	bl	402d80 <utimensat@plt>
  411cf0:	cbnz	w0, 411fa4 <__fxstatat@plt+0xefe4>
  411cf4:	add	x3, sp, #0xa0
  411cf8:	mov	x2, x24
  411cfc:	mov	w1, w25
  411d00:	mov	w4, #0x100                 	// #256
  411d04:	bl	402fc0 <__fxstatat@plt>
  411d08:	sxtw	x2, w0
  411d0c:	ldp	x1, x3, [sp, #248]
  411d10:	sxtw	x4, w23
  411d14:	mov	x27, x2
  411d18:	eor	x0, x1, x22
  411d1c:	eor	x5, x4, x3
  411d20:	orr	x0, x0, x5
  411d24:	orr	x0, x0, x2
  411d28:	cbnz	x0, 411fe4 <__fxstatat@plt+0xf024>
  411d2c:	and	w0, w1, #0x1
  411d30:	mov	w4, #0xca00                	// #51712
  411d34:	movk	w4, #0x3b9a, lsl #16
  411d38:	mov	w2, #0xcccd                	// #52429
  411d3c:	mov	w1, #0x9998                	// #39320
  411d40:	movk	w2, #0xcccc, lsl #16
  411d44:	madd	w0, w0, w4, w3
  411d48:	movk	w1, #0x1999, lsl #16
  411d4c:	madd	w3, w0, w2, w1
  411d50:	ror	w3, w3, #1
  411d54:	cmp	w3, w1
  411d58:	b.hi	412008 <__fxstatat@plt+0xf048>  // b.pmore
  411d5c:	cmp	w19, #0xa
  411d60:	b.eq	411ebc <__fxstatat@plt+0xeefc>  // b.none
  411d64:	mov	w3, #0x6667                	// #26215
  411d68:	movk	w3, #0x6666, lsl #16
  411d6c:	smull	x4, w0, w3
  411d70:	asr	x4, x4, #34
  411d74:	sub	w0, w4, w0, asr #31
  411d78:	madd	w4, w0, w2, w1
  411d7c:	ror	w4, w4, #1
  411d80:	cmp	w4, w1
  411d84:	b.hi	41203c <__fxstatat@plt+0xf07c>  // b.pmore
  411d88:	cmp	w19, #0x64
  411d8c:	b.eq	411ebc <__fxstatat@plt+0xeefc>  // b.none
  411d90:	smull	x4, w0, w3
  411d94:	asr	x4, x4, #34
  411d98:	sub	w0, w4, w0, asr #31
  411d9c:	madd	w4, w0, w2, w1
  411da0:	ror	w4, w4, #1
  411da4:	cmp	w4, w1
  411da8:	b.hi	412034 <__fxstatat@plt+0xf074>  // b.pmore
  411dac:	cmp	w19, #0x3e8
  411db0:	b.eq	411ebc <__fxstatat@plt+0xeefc>  // b.none
  411db4:	smull	x4, w0, w3
  411db8:	asr	x4, x4, #34
  411dbc:	sub	w0, w4, w0, asr #31
  411dc0:	madd	w4, w0, w2, w1
  411dc4:	ror	w4, w4, #1
  411dc8:	cmp	w4, w1
  411dcc:	b.hi	41202c <__fxstatat@plt+0xf06c>  // b.pmore
  411dd0:	mov	w4, #0x2710                	// #10000
  411dd4:	cmp	w19, w4
  411dd8:	b.eq	411ebc <__fxstatat@plt+0xeefc>  // b.none
  411ddc:	smull	x3, w0, w3
  411de0:	asr	x3, x3, #34
  411de4:	sub	w0, w3, w0, asr #31
  411de8:	madd	w2, w0, w2, w1
  411dec:	ror	w2, w2, #1
  411df0:	cmp	w2, w1
  411df4:	b.hi	412024 <__fxstatat@plt+0xf064>  // b.pmore
  411df8:	mov	w1, #0x86a0                	// #34464
  411dfc:	movk	w1, #0x1, lsl #16
  411e00:	cmp	w19, w1
  411e04:	b.eq	411ebc <__fxstatat@plt+0xeefc>  // b.none
  411e08:	mov	w2, #0x6667                	// #26215
  411e0c:	mov	w1, #0xcccd                	// #52429
  411e10:	movk	w2, #0x6666, lsl #16
  411e14:	mov	w3, #0x9998                	// #39320
  411e18:	movk	w3, #0x1999, lsl #16
  411e1c:	movk	w1, #0xcccc, lsl #16
  411e20:	smull	x2, w0, w2
  411e24:	asr	x2, x2, #34
  411e28:	sub	w0, w2, w0, asr #31
  411e2c:	madd	w1, w0, w1, w3
  411e30:	ror	w1, w1, #1
  411e34:	cmp	w1, w3
  411e38:	b.hi	412018 <__fxstatat@plt+0xf058>  // b.pmore
  411e3c:	mov	w3, #0x4240                	// #16960
  411e40:	movk	w3, #0xf, lsl #16
  411e44:	cmp	w19, w3
  411e48:	b.eq	411ebc <__fxstatat@plt+0xeefc>  // b.none
  411e4c:	mov	w1, #0xa                   	// #10
  411e50:	sdiv	w0, w0, w1
  411e54:	sdiv	w2, w0, w1
  411e58:	msub	w0, w2, w1, w0
  411e5c:	cbnz	w0, 412010 <__fxstatat@plt+0xf050>
  411e60:	mov	w3, #0x9680                	// #38528
  411e64:	movk	w3, #0x98, lsl #16
  411e68:	cmp	w19, w3
  411e6c:	b.eq	411ebc <__fxstatat@plt+0xeefc>  // b.none
  411e70:	sdiv	w0, w2, w1
  411e74:	msub	w2, w0, w1, w2
  411e78:	cbnz	w2, 412010 <__fxstatat@plt+0xf050>
  411e7c:	mov	w3, #0xe100                	// #57600
  411e80:	movk	w3, #0x5f5, lsl #16
  411e84:	cmp	w19, w3
  411e88:	b.eq	411ebc <__fxstatat@plt+0xeefc>  // b.none
  411e8c:	sdiv	w2, w0, w1
  411e90:	msub	w1, w2, w1, w0
  411e94:	cbnz	w1, 412010 <__fxstatat@plt+0xf050>
  411e98:	mov	w1, #0xca00                	// #51712
  411e9c:	movk	w1, #0x3b9a, lsl #16
  411ea0:	cmp	w19, w1
  411ea4:	b.eq	411ebc <__fxstatat@plt+0xeefc>  // b.none
  411ea8:	add	w0, w0, #0x9
  411eac:	mov	w19, #0x9400                	// #37888
  411eb0:	cmp	w0, #0x13
  411eb4:	movk	w19, #0x7735, lsl #16
  411eb8:	csel	w19, w19, w1, cc  // cc = lo, ul, last
  411ebc:	sdiv	w27, w26, w19
  411ec0:	mov	w0, #0x9400                	// #37888
  411ec4:	movk	w0, #0x7735, lsl #16
  411ec8:	cmp	w19, w0
  411ecc:	cset	w0, eq  // eq = none
  411ed0:	mov	w20, w19
  411ed4:	mvn	w0, w0
  411ed8:	msub	w19, w27, w19, w26
  411edc:	sxtw	x0, w0
  411ee0:	and	x21, x21, x0
  411ee4:	sub	w27, w26, w19
  411ee8:	mov	w0, #0x1                   	// #1
  411eec:	str	w20, [x28, #8]
  411ef0:	strb	w0, [x28, #12]
  411ef4:	b	411870 <__fxstatat@plt+0xe8b0>
  411ef8:	ldr	x28, [x7, #2728]
  411efc:	cbz	x28, 411914 <__fxstatat@plt+0xe954>
  411f00:	ldr	x2, [x19]
  411f04:	add	x1, sp, #0x70
  411f08:	mov	x0, x28
  411f0c:	str	x1, [sp, #96]
  411f10:	stp	w6, w5, [sp, #104]
  411f14:	str	x2, [sp, #112]
  411f18:	bl	40bc00 <__fxstatat@plt+0x8c40>
  411f1c:	ldp	w6, w5, [sp, #104]
  411f20:	mov	x28, x0
  411f24:	ldr	x1, [sp, #96]
  411f28:	cbnz	x0, 411838 <__fxstatat@plt+0xe878>
  411f2c:	b	411918 <__fxstatat@plt+0xe958>
  411f30:	mov	x0, #0x10                  	// #16
  411f34:	str	w6, [sp, #96]
  411f38:	str	w5, [sp, #104]
  411f3c:	bl	4029f0 <malloc@plt>
  411f40:	mov	x1, x0
  411f44:	adrp	x0, 42d000 <__fxstatat@plt+0x2a040>
  411f48:	add	x2, x0, #0xaa8
  411f4c:	ldr	w6, [sp, #96]
  411f50:	ldr	w5, [sp, #104]
  411f54:	str	x1, [x2, #8]
  411f58:	cbz	x1, 411f00 <__fxstatat@plt+0xef40>
  411f5c:	mov	w0, #0x9400                	// #37888
  411f60:	strb	wzr, [x1, #12]
  411f64:	movk	w0, #0x7735, lsl #16
  411f68:	str	w0, [x1, #8]
  411f6c:	b	4117fc <__fxstatat@plt+0xe83c>
  411f70:	str	xzr, [x2, #8]
  411f74:	b	411838 <__fxstatat@plt+0xe878>
  411f78:	mov	w1, #0x9400                	// #37888
  411f7c:	and	x0, x21, #0xfffffffffffffffe
  411f80:	movk	w1, #0x7735, lsl #16
  411f84:	mov	w5, #0x1                   	// #1
  411f88:	mov	w19, w1
  411f8c:	str	w1, [x28, #8]
  411f90:	b	411c78 <__fxstatat@plt+0xecb8>
  411f94:	mov	w19, w3
  411f98:	mov	x0, x21
  411f9c:	str	w19, [x28, #8]
  411fa0:	b	411c78 <__fxstatat@plt+0xecb8>
  411fa4:	mov	w20, #0xfffffffe            	// #-2
  411fa8:	b	41188c <__fxstatat@plt+0xe8cc>
  411fac:	mov	w1, #0xa                   	// #10
  411fb0:	mov	x0, x21
  411fb4:	mov	w19, w1
  411fb8:	str	w1, [x28, #8]
  411fbc:	b	411c78 <__fxstatat@plt+0xecb8>
  411fc0:	mov	w19, #0x64                  	// #100
  411fc4:	b	411f98 <__fxstatat@plt+0xefd8>
  411fc8:	mov	w19, #0x3e8                 	// #1000
  411fcc:	b	411f98 <__fxstatat@plt+0xefd8>
  411fd0:	mov	w19, #0x86a0                	// #34464
  411fd4:	movk	w19, #0x1, lsl #16
  411fd8:	b	411f98 <__fxstatat@plt+0xefd8>
  411fdc:	mov	w19, w9
  411fe0:	b	411f98 <__fxstatat@plt+0xefd8>
  411fe4:	add	x2, sp, #0x80
  411fe8:	mov	x1, x24
  411fec:	mov	w0, w25
  411ff0:	mov	w3, #0x100                 	// #256
  411ff4:	stp	x22, x4, [sp, #144]
  411ff8:	bl	402d80 <utimensat@plt>
  411ffc:	cbnz	w27, 411fa4 <__fxstatat@plt+0xefe4>
  412000:	ldp	x1, x3, [sp, #248]
  412004:	b	411d2c <__fxstatat@plt+0xed6c>
  412008:	mov	w19, w20
  41200c:	b	411ebc <__fxstatat@plt+0xeefc>
  412010:	mov	w19, w3
  412014:	b	411ebc <__fxstatat@plt+0xeefc>
  412018:	mov	w19, #0x86a0                	// #34464
  41201c:	movk	w19, #0x1, lsl #16
  412020:	b	411ebc <__fxstatat@plt+0xeefc>
  412024:	mov	w19, w4
  412028:	b	411ebc <__fxstatat@plt+0xeefc>
  41202c:	mov	w19, #0x3e8                 	// #1000
  412030:	b	411ebc <__fxstatat@plt+0xeefc>
  412034:	mov	w19, #0x64                  	// #100
  412038:	b	411ebc <__fxstatat@plt+0xeefc>
  41203c:	mov	w19, #0xa                   	// #10
  412040:	b	411ebc <__fxstatat@plt+0xeefc>
  412044:	nop
  412048:	mov	w3, #0x100                 	// #256
  41204c:	b	402d80 <utimensat@plt>
  412050:	stp	x29, x30, [sp, #-304]!
  412054:	mov	x29, sp
  412058:	stp	x19, x20, [sp, #16]
  41205c:	mov	x19, x2
  412060:	stp	x21, x22, [sp, #32]
  412064:	mov	w22, w0
  412068:	stp	x23, x24, [sp, #48]
  41206c:	mov	x23, x1
  412070:	cbz	x2, 4122bc <__fxstatat@plt+0xf2fc>
  412074:	ldp	x0, x1, [x2]
  412078:	stp	x0, x1, [sp, #80]
  41207c:	mov	x2, #0xffffffffffff0002    	// #-65534
  412080:	ldr	x0, [sp, #88]
  412084:	movk	x2, #0xc000, lsl #16
  412088:	ldp	x6, x7, [x19, #16]
  41208c:	add	x4, x0, x2
  412090:	stp	x6, x7, [sp, #96]
  412094:	cmp	x4, #0x1
  412098:	mov	x1, #0xc9ff                	// #51711
  41209c:	movk	x1, #0x3b9a, lsl #16
  4120a0:	ccmp	x0, x1, #0x0, hi  // hi = pmore
  4120a4:	b.hi	412508 <__fxstatat@plt+0xf548>  // b.pmore
  4120a8:	ldr	x3, [sp, #104]
  4120ac:	add	x2, x3, x2
  4120b0:	cmp	x2, #0x1
  4120b4:	cset	w20, hi  // hi = pmore
  4120b8:	cmp	x3, x1
  4120bc:	cset	w1, hi  // hi = pmore
  4120c0:	ands	w20, w20, w1
  4120c4:	b.ne	412508 <__fxstatat@plt+0xf548>  // b.any
  4120c8:	cmp	x4, #0x1
  4120cc:	mov	w1, #0x0                   	// #0
  4120d0:	mov	w4, #0x0                   	// #0
  4120d4:	b.ls	4121c4 <__fxstatat@plt+0xf204>  // b.plast
  4120d8:	cmp	x2, #0x1
  4120dc:	b.ls	4121a8 <__fxstatat@plt+0xf1e8>  // b.plast
  4120e0:	add	w20, w20, w1
  4120e4:	add	x19, sp, #0x50
  4120e8:	cmp	w22, #0x0
  4120ec:	ccmp	x23, #0x0, #0x0, lt  // lt = tstop
  4120f0:	b.eq	41251c <__fxstatat@plt+0xf55c>  // b.none
  4120f4:	adrp	x24, 42d000 <__fxstatat@plt+0x2a040>
  4120f8:	str	x25, [sp, #64]
  4120fc:	add	x25, x24, #0xab8
  412100:	ldr	w0, [x24, #2744]
  412104:	tbnz	w0, #31, 4121e8 <__fxstatat@plt+0xf228>
  412108:	cmp	w20, #0x2
  41210c:	b.eq	412348 <__fxstatat@plt+0xf388>  // b.none
  412110:	tbnz	w22, #31, 412398 <__fxstatat@plt+0xf3d8>
  412114:	mov	x1, x19
  412118:	mov	w0, w22
  41211c:	bl	402a50 <futimens@plt>
  412120:	mov	w21, w0
  412124:	cmp	w0, #0x0
  412128:	b.le	4123b8 <__fxstatat@plt+0xf3f8>
  41212c:	bl	402f10 <__errno_location@plt>
  412130:	mov	w1, #0x26                  	// #38
  412134:	str	w1, [x0]
  412138:	mov	w0, #0xffffffff            	// #-1
  41213c:	str	w0, [x24, #2744]
  412140:	str	w0, [x25, #4]
  412144:	cbz	w20, 412224 <__fxstatat@plt+0xf264>
  412148:	cmp	w20, #0x3
  41214c:	b.ne	4121f8 <__fxstatat@plt+0xf238>  // b.any
  412150:	cbz	x19, 412310 <__fxstatat@plt+0xf350>
  412154:	ldr	x0, [x19, #8]
  412158:	mov	x1, #0x3ffffffe            	// #1073741822
  41215c:	ldr	x3, [x19, #24]
  412160:	cmp	x0, x1
  412164:	b.eq	4123fc <__fxstatat@plt+0xf43c>  // b.none
  412168:	mov	x1, #0x3fffffff            	// #1073741823
  41216c:	cmp	x0, x1
  412170:	b.ne	412188 <__fxstatat@plt+0xf1c8>  // b.any
  412174:	cmp	x3, x0
  412178:	b.eq	412310 <__fxstatat@plt+0xf350>  // b.none
  41217c:	mov	x0, x19
  412180:	bl	414448 <__fxstatat@plt+0x11488>
  412184:	ldr	x3, [x19, #24]
  412188:	mov	x0, #0x3ffffffe            	// #1073741822
  41218c:	cmp	x3, x0
  412190:	b.ne	412410 <__fxstatat@plt+0xf450>  // b.any
  412194:	add	x0, sp, #0x200
  412198:	ldp	x1, x3, [sp, #264]
  41219c:	ldur	q0, [x0, #-248]
  4121a0:	str	q0, [x19, #16]
  4121a4:	b	41222c <__fxstatat@plt+0xf26c>
  4121a8:	eor	w4, w4, #0x1
  4121ac:	mov	x0, #0x3ffffffe            	// #1073741822
  4121b0:	cmp	x3, x0
  4121b4:	mov	w1, #0x1                   	// #1
  4121b8:	csel	w20, w4, w20, eq  // eq = none
  4121bc:	str	xzr, [sp, #96]
  4121c0:	b	4120e0 <__fxstatat@plt+0xf120>
  4121c4:	mov	x1, #0x3ffffffe            	// #1073741822
  4121c8:	cmp	x0, x1
  4121cc:	str	xzr, [sp, #80]
  4121d0:	cset	w20, eq  // eq = none
  4121d4:	mov	w4, w20
  4121d8:	cmp	x2, #0x1
  4121dc:	mov	w1, #0x1                   	// #1
  4121e0:	b.hi	4120e0 <__fxstatat@plt+0xf120>  // b.pmore
  4121e4:	b	4121a8 <__fxstatat@plt+0xf1e8>
  4121e8:	mov	w0, #0xffffffff            	// #-1
  4121ec:	str	w0, [x24, #2744]
  4121f0:	str	w0, [x25, #4]
  4121f4:	cbz	w20, 412224 <__fxstatat@plt+0xf264>
  4121f8:	add	x2, sp, #0xb0
  4121fc:	tbnz	w22, #31, 4123e0 <__fxstatat@plt+0xf420>
  412200:	mov	w1, w22
  412204:	mov	w0, #0x0                   	// #0
  412208:	bl	402e60 <__fxstat@plt>
  41220c:	cmp	w0, #0x0
  412210:	cset	w0, ne  // ne = any
  412214:	cbz	w0, 412150 <__fxstatat@plt+0xf190>
  412218:	mov	w21, #0xffffffff            	// #-1
  41221c:	ldr	x25, [sp, #64]
  412220:	b	4122a4 <__fxstatat@plt+0xf2e4>
  412224:	cbz	x19, 412310 <__fxstatat@plt+0xf350>
  412228:	ldp	x1, x3, [x19, #16]
  41222c:	mov	x2, #0xf7cf                	// #63439
  412230:	movk	x2, #0xe353, lsl #16
  412234:	add	x20, sp, #0x70
  412238:	ldr	x4, [x19, #8]
  41223c:	movk	x2, #0x9ba5, lsl #32
  412240:	movk	x2, #0x20c4, lsl #48
  412244:	smulh	x0, x3, x2
  412248:	smulh	x2, x4, x2
  41224c:	asr	x0, x0, #7
  412250:	asr	x2, x2, #7
  412254:	sub	x3, x0, x3, asr #63
  412258:	sub	x2, x2, x4, asr #63
  41225c:	stp	x2, x1, [sp, #120]
  412260:	mov	x2, x20
  412264:	ldr	x1, [x19]
  412268:	str	x1, [sp, #112]
  41226c:	str	x3, [sp, #136]
  412270:	tbnz	w22, #31, 41231c <__fxstatat@plt+0xf35c>
  412274:	mov	w0, w22
  412278:	mov	x1, #0x0                   	// #0
  41227c:	bl	402a00 <futimesat@plt>
  412280:	mov	w21, w0
  412284:	cbz	w0, 4122c4 <__fxstatat@plt+0xf304>
  412288:	mov	w21, #0xffffffff            	// #-1
  41228c:	cbz	x23, 4122f4 <__fxstatat@plt+0xf334>
  412290:	mov	x1, x20
  412294:	mov	x0, x23
  412298:	bl	402e50 <utimes@plt>
  41229c:	mov	w21, w0
  4122a0:	ldr	x25, [sp, #64]
  4122a4:	mov	w0, w21
  4122a8:	ldp	x19, x20, [sp, #16]
  4122ac:	ldp	x21, x22, [sp, #32]
  4122b0:	ldp	x23, x24, [sp, #48]
  4122b4:	ldp	x29, x30, [sp], #304
  4122b8:	ret
  4122bc:	mov	w20, #0x0                   	// #0
  4122c0:	b	4120e8 <__fxstatat@plt+0xf128>
  4122c4:	cbz	x20, 4122f4 <__fxstatat@plt+0xf334>
  4122c8:	ldr	x3, [x20, #8]
  4122cc:	mov	x1, #0xa11f                	// #41247
  4122d0:	ldr	x2, [x20, #24]
  4122d4:	movk	x1, #0x7, lsl #16
  4122d8:	cmp	x3, x1
  4122dc:	cset	w23, gt
  4122e0:	cmp	x2, x1
  4122e4:	cset	w19, gt
  4122e8:	cmp	w23, #0x0
  4122ec:	ccmp	w19, #0x0, #0x0, eq  // eq = none
  4122f0:	b.ne	412450 <__fxstatat@plt+0xf490>  // b.any
  4122f4:	mov	w0, w21
  4122f8:	ldp	x19, x20, [sp, #16]
  4122fc:	ldp	x21, x22, [sp, #32]
  412300:	ldp	x23, x24, [sp, #48]
  412304:	ldr	x25, [sp, #64]
  412308:	ldp	x29, x30, [sp], #304
  41230c:	ret
  412310:	mov	x20, #0x0                   	// #0
  412314:	mov	x2, x20
  412318:	tbz	w22, #31, 412274 <__fxstatat@plt+0xf2b4>
  41231c:	mov	x1, x23
  412320:	mov	w0, #0xffffff9c            	// #-100
  412324:	bl	402a00 <futimesat@plt>
  412328:	mov	w21, w0
  41232c:	mov	w0, w21
  412330:	ldp	x19, x20, [sp, #16]
  412334:	ldp	x21, x22, [sp, #32]
  412338:	ldp	x23, x24, [sp, #48]
  41233c:	ldr	x25, [sp, #64]
  412340:	ldp	x29, x30, [sp], #304
  412344:	ret
  412348:	add	x2, sp, #0xb0
  41234c:	tbnz	w22, #31, 412424 <__fxstatat@plt+0xf464>
  412350:	mov	w1, w22
  412354:	mov	w0, #0x0                   	// #0
  412358:	bl	402e60 <__fxstat@plt>
  41235c:	cmp	w0, #0x0
  412360:	cset	w0, ne  // ne = any
  412364:	cbnz	w0, 412218 <__fxstatat@plt+0xf258>
  412368:	ldr	x1, [x19, #8]
  41236c:	mov	x0, #0x3ffffffe            	// #1073741822
  412370:	cmp	x1, x0
  412374:	b.eq	41243c <__fxstatat@plt+0xf47c>  // b.none
  412378:	ldr	x1, [x19, #24]
  41237c:	mov	w20, #0x3                   	// #3
  412380:	cmp	x1, x0
  412384:	b.ne	412110 <__fxstatat@plt+0xf150>  // b.any
  412388:	add	x0, sp, #0x200
  41238c:	ldur	q0, [x0, #-248]
  412390:	str	q0, [x19, #16]
  412394:	tbz	w22, #31, 412114 <__fxstatat@plt+0xf154>
  412398:	mov	x2, x19
  41239c:	mov	x1, x23
  4123a0:	mov	w3, #0x0                   	// #0
  4123a4:	mov	w0, #0xffffff9c            	// #-100
  4123a8:	bl	402d80 <utimensat@plt>
  4123ac:	mov	w21, w0
  4123b0:	cmp	w0, #0x0
  4123b4:	b.gt	41212c <__fxstatat@plt+0xf16c>
  4123b8:	b.ne	4124d0 <__fxstatat@plt+0xf510>  // b.any
  4123bc:	mov	w0, #0x1                   	// #1
  4123c0:	str	w0, [x24, #2744]
  4123c4:	mov	w0, w21
  4123c8:	ldp	x19, x20, [sp, #16]
  4123cc:	ldp	x21, x22, [sp, #32]
  4123d0:	ldp	x23, x24, [sp, #48]
  4123d4:	ldr	x25, [sp, #64]
  4123d8:	ldp	x29, x30, [sp], #304
  4123dc:	ret
  4123e0:	mov	x1, x23
  4123e4:	mov	w0, #0x0                   	// #0
  4123e8:	bl	402f30 <__xstat@plt>
  4123ec:	cmp	w0, #0x0
  4123f0:	cset	w0, ne  // ne = any
  4123f4:	cbz	w0, 412150 <__fxstatat@plt+0xf190>
  4123f8:	b	412218 <__fxstatat@plt+0xf258>
  4123fc:	cmp	x3, x0
  412400:	mov	w21, #0x0                   	// #0
  412404:	b.eq	4122f4 <__fxstatat@plt+0xf334>  // b.none
  412408:	ldur	q0, [sp, #248]
  41240c:	str	q0, [x19]
  412410:	mov	x0, #0x3fffffff            	// #1073741823
  412414:	cmp	x3, x0
  412418:	b.eq	4124e4 <__fxstatat@plt+0xf524>  // b.none
  41241c:	ldr	x1, [x19, #16]
  412420:	b	41222c <__fxstatat@plt+0xf26c>
  412424:	mov	x1, x23
  412428:	mov	w0, #0x0                   	// #0
  41242c:	bl	402f30 <__xstat@plt>
  412430:	cmp	w0, #0x0
  412434:	cset	w0, ne  // ne = any
  412438:	b	412364 <__fxstatat@plt+0xf3a4>
  41243c:	ldur	q0, [sp, #248]
  412440:	mov	w20, #0x3                   	// #3
  412444:	str	q0, [x19]
  412448:	tbz	w22, #31, 412114 <__fxstatat@plt+0xf154>
  41244c:	b	412398 <__fxstatat@plt+0xf3d8>
  412450:	add	x2, sp, #0xb0
  412454:	mov	w1, w22
  412458:	bl	402e60 <__fxstat@plt>
  41245c:	cbnz	w0, 4122f4 <__fxstatat@plt+0xf334>
  412460:	ldr	x2, [x20, #16]
  412464:	ldr	x1, [sp, #264]
  412468:	ldp	x4, x5, [x20]
  41246c:	sub	x1, x1, x2
  412470:	ldr	x2, [x20]
  412474:	stp	x4, x5, [sp, #144]
  412478:	cmp	x1, #0x1
  41247c:	ldr	x0, [sp, #248]
  412480:	csel	w19, w19, wzr, eq  // eq = none
  412484:	ldp	x4, x5, [x20, #16]
  412488:	stp	x4, x5, [sp, #160]
  41248c:	cmp	w23, #0x0
  412490:	sub	x0, x0, x2
  412494:	ccmp	x0, #0x1, #0x0, ne  // ne = any
  412498:	b.ne	4124f4 <__fxstatat@plt+0xf534>  // b.any
  41249c:	ldr	x0, [sp, #256]
  4124a0:	cbnz	x0, 4124f4 <__fxstatat@plt+0xf534>
  4124a4:	str	xzr, [sp, #152]
  4124a8:	cbz	w19, 4124b4 <__fxstatat@plt+0xf4f4>
  4124ac:	ldr	x0, [sp, #272]
  4124b0:	cbz	x0, 412500 <__fxstatat@plt+0xf540>
  4124b4:	mov	w0, w22
  4124b8:	add	x2, sp, #0x90
  4124bc:	mov	x1, #0x0                   	// #0
  4124c0:	bl	402a00 <futimesat@plt>
  4124c4:	mov	w21, #0x0                   	// #0
  4124c8:	ldr	x25, [sp, #64]
  4124cc:	b	4122a4 <__fxstatat@plt+0xf2e4>
  4124d0:	bl	402f10 <__errno_location@plt>
  4124d4:	ldr	w0, [x0]
  4124d8:	cmp	w0, #0x26
  4124dc:	b.ne	4123bc <__fxstatat@plt+0xf3fc>  // b.any
  4124e0:	b	412138 <__fxstatat@plt+0xf178>
  4124e4:	add	x0, x19, #0x10
  4124e8:	bl	414448 <__fxstatat@plt+0x11488>
  4124ec:	ldp	x1, x3, [x19, #16]
  4124f0:	b	41222c <__fxstatat@plt+0xf26c>
  4124f4:	cbz	w19, 4124c4 <__fxstatat@plt+0xf504>
  4124f8:	ldr	x0, [sp, #272]
  4124fc:	cbnz	x0, 4124c4 <__fxstatat@plt+0xf504>
  412500:	str	xzr, [sp, #168]
  412504:	b	4124b4 <__fxstatat@plt+0xf4f4>
  412508:	bl	402f10 <__errno_location@plt>
  41250c:	mov	w21, #0xffffffff            	// #-1
  412510:	mov	w1, #0x16                  	// #22
  412514:	str	w1, [x0]
  412518:	b	4122a4 <__fxstatat@plt+0xf2e4>
  41251c:	bl	402f10 <__errno_location@plt>
  412520:	mov	w21, #0xffffffff            	// #-1
  412524:	mov	w1, #0x9                   	// #9
  412528:	str	w1, [x0]
  41252c:	b	4122a4 <__fxstatat@plt+0xf2e4>
  412530:	stp	x29, x30, [sp, #-256]!
  412534:	mov	x29, sp
  412538:	stp	x19, x20, [sp, #16]
  41253c:	mov	x19, x1
  412540:	stp	x21, x22, [sp, #32]
  412544:	stp	x23, x24, [sp, #48]
  412548:	mov	x23, x0
  41254c:	cbz	x1, 412734 <__fxstatat@plt+0xf774>
  412550:	ldp	x0, x1, [x1]
  412554:	stp	x0, x1, [sp, #64]
  412558:	mov	x2, #0xffffffffffff0002    	// #-65534
  41255c:	ldr	x1, [sp, #72]
  412560:	movk	x2, #0xc000, lsl #16
  412564:	ldp	x6, x7, [x19, #16]
  412568:	add	x4, x1, x2
  41256c:	stp	x6, x7, [sp, #80]
  412570:	cmp	x4, #0x1
  412574:	mov	x3, #0xc9ff                	// #51711
  412578:	movk	x3, #0x3b9a, lsl #16
  41257c:	ccmp	x1, x3, #0x0, hi  // hi = pmore
  412580:	b.hi	412894 <__fxstatat@plt+0xf8d4>  // b.pmore
  412584:	ldr	x0, [sp, #88]
  412588:	add	x2, x0, x2
  41258c:	cmp	x2, #0x1
  412590:	cset	w20, hi  // hi = pmore
  412594:	cmp	x0, x3
  412598:	cset	w3, hi  // hi = pmore
  41259c:	ands	w20, w20, w3
  4125a0:	b.ne	412894 <__fxstatat@plt+0xf8d4>  // b.any
  4125a4:	cmp	x4, #0x1
  4125a8:	mov	w3, #0x0                   	// #0
  4125ac:	mov	w4, #0x0                   	// #0
  4125b0:	b.ls	412710 <__fxstatat@plt+0xf750>  // b.plast
  4125b4:	cmp	x2, #0x1
  4125b8:	b.ls	4126f4 <__fxstatat@plt+0xf734>  // b.plast
  4125bc:	add	w20, w20, w3
  4125c0:	cbz	x23, 4128a8 <__fxstatat@plt+0xf8e8>
  4125c4:	adrp	x22, 42d000 <__fxstatat@plt+0x2a040>
  4125c8:	add	x24, x22, #0xab8
  4125cc:	ldr	w2, [x22, #2744]
  4125d0:	tbnz	w2, #31, 41268c <__fxstatat@plt+0xf6cc>
  4125d4:	cmp	w20, #0x2
  4125d8:	b.ne	412804 <__fxstatat@plt+0xf844>  // b.any
  4125dc:	add	x2, sp, #0x80
  4125e0:	mov	x1, x23
  4125e4:	mov	w0, #0x0                   	// #0
  4125e8:	bl	402f30 <__xstat@plt>
  4125ec:	cbnz	w0, 412860 <__fxstatat@plt+0xf8a0>
  4125f0:	ldr	x1, [sp, #72]
  4125f4:	mov	x0, #0x3ffffffe            	// #1073741822
  4125f8:	cmp	x1, x0
  4125fc:	b.eq	41280c <__fxstatat@plt+0xf84c>  // b.none
  412600:	ldr	x1, [sp, #88]
  412604:	add	x19, sp, #0x40
  412608:	mov	w20, #0x3                   	// #3
  41260c:	cmp	x1, x0
  412610:	b.eq	412820 <__fxstatat@plt+0xf860>  // b.none
  412614:	nop
  412618:	mov	x2, x19
  41261c:	mov	x1, x23
  412620:	mov	w3, #0x0                   	// #0
  412624:	mov	w0, #0xffffff9c            	// #-100
  412628:	bl	402d80 <utimensat@plt>
  41262c:	mov	w21, w0
  412630:	cmp	w0, #0x0
  412634:	b.le	41275c <__fxstatat@plt+0xf79c>
  412638:	bl	402f10 <__errno_location@plt>
  41263c:	mov	w1, #0x26                  	// #38
  412640:	str	w1, [x0]
  412644:	mov	w0, #0xffffffff            	// #-1
  412648:	str	w0, [x22, #2744]
  41264c:	str	w0, [x24, #4]
  412650:	cbz	w20, 412780 <__fxstatat@plt+0xf7c0>
  412654:	cmp	w20, #0x3
  412658:	b.ne	412848 <__fxstatat@plt+0xf888>  // b.any
  41265c:	cbnz	x19, 4126b4 <__fxstatat@plt+0xf6f4>
  412660:	mov	x2, #0x0                   	// #0
  412664:	mov	x1, x23
  412668:	mov	w0, #0xffffff9c            	// #-100
  41266c:	bl	402a00 <futimesat@plt>
  412670:	mov	w21, w0
  412674:	mov	w0, w21
  412678:	ldp	x19, x20, [sp, #16]
  41267c:	ldp	x21, x22, [sp, #32]
  412680:	ldp	x23, x24, [sp, #48]
  412684:	ldp	x29, x30, [sp], #256
  412688:	ret
  41268c:	mov	w2, #0xffffffff            	// #-1
  412690:	str	w2, [x22, #2744]
  412694:	str	w2, [x24, #4]
  412698:	cbz	w20, 412790 <__fxstatat@plt+0xf7d0>
  41269c:	add	x2, sp, #0x80
  4126a0:	mov	x1, x23
  4126a4:	mov	w0, #0x0                   	// #0
  4126a8:	bl	402f30 <__xstat@plt>
  4126ac:	cbnz	w0, 412860 <__fxstatat@plt+0xf8a0>
  4126b0:	add	x19, sp, #0x40
  4126b4:	ldr	x1, [x19, #8]
  4126b8:	mov	x2, #0x3ffffffe            	// #1073741822
  4126bc:	ldr	x0, [x19, #24]
  4126c0:	cmp	x1, x2
  4126c4:	b.eq	4127dc <__fxstatat@plt+0xf81c>  // b.none
  4126c8:	mov	x2, #0x3fffffff            	// #1073741823
  4126cc:	cmp	x1, x2
  4126d0:	b.eq	412868 <__fxstatat@plt+0xf8a8>  // b.none
  4126d4:	mov	x1, #0x3ffffffe            	// #1073741822
  4126d8:	cmp	x0, x1
  4126dc:	b.ne	4127f0 <__fxstatat@plt+0xf830>  // b.any
  4126e0:	ldur	q0, [sp, #216]
  4126e4:	ldr	x1, [x19, #8]
  4126e8:	str	q0, [x19, #16]
  4126ec:	ldp	x4, x0, [sp, #216]
  4126f0:	b	412798 <__fxstatat@plt+0xf7d8>
  4126f4:	eor	w4, w4, #0x1
  4126f8:	mov	x2, #0x3ffffffe            	// #1073741822
  4126fc:	cmp	x0, x2
  412700:	mov	w3, #0x1                   	// #1
  412704:	csel	w20, w4, w20, eq  // eq = none
  412708:	str	xzr, [sp, #80]
  41270c:	b	4125bc <__fxstatat@plt+0xf5fc>
  412710:	mov	x3, #0x3ffffffe            	// #1073741822
  412714:	cmp	x1, x3
  412718:	str	xzr, [sp, #64]
  41271c:	cset	w20, eq  // eq = none
  412720:	mov	w4, w20
  412724:	cmp	x2, #0x1
  412728:	mov	w3, #0x1                   	// #1
  41272c:	b.hi	4125bc <__fxstatat@plt+0xf5fc>  // b.pmore
  412730:	b	4126f4 <__fxstatat@plt+0xf734>
  412734:	cbz	x0, 4128a8 <__fxstatat@plt+0xf8e8>
  412738:	adrp	x22, 42d000 <__fxstatat@plt+0x2a040>
  41273c:	mov	w20, #0x0                   	// #0
  412740:	add	x24, x22, #0xab8
  412744:	ldr	w0, [x22, #2744]
  412748:	tbz	w0, #31, 412618 <__fxstatat@plt+0xf658>
  41274c:	mov	w0, #0xffffffff            	// #-1
  412750:	str	w0, [x22, #2744]
  412754:	str	w0, [x24, #4]
  412758:	b	412660 <__fxstatat@plt+0xf6a0>
  41275c:	b.ne	412834 <__fxstatat@plt+0xf874>  // b.any
  412760:	mov	w0, #0x1                   	// #1
  412764:	str	w0, [x22, #2744]
  412768:	mov	w0, w21
  41276c:	ldp	x19, x20, [sp, #16]
  412770:	ldp	x21, x22, [sp, #32]
  412774:	ldp	x23, x24, [sp, #48]
  412778:	ldp	x29, x30, [sp], #256
  41277c:	ret
  412780:	cbz	x19, 412660 <__fxstatat@plt+0xf6a0>
  412784:	ldp	x1, x4, [x19, #8]
  412788:	ldr	x0, [x19, #24]
  41278c:	b	412798 <__fxstatat@plt+0xf7d8>
  412790:	ldr	x4, [sp, #80]
  412794:	add	x19, sp, #0x40
  412798:	mov	x3, #0xf7cf                	// #63439
  41279c:	str	x4, [sp, #112]
  4127a0:	movk	x3, #0xe353, lsl #16
  4127a4:	add	x2, sp, #0x60
  4127a8:	movk	x3, #0x9ba5, lsl #32
  4127ac:	movk	x3, #0x20c4, lsl #48
  4127b0:	ldr	x5, [x19]
  4127b4:	smulh	x4, x1, x3
  4127b8:	smulh	x3, x0, x3
  4127bc:	str	x5, [sp, #96]
  4127c0:	asr	x4, x4, #7
  4127c4:	asr	x3, x3, #7
  4127c8:	sub	x4, x4, x1, asr #63
  4127cc:	sub	x3, x3, x0, asr #63
  4127d0:	str	x4, [sp, #104]
  4127d4:	str	x3, [sp, #120]
  4127d8:	b	412664 <__fxstatat@plt+0xf6a4>
  4127dc:	cmp	x0, x1
  4127e0:	mov	w21, #0x0                   	// #0
  4127e4:	b.eq	412768 <__fxstatat@plt+0xf7a8>  // b.none
  4127e8:	ldur	q0, [sp, #200]
  4127ec:	str	q0, [x19]
  4127f0:	mov	x1, #0x3fffffff            	// #1073741823
  4127f4:	cmp	x0, x1
  4127f8:	b.eq	412880 <__fxstatat@plt+0xf8c0>  // b.none
  4127fc:	ldp	x1, x4, [x19, #8]
  412800:	b	412798 <__fxstatat@plt+0xf7d8>
  412804:	add	x19, sp, #0x40
  412808:	b	412618 <__fxstatat@plt+0xf658>
  41280c:	ldur	q0, [sp, #200]
  412810:	add	x19, sp, #0x40
  412814:	mov	w20, #0x3                   	// #3
  412818:	str	q0, [sp, #64]
  41281c:	b	412618 <__fxstatat@plt+0xf658>
  412820:	ldur	q0, [sp, #216]
  412824:	add	x19, sp, #0x40
  412828:	mov	w20, #0x3                   	// #3
  41282c:	str	q0, [sp, #80]
  412830:	b	412618 <__fxstatat@plt+0xf658>
  412834:	bl	402f10 <__errno_location@plt>
  412838:	ldr	w0, [x0]
  41283c:	cmp	w0, #0x26
  412840:	b.ne	412760 <__fxstatat@plt+0xf7a0>  // b.any
  412844:	b	412644 <__fxstatat@plt+0xf684>
  412848:	add	x2, sp, #0x80
  41284c:	mov	x1, x23
  412850:	mov	w0, #0x0                   	// #0
  412854:	bl	402f30 <__xstat@plt>
  412858:	cbz	w0, 41265c <__fxstatat@plt+0xf69c>
  41285c:	nop
  412860:	mov	w21, #0xffffffff            	// #-1
  412864:	b	412768 <__fxstatat@plt+0xf7a8>
  412868:	cmp	x0, x1
  41286c:	b.eq	412660 <__fxstatat@plt+0xf6a0>  // b.none
  412870:	mov	x0, x19
  412874:	bl	414448 <__fxstatat@plt+0x11488>
  412878:	ldr	x0, [x19, #24]
  41287c:	b	4126d4 <__fxstatat@plt+0xf714>
  412880:	add	x0, x19, #0x10
  412884:	bl	414448 <__fxstatat@plt+0x11488>
  412888:	ldp	x1, x4, [x19, #8]
  41288c:	ldr	x0, [x19, #24]
  412890:	b	412798 <__fxstatat@plt+0xf7d8>
  412894:	bl	402f10 <__errno_location@plt>
  412898:	mov	w21, #0xffffffff            	// #-1
  41289c:	mov	w1, #0x16                  	// #22
  4128a0:	str	w1, [x0]
  4128a4:	b	412768 <__fxstatat@plt+0xf7a8>
  4128a8:	bl	402f10 <__errno_location@plt>
  4128ac:	mov	w21, #0xffffffff            	// #-1
  4128b0:	mov	w1, #0x9                   	// #9
  4128b4:	str	w1, [x0]
  4128b8:	b	412768 <__fxstatat@plt+0xf7a8>
  4128bc:	nop
  4128c0:	stp	x29, x30, [sp, #-224]!
  4128c4:	mov	x29, sp
  4128c8:	stp	x19, x20, [sp, #16]
  4128cc:	mov	x19, x1
  4128d0:	stp	x21, x22, [sp, #32]
  4128d4:	stp	x23, x24, [sp, #48]
  4128d8:	mov	x23, x0
  4128dc:	cbz	x1, 412aa4 <__fxstatat@plt+0xfae4>
  4128e0:	ldp	x0, x1, [x1]
  4128e4:	stp	x0, x1, [sp, #64]
  4128e8:	mov	x2, #0xffffffffffff0002    	// #-65534
  4128ec:	ldr	x0, [sp, #72]
  4128f0:	movk	x2, #0xc000, lsl #16
  4128f4:	ldp	x6, x7, [x19, #16]
  4128f8:	add	x4, x0, x2
  4128fc:	stp	x6, x7, [sp, #80]
  412900:	cmp	x4, #0x1
  412904:	mov	x1, #0xc9ff                	// #51711
  412908:	movk	x1, #0x3b9a, lsl #16
  41290c:	ccmp	x0, x1, #0x0, hi  // hi = pmore
  412910:	b.hi	412bec <__fxstatat@plt+0xfc2c>  // b.pmore
  412914:	ldr	x3, [sp, #88]
  412918:	add	x2, x3, x2
  41291c:	cmp	x2, #0x1
  412920:	cset	w20, hi  // hi = pmore
  412924:	cmp	x3, x1
  412928:	cset	w1, hi  // hi = pmore
  41292c:	ands	w20, w20, w1
  412930:	b.ne	412bec <__fxstatat@plt+0xfc2c>  // b.any
  412934:	cmp	x4, #0x1
  412938:	mov	w1, #0x0                   	// #0
  41293c:	mov	w4, #0x0                   	// #0
  412940:	b.ls	412a78 <__fxstatat@plt+0xfab8>  // b.plast
  412944:	adrp	x22, 42d000 <__fxstatat@plt+0x2a040>
  412948:	cmp	x2, #0x1
  41294c:	add	x24, x22, #0xab8
  412950:	b.ls	4129ec <__fxstatat@plt+0xfa2c>  // b.plast
  412954:	ldr	w0, [x24, #4]
  412958:	add	w20, w20, w4
  41295c:	tbnz	w0, #31, 412b40 <__fxstatat@plt+0xfb80>
  412960:	cmp	w20, #0x2
  412964:	b.ne	412b38 <__fxstatat@plt+0xfb78>  // b.any
  412968:	add	x2, sp, #0x60
  41296c:	mov	x1, x23
  412970:	mov	w0, #0x0                   	// #0
  412974:	bl	402e30 <__lxstat@plt>
  412978:	cbnz	w0, 412bd0 <__fxstatat@plt+0xfc10>
  41297c:	ldr	x1, [sp, #72]
  412980:	mov	x0, #0x3ffffffe            	// #1073741822
  412984:	cmp	x1, x0
  412988:	b.eq	412b80 <__fxstatat@plt+0xfbc0>  // b.none
  41298c:	ldr	x1, [sp, #88]
  412990:	add	x19, sp, #0x40
  412994:	mov	w20, #0x3                   	// #3
  412998:	cmp	x1, x0
  41299c:	b.eq	412b94 <__fxstatat@plt+0xfbd4>  // b.none
  4129a0:	mov	x2, x19
  4129a4:	mov	x1, x23
  4129a8:	mov	w3, #0x100                 	// #256
  4129ac:	mov	w0, #0xffffff9c            	// #-100
  4129b0:	bl	402d80 <utimensat@plt>
  4129b4:	mov	w21, w0
  4129b8:	cmp	w0, #0x0
  4129bc:	b.le	412b10 <__fxstatat@plt+0xfb50>
  4129c0:	bl	402f10 <__errno_location@plt>
  4129c4:	mov	w1, #0x26                  	// #38
  4129c8:	str	w1, [x0]
  4129cc:	mov	w0, #0xffffffff            	// #-1
  4129d0:	str	w0, [x24, #4]
  4129d4:	cbz	w20, 412ac0 <__fxstatat@plt+0xfb00>
  4129d8:	cmp	w20, #0x3
  4129dc:	b.ne	412bbc <__fxstatat@plt+0xfbfc>  // b.any
  4129e0:	cbnz	x19, 412a2c <__fxstatat@plt+0xfa6c>
  4129e4:	mov	x19, #0x0                   	// #0
  4129e8:	b	412ad4 <__fxstatat@plt+0xfb14>
  4129ec:	mov	x0, #0x3ffffffe            	// #1073741822
  4129f0:	cmp	x3, x0
  4129f4:	ldr	w0, [x24, #4]
  4129f8:	eor	w1, w1, #0x1
  4129fc:	str	xzr, [sp, #80]
  412a00:	csel	w20, w1, w20, eq  // eq = none
  412a04:	add	w20, w20, #0x1
  412a08:	tbz	w0, #31, 412960 <__fxstatat@plt+0xf9a0>
  412a0c:	mov	w0, #0xffffffff            	// #-1
  412a10:	str	w0, [x24, #4]
  412a14:	add	x2, sp, #0x60
  412a18:	mov	x1, x23
  412a1c:	mov	w0, #0x0                   	// #0
  412a20:	bl	402e30 <__lxstat@plt>
  412a24:	cbnz	w0, 412bd0 <__fxstatat@plt+0xfc10>
  412a28:	add	x19, sp, #0x40
  412a2c:	ldr	x0, [x19, #8]
  412a30:	mov	x2, #0x3ffffffe            	// #1073741822
  412a34:	ldr	x1, [x19, #24]
  412a38:	cmp	x0, x2
  412a3c:	b.eq	412b54 <__fxstatat@plt+0xfb94>  // b.none
  412a40:	mov	x2, #0x3fffffff            	// #1073741823
  412a44:	cmp	x0, x2
  412a48:	b.ne	412a60 <__fxstatat@plt+0xfaa0>  // b.any
  412a4c:	cmp	x1, x0
  412a50:	b.eq	4129e4 <__fxstatat@plt+0xfa24>  // b.none
  412a54:	mov	x0, x19
  412a58:	bl	414448 <__fxstatat@plt+0x11488>
  412a5c:	ldr	x1, [x19, #24]
  412a60:	mov	x0, #0x3ffffffe            	// #1073741822
  412a64:	cmp	x1, x0
  412a68:	b.ne	412b68 <__fxstatat@plt+0xfba8>  // b.any
  412a6c:	ldur	q0, [sp, #184]
  412a70:	str	q0, [x19, #16]
  412a74:	b	412ad4 <__fxstatat@plt+0xfb14>
  412a78:	mov	x1, #0x3ffffffe            	// #1073741822
  412a7c:	cmp	x0, x1
  412a80:	str	xzr, [sp, #64]
  412a84:	cset	w20, eq  // eq = none
  412a88:	adrp	x22, 42d000 <__fxstatat@plt+0x2a040>
  412a8c:	mov	w1, w20
  412a90:	add	x24, x22, #0xab8
  412a94:	cmp	x2, #0x1
  412a98:	mov	w4, #0x1                   	// #1
  412a9c:	b.hi	412954 <__fxstatat@plt+0xf994>  // b.pmore
  412aa0:	b	4129ec <__fxstatat@plt+0xfa2c>
  412aa4:	adrp	x22, 42d000 <__fxstatat@plt+0x2a040>
  412aa8:	add	x24, x22, #0xab8
  412aac:	mov	w20, #0x0                   	// #0
  412ab0:	ldr	w0, [x24, #4]
  412ab4:	tbz	w0, #31, 4129a0 <__fxstatat@plt+0xf9e0>
  412ab8:	mov	w0, #0xffffffff            	// #-1
  412abc:	str	w0, [x24, #4]
  412ac0:	add	x2, sp, #0x60
  412ac4:	mov	x1, x23
  412ac8:	mov	w0, #0x0                   	// #0
  412acc:	bl	402e30 <__lxstat@plt>
  412ad0:	cbnz	w0, 412bd0 <__fxstatat@plt+0xfc10>
  412ad4:	ldr	w2, [sp, #112]
  412ad8:	and	w2, w2, #0xf000
  412adc:	cmp	w2, #0xa, lsl #12
  412ae0:	b.eq	412bd8 <__fxstatat@plt+0xfc18>  // b.none
  412ae4:	mov	x2, x19
  412ae8:	mov	x1, x23
  412aec:	mov	w0, #0xffffffff            	// #-1
  412af0:	bl	412050 <__fxstatat@plt+0xf090>
  412af4:	mov	w21, w0
  412af8:	mov	w0, w21
  412afc:	ldp	x19, x20, [sp, #16]
  412b00:	ldp	x21, x22, [sp, #32]
  412b04:	ldp	x23, x24, [sp, #48]
  412b08:	ldp	x29, x30, [sp], #224
  412b0c:	ret
  412b10:	b.ne	412ba8 <__fxstatat@plt+0xfbe8>  // b.any
  412b14:	mov	w0, #0x1                   	// #1
  412b18:	str	w0, [x22, #2744]
  412b1c:	str	w0, [x24, #4]
  412b20:	mov	w0, w21
  412b24:	ldp	x19, x20, [sp, #16]
  412b28:	ldp	x21, x22, [sp, #32]
  412b2c:	ldp	x23, x24, [sp, #48]
  412b30:	ldp	x29, x30, [sp], #224
  412b34:	ret
  412b38:	add	x19, sp, #0x40
  412b3c:	b	4129a0 <__fxstatat@plt+0xf9e0>
  412b40:	mov	w0, #0xffffffff            	// #-1
  412b44:	str	w0, [x24, #4]
  412b48:	add	x19, sp, #0x40
  412b4c:	cbz	w20, 412ac0 <__fxstatat@plt+0xfb00>
  412b50:	b	412a14 <__fxstatat@plt+0xfa54>
  412b54:	cmp	x1, x0
  412b58:	mov	w21, #0x0                   	// #0
  412b5c:	b.eq	412af8 <__fxstatat@plt+0xfb38>  // b.none
  412b60:	ldur	q0, [sp, #168]
  412b64:	str	q0, [x19]
  412b68:	mov	x0, #0x3fffffff            	// #1073741823
  412b6c:	cmp	x1, x0
  412b70:	b.ne	412ad4 <__fxstatat@plt+0xfb14>  // b.any
  412b74:	add	x0, x19, #0x10
  412b78:	bl	414448 <__fxstatat@plt+0x11488>
  412b7c:	b	412ad4 <__fxstatat@plt+0xfb14>
  412b80:	ldur	q0, [sp, #168]
  412b84:	add	x19, sp, #0x40
  412b88:	mov	w20, #0x3                   	// #3
  412b8c:	str	q0, [sp, #64]
  412b90:	b	4129a0 <__fxstatat@plt+0xf9e0>
  412b94:	ldur	q0, [sp, #184]
  412b98:	add	x19, sp, #0x40
  412b9c:	mov	w20, #0x3                   	// #3
  412ba0:	str	q0, [sp, #80]
  412ba4:	b	4129a0 <__fxstatat@plt+0xf9e0>
  412ba8:	bl	402f10 <__errno_location@plt>
  412bac:	ldr	w0, [x0]
  412bb0:	cmp	w0, #0x26
  412bb4:	b.ne	412b14 <__fxstatat@plt+0xfb54>  // b.any
  412bb8:	b	4129cc <__fxstatat@plt+0xfa0c>
  412bbc:	add	x2, sp, #0x60
  412bc0:	mov	x1, x23
  412bc4:	mov	w0, #0x0                   	// #0
  412bc8:	bl	402e30 <__lxstat@plt>
  412bcc:	cbz	w0, 4129e0 <__fxstatat@plt+0xfa20>
  412bd0:	mov	w21, #0xffffffff            	// #-1
  412bd4:	b	412af8 <__fxstatat@plt+0xfb38>
  412bd8:	bl	402f10 <__errno_location@plt>
  412bdc:	mov	w21, #0xffffffff            	// #-1
  412be0:	mov	w1, #0x26                  	// #38
  412be4:	str	w1, [x0]
  412be8:	b	412af8 <__fxstatat@plt+0xfb38>
  412bec:	bl	402f10 <__errno_location@plt>
  412bf0:	mov	w21, #0xffffffff            	// #-1
  412bf4:	mov	w1, #0x16                  	// #22
  412bf8:	str	w1, [x0]
  412bfc:	b	412af8 <__fxstatat@plt+0xfb38>
  412c00:	stp	x29, x30, [sp, #-112]!
  412c04:	mov	x29, sp
  412c08:	stp	x19, x20, [sp, #16]
  412c0c:	mov	w20, w0
  412c10:	mov	x0, x2
  412c14:	ldp	x4, x5, [x3]
  412c18:	stp	x4, x5, [sp, #80]
  412c1c:	ldp	x2, x3, [x3, #16]
  412c20:	str	x21, [sp, #32]
  412c24:	mov	w21, w1
  412c28:	add	x1, sp, #0x30
  412c2c:	stp	x4, x5, [sp, #48]
  412c30:	stp	x2, x3, [sp, #64]
  412c34:	stp	x2, x3, [sp, #96]
  412c38:	bl	413b98 <__fxstatat@plt+0x10bd8>
  412c3c:	cbz	x0, 412c70 <__fxstatat@plt+0xfcb0>
  412c40:	mov	x19, x0
  412c44:	mov	w1, w21
  412c48:	mov	w0, w20
  412c4c:	mov	x3, x19
  412c50:	adrp	x2, 417000 <__fxstatat@plt+0x14040>
  412c54:	add	x2, x2, #0xae0
  412c58:	bl	402850 <error@plt>
  412c5c:	mov	x0, x19
  412c60:	ldp	x19, x20, [sp, #16]
  412c64:	ldr	x21, [sp, #32]
  412c68:	ldp	x29, x30, [sp], #112
  412c6c:	b	402ce0 <free@plt>
  412c70:	bl	402f10 <__errno_location@plt>
  412c74:	mov	x3, x0
  412c78:	mov	w2, #0x5                   	// #5
  412c7c:	adrp	x1, 418000 <__fxstatat@plt+0x15040>
  412c80:	mov	x0, #0x0                   	// #0
  412c84:	add	x1, x1, #0x9b8
  412c88:	ldr	w19, [x3]
  412c8c:	bl	402e70 <dcgettext@plt>
  412c90:	mov	x2, x0
  412c94:	mov	w0, #0x0                   	// #0
  412c98:	mov	w1, w19
  412c9c:	bl	402850 <error@plt>
  412ca0:	bl	402bc0 <abort@plt>
  412ca4:	nop
  412ca8:	stp	x29, x30, [sp, #-96]!
  412cac:	mov	x29, sp
  412cb0:	ldp	x8, x9, [x5]
  412cb4:	stp	x19, x20, [sp, #16]
  412cb8:	mov	x20, x2
  412cbc:	ldp	x6, x7, [x5, #16]
  412cc0:	stp	x21, x22, [sp, #32]
  412cc4:	mov	w21, w0
  412cc8:	mov	w22, w1
  412ccc:	mov	x0, x4
  412cd0:	add	x1, sp, #0x40
  412cd4:	str	x23, [sp, #48]
  412cd8:	mov	w23, w3
  412cdc:	stp	x8, x9, [sp, #64]
  412ce0:	stp	x6, x7, [sp, #80]
  412ce4:	bl	413b98 <__fxstatat@plt+0x10bd8>
  412ce8:	cbz	x0, 412d5c <__fxstatat@plt+0xfd9c>
  412cec:	mov	x19, x0
  412cf0:	cbz	x20, 412d2c <__fxstatat@plt+0xfd6c>
  412cf4:	mov	w3, w23
  412cf8:	mov	x2, x20
  412cfc:	mov	w1, w22
  412d00:	mov	w0, w21
  412d04:	mov	x5, x19
  412d08:	adrp	x4, 417000 <__fxstatat@plt+0x14040>
  412d0c:	add	x4, x4, #0xae0
  412d10:	bl	402f80 <error_at_line@plt>
  412d14:	mov	x0, x19
  412d18:	ldp	x19, x20, [sp, #16]
  412d1c:	ldp	x21, x22, [sp, #32]
  412d20:	ldr	x23, [sp, #48]
  412d24:	ldp	x29, x30, [sp], #96
  412d28:	b	402ce0 <free@plt>
  412d2c:	mov	w1, w22
  412d30:	mov	w0, w21
  412d34:	mov	x3, x19
  412d38:	adrp	x2, 417000 <__fxstatat@plt+0x14040>
  412d3c:	add	x2, x2, #0xae0
  412d40:	bl	402850 <error@plt>
  412d44:	mov	x0, x19
  412d48:	ldp	x19, x20, [sp, #16]
  412d4c:	ldp	x21, x22, [sp, #32]
  412d50:	ldr	x23, [sp, #48]
  412d54:	ldp	x29, x30, [sp], #96
  412d58:	b	402ce0 <free@plt>
  412d5c:	bl	402f10 <__errno_location@plt>
  412d60:	mov	x3, x0
  412d64:	mov	w2, #0x5                   	// #5
  412d68:	adrp	x1, 418000 <__fxstatat@plt+0x15040>
  412d6c:	mov	x0, #0x0                   	// #0
  412d70:	add	x1, x1, #0x9b8
  412d74:	ldr	w19, [x3]
  412d78:	bl	402e70 <dcgettext@plt>
  412d7c:	mov	x2, x0
  412d80:	mov	w0, #0x0                   	// #0
  412d84:	mov	w1, w19
  412d88:	bl	402850 <error@plt>
  412d8c:	bl	402bc0 <abort@plt>
  412d90:	sub	sp, sp, #0x50
  412d94:	stp	x29, x30, [sp, #32]
  412d98:	add	x29, sp, #0x20
  412d9c:	stp	x19, x20, [sp, #48]
  412da0:	mov	x19, x5
  412da4:	mov	x20, x4
  412da8:	str	x21, [sp, #64]
  412dac:	mov	x5, x3
  412db0:	mov	x21, x0
  412db4:	cbz	x1, 412f90 <__fxstatat@plt+0xffd0>
  412db8:	mov	x4, x2
  412dbc:	mov	x3, x1
  412dc0:	adrp	x2, 418000 <__fxstatat@plt+0x15040>
  412dc4:	mov	w1, #0x1                   	// #1
  412dc8:	add	x2, x2, #0x9d8
  412dcc:	bl	402c60 <__fprintf_chk@plt>
  412dd0:	mov	w2, #0x5                   	// #5
  412dd4:	adrp	x1, 418000 <__fxstatat@plt+0x15040>
  412dd8:	mov	x0, #0x0                   	// #0
  412ddc:	add	x1, x1, #0x9f0
  412de0:	bl	402e70 <dcgettext@plt>
  412de4:	mov	x3, x0
  412de8:	mov	w4, #0x7e3                 	// #2019
  412dec:	mov	w1, #0x1                   	// #1
  412df0:	mov	x0, x21
  412df4:	adrp	x2, 418000 <__fxstatat@plt+0x15040>
  412df8:	add	x2, x2, #0xcf0
  412dfc:	bl	402c60 <__fprintf_chk@plt>
  412e00:	mov	w2, #0x5                   	// #5
  412e04:	adrp	x1, 418000 <__fxstatat@plt+0x15040>
  412e08:	mov	x0, #0x0                   	// #0
  412e0c:	add	x1, x1, #0x9f8
  412e10:	bl	402e70 <dcgettext@plt>
  412e14:	mov	x1, x21
  412e18:	bl	402e80 <fputs_unlocked@plt>
  412e1c:	cmp	x19, #0x5
  412e20:	b.eq	412fac <__fxstatat@plt+0xffec>  // b.none
  412e24:	b.hi	412e78 <__fxstatat@plt+0xfeb8>  // b.pmore
  412e28:	cmp	x19, #0x2
  412e2c:	b.eq	412fec <__fxstatat@plt+0x1002c>  // b.none
  412e30:	b.ls	412eec <__fxstatat@plt+0xff2c>  // b.plast
  412e34:	cmp	x19, #0x3
  412e38:	b.eq	41306c <__fxstatat@plt+0x100ac>  // b.none
  412e3c:	mov	w2, #0x5                   	// #5
  412e40:	adrp	x1, 418000 <__fxstatat@plt+0x15040>
  412e44:	mov	x0, #0x0                   	// #0
  412e48:	add	x1, x1, #0xb10
  412e4c:	bl	402e70 <dcgettext@plt>
  412e50:	mov	x2, x0
  412e54:	ldp	x3, x4, [x20]
  412e58:	mov	x0, x21
  412e5c:	ldp	x5, x6, [x20, #16]
  412e60:	mov	w1, #0x1                   	// #1
  412e64:	ldp	x29, x30, [sp, #32]
  412e68:	ldp	x19, x20, [sp, #48]
  412e6c:	ldr	x21, [sp, #64]
  412e70:	add	sp, sp, #0x50
  412e74:	b	402c60 <__fprintf_chk@plt>
  412e78:	cmp	x19, #0x8
  412e7c:	b.eq	4130a8 <__fxstatat@plt+0x100e8>  // b.none
  412e80:	b.ls	412f30 <__fxstatat@plt+0xff70>  // b.plast
  412e84:	cmp	x19, #0x9
  412e88:	b.ne	41305c <__fxstatat@plt+0x1009c>  // b.any
  412e8c:	adrp	x1, 418000 <__fxstatat@plt+0x15040>
  412e90:	add	x1, x1, #0xbe0
  412e94:	mov	w2, #0x5                   	// #5
  412e98:	mov	x0, #0x0                   	// #0
  412e9c:	bl	402e70 <dcgettext@plt>
  412ea0:	ldp	x7, x8, [x20, #32]
  412ea4:	mov	x2, x0
  412ea8:	ldp	x3, x4, [x20]
  412eac:	mov	x0, x21
  412eb0:	ldp	x5, x6, [x20, #16]
  412eb4:	str	x8, [sp]
  412eb8:	mov	w1, #0x1                   	// #1
  412ebc:	ldr	x8, [x20, #48]
  412ec0:	str	x8, [sp, #8]
  412ec4:	ldr	x8, [x20, #56]
  412ec8:	str	x8, [sp, #16]
  412ecc:	ldr	x8, [x20, #64]
  412ed0:	str	x8, [sp, #24]
  412ed4:	bl	402c60 <__fprintf_chk@plt>
  412ed8:	ldp	x29, x30, [sp, #32]
  412edc:	ldp	x19, x20, [sp, #48]
  412ee0:	ldr	x21, [sp, #64]
  412ee4:	add	sp, sp, #0x50
  412ee8:	ret
  412eec:	cbz	x19, 412f7c <__fxstatat@plt+0xffbc>
  412ef0:	cmp	x19, #0x1
  412ef4:	b.ne	41305c <__fxstatat@plt+0x1009c>  // b.any
  412ef8:	mov	w2, #0x5                   	// #5
  412efc:	adrp	x1, 418000 <__fxstatat@plt+0x15040>
  412f00:	mov	x0, #0x0                   	// #0
  412f04:	add	x1, x1, #0xac8
  412f08:	bl	402e70 <dcgettext@plt>
  412f0c:	mov	x2, x0
  412f10:	mov	w1, w19
  412f14:	mov	x0, x21
  412f18:	ldr	x3, [x20]
  412f1c:	ldp	x29, x30, [sp, #32]
  412f20:	ldp	x19, x20, [sp, #48]
  412f24:	ldr	x21, [sp, #64]
  412f28:	add	sp, sp, #0x50
  412f2c:	b	402c60 <__fprintf_chk@plt>
  412f30:	cmp	x19, #0x6
  412f34:	b.eq	413024 <__fxstatat@plt+0x10064>  // b.none
  412f38:	cmp	x19, #0x7
  412f3c:	b.ne	41305c <__fxstatat@plt+0x1009c>  // b.any
  412f40:	mov	w2, #0x5                   	// #5
  412f44:	adrp	x1, 418000 <__fxstatat@plt+0x15040>
  412f48:	mov	x0, #0x0                   	// #0
  412f4c:	add	x1, x1, #0xb80
  412f50:	bl	402e70 <dcgettext@plt>
  412f54:	mov	x2, x0
  412f58:	ldp	x7, x8, [x20, #32]
  412f5c:	mov	x0, x21
  412f60:	ldp	x3, x4, [x20]
  412f64:	mov	w1, #0x1                   	// #1
  412f68:	ldp	x5, x6, [x20, #16]
  412f6c:	str	x8, [sp]
  412f70:	ldr	x8, [x20, #48]
  412f74:	str	x8, [sp, #8]
  412f78:	bl	402c60 <__fprintf_chk@plt>
  412f7c:	ldp	x29, x30, [sp, #32]
  412f80:	ldp	x19, x20, [sp, #48]
  412f84:	ldr	x21, [sp, #64]
  412f88:	add	sp, sp, #0x50
  412f8c:	ret
  412f90:	mov	x4, x3
  412f94:	mov	w1, #0x1                   	// #1
  412f98:	mov	x3, x2
  412f9c:	adrp	x2, 418000 <__fxstatat@plt+0x15040>
  412fa0:	add	x2, x2, #0x9e8
  412fa4:	bl	402c60 <__fprintf_chk@plt>
  412fa8:	b	412dd0 <__fxstatat@plt+0xfe10>
  412fac:	mov	w2, w19
  412fb0:	adrp	x1, 418000 <__fxstatat@plt+0x15040>
  412fb4:	mov	x0, #0x0                   	// #0
  412fb8:	add	x1, x1, #0xb30
  412fbc:	bl	402e70 <dcgettext@plt>
  412fc0:	mov	x2, x0
  412fc4:	ldp	x3, x4, [x20]
  412fc8:	mov	x0, x21
  412fcc:	ldp	x5, x6, [x20, #16]
  412fd0:	mov	w1, #0x1                   	// #1
  412fd4:	ldp	x29, x30, [sp, #32]
  412fd8:	ldr	x7, [x20, #32]
  412fdc:	ldp	x19, x20, [sp, #48]
  412fe0:	ldr	x21, [sp, #64]
  412fe4:	add	sp, sp, #0x50
  412fe8:	b	402c60 <__fprintf_chk@plt>
  412fec:	mov	w2, #0x5                   	// #5
  412ff0:	adrp	x1, 418000 <__fxstatat@plt+0x15040>
  412ff4:	mov	x0, #0x0                   	// #0
  412ff8:	add	x1, x1, #0xad8
  412ffc:	bl	402e70 <dcgettext@plt>
  413000:	mov	x2, x0
  413004:	ldp	x3, x4, [x20]
  413008:	mov	x0, x21
  41300c:	ldp	x29, x30, [sp, #32]
  413010:	mov	w1, #0x1                   	// #1
  413014:	ldp	x19, x20, [sp, #48]
  413018:	ldr	x21, [sp, #64]
  41301c:	add	sp, sp, #0x50
  413020:	b	402c60 <__fprintf_chk@plt>
  413024:	mov	w2, #0x5                   	// #5
  413028:	adrp	x1, 418000 <__fxstatat@plt+0x15040>
  41302c:	mov	x0, #0x0                   	// #0
  413030:	add	x1, x1, #0xb58
  413034:	bl	402e70 <dcgettext@plt>
  413038:	mov	x2, x0
  41303c:	ldp	x3, x4, [x20]
  413040:	mov	x0, x21
  413044:	ldp	x5, x6, [x20, #16]
  413048:	mov	w1, #0x1                   	// #1
  41304c:	ldp	x7, x8, [x20, #32]
  413050:	str	x8, [sp]
  413054:	bl	402c60 <__fprintf_chk@plt>
  413058:	b	412f7c <__fxstatat@plt+0xffbc>
  41305c:	adrp	x1, 418000 <__fxstatat@plt+0x15040>
  413060:	mov	w2, #0x5                   	// #5
  413064:	add	x1, x1, #0xc18
  413068:	b	412e98 <__fxstatat@plt+0xfed8>
  41306c:	mov	w2, #0x5                   	// #5
  413070:	adrp	x1, 418000 <__fxstatat@plt+0x15040>
  413074:	mov	x0, #0x0                   	// #0
  413078:	add	x1, x1, #0xaf0
  41307c:	bl	402e70 <dcgettext@plt>
  413080:	mov	x2, x0
  413084:	ldp	x3, x4, [x20]
  413088:	mov	x0, x21
  41308c:	ldr	x5, [x20, #16]
  413090:	mov	w1, #0x1                   	// #1
  413094:	ldp	x29, x30, [sp, #32]
  413098:	ldp	x19, x20, [sp, #48]
  41309c:	ldr	x21, [sp, #64]
  4130a0:	add	sp, sp, #0x50
  4130a4:	b	402c60 <__fprintf_chk@plt>
  4130a8:	mov	w2, #0x5                   	// #5
  4130ac:	adrp	x1, 418000 <__fxstatat@plt+0x15040>
  4130b0:	mov	x0, #0x0                   	// #0
  4130b4:	add	x1, x1, #0xbb0
  4130b8:	bl	402e70 <dcgettext@plt>
  4130bc:	mov	x2, x0
  4130c0:	ldp	x7, x8, [x20, #32]
  4130c4:	mov	x0, x21
  4130c8:	ldp	x3, x4, [x20]
  4130cc:	mov	w1, #0x1                   	// #1
  4130d0:	ldp	x5, x6, [x20, #16]
  4130d4:	str	x8, [sp]
  4130d8:	ldr	x8, [x20, #48]
  4130dc:	str	x8, [sp, #8]
  4130e0:	ldr	x8, [x20, #56]
  4130e4:	str	x8, [sp, #16]
  4130e8:	bl	402c60 <__fprintf_chk@plt>
  4130ec:	b	412f7c <__fxstatat@plt+0xffbc>
  4130f0:	ldr	x5, [x4]
  4130f4:	cbz	x5, 413110 <__fxstatat@plt+0x10150>
  4130f8:	mov	x5, #0x0                   	// #0
  4130fc:	nop
  413100:	add	x5, x5, #0x1
  413104:	ldr	x6, [x4, x5, lsl #3]
  413108:	cbnz	x6, 413100 <__fxstatat@plt+0x10140>
  41310c:	b	412d90 <__fxstatat@plt+0xfdd0>
  413110:	mov	x5, #0x0                   	// #0
  413114:	b	412d90 <__fxstatat@plt+0xfdd0>
  413118:	stp	x29, x30, [sp, #-96]!
  41311c:	mov	x29, sp
  413120:	ldp	x6, x8, [x4]
  413124:	ldr	w7, [x4, #24]
  413128:	add	x5, x6, #0xf
  41312c:	and	x5, x5, #0xfffffffffffffff8
  413130:	tbnz	w7, #31, 413218 <__fxstatat@plt+0x10258>
  413134:	ldr	x4, [x6]
  413138:	str	x4, [sp, #16]
  41313c:	cbz	x4, 413268 <__fxstatat@plt+0x102a8>
  413140:	add	x4, x5, #0xf
  413144:	ldr	x5, [x5]
  413148:	str	x5, [sp, #24]
  41314c:	and	x4, x4, #0xfffffffffffffff8
  413150:	cbz	x5, 413254 <__fxstatat@plt+0x10294>
  413154:	add	x5, x4, #0xf
  413158:	and	x5, x5, #0xfffffffffffffff8
  41315c:	ldr	x4, [x4]
  413160:	str	x4, [sp, #32]
  413164:	cbz	x4, 413204 <__fxstatat@plt+0x10244>
  413168:	add	x6, x5, #0xf
  41316c:	and	x6, x6, #0xfffffffffffffff8
  413170:	ldr	x4, [x5]
  413174:	str	x4, [sp, #40]
  413178:	cbz	x4, 41327c <__fxstatat@plt+0x102bc>
  41317c:	ldr	x5, [x6]
  413180:	str	x5, [sp, #48]
  413184:	add	x4, x6, #0xf
  413188:	and	x4, x4, #0xfffffffffffffff8
  41318c:	cbz	x5, 413290 <__fxstatat@plt+0x102d0>
  413190:	add	x6, x4, #0xf
  413194:	and	x6, x6, #0xfffffffffffffff8
  413198:	ldr	x4, [x4]
  41319c:	str	x4, [sp, #56]
  4131a0:	cbz	x4, 413298 <__fxstatat@plt+0x102d8>
  4131a4:	ldr	x5, [x6]
  4131a8:	str	x5, [sp, #64]
  4131ac:	add	x4, x6, #0xf
  4131b0:	and	x4, x4, #0xfffffffffffffff8
  4131b4:	cbz	x5, 4132a0 <__fxstatat@plt+0x102e0>
  4131b8:	add	x5, x4, #0xf
  4131bc:	and	x5, x5, #0xfffffffffffffff8
  4131c0:	ldr	x4, [x4]
  4131c4:	str	x4, [sp, #72]
  4131c8:	cbz	x4, 4132a8 <__fxstatat@plt+0x102e8>
  4131cc:	add	x6, x5, #0xf
  4131d0:	and	x6, x6, #0xfffffffffffffff8
  4131d4:	ldr	x4, [x5]
  4131d8:	str	x4, [sp, #80]
  4131dc:	cbz	x4, 4132b0 <__fxstatat@plt+0x102f0>
  4131e0:	ldr	x4, [x6]
  4131e4:	str	x4, [sp, #88]
  4131e8:	cmp	x4, #0x0
  4131ec:	cset	x5, ne  // ne = any
  4131f0:	add	x5, x5, #0x9
  4131f4:	add	x4, sp, #0x10
  4131f8:	bl	412d90 <__fxstatat@plt+0xfdd0>
  4131fc:	ldp	x29, x30, [sp], #96
  413200:	ret
  413204:	add	x4, sp, #0x10
  413208:	mov	x5, #0x2                   	// #2
  41320c:	bl	412d90 <__fxstatat@plt+0xfdd0>
  413210:	ldp	x29, x30, [sp], #96
  413214:	ret
  413218:	add	w4, w7, #0x8
  41321c:	cmp	w4, #0x0
  413220:	b.gt	413134 <__fxstatat@plt+0x10174>
  413224:	ldr	x9, [x8, w7, sxtw]
  413228:	str	x9, [sp, #16]
  41322c:	cbz	x9, 413268 <__fxstatat@plt+0x102a8>
  413230:	cbz	w4, 4133e0 <__fxstatat@plt+0x10420>
  413234:	add	w9, w7, #0x10
  413238:	cmp	w9, #0x0
  41323c:	b.le	4132b8 <__fxstatat@plt+0x102f8>
  413240:	mov	x4, x5
  413244:	mov	x5, x6
  413248:	ldr	x5, [x5]
  41324c:	str	x5, [sp, #24]
  413250:	cbnz	x5, 413154 <__fxstatat@plt+0x10194>
  413254:	add	x4, sp, #0x10
  413258:	mov	x5, #0x1                   	// #1
  41325c:	bl	412d90 <__fxstatat@plt+0xfdd0>
  413260:	ldp	x29, x30, [sp], #96
  413264:	ret
  413268:	add	x4, sp, #0x10
  41326c:	mov	x5, #0x0                   	// #0
  413270:	bl	412d90 <__fxstatat@plt+0xfdd0>
  413274:	ldp	x29, x30, [sp], #96
  413278:	ret
  41327c:	add	x4, sp, #0x10
  413280:	mov	x5, #0x3                   	// #3
  413284:	bl	412d90 <__fxstatat@plt+0xfdd0>
  413288:	ldp	x29, x30, [sp], #96
  41328c:	ret
  413290:	mov	x5, #0x4                   	// #4
  413294:	b	4131f4 <__fxstatat@plt+0x10234>
  413298:	mov	x5, #0x5                   	// #5
  41329c:	b	4131f4 <__fxstatat@plt+0x10234>
  4132a0:	mov	x5, #0x6                   	// #6
  4132a4:	b	4131f4 <__fxstatat@plt+0x10234>
  4132a8:	mov	x5, #0x7                   	// #7
  4132ac:	b	4131f4 <__fxstatat@plt+0x10234>
  4132b0:	mov	x5, #0x8                   	// #8
  4132b4:	b	4131f4 <__fxstatat@plt+0x10234>
  4132b8:	ldr	x4, [x8, w4, sxtw]
  4132bc:	str	x4, [sp, #24]
  4132c0:	cbz	x4, 413254 <__fxstatat@plt+0x10294>
  4132c4:	cbz	w9, 413408 <__fxstatat@plt+0x10448>
  4132c8:	add	w10, w7, #0x18
  4132cc:	mov	x4, x6
  4132d0:	cmp	w10, #0x0
  4132d4:	b.gt	41315c <__fxstatat@plt+0x1019c>
  4132d8:	ldr	x4, [x8, w9, sxtw]
  4132dc:	str	x4, [sp, #32]
  4132e0:	cbz	x4, 413204 <__fxstatat@plt+0x10244>
  4132e4:	cbz	w10, 413400 <__fxstatat@plt+0x10440>
  4132e8:	add	w4, w7, #0x20
  4132ec:	cmp	w4, #0x0
  4132f0:	b.le	413304 <__fxstatat@plt+0x10344>
  4132f4:	add	x4, x6, #0xf
  4132f8:	mov	x5, x6
  4132fc:	and	x6, x4, #0xfffffffffffffff8
  413300:	b	413170 <__fxstatat@plt+0x101b0>
  413304:	ldr	x5, [x8, w10, sxtw]
  413308:	str	x5, [sp, #40]
  41330c:	cbz	x5, 41327c <__fxstatat@plt+0x102bc>
  413310:	cbz	w4, 41317c <__fxstatat@plt+0x101bc>
  413314:	add	w5, w7, #0x28
  413318:	cmp	w5, #0x0
  41331c:	b.gt	41317c <__fxstatat@plt+0x101bc>
  413320:	ldr	x4, [x8, w4, sxtw]
  413324:	str	x4, [sp, #48]
  413328:	cbz	x4, 413290 <__fxstatat@plt+0x102d0>
  41332c:	cbz	w5, 4133f8 <__fxstatat@plt+0x10438>
  413330:	add	w4, w7, #0x30
  413334:	cmp	w4, #0x0
  413338:	b.le	41334c <__fxstatat@plt+0x1038c>
  41333c:	add	x5, x6, #0xf
  413340:	mov	x4, x6
  413344:	and	x6, x5, #0xfffffffffffffff8
  413348:	b	413198 <__fxstatat@plt+0x101d8>
  41334c:	ldr	x5, [x8, w5, sxtw]
  413350:	str	x5, [sp, #56]
  413354:	cbz	x5, 413298 <__fxstatat@plt+0x102d8>
  413358:	cbz	w4, 4131a4 <__fxstatat@plt+0x101e4>
  41335c:	add	w5, w7, #0x38
  413360:	cmp	w5, #0x0
  413364:	b.gt	4131a4 <__fxstatat@plt+0x101e4>
  413368:	ldr	x4, [x8, w4, sxtw]
  41336c:	str	x4, [sp, #64]
  413370:	cbz	x4, 4132a0 <__fxstatat@plt+0x102e0>
  413374:	cbz	w5, 4133f0 <__fxstatat@plt+0x10430>
  413378:	add	w9, w7, #0x40
  41337c:	cmp	w9, #0x0
  413380:	b.le	413394 <__fxstatat@plt+0x103d4>
  413384:	add	x5, x6, #0xf
  413388:	mov	x4, x6
  41338c:	and	x5, x5, #0xfffffffffffffff8
  413390:	b	4131c0 <__fxstatat@plt+0x10200>
  413394:	ldr	x4, [x8, w5, sxtw]
  413398:	str	x4, [sp, #72]
  41339c:	cbz	x4, 4132a8 <__fxstatat@plt+0x102e8>
  4133a0:	cbz	w9, 4133e8 <__fxstatat@plt+0x10428>
  4133a4:	add	w4, w7, #0x48
  4133a8:	cmp	w4, #0x0
  4133ac:	b.le	4133c0 <__fxstatat@plt+0x10400>
  4133b0:	add	x4, x6, #0xf
  4133b4:	mov	x5, x6
  4133b8:	and	x6, x4, #0xfffffffffffffff8
  4133bc:	b	4131d4 <__fxstatat@plt+0x10214>
  4133c0:	ldr	x5, [x8, w9, sxtw]
  4133c4:	str	x5, [sp, #80]
  4133c8:	cbz	x5, 4132b0 <__fxstatat@plt+0x102f0>
  4133cc:	cbz	w4, 4131e0 <__fxstatat@plt+0x10220>
  4133d0:	add	x8, x8, w4, sxtw
  4133d4:	cmn	w7, #0x4f
  4133d8:	csel	x6, x8, x6, lt  // lt = tstop
  4133dc:	b	4131e0 <__fxstatat@plt+0x10220>
  4133e0:	mov	x5, x6
  4133e4:	b	413140 <__fxstatat@plt+0x10180>
  4133e8:	mov	x5, x6
  4133ec:	b	4131cc <__fxstatat@plt+0x1020c>
  4133f0:	mov	x4, x6
  4133f4:	b	4131b8 <__fxstatat@plt+0x101f8>
  4133f8:	mov	x4, x6
  4133fc:	b	413190 <__fxstatat@plt+0x101d0>
  413400:	mov	x5, x6
  413404:	b	413168 <__fxstatat@plt+0x101a8>
  413408:	mov	x4, x6
  41340c:	b	413154 <__fxstatat@plt+0x10194>
  413410:	stp	x29, x30, [sp, #-288]!
  413414:	mov	w10, #0xffffffe0            	// #-32
  413418:	mov	w9, #0xffffff80            	// #-128
  41341c:	mov	x29, sp
  413420:	add	x11, sp, #0x100
  413424:	add	x12, sp, #0x120
  413428:	stp	x12, x12, [sp, #16]
  41342c:	str	x11, [sp, #32]
  413430:	stp	w10, w9, [sp, #40]
  413434:	str	x4, [sp, #48]
  413438:	str	q0, [sp, #128]
  41343c:	str	q1, [sp, #144]
  413440:	str	q2, [sp, #160]
  413444:	str	q3, [sp, #176]
  413448:	str	q4, [sp, #192]
  41344c:	str	q5, [sp, #208]
  413450:	str	q6, [sp, #224]
  413454:	str	q7, [sp, #240]
  413458:	stp	x4, x5, [sp, #256]
  41345c:	stp	x6, x7, [sp, #272]
  413460:	cbz	x4, 413550 <__fxstatat@plt+0x10590>
  413464:	str	x5, [sp, #56]
  413468:	cbz	x5, 413548 <__fxstatat@plt+0x10588>
  41346c:	str	x6, [sp, #64]
  413470:	mov	x5, #0x2                   	// #2
  413474:	cbz	x6, 4134e8 <__fxstatat@plt+0x10528>
  413478:	str	x7, [sp, #72]
  41347c:	mov	x5, #0x3                   	// #3
  413480:	cbz	x7, 4134e8 <__fxstatat@plt+0x10528>
  413484:	ldr	x4, [sp, #288]
  413488:	str	x4, [sp, #80]
  41348c:	mov	x5, #0x4                   	// #4
  413490:	cbz	x4, 4134e8 <__fxstatat@plt+0x10528>
  413494:	ldr	x5, [sp, #296]
  413498:	str	x5, [sp, #88]
  41349c:	add	x4, sp, #0x130
  4134a0:	cbz	x5, 4134f8 <__fxstatat@plt+0x10538>
  4134a4:	ldr	x5, [x4]
  4134a8:	str	x5, [sp, #96]
  4134ac:	add	x4, x4, #0x8
  4134b0:	cbz	x5, 41350c <__fxstatat@plt+0x1054c>
  4134b4:	ldr	x5, [x4]
  4134b8:	str	x5, [sp, #104]
  4134bc:	add	x4, x4, #0x8
  4134c0:	cbz	x5, 413520 <__fxstatat@plt+0x10560>
  4134c4:	ldr	x5, [x4]
  4134c8:	str	x5, [sp, #112]
  4134cc:	add	x4, x4, #0x8
  4134d0:	cbz	x5, 413534 <__fxstatat@plt+0x10574>
  4134d4:	ldr	x4, [x4]
  4134d8:	str	x4, [sp, #120]
  4134dc:	cmp	x4, #0x0
  4134e0:	cset	x5, ne  // ne = any
  4134e4:	add	x5, x5, #0x9
  4134e8:	add	x4, sp, #0x30
  4134ec:	bl	412d90 <__fxstatat@plt+0xfdd0>
  4134f0:	ldp	x29, x30, [sp], #288
  4134f4:	ret
  4134f8:	add	x4, sp, #0x30
  4134fc:	mov	x5, #0x5                   	// #5
  413500:	bl	412d90 <__fxstatat@plt+0xfdd0>
  413504:	ldp	x29, x30, [sp], #288
  413508:	ret
  41350c:	add	x4, sp, #0x30
  413510:	mov	x5, #0x6                   	// #6
  413514:	bl	412d90 <__fxstatat@plt+0xfdd0>
  413518:	ldp	x29, x30, [sp], #288
  41351c:	ret
  413520:	add	x4, sp, #0x30
  413524:	mov	x5, #0x7                   	// #7
  413528:	bl	412d90 <__fxstatat@plt+0xfdd0>
  41352c:	ldp	x29, x30, [sp], #288
  413530:	ret
  413534:	add	x4, sp, #0x30
  413538:	mov	x5, #0x8                   	// #8
  41353c:	bl	412d90 <__fxstatat@plt+0xfdd0>
  413540:	ldp	x29, x30, [sp], #288
  413544:	ret
  413548:	mov	x5, #0x1                   	// #1
  41354c:	b	4134e8 <__fxstatat@plt+0x10528>
  413550:	mov	x5, #0x0                   	// #0
  413554:	b	4134e8 <__fxstatat@plt+0x10528>
  413558:	stp	x29, x30, [sp, #-16]!
  41355c:	mov	w2, #0x5                   	// #5
  413560:	adrp	x1, 418000 <__fxstatat@plt+0x15040>
  413564:	mov	x29, sp
  413568:	add	x1, x1, #0xc58
  41356c:	mov	x0, #0x0                   	// #0
  413570:	bl	402e70 <dcgettext@plt>
  413574:	mov	x1, x0
  413578:	adrp	x2, 418000 <__fxstatat@plt+0x15040>
  41357c:	mov	w0, #0x1                   	// #1
  413580:	add	x2, x2, #0xc70
  413584:	bl	402a90 <__printf_chk@plt>
  413588:	mov	w2, #0x5                   	// #5
  41358c:	adrp	x1, 418000 <__fxstatat@plt+0x15040>
  413590:	mov	x0, #0x0                   	// #0
  413594:	add	x1, x1, #0xc88
  413598:	bl	402e70 <dcgettext@plt>
  41359c:	mov	x1, x0
  4135a0:	adrp	x3, 416000 <__fxstatat@plt+0x13040>
  4135a4:	add	x3, x3, #0xac8
  4135a8:	adrp	x2, 416000 <__fxstatat@plt+0x13040>
  4135ac:	mov	w0, #0x1                   	// #1
  4135b0:	add	x2, x2, #0xaf0
  4135b4:	bl	402a90 <__printf_chk@plt>
  4135b8:	mov	w2, #0x5                   	// #5
  4135bc:	adrp	x1, 418000 <__fxstatat@plt+0x15040>
  4135c0:	mov	x0, #0x0                   	// #0
  4135c4:	add	x1, x1, #0xca0
  4135c8:	bl	402e70 <dcgettext@plt>
  4135cc:	ldp	x29, x30, [sp], #16
  4135d0:	adrp	x1, 42d000 <__fxstatat@plt+0x2a040>
  4135d4:	ldr	x1, [x1, #1184]
  4135d8:	b	402e80 <fputs_unlocked@plt>
  4135dc:	nop
  4135e0:	stp	x29, x30, [sp, #-32]!
  4135e4:	mov	x29, sp
  4135e8:	stp	x19, x20, [sp, #16]
  4135ec:	adrp	x19, 42d000 <__fxstatat@plt+0x2a040>
  4135f0:	add	x20, x19, #0xac0
  4135f4:	ldrb	w0, [x19, #2752]
  4135f8:	cbz	w0, 41360c <__fxstatat@plt+0x1064c>
  4135fc:	ldrb	w0, [x20, #1]
  413600:	ldp	x19, x20, [sp, #16]
  413604:	ldp	x29, x30, [sp], #32
  413608:	ret
  41360c:	bl	402880 <geteuid@plt>
  413610:	cmp	w0, #0x0
  413614:	cset	w0, eq  // eq = none
  413618:	mov	w1, #0x1                   	// #1
  41361c:	strb	w1, [x19, #2752]
  413620:	strb	w0, [x20, #1]
  413624:	ldp	x19, x20, [sp, #16]
  413628:	ldp	x29, x30, [sp], #32
  41362c:	ret
  413630:	stp	x29, x30, [sp, #-32]!
  413634:	umulh	x2, x0, x1
  413638:	mov	x29, sp
  41363c:	str	x19, [sp, #16]
  413640:	mul	x19, x0, x1
  413644:	cmp	x2, #0x0
  413648:	cset	x0, ne  // ne = any
  41364c:	tbnz	x19, #63, 413674 <__fxstatat@plt+0x106b4>
  413650:	cbnz	x0, 413674 <__fxstatat@plt+0x106b4>
  413654:	mov	x0, x19
  413658:	bl	4029f0 <malloc@plt>
  41365c:	cmp	x0, #0x0
  413660:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  413664:	b.ne	413674 <__fxstatat@plt+0x106b4>  // b.any
  413668:	ldr	x19, [sp, #16]
  41366c:	ldp	x29, x30, [sp], #32
  413670:	ret
  413674:	bl	413990 <__fxstatat@plt+0x109d0>
  413678:	stp	x29, x30, [sp, #-32]!
  41367c:	umulh	x4, x1, x2
  413680:	mov	x29, sp
  413684:	str	x19, [sp, #16]
  413688:	mul	x19, x1, x2
  41368c:	cmp	x4, #0x0
  413690:	cset	x1, ne  // ne = any
  413694:	tbnz	x19, #63, 4136dc <__fxstatat@plt+0x1071c>
  413698:	cbnz	x1, 4136dc <__fxstatat@plt+0x1071c>
  41369c:	cmp	x19, #0x0
  4136a0:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  4136a4:	b.ne	4136c8 <__fxstatat@plt+0x10708>  // b.any
  4136a8:	mov	x1, x19
  4136ac:	bl	402b10 <realloc@plt>
  4136b0:	cmp	x0, #0x0
  4136b4:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4136b8:	b.ne	4136dc <__fxstatat@plt+0x1071c>  // b.any
  4136bc:	ldr	x19, [sp, #16]
  4136c0:	ldp	x29, x30, [sp], #32
  4136c4:	ret
  4136c8:	bl	402ce0 <free@plt>
  4136cc:	mov	x0, #0x0                   	// #0
  4136d0:	ldr	x19, [sp, #16]
  4136d4:	ldp	x29, x30, [sp], #32
  4136d8:	ret
  4136dc:	bl	413990 <__fxstatat@plt+0x109d0>
  4136e0:	stp	x29, x30, [sp, #-32]!
  4136e4:	mov	x4, x0
  4136e8:	mov	x29, sp
  4136ec:	ldr	x3, [x1]
  4136f0:	str	x19, [sp, #16]
  4136f4:	cbz	x0, 413744 <__fxstatat@plt+0x10784>
  4136f8:	mov	x5, #0x5555555555555555    	// #6148914691236517205
  4136fc:	movk	x5, #0x5554
  413700:	udiv	x5, x5, x2
  413704:	cmp	x5, x3
  413708:	b.ls	413790 <__fxstatat@plt+0x107d0>  // b.plast
  41370c:	add	x19, x3, #0x1
  413710:	add	x19, x19, x3, lsr #1
  413714:	str	x19, [x1]
  413718:	mul	x19, x2, x19
  41371c:	cbz	x19, 41377c <__fxstatat@plt+0x107bc>
  413720:	mov	x0, x4
  413724:	mov	x1, x19
  413728:	bl	402b10 <realloc@plt>
  41372c:	cmp	x0, #0x0
  413730:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  413734:	b.ne	413790 <__fxstatat@plt+0x107d0>  // b.any
  413738:	ldr	x19, [sp, #16]
  41373c:	ldp	x29, x30, [sp], #32
  413740:	ret
  413744:	cbz	x3, 413768 <__fxstatat@plt+0x107a8>
  413748:	umulh	x0, x3, x2
  41374c:	mul	x19, x3, x2
  413750:	cmp	x0, #0x0
  413754:	cset	x0, ne  // ne = any
  413758:	tbnz	x19, #63, 413790 <__fxstatat@plt+0x107d0>
  41375c:	cbnz	x0, 413790 <__fxstatat@plt+0x107d0>
  413760:	str	x3, [x1]
  413764:	b	413720 <__fxstatat@plt+0x10760>
  413768:	mov	x3, #0x80                  	// #128
  41376c:	cmp	x2, x3
  413770:	udiv	x3, x3, x2
  413774:	cinc	x3, x3, hi  // hi = pmore
  413778:	b	413748 <__fxstatat@plt+0x10788>
  41377c:	bl	402ce0 <free@plt>
  413780:	mov	x0, #0x0                   	// #0
  413784:	ldr	x19, [sp, #16]
  413788:	ldp	x29, x30, [sp], #32
  41378c:	ret
  413790:	bl	413990 <__fxstatat@plt+0x109d0>
  413794:	nop
  413798:	stp	x29, x30, [sp, #-32]!
  41379c:	mov	x29, sp
  4137a0:	str	x19, [sp, #16]
  4137a4:	mov	x19, x0
  4137a8:	bl	4029f0 <malloc@plt>
  4137ac:	cmp	x0, #0x0
  4137b0:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4137b4:	b.ne	4137c4 <__fxstatat@plt+0x10804>  // b.any
  4137b8:	ldr	x19, [sp, #16]
  4137bc:	ldp	x29, x30, [sp], #32
  4137c0:	ret
  4137c4:	bl	413990 <__fxstatat@plt+0x109d0>
  4137c8:	stp	x29, x30, [sp, #-32]!
  4137cc:	mov	x29, sp
  4137d0:	str	x19, [sp, #16]
  4137d4:	mov	x19, x0
  4137d8:	bl	4029f0 <malloc@plt>
  4137dc:	cmp	x0, #0x0
  4137e0:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4137e4:	b.ne	4137f4 <__fxstatat@plt+0x10834>  // b.any
  4137e8:	ldr	x19, [sp, #16]
  4137ec:	ldp	x29, x30, [sp], #32
  4137f0:	ret
  4137f4:	bl	413990 <__fxstatat@plt+0x109d0>
  4137f8:	stp	x29, x30, [sp, #-32]!
  4137fc:	cmp	x1, #0x0
  413800:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  413804:	mov	x29, sp
  413808:	b.ne	413830 <__fxstatat@plt+0x10870>  // b.any
  41380c:	str	x19, [sp, #16]
  413810:	mov	x19, x1
  413814:	bl	402b10 <realloc@plt>
  413818:	cmp	x0, #0x0
  41381c:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  413820:	b.ne	413840 <__fxstatat@plt+0x10880>  // b.any
  413824:	ldr	x19, [sp, #16]
  413828:	ldp	x29, x30, [sp], #32
  41382c:	ret
  413830:	bl	402ce0 <free@plt>
  413834:	mov	x0, #0x0                   	// #0
  413838:	ldp	x29, x30, [sp], #32
  41383c:	ret
  413840:	bl	413990 <__fxstatat@plt+0x109d0>
  413844:	nop
  413848:	stp	x29, x30, [sp, #-16]!
  41384c:	mov	x2, x1
  413850:	mov	x29, sp
  413854:	ldr	x1, [x1]
  413858:	cbz	x0, 413888 <__fxstatat@plt+0x108c8>
  41385c:	mov	x3, #0x5555555555555555    	// #6148914691236517205
  413860:	movk	x3, #0x5553
  413864:	cmp	x1, x3
  413868:	b.hi	41389c <__fxstatat@plt+0x108dc>  // b.pmore
  41386c:	add	x3, x1, #0x1
  413870:	add	x1, x3, x1, lsr #1
  413874:	str	x1, [x2]
  413878:	bl	402b10 <realloc@plt>
  41387c:	cbz	x0, 41389c <__fxstatat@plt+0x108dc>
  413880:	ldp	x29, x30, [sp], #16
  413884:	ret
  413888:	cmp	x1, #0x0
  41388c:	cbnz	x1, 413898 <__fxstatat@plt+0x108d8>
  413890:	mov	x1, #0x80                  	// #128
  413894:	b	413874 <__fxstatat@plt+0x108b4>
  413898:	b.ge	413874 <__fxstatat@plt+0x108b4>  // b.tcont
  41389c:	bl	413990 <__fxstatat@plt+0x109d0>
  4138a0:	stp	x29, x30, [sp, #-32]!
  4138a4:	mov	x1, #0x1                   	// #1
  4138a8:	mov	x29, sp
  4138ac:	str	x19, [sp, #16]
  4138b0:	mov	x19, x0
  4138b4:	bl	402af0 <calloc@plt>
  4138b8:	cmp	x0, #0x0
  4138bc:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4138c0:	b.ne	4138d0 <__fxstatat@plt+0x10910>  // b.any
  4138c4:	ldr	x19, [sp, #16]
  4138c8:	ldp	x29, x30, [sp], #32
  4138cc:	ret
  4138d0:	bl	413990 <__fxstatat@plt+0x109d0>
  4138d4:	nop
  4138d8:	umulh	x4, x0, x1
  4138dc:	stp	x29, x30, [sp, #-16]!
  4138e0:	mul	x2, x0, x1
  4138e4:	cmp	x4, #0x0
  4138e8:	mov	x29, sp
  4138ec:	cset	x3, ne  // ne = any
  4138f0:	tbnz	x2, #63, 413908 <__fxstatat@plt+0x10948>
  4138f4:	cbnz	x3, 413908 <__fxstatat@plt+0x10948>
  4138f8:	bl	402af0 <calloc@plt>
  4138fc:	cbz	x0, 413908 <__fxstatat@plt+0x10948>
  413900:	ldp	x29, x30, [sp], #16
  413904:	ret
  413908:	bl	413990 <__fxstatat@plt+0x109d0>
  41390c:	nop
  413910:	stp	x29, x30, [sp, #-32]!
  413914:	mov	x29, sp
  413918:	stp	x19, x20, [sp, #16]
  41391c:	mov	x19, x1
  413920:	mov	x20, x0
  413924:	mov	x0, x1
  413928:	bl	4029f0 <malloc@plt>
  41392c:	cmp	x0, #0x0
  413930:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  413934:	b.ne	41394c <__fxstatat@plt+0x1098c>  // b.any
  413938:	mov	x2, x19
  41393c:	mov	x1, x20
  413940:	ldp	x19, x20, [sp, #16]
  413944:	ldp	x29, x30, [sp], #32
  413948:	b	402800 <memcpy@plt>
  41394c:	bl	413990 <__fxstatat@plt+0x109d0>
  413950:	stp	x29, x30, [sp, #-32]!
  413954:	mov	x29, sp
  413958:	stp	x19, x20, [sp, #16]
  41395c:	mov	x20, x0
  413960:	bl	402820 <strlen@plt>
  413964:	add	x19, x0, #0x1
  413968:	mov	x0, x19
  41396c:	bl	4029f0 <malloc@plt>
  413970:	cbz	x0, 413988 <__fxstatat@plt+0x109c8>
  413974:	mov	x2, x19
  413978:	mov	x1, x20
  41397c:	ldp	x19, x20, [sp, #16]
  413980:	ldp	x29, x30, [sp], #32
  413984:	b	402800 <memcpy@plt>
  413988:	bl	413990 <__fxstatat@plt+0x109d0>
  41398c:	nop
  413990:	stp	x29, x30, [sp, #-32]!
  413994:	adrp	x0, 42d000 <__fxstatat@plt+0x2a040>
  413998:	mov	w2, #0x5                   	// #5
  41399c:	mov	x29, sp
  4139a0:	str	x19, [sp, #16]
  4139a4:	adrp	x1, 418000 <__fxstatat@plt+0x15040>
  4139a8:	ldr	w19, [x0, #1056]
  4139ac:	add	x1, x1, #0xd20
  4139b0:	mov	x0, #0x0                   	// #0
  4139b4:	bl	402e70 <dcgettext@plt>
  4139b8:	adrp	x2, 417000 <__fxstatat@plt+0x14040>
  4139bc:	mov	x3, x0
  4139c0:	add	x2, x2, #0xae0
  4139c4:	mov	w0, w19
  4139c8:	mov	w1, #0x0                   	// #0
  4139cc:	bl	402850 <error@plt>
  4139d0:	bl	402bc0 <abort@plt>
  4139d4:	nop
  4139d8:	stp	x29, x30, [sp, #-128]!
  4139dc:	mov	x29, sp
  4139e0:	stp	x23, x24, [sp, #48]
  4139e4:	mov	x24, x1
  4139e8:	stp	x19, x20, [sp, #16]
  4139ec:	mov	x20, x0
  4139f0:	ldp	x0, x1, [x1]
  4139f4:	stp	x0, x1, [sp, #96]
  4139f8:	ldp	x0, x1, [x24, #16]
  4139fc:	stp	x21, x22, [sp, #32]
  413a00:	ldr	w22, [x24, #24]
  413a04:	stp	x25, x26, [sp, #64]
  413a08:	stp	x0, x1, [sp, #112]
  413a0c:	ldr	x21, [x24]
  413a10:	cbz	x20, 413b84 <__fxstatat@plt+0x10bc4>
  413a14:	mov	x19, #0x0                   	// #0
  413a18:	mov	x23, #0xffffffffffffffff    	// #-1
  413a1c:	stp	x27, x28, [sp, #80]
  413a20:	mov	x28, x20
  413a24:	ldr	w27, [sp, #120]
  413a28:	ldp	x26, x25, [sp, #96]
  413a2c:	b	413a54 <__fxstatat@plt+0x10a94>
  413a30:	mov	x3, x26
  413a34:	mov	x26, x2
  413a38:	str	x2, [sp, #96]
  413a3c:	ldr	x0, [x3]
  413a40:	bl	402820 <strlen@plt>
  413a44:	adds	x19, x0, x19
  413a48:	csel	x19, x19, x23, cc  // cc = lo, ul, last
  413a4c:	subs	x28, x28, #0x1
  413a50:	b.eq	413aa4 <__fxstatat@plt+0x10ae4>  // b.none
  413a54:	add	x2, x26, #0xf
  413a58:	add	w1, w27, #0x8
  413a5c:	and	x2, x2, #0xfffffffffffffff8
  413a60:	tbz	w27, #31, 413a30 <__fxstatat@plt+0x10a70>
  413a64:	str	w1, [sp, #120]
  413a68:	add	x0, x26, #0xf
  413a6c:	add	x3, x25, w27, sxtw
  413a70:	and	x0, x0, #0xfffffffffffffff8
  413a74:	mov	w27, w1
  413a78:	cmp	w1, #0x0
  413a7c:	b.le	413a3c <__fxstatat@plt+0x10a7c>
  413a80:	mov	x3, x26
  413a84:	str	x0, [sp, #96]
  413a88:	mov	x26, x0
  413a8c:	ldr	x0, [x3]
  413a90:	bl	402820 <strlen@plt>
  413a94:	adds	x19, x0, x19
  413a98:	csel	x19, x19, x23, cc  // cc = lo, ul, last
  413a9c:	subs	x28, x28, #0x1
  413aa0:	b.ne	413a54 <__fxstatat@plt+0x10a94>  // b.any
  413aa4:	mov	x0, #0x7fffffff            	// #2147483647
  413aa8:	cmp	x19, x0
  413aac:	b.hi	413b54 <__fxstatat@plt+0x10b94>  // b.pmore
  413ab0:	add	x0, x19, #0x1
  413ab4:	bl	4137c8 <__fxstatat@plt+0x10808>
  413ab8:	mov	x25, x0
  413abc:	mov	x23, x0
  413ac0:	b	413af8 <__fxstatat@plt+0x10b38>
  413ac4:	mov	x1, x21
  413ac8:	and	x21, x2, #0xfffffffffffffff8
  413acc:	ldr	x19, [x1]
  413ad0:	mov	x0, x19
  413ad4:	bl	402820 <strlen@plt>
  413ad8:	mov	x1, x19
  413adc:	mov	x19, x0
  413ae0:	mov	x2, x19
  413ae4:	mov	x0, x23
  413ae8:	bl	402800 <memcpy@plt>
  413aec:	add	x23, x23, x19
  413af0:	subs	x20, x20, #0x1
  413af4:	b.eq	413b30 <__fxstatat@plt+0x10b70>  // b.none
  413af8:	add	x2, x21, #0xf
  413afc:	add	w0, w22, #0x8
  413b00:	tbz	w22, #31, 413ac4 <__fxstatat@plt+0x10b04>
  413b04:	add	x2, x21, #0xf
  413b08:	cmp	w0, #0x0
  413b0c:	b.le	413b20 <__fxstatat@plt+0x10b60>
  413b10:	mov	x1, x21
  413b14:	mov	w22, w0
  413b18:	and	x21, x2, #0xfffffffffffffff8
  413b1c:	b	413acc <__fxstatat@plt+0x10b0c>
  413b20:	ldr	x1, [x24, #8]
  413b24:	add	x1, x1, w22, sxtw
  413b28:	mov	w22, w0
  413b2c:	b	413acc <__fxstatat@plt+0x10b0c>
  413b30:	ldp	x27, x28, [sp, #80]
  413b34:	strb	wzr, [x23]
  413b38:	mov	x0, x25
  413b3c:	ldp	x19, x20, [sp, #16]
  413b40:	ldp	x21, x22, [sp, #32]
  413b44:	ldp	x23, x24, [sp, #48]
  413b48:	ldp	x25, x26, [sp, #64]
  413b4c:	ldp	x29, x30, [sp], #128
  413b50:	ret
  413b54:	bl	402f10 <__errno_location@plt>
  413b58:	mov	x25, #0x0                   	// #0
  413b5c:	mov	w1, #0x4b                  	// #75
  413b60:	ldp	x27, x28, [sp, #80]
  413b64:	str	w1, [x0]
  413b68:	mov	x0, x25
  413b6c:	ldp	x19, x20, [sp, #16]
  413b70:	ldp	x21, x22, [sp, #32]
  413b74:	ldp	x23, x24, [sp, #48]
  413b78:	ldp	x25, x26, [sp, #64]
  413b7c:	ldp	x29, x30, [sp], #128
  413b80:	ret
  413b84:	mov	x0, #0x1                   	// #1
  413b88:	bl	4137c8 <__fxstatat@plt+0x10808>
  413b8c:	mov	x23, x0
  413b90:	mov	x25, x0
  413b94:	b	413b34 <__fxstatat@plt+0x10b74>
  413b98:	mov	x2, x0
  413b9c:	stp	x29, x30, [sp, #-96]!
  413ba0:	mov	x4, x0
  413ba4:	mov	x29, sp
  413ba8:	ldrb	w3, [x2]
  413bac:	mov	x0, #0x0                   	// #0
  413bb0:	cbnz	w3, 413bd0 <__fxstatat@plt+0x10c10>
  413bb4:	b	413c2c <__fxstatat@plt+0x10c6c>
  413bb8:	ldrb	w3, [x4, #1]
  413bbc:	cmp	w3, #0x73
  413bc0:	b.ne	413bd8 <__fxstatat@plt+0x10c18>  // b.any
  413bc4:	ldrb	w3, [x4, #2]!
  413bc8:	add	x0, x0, #0x1
  413bcc:	cbz	w3, 413c2c <__fxstatat@plt+0x10c6c>
  413bd0:	cmp	w3, #0x25
  413bd4:	b.eq	413bb8 <__fxstatat@plt+0x10bf8>  // b.none
  413bd8:	ldp	x6, x7, [x1]
  413bdc:	add	x3, sp, #0x10
  413be0:	ldp	x4, x5, [x1, #16]
  413be4:	add	x0, sp, #0x38
  413be8:	mov	w1, #0x1                   	// #1
  413bec:	stp	x6, x7, [sp, #16]
  413bf0:	stp	x4, x5, [sp, #32]
  413bf4:	stp	x6, x7, [sp, #64]
  413bf8:	stp	x4, x5, [sp, #80]
  413bfc:	bl	402a30 <__vasprintf_chk@plt>
  413c00:	tbnz	w0, #31, 413c10 <__fxstatat@plt+0x10c50>
  413c04:	ldr	x0, [sp, #56]
  413c08:	ldp	x29, x30, [sp], #96
  413c0c:	ret
  413c10:	bl	402f10 <__errno_location@plt>
  413c14:	mov	x1, x0
  413c18:	mov	x0, #0x0                   	// #0
  413c1c:	ldr	w1, [x1]
  413c20:	cmp	w1, #0xc
  413c24:	b.ne	413c08 <__fxstatat@plt+0x10c48>  // b.any
  413c28:	bl	413990 <__fxstatat@plt+0x109d0>
  413c2c:	ldp	x4, x5, [x1]
  413c30:	ldp	x2, x3, [x1, #16]
  413c34:	add	x1, sp, #0x10
  413c38:	stp	x4, x5, [sp, #16]
  413c3c:	stp	x2, x3, [sp, #32]
  413c40:	bl	4139d8 <__fxstatat@plt+0x10a18>
  413c44:	ldp	x29, x30, [sp], #96
  413c48:	ret
  413c4c:	nop
  413c50:	stp	x29, x30, [sp, #-48]!
  413c54:	adrp	x3, 42d000 <__fxstatat@plt+0x2a040>
  413c58:	mov	w2, #0xa                   	// #10
  413c5c:	mov	x29, sp
  413c60:	ldr	x3, [x3, #1192]
  413c64:	add	x1, sp, #0x28
  413c68:	add	x0, sp, #0x20
  413c6c:	str	x19, [sp, #16]
  413c70:	mov	w19, #0x0                   	// #0
  413c74:	stp	xzr, xzr, [sp, #32]
  413c78:	bl	402f40 <__getdelim@plt>
  413c7c:	cmp	x0, #0x0
  413c80:	b.le	413ca4 <__fxstatat@plt+0x10ce4>
  413c84:	sub	x1, x0, #0x1
  413c88:	ldr	x0, [sp, #32]
  413c8c:	ldrb	w2, [x0, x1]
  413c90:	cmp	w2, #0xa
  413c94:	b.eq	413cbc <__fxstatat@plt+0x10cfc>  // b.none
  413c98:	bl	402860 <rpmatch@plt>
  413c9c:	cmp	w0, #0x0
  413ca0:	cset	w19, gt
  413ca4:	ldr	x0, [sp, #32]
  413ca8:	bl	402ce0 <free@plt>
  413cac:	mov	w0, w19
  413cb0:	ldr	x19, [sp, #16]
  413cb4:	ldp	x29, x30, [sp], #48
  413cb8:	ret
  413cbc:	strb	wzr, [x0, x1]
  413cc0:	ldr	x0, [sp, #32]
  413cc4:	b	413c98 <__fxstatat@plt+0x10cd8>
  413cc8:	stp	x29, x30, [sp, #-32]!
  413ccc:	mov	x29, sp
  413cd0:	str	x19, [sp, #16]
  413cd4:	mov	x19, x0
  413cd8:	cbz	x0, 413cec <__fxstatat@plt+0x10d2c>
  413cdc:	bl	402e90 <__freading@plt>
  413ce0:	cbz	w0, 413cec <__fxstatat@plt+0x10d2c>
  413ce4:	ldr	w0, [x19]
  413ce8:	tbnz	w0, #8, 413cfc <__fxstatat@plt+0x10d3c>
  413cec:	mov	x0, x19
  413cf0:	ldr	x19, [sp, #16]
  413cf4:	ldp	x29, x30, [sp], #32
  413cf8:	b	402de0 <fflush@plt>
  413cfc:	mov	x0, x19
  413d00:	mov	w2, #0x1                   	// #1
  413d04:	mov	x1, #0x0                   	// #0
  413d08:	bl	413d60 <__fxstatat@plt+0x10da0>
  413d0c:	mov	x0, x19
  413d10:	ldr	x19, [sp, #16]
  413d14:	ldp	x29, x30, [sp], #32
  413d18:	b	402de0 <fflush@plt>
  413d1c:	nop
  413d20:	ldp	x1, x2, [x0, #32]
  413d24:	cmp	x2, x1
  413d28:	b.hi	413d54 <__fxstatat@plt+0x10d94>  // b.pmore
  413d2c:	ldp	x3, x1, [x0, #8]
  413d30:	ldr	w2, [x0]
  413d34:	sub	x1, x1, x3
  413d38:	tbz	w2, #8, 413d4c <__fxstatat@plt+0x10d8c>
  413d3c:	ldr	x2, [x0, #72]
  413d40:	ldr	x0, [x0, #88]
  413d44:	sub	x0, x0, x2
  413d48:	add	x1, x1, x0
  413d4c:	mov	x0, x1
  413d50:	ret
  413d54:	mov	x0, #0x0                   	// #0
  413d58:	ret
  413d5c:	nop
  413d60:	stp	x29, x30, [sp, #-48]!
  413d64:	mov	x29, sp
  413d68:	ldp	x3, x4, [x0, #8]
  413d6c:	str	x19, [sp, #16]
  413d70:	mov	x19, x0
  413d74:	cmp	x4, x3
  413d78:	b.eq	413d8c <__fxstatat@plt+0x10dcc>  // b.none
  413d7c:	mov	x0, x19
  413d80:	ldr	x19, [sp, #16]
  413d84:	ldp	x29, x30, [sp], #48
  413d88:	b	402cd0 <fseeko@plt>
  413d8c:	ldp	x3, x4, [x0, #32]
  413d90:	cmp	x4, x3
  413d94:	b.ne	413d7c <__fxstatat@plt+0x10dbc>  // b.any
  413d98:	ldr	x3, [x0, #72]
  413d9c:	cbnz	x3, 413d7c <__fxstatat@plt+0x10dbc>
  413da0:	str	x1, [sp, #32]
  413da4:	str	w2, [sp, #44]
  413da8:	bl	402990 <fileno@plt>
  413dac:	ldr	w2, [sp, #44]
  413db0:	ldr	x1, [sp, #32]
  413db4:	bl	402950 <lseek@plt>
  413db8:	mov	x1, x0
  413dbc:	cmn	x0, #0x1
  413dc0:	b.eq	413dd8 <__fxstatat@plt+0x10e18>  // b.none
  413dc4:	ldr	w2, [x19]
  413dc8:	mov	w0, #0x0                   	// #0
  413dcc:	str	x1, [x19, #144]
  413dd0:	and	w1, w2, #0xffffffef
  413dd4:	str	w1, [x19]
  413dd8:	ldr	x19, [sp, #16]
  413ddc:	ldp	x29, x30, [sp], #48
  413de0:	ret
  413de4:	nop
  413de8:	stp	x29, x30, [sp, #-64]!
  413dec:	cmp	x0, #0x0
  413df0:	add	x4, sp, #0x3c
  413df4:	mov	x29, sp
  413df8:	stp	x19, x20, [sp, #16]
  413dfc:	csel	x19, x4, x0, eq  // eq = none
  413e00:	mov	x20, x2
  413e04:	mov	x0, x19
  413e08:	str	x21, [sp, #32]
  413e0c:	mov	x21, x1
  413e10:	bl	4027f0 <mbrtowc@plt>
  413e14:	cmp	x20, #0x0
  413e18:	mov	x20, x0
  413e1c:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  413e20:	b.hi	413e38 <__fxstatat@plt+0x10e78>  // b.pmore
  413e24:	mov	x0, x20
  413e28:	ldp	x19, x20, [sp, #16]
  413e2c:	ldr	x21, [sp, #32]
  413e30:	ldp	x29, x30, [sp], #64
  413e34:	ret
  413e38:	mov	w0, #0x0                   	// #0
  413e3c:	bl	414478 <__fxstatat@plt+0x114b8>
  413e40:	tst	w0, #0xff
  413e44:	b.ne	413e24 <__fxstatat@plt+0x10e64>  // b.any
  413e48:	ldrb	w0, [x21]
  413e4c:	mov	x20, #0x1                   	// #1
  413e50:	str	w0, [x19]
  413e54:	mov	x0, x20
  413e58:	ldp	x19, x20, [sp, #16]
  413e5c:	ldr	x21, [sp, #32]
  413e60:	ldp	x29, x30, [sp], #64
  413e64:	ret
  413e68:	stp	x29, x30, [sp, #-32]!
  413e6c:	mov	w3, w1
  413e70:	and	w1, w1, #0xf000
  413e74:	mov	x29, sp
  413e78:	cmp	w1, #0x1, lsl #12
  413e7c:	ccmp	x2, #0x0, #0x0, eq  // eq = none
  413e80:	b.eq	413ea8 <__fxstatat@plt+0x10ee8>  // b.none
  413e84:	mov	x4, x2
  413e88:	mov	x1, x0
  413e8c:	mov	w2, w3
  413e90:	mov	w0, #0x0                   	// #0
  413e94:	add	x3, sp, #0x18
  413e98:	str	x4, [sp, #24]
  413e9c:	bl	402890 <__xmknod@plt>
  413ea0:	ldp	x29, x30, [sp], #32
  413ea4:	ret
  413ea8:	and	w1, w3, #0xffffefff
  413eac:	bl	402960 <mkfifo@plt>
  413eb0:	ldp	x29, x30, [sp], #32
  413eb4:	ret
  413eb8:	stp	x29, x30, [sp, #-48]!
  413ebc:	mov	w1, #0x0                   	// #0
  413ec0:	mov	x29, sp
  413ec4:	add	x2, sp, #0x28
  413ec8:	stp	x19, x20, [sp, #16]
  413ecc:	mov	x19, x0
  413ed0:	bl	402d50 <acl_get_entry@plt>
  413ed4:	cmp	w0, #0x0
  413ed8:	b.le	413f28 <__fxstatat@plt+0x10f68>
  413edc:	mov	w20, #0x20                  	// #32
  413ee0:	b	413f04 <__fxstatat@plt+0x10f44>
  413ee4:	ldr	w3, [sp, #36]
  413ee8:	cmp	w3, w1
  413eec:	ccmp	w3, #0x4, #0x4, ne  // ne = any
  413ef0:	ccmp	w3, w20, #0x4, ne  // ne = any
  413ef4:	b.ne	413f34 <__fxstatat@plt+0x10f74>  // b.any
  413ef8:	bl	402d50 <acl_get_entry@plt>
  413efc:	cmp	w0, #0x0
  413f00:	b.le	413f28 <__fxstatat@plt+0x10f68>
  413f04:	ldr	x0, [sp, #40]
  413f08:	add	x1, sp, #0x24
  413f0c:	bl	402aa0 <acl_get_tag_type@plt>
  413f10:	mov	w3, w0
  413f14:	add	x2, sp, #0x28
  413f18:	mov	x0, x19
  413f1c:	mov	w1, #0x1                   	// #1
  413f20:	tbz	w3, #31, 413ee4 <__fxstatat@plt+0x10f24>
  413f24:	mov	w0, #0xffffffff            	// #-1
  413f28:	ldp	x19, x20, [sp, #16]
  413f2c:	ldp	x29, x30, [sp], #48
  413f30:	ret
  413f34:	mov	w0, #0x1                   	// #1
  413f38:	ldp	x19, x20, [sp, #16]
  413f3c:	ldp	x29, x30, [sp], #48
  413f40:	ret
  413f44:	nop
  413f48:	stp	x29, x30, [sp, #-16]!
  413f4c:	mov	x29, sp
  413f50:	bl	402870 <acl_entries@plt>
  413f54:	cmp	w0, #0x0
  413f58:	cset	w0, gt
  413f5c:	ldp	x29, x30, [sp], #16
  413f60:	ret
  413f64:	nop
  413f68:	stp	x29, x30, [sp, #-32]!
  413f6c:	mov	x29, sp
  413f70:	str	x19, [sp, #16]
  413f74:	mov	x19, x0
  413f78:	ldr	x0, [x0, #8]
  413f7c:	cbz	x0, 413f84 <__fxstatat@plt+0x10fc4>
  413f80:	bl	402fb0 <acl_free@plt>
  413f84:	ldr	x0, [x19, #16]
  413f88:	cbz	x0, 413f98 <__fxstatat@plt+0x10fd8>
  413f8c:	ldr	x19, [sp, #16]
  413f90:	ldp	x29, x30, [sp], #32
  413f94:	b	402fb0 <acl_free@plt>
  413f98:	ldr	x19, [sp, #16]
  413f9c:	ldp	x29, x30, [sp], #32
  413fa0:	ret
  413fa4:	nop
  413fa8:	stp	x29, x30, [sp, #-48]!
  413fac:	cmn	w1, #0x1
  413fb0:	mov	x29, sp
  413fb4:	stp	xzr, xzr, [x3]
  413fb8:	str	w2, [x3]
  413fbc:	stp	x19, x20, [sp, #16]
  413fc0:	mov	x19, x3
  413fc4:	mov	w20, w2
  413fc8:	stp	xzr, xzr, [x3, #16]
  413fcc:	str	x21, [sp, #32]
  413fd0:	mov	x21, x0
  413fd4:	b.eq	414008 <__fxstatat@plt+0x11048>  // b.none
  413fd8:	mov	w0, w1
  413fdc:	bl	402b50 <acl_get_fd@plt>
  413fe0:	str	x0, [x19, #8]
  413fe4:	cbz	x0, 414018 <__fxstatat@plt+0x11058>
  413fe8:	and	w1, w20, #0xf000
  413fec:	mov	w0, #0x0                   	// #0
  413ff0:	cmp	w1, #0x4, lsl #12
  413ff4:	b.eq	41403c <__fxstatat@plt+0x1107c>  // b.none
  413ff8:	ldp	x19, x20, [sp, #16]
  413ffc:	ldr	x21, [sp, #32]
  414000:	ldp	x29, x30, [sp], #48
  414004:	ret
  414008:	mov	w1, #0x8000                	// #32768
  41400c:	bl	402cc0 <acl_get_file@plt>
  414010:	str	x0, [x19, #8]
  414014:	cbnz	x0, 413fe8 <__fxstatat@plt+0x11028>
  414018:	bl	402f10 <__errno_location@plt>
  41401c:	ldr	w0, [x0]
  414020:	bl	415468 <__fxstatat@plt+0x124a8>
  414024:	and	w0, w0, #0xff
  414028:	neg	w0, w0
  41402c:	ldp	x19, x20, [sp, #16]
  414030:	ldr	x21, [sp, #32]
  414034:	ldp	x29, x30, [sp], #48
  414038:	ret
  41403c:	mov	x0, x21
  414040:	bl	402cc0 <acl_get_file@plt>
  414044:	str	x0, [x19, #16]
  414048:	cmp	x0, #0x0
  41404c:	csetm	w0, eq  // eq = none
  414050:	ldp	x19, x20, [sp, #16]
  414054:	ldr	x21, [sp, #32]
  414058:	ldp	x29, x30, [sp], #48
  41405c:	ret
  414060:	mov	w3, w1
  414064:	mov	w1, w2
  414068:	cmn	w3, #0x1
  41406c:	b.eq	414078 <__fxstatat@plt+0x110b8>  // b.none
  414070:	mov	w0, w3
  414074:	b	402ae0 <fchmod@plt>
  414078:	b	402a10 <chmod@plt>
  41407c:	nop
  414080:	stp	x29, x30, [sp, #-64]!
  414084:	mov	x29, sp
  414088:	stp	x19, x20, [sp, #16]
  41408c:	mov	x19, x0
  414090:	stp	x21, x22, [sp, #32]
  414094:	mov	x22, x1
  414098:	ldr	w1, [x0]
  41409c:	stp	x23, x24, [sp, #48]
  4140a0:	mov	w21, w2
  4140a4:	ands	w23, w1, #0xe00
  4140a8:	b.ne	414130 <__fxstatat@plt+0x11170>  // b.any
  4140ac:	ldrb	w0, [x0, #24]
  4140b0:	cbnz	w0, 414278 <__fxstatat@plt+0x112b8>
  4140b4:	ldr	x1, [x19, #8]
  4140b8:	cbz	x1, 414158 <__fxstatat@plt+0x11198>
  4140bc:	cmn	w21, #0x1
  4140c0:	b.eq	414228 <__fxstatat@plt+0x11268>  // b.none
  4140c4:	mov	w0, w21
  4140c8:	bl	402830 <acl_set_fd@plt>
  4140cc:	mov	w20, w0
  4140d0:	cbz	w20, 4141b4 <__fxstatat@plt+0x111f4>
  4140d4:	bl	402f10 <__errno_location@plt>
  4140d8:	ldr	w24, [x0]
  4140dc:	mov	x20, x0
  4140e0:	mov	w0, w24
  4140e4:	bl	415468 <__fxstatat@plt+0x124a8>
  4140e8:	tst	w0, #0xff
  4140ec:	b.ne	4141f0 <__fxstatat@plt+0x11230>  // b.any
  4140f0:	ldr	x0, [x19, #8]
  4140f4:	mov	w1, #0x1                   	// #1
  4140f8:	strb	w1, [x19, #24]
  4140fc:	bl	413eb8 <__fxstatat@plt+0x10ef8>
  414100:	mov	w24, w0
  414104:	cbnz	w0, 4141ec <__fxstatat@plt+0x1122c>
  414108:	ldrb	w0, [x19, #24]
  41410c:	cbz	w0, 4141f8 <__fxstatat@plt+0x11238>
  414110:	mov	w20, #0x0                   	// #0
  414114:	cbz	w23, 4142dc <__fxstatat@plt+0x1131c>
  414118:	mov	w0, w20
  41411c:	ldp	x19, x20, [sp, #16]
  414120:	ldp	x21, x22, [sp, #32]
  414124:	ldp	x23, x24, [sp, #48]
  414128:	ldp	x29, x30, [sp], #64
  41412c:	ret
  414130:	cmn	w2, #0x1
  414134:	b.eq	414244 <__fxstatat@plt+0x11284>  // b.none
  414138:	mov	w0, w2
  41413c:	bl	402ae0 <fchmod@plt>
  414140:	mov	w20, w0
  414144:	cbnz	w20, 414220 <__fxstatat@plt+0x11260>
  414148:	ldrb	w0, [x19, #24]
  41414c:	cbnz	w0, 414118 <__fxstatat@plt+0x11158>
  414150:	ldr	x1, [x19, #8]
  414154:	cbnz	x1, 4140bc <__fxstatat@plt+0x110fc>
  414158:	ldr	w0, [x19]
  41415c:	bl	402b40 <acl_from_mode@plt>
  414160:	str	x0, [x19, #8]
  414164:	cbz	x0, 414218 <__fxstatat@plt+0x11258>
  414168:	mov	w24, #0x0                   	// #0
  41416c:	cmn	w21, #0x1
  414170:	b.eq	4142ac <__fxstatat@plt+0x112ec>  // b.none
  414174:	mov	x1, x0
  414178:	mov	w0, w21
  41417c:	bl	402830 <acl_set_fd@plt>
  414180:	mov	w20, w0
  414184:	cbz	w20, 414254 <__fxstatat@plt+0x11294>
  414188:	bl	402f10 <__errno_location@plt>
  41418c:	ldr	w0, [x0]
  414190:	bl	415468 <__fxstatat@plt+0x124a8>
  414194:	tst	w0, #0xff
  414198:	b.eq	4142c4 <__fxstatat@plt+0x11304>  // b.none
  41419c:	cbnz	w24, 4142d0 <__fxstatat@plt+0x11310>
  4141a0:	cbnz	w23, 414118 <__fxstatat@plt+0x11158>
  4141a4:	bl	402f10 <__errno_location@plt>
  4141a8:	ldr	w24, [x0]
  4141ac:	ldr	w1, [x19]
  4141b0:	b	41427c <__fxstatat@plt+0x112bc>
  4141b4:	ldr	w21, [x19]
  4141b8:	and	w21, w21, #0xf000
  4141bc:	cmp	w21, #0x4, lsl #12
  4141c0:	b.ne	414118 <__fxstatat@plt+0x11158>  // b.any
  4141c4:	ldr	x0, [x19, #16]
  4141c8:	cbz	x0, 4141d4 <__fxstatat@plt+0x11214>
  4141cc:	bl	413f48 <__fxstatat@plt+0x10f88>
  4141d0:	cbnz	w0, 414308 <__fxstatat@plt+0x11348>
  4141d4:	mov	x0, x22
  4141d8:	ldp	x19, x20, [sp, #16]
  4141dc:	ldp	x21, x22, [sp, #32]
  4141e0:	ldp	x23, x24, [sp, #48]
  4141e4:	ldp	x29, x30, [sp], #64
  4141e8:	b	4029a0 <acl_delete_def_file@plt>
  4141ec:	ldr	w24, [x20]
  4141f0:	ldrb	w0, [x19, #24]
  4141f4:	cbnz	w0, 414328 <__fxstatat@plt+0x11368>
  4141f8:	ldr	x0, [x19, #8]
  4141fc:	cbz	x0, 414204 <__fxstatat@plt+0x11244>
  414200:	bl	402fb0 <acl_free@plt>
  414204:	ldr	w0, [x19]
  414208:	bl	402b40 <acl_from_mode@plt>
  41420c:	str	x0, [x19, #8]
  414210:	cbnz	x0, 41416c <__fxstatat@plt+0x111ac>
  414214:	cbnz	w24, 4142d0 <__fxstatat@plt+0x11310>
  414218:	cbz	w23, 4141a4 <__fxstatat@plt+0x111e4>
  41421c:	nop
  414220:	mov	w20, #0xffffffff            	// #-1
  414224:	b	414118 <__fxstatat@plt+0x11158>
  414228:	mov	x2, x1
  41422c:	mov	x0, x22
  414230:	mov	w1, #0x8000                	// #32768
  414234:	bl	402b20 <acl_set_file@plt>
  414238:	mov	w20, w0
  41423c:	cbz	w20, 4141b4 <__fxstatat@plt+0x111f4>
  414240:	b	4140d4 <__fxstatat@plt+0x11114>
  414244:	mov	x0, x22
  414248:	bl	402a10 <chmod@plt>
  41424c:	mov	w20, w0
  414250:	b	414144 <__fxstatat@plt+0x11184>
  414254:	ldr	w0, [x19]
  414258:	and	w0, w0, #0xf000
  41425c:	cmp	w0, #0x4, lsl #12
  414260:	b.eq	4142e4 <__fxstatat@plt+0x11324>  // b.none
  414264:	cbz	w24, 414118 <__fxstatat@plt+0x11158>
  414268:	bl	402f10 <__errno_location@plt>
  41426c:	mov	w20, #0xffffffff            	// #-1
  414270:	str	w24, [x0]
  414274:	b	414118 <__fxstatat@plt+0x11158>
  414278:	mov	w24, #0x0                   	// #0
  41427c:	cmn	w21, #0x1
  414280:	b.eq	4142f4 <__fxstatat@plt+0x11334>  // b.none
  414284:	mov	w0, w21
  414288:	bl	402ae0 <fchmod@plt>
  41428c:	mov	w20, w0
  414290:	cbnz	w24, 414268 <__fxstatat@plt+0x112a8>
  414294:	mov	w0, w20
  414298:	ldp	x19, x20, [sp, #16]
  41429c:	ldp	x21, x22, [sp, #32]
  4142a0:	ldp	x23, x24, [sp, #48]
  4142a4:	ldp	x29, x30, [sp], #64
  4142a8:	ret
  4142ac:	mov	x2, x0
  4142b0:	mov	w1, #0x8000                	// #32768
  4142b4:	mov	x0, x22
  4142b8:	bl	402b20 <acl_set_file@plt>
  4142bc:	mov	w20, w0
  4142c0:	b	414184 <__fxstatat@plt+0x111c4>
  4142c4:	mov	w0, #0x1                   	// #1
  4142c8:	strb	w0, [x19, #24]
  4142cc:	cbz	w24, 414110 <__fxstatat@plt+0x11150>
  4142d0:	bl	402f10 <__errno_location@plt>
  4142d4:	str	w24, [x0]
  4142d8:	cbnz	w23, 414220 <__fxstatat@plt+0x11260>
  4142dc:	ldr	w1, [x19]
  4142e0:	b	41427c <__fxstatat@plt+0x112bc>
  4142e4:	mov	x0, x22
  4142e8:	bl	4029a0 <acl_delete_def_file@plt>
  4142ec:	mov	w20, w0
  4142f0:	b	414264 <__fxstatat@plt+0x112a4>
  4142f4:	mov	x0, x22
  4142f8:	bl	402a10 <chmod@plt>
  4142fc:	mov	w20, w0
  414300:	cbz	w24, 414294 <__fxstatat@plt+0x112d4>
  414304:	b	414268 <__fxstatat@plt+0x112a8>
  414308:	mov	w1, w21
  41430c:	mov	x0, x22
  414310:	ldr	x2, [x19, #16]
  414314:	ldp	x19, x20, [sp, #16]
  414318:	ldp	x21, x22, [sp, #32]
  41431c:	ldp	x23, x24, [sp, #48]
  414320:	ldp	x29, x30, [sp], #64
  414324:	b	402b20 <acl_set_file@plt>
  414328:	cbnz	w24, 4142d0 <__fxstatat@plt+0x11310>
  41432c:	b	414110 <__fxstatat@plt+0x11150>
  414330:	stp	x29, x30, [sp, #-32]!
  414334:	mov	x29, sp
  414338:	stp	x19, x20, [sp, #16]
  41433c:	mov	x19, x0
  414340:	bl	402970 <__fpending@plt>
  414344:	mov	x20, x0
  414348:	mov	x0, x19
  41434c:	ldr	w19, [x19]
  414350:	and	w19, w19, #0x20
  414354:	bl	415180 <__fxstatat@plt+0x121c0>
  414358:	cbnz	w19, 414380 <__fxstatat@plt+0x113c0>
  41435c:	cbz	w0, 414374 <__fxstatat@plt+0x113b4>
  414360:	cbnz	x20, 414398 <__fxstatat@plt+0x113d8>
  414364:	bl	402f10 <__errno_location@plt>
  414368:	ldr	w0, [x0]
  41436c:	cmp	w0, #0x9
  414370:	csetm	w0, ne  // ne = any
  414374:	ldp	x19, x20, [sp, #16]
  414378:	ldp	x29, x30, [sp], #32
  41437c:	ret
  414380:	cbnz	w0, 414398 <__fxstatat@plt+0x113d8>
  414384:	bl	402f10 <__errno_location@plt>
  414388:	mov	x1, x0
  41438c:	mov	w0, #0xffffffff            	// #-1
  414390:	str	wzr, [x1]
  414394:	b	414374 <__fxstatat@plt+0x113b4>
  414398:	mov	w0, #0xffffffff            	// #-1
  41439c:	b	414374 <__fxstatat@plt+0x113b4>
  4143a0:	stp	x29, x30, [sp, #-64]!
  4143a4:	mov	x29, sp
  4143a8:	stp	x19, x20, [sp, #16]
  4143ac:	bl	4028d0 <opendir@plt>
  4143b0:	mov	x19, x0
  4143b4:	cbz	x0, 4143c4 <__fxstatat@plt+0x11404>
  4143b8:	bl	402e10 <dirfd@plt>
  4143bc:	cmp	w0, #0x2
  4143c0:	b.ls	4143d4 <__fxstatat@plt+0x11414>  // b.plast
  4143c4:	mov	x0, x19
  4143c8:	ldp	x19, x20, [sp, #16]
  4143cc:	ldp	x29, x30, [sp], #64
  4143d0:	ret
  4143d4:	mov	w2, #0x3                   	// #3
  4143d8:	mov	w1, #0x406                 	// #1030
  4143dc:	stp	x21, x22, [sp, #32]
  4143e0:	str	x23, [sp, #48]
  4143e4:	bl	415210 <__fxstatat@plt+0x12250>
  4143e8:	mov	w21, w0
  4143ec:	bl	402f10 <__errno_location@plt>
  4143f0:	mov	x20, x0
  4143f4:	tbz	w21, #31, 414428 <__fxstatat@plt+0x11468>
  4143f8:	ldr	w23, [x0]
  4143fc:	mov	x22, #0x0                   	// #0
  414400:	mov	x0, x19
  414404:	mov	x19, x22
  414408:	bl	402b60 <closedir@plt>
  41440c:	ldp	x21, x22, [sp, #32]
  414410:	str	w23, [x20]
  414414:	mov	x0, x19
  414418:	ldp	x19, x20, [sp, #16]
  41441c:	ldr	x23, [sp, #48]
  414420:	ldp	x29, x30, [sp], #64
  414424:	ret
  414428:	mov	w0, w21
  41442c:	bl	402ba0 <fdopendir@plt>
  414430:	ldr	w23, [x20]
  414434:	mov	x22, x0
  414438:	cbnz	x0, 414400 <__fxstatat@plt+0x11440>
  41443c:	mov	w0, w21
  414440:	bl	402b70 <close@plt>
  414444:	b	414400 <__fxstatat@plt+0x11440>
  414448:	mov	x1, x0
  41444c:	mov	w0, #0x0                   	// #0
  414450:	b	402900 <clock_gettime@plt>
  414454:	nop
  414458:	stp	x29, x30, [sp, #-32]!
  41445c:	mov	w0, #0x0                   	// #0
  414460:	mov	x29, sp
  414464:	add	x1, sp, #0x10
  414468:	bl	402900 <clock_gettime@plt>
  41446c:	ldp	x0, x1, [sp, #16]
  414470:	ldp	x29, x30, [sp], #32
  414474:	ret
  414478:	stp	x29, x30, [sp, #-16]!
  41447c:	mov	x1, #0x0                   	// #0
  414480:	mov	x29, sp
  414484:	bl	402fa0 <setlocale@plt>
  414488:	mov	w1, #0x1                   	// #1
  41448c:	cbz	x0, 4144b0 <__fxstatat@plt+0x114f0>
  414490:	ldrb	w1, [x0]
  414494:	cmp	w1, #0x43
  414498:	b.eq	4144bc <__fxstatat@plt+0x114fc>  // b.none
  41449c:	adrp	x1, 418000 <__fxstatat@plt+0x15040>
  4144a0:	add	x1, x1, #0xd38
  4144a4:	bl	402c70 <strcmp@plt>
  4144a8:	cmp	w0, #0x0
  4144ac:	cset	w1, ne  // ne = any
  4144b0:	mov	w0, w1
  4144b4:	ldp	x29, x30, [sp], #16
  4144b8:	ret
  4144bc:	ldrb	w2, [x0, #1]
  4144c0:	mov	w1, #0x0                   	// #0
  4144c4:	cbnz	w2, 41449c <__fxstatat@plt+0x114dc>
  4144c8:	mov	w0, w1
  4144cc:	ldp	x29, x30, [sp], #16
  4144d0:	ret
  4144d4:	nop
  4144d8:	ldrb	w3, [x0]
  4144dc:	cbz	w3, 414504 <__fxstatat@plt+0x11544>
  4144e0:	mov	x2, #0x0                   	// #0
  4144e4:	nop
  4144e8:	ror	x2, x2, #55
  4144ec:	add	x2, x2, w3, uxtb
  4144f0:	ldrb	w3, [x0, #1]!
  4144f4:	cbnz	w3, 4144e8 <__fxstatat@plt+0x11528>
  4144f8:	udiv	x0, x2, x1
  4144fc:	msub	x0, x0, x1, x2
  414500:	ret
  414504:	mov	x0, #0x0                   	// #0
  414508:	ret
  41450c:	nop
  414510:	stp	x29, x30, [sp, #-16]!
  414514:	mov	w0, #0xe                   	// #14
  414518:	mov	x29, sp
  41451c:	bl	4029d0 <nl_langinfo@plt>
  414520:	cbz	x0, 414540 <__fxstatat@plt+0x11580>
  414524:	ldrb	w2, [x0]
  414528:	adrp	x1, 418000 <__fxstatat@plt+0x15040>
  41452c:	add	x1, x1, #0xd40
  414530:	cmp	w2, #0x0
  414534:	csel	x0, x1, x0, eq  // eq = none
  414538:	ldp	x29, x30, [sp], #16
  41453c:	ret
  414540:	ldp	x29, x30, [sp], #16
  414544:	adrp	x0, 418000 <__fxstatat@plt+0x15040>
  414548:	add	x0, x0, #0xd40
  41454c:	ret
  414550:	stp	x29, x30, [sp, #-64]!
  414554:	mov	x29, sp
  414558:	str	x3, [sp, #56]
  41455c:	mov	w3, #0x0                   	// #0
  414560:	tbnz	w2, #6, 414574 <__fxstatat@plt+0x115b4>
  414564:	bl	402ef0 <openat@plt>
  414568:	bl	410e10 <__fxstatat@plt+0xde50>
  41456c:	ldp	x29, x30, [sp], #64
  414570:	ret
  414574:	mov	w3, #0xfffffff8            	// #-8
  414578:	stp	w3, wzr, [sp, #40]
  41457c:	ldr	w3, [sp, #56]
  414580:	add	x4, sp, #0x30
  414584:	add	x5, sp, #0x40
  414588:	stp	x5, x5, [sp, #16]
  41458c:	str	x4, [sp, #32]
  414590:	bl	402ef0 <openat@plt>
  414594:	bl	410e10 <__fxstatat@plt+0xde50>
  414598:	ldp	x29, x30, [sp], #64
  41459c:	ret
  4145a0:	stp	x29, x30, [sp, #-32]!
  4145a4:	mov	x29, sp
  4145a8:	str	x19, [sp, #16]
  4145ac:	mov	x19, x0
  4145b0:	mov	x0, #0x18                  	// #24
  4145b4:	bl	4137c8 <__fxstatat@plt+0x10808>
  4145b8:	str	x19, [x0]
  4145bc:	stp	xzr, xzr, [x0, #8]
  4145c0:	ldr	x19, [sp, #16]
  4145c4:	ldp	x29, x30, [sp], #32
  4145c8:	ret
  4145cc:	nop
  4145d0:	stp	x29, x30, [sp, #-32]!
  4145d4:	mov	x29, sp
  4145d8:	bl	4148b8 <__fxstatat@plt+0x118f8>
  4145dc:	cbz	x0, 414604 <__fxstatat@plt+0x11644>
  4145e0:	str	x19, [sp, #16]
  4145e4:	mov	x19, x0
  4145e8:	mov	x0, #0x18                  	// #24
  4145ec:	bl	4137c8 <__fxstatat@plt+0x10808>
  4145f0:	str	x19, [x0]
  4145f4:	stp	xzr, xzr, [x0, #8]
  4145f8:	ldr	x19, [sp, #16]
  4145fc:	ldp	x29, x30, [sp], #32
  414600:	ret
  414604:	mov	x0, #0x0                   	// #0
  414608:	ldp	x29, x30, [sp], #32
  41460c:	ret
  414610:	ldr	x0, [x0]
  414614:	ret
  414618:	stp	x29, x30, [sp, #-80]!
  41461c:	mov	x29, sp
  414620:	stp	x19, x20, [sp, #16]
  414624:	mov	x20, x1
  414628:	stp	x21, x22, [sp, #32]
  41462c:	add	x22, x1, #0x1
  414630:	stp	x23, x24, [sp, #48]
  414634:	mov	x23, x0
  414638:	ldp	x24, x21, [x0]
  41463c:	ldr	x19, [x0, #16]
  414640:	b	414674 <__fxstatat@plt+0x116b4>
  414644:	cmp	x19, x20
  414648:	b.eq	414768 <__fxstatat@plt+0x117a8>  // b.none
  41464c:	udiv	x3, x21, x22
  414650:	sub	x1, x19, x20
  414654:	udiv	x2, x1, x22
  414658:	msub	x4, x3, x22, x21
  41465c:	msub	x1, x2, x22, x1
  414660:	sub	x19, x19, x1
  414664:	cmp	x21, x19
  414668:	b.ls	414784 <__fxstatat@plt+0x117c4>  // b.plast
  41466c:	sub	x19, x1, #0x1
  414670:	mov	x21, x4
  414674:	cmp	x19, x20
  414678:	b.cs	414644 <__fxstatat@plt+0x11684>  // b.hs, b.nlast
  41467c:	mov	x3, x19
  414680:	mov	x2, #0x0                   	// #0
  414684:	nop
  414688:	lsl	x3, x3, #8
  41468c:	add	x2, x2, #0x1
  414690:	add	x3, x3, #0xff
  414694:	cmp	x20, x3
  414698:	b.hi	414688 <__fxstatat@plt+0x116c8>  // b.pmore
  41469c:	add	x1, sp, #0x48
  4146a0:	mov	x0, x24
  4146a4:	bl	414b70 <__fxstatat@plt+0x11bb0>
  4146a8:	lsl	x19, x19, #8
  4146ac:	ldrb	w1, [sp, #72]
  4146b0:	add	x19, x19, #0xff
  4146b4:	cmp	x19, x20
  4146b8:	add	x21, x1, x21, lsl #8
  4146bc:	b.cs	414644 <__fxstatat@plt+0x11684>  // b.hs, b.nlast
  4146c0:	ldrb	w1, [sp, #73]
  4146c4:	lsl	x19, x19, #8
  4146c8:	add	x19, x19, #0xff
  4146cc:	cmp	x20, x19
  4146d0:	add	x21, x1, x21, lsl #8
  4146d4:	b.ls	414644 <__fxstatat@plt+0x11684>  // b.plast
  4146d8:	ldrb	w0, [sp, #74]
  4146dc:	lsl	x19, x19, #8
  4146e0:	add	x19, x19, #0xff
  4146e4:	cmp	x20, x19
  4146e8:	add	x21, x0, x21, lsl #8
  4146ec:	b.ls	414644 <__fxstatat@plt+0x11684>  // b.plast
  4146f0:	ldrb	w0, [sp, #75]
  4146f4:	lsl	x19, x19, #8
  4146f8:	add	x19, x19, #0xff
  4146fc:	cmp	x20, x19
  414700:	add	x21, x0, x21, lsl #8
  414704:	b.ls	414644 <__fxstatat@plt+0x11684>  // b.plast
  414708:	ldrb	w0, [sp, #76]
  41470c:	lsl	x19, x19, #8
  414710:	add	x19, x19, #0xff
  414714:	cmp	x20, x19
  414718:	add	x21, x0, x21, lsl #8
  41471c:	b.ls	414644 <__fxstatat@plt+0x11684>  // b.plast
  414720:	ldrb	w0, [sp, #77]
  414724:	lsl	x19, x19, #8
  414728:	add	x19, x19, #0xff
  41472c:	cmp	x20, x19
  414730:	add	x21, x0, x21, lsl #8
  414734:	b.ls	414644 <__fxstatat@plt+0x11684>  // b.plast
  414738:	ldrb	w0, [sp, #78]
  41473c:	lsl	x19, x19, #8
  414740:	add	x19, x19, #0xff
  414744:	cmp	x20, x19
  414748:	add	x21, x0, x21, lsl #8
  41474c:	b.ls	414644 <__fxstatat@plt+0x11684>  // b.plast
  414750:	ldrb	w0, [sp, #79]
  414754:	lsl	x19, x19, #8
  414758:	add	x19, x19, #0xff
  41475c:	cmp	x19, x20
  414760:	add	x21, x0, x21, lsl #8
  414764:	b.ne	41464c <__fxstatat@plt+0x1168c>  // b.any
  414768:	stp	xzr, xzr, [x23, #8]
  41476c:	mov	x0, x21
  414770:	ldp	x19, x20, [sp, #16]
  414774:	ldp	x21, x22, [sp, #32]
  414778:	ldp	x23, x24, [sp, #48]
  41477c:	ldp	x29, x30, [sp], #80
  414780:	ret
  414784:	stp	x3, x2, [x23, #8]
  414788:	mov	x21, x4
  41478c:	mov	x0, x21
  414790:	ldp	x19, x20, [sp, #16]
  414794:	ldp	x21, x22, [sp, #32]
  414798:	ldp	x23, x24, [sp, #48]
  41479c:	ldp	x29, x30, [sp], #80
  4147a0:	ret
  4147a4:	nop
  4147a8:	stp	x29, x30, [sp, #-32]!
  4147ac:	mov	x2, #0xffffffffffffffff    	// #-1
  4147b0:	mov	x1, #0x18                  	// #24
  4147b4:	mov	x29, sp
  4147b8:	str	x19, [sp, #16]
  4147bc:	mov	x19, x0
  4147c0:	bl	402e20 <__explicit_bzero_chk@plt>
  4147c4:	mov	x0, x19
  4147c8:	ldr	x19, [sp, #16]
  4147cc:	ldp	x29, x30, [sp], #32
  4147d0:	b	402ce0 <free@plt>
  4147d4:	nop
  4147d8:	stp	x29, x30, [sp, #-48]!
  4147dc:	mov	x29, sp
  4147e0:	stp	x19, x20, [sp, #16]
  4147e4:	mov	x19, x0
  4147e8:	ldr	x0, [x0]
  4147ec:	stp	x21, x22, [sp, #32]
  4147f0:	bl	414ce8 <__fxstatat@plt+0x11d28>
  4147f4:	mov	w21, w0
  4147f8:	bl	402f10 <__errno_location@plt>
  4147fc:	mov	x20, x0
  414800:	mov	x2, #0xffffffffffffffff    	// #-1
  414804:	mov	x1, #0x18                  	// #24
  414808:	mov	x0, x19
  41480c:	ldr	w22, [x20]
  414810:	bl	402e20 <__explicit_bzero_chk@plt>
  414814:	mov	x0, x19
  414818:	bl	402ce0 <free@plt>
  41481c:	str	w22, [x20]
  414820:	mov	w0, w21
  414824:	ldp	x19, x20, [sp, #16]
  414828:	ldp	x21, x22, [sp, #32]
  41482c:	ldp	x29, x30, [sp], #48
  414830:	ret
  414834:	nop
  414838:	stp	x29, x30, [sp, #-48]!
  41483c:	mov	x29, sp
  414840:	stp	x19, x20, [sp, #16]
  414844:	stp	x21, x22, [sp, #32]
  414848:	cbz	x0, 414898 <__fxstatat@plt+0x118d8>
  41484c:	mov	x19, x0
  414850:	adrp	x0, 42d000 <__fxstatat@plt+0x2a040>
  414854:	ldr	w22, [x0, #1056]
  414858:	bl	402f10 <__errno_location@plt>
  41485c:	ldr	w21, [x0]
  414860:	cbnz	w21, 41489c <__fxstatat@plt+0x118dc>
  414864:	adrp	x1, 418000 <__fxstatat@plt+0x15040>
  414868:	mov	w2, #0x5                   	// #5
  41486c:	add	x1, x1, #0xd48
  414870:	mov	x0, #0x0                   	// #0
  414874:	bl	402e70 <dcgettext@plt>
  414878:	mov	x20, x0
  41487c:	mov	x0, x19
  414880:	bl	40ff48 <__fxstatat@plt+0xcf88>
  414884:	mov	x2, x20
  414888:	mov	x3, x0
  41488c:	mov	w1, w21
  414890:	mov	w0, w22
  414894:	bl	402850 <error@plt>
  414898:	bl	402bc0 <abort@plt>
  41489c:	adrp	x1, 418000 <__fxstatat@plt+0x15040>
  4148a0:	mov	w2, #0x5                   	// #5
  4148a4:	add	x1, x1, #0xd58
  4148a8:	mov	x0, #0x0                   	// #0
  4148ac:	bl	402e70 <dcgettext@plt>
  4148b0:	mov	x20, x0
  4148b4:	b	41487c <__fxstatat@plt+0x118bc>
  4148b8:	stp	x29, x30, [sp, #-96]!
  4148bc:	mov	x29, sp
  4148c0:	stp	x19, x20, [sp, #16]
  4148c4:	cbz	x1, 4149c0 <__fxstatat@plt+0x11a00>
  4148c8:	stp	x21, x22, [sp, #32]
  4148cc:	mov	x20, x1
  4148d0:	mov	x21, x0
  4148d4:	cbz	x0, 414938 <__fxstatat@plt+0x11978>
  4148d8:	adrp	x1, 418000 <__fxstatat@plt+0x15040>
  4148dc:	add	x1, x1, #0xd78
  4148e0:	bl	4154a8 <__fxstatat@plt+0x124e8>
  4148e4:	mov	x22, x0
  4148e8:	cbz	x0, 414ac4 <__fxstatat@plt+0x11b04>
  4148ec:	mov	x0, #0x1038                	// #4152
  4148f0:	bl	4137c8 <__fxstatat@plt+0x10808>
  4148f4:	mov	x19, x0
  4148f8:	cmp	x20, #0x1, lsl #12
  4148fc:	adrp	x2, 414000 <__fxstatat@plt+0x11040>
  414900:	add	x2, x2, #0x838
  414904:	mov	x0, x22
  414908:	add	x1, x19, #0x18
  41490c:	stp	x22, x2, [x19]
  414910:	mov	x3, #0x1000                	// #4096
  414914:	mov	w2, #0x0                   	// #0
  414918:	str	x21, [x19, #16]
  41491c:	csel	x3, x20, x3, ls  // ls = plast
  414920:	bl	402920 <setvbuf@plt>
  414924:	ldp	x21, x22, [sp, #32]
  414928:	mov	x0, x19
  41492c:	ldp	x19, x20, [sp, #16]
  414930:	ldp	x29, x30, [sp], #96
  414934:	ret
  414938:	mov	x0, #0x1038                	// #4152
  41493c:	stp	x23, x24, [sp, #48]
  414940:	bl	4137c8 <__fxstatat@plt+0x10808>
  414944:	mov	x19, x0
  414948:	adrp	x2, 414000 <__fxstatat@plt+0x11040>
  41494c:	add	x2, x2, #0x838
  414950:	adrp	x0, 418000 <__fxstatat@plt+0x15040>
  414954:	mov	w1, #0x0                   	// #0
  414958:	add	x0, x0, #0xd68
  41495c:	stp	xzr, x2, [x19]
  414960:	add	x22, x19, #0x20
  414964:	stp	xzr, xzr, [x19, #16]
  414968:	bl	402a20 <open@plt>
  41496c:	mov	w21, w0
  414970:	tbnz	w0, #31, 4149ec <__fxstatat@plt+0x11a2c>
  414974:	cmp	x20, #0x800
  414978:	mov	x1, x22
  41497c:	mov	x23, #0x800                 	// #2048
  414980:	csel	x2, x20, x23, ls  // ls = plast
  414984:	mov	x3, #0x1018                	// #4120
  414988:	bl	402db0 <__read_chk@plt>
  41498c:	mov	x20, x0
  414990:	mov	w0, w21
  414994:	bl	402b70 <close@plt>
  414998:	cmp	x20, #0x7ff
  41499c:	b.le	414ad0 <__fxstatat@plt+0x11b10>
  4149a0:	mov	x0, x22
  4149a4:	bl	414f60 <__fxstatat@plt+0x11fa0>
  4149a8:	mov	x0, x19
  4149ac:	ldp	x19, x20, [sp, #16]
  4149b0:	ldp	x21, x22, [sp, #32]
  4149b4:	ldp	x23, x24, [sp, #48]
  4149b8:	ldp	x29, x30, [sp], #96
  4149bc:	ret
  4149c0:	mov	x0, #0x1038                	// #4152
  4149c4:	bl	4137c8 <__fxstatat@plt+0x10808>
  4149c8:	adrp	x1, 414000 <__fxstatat@plt+0x11040>
  4149cc:	add	x1, x1, #0x838
  4149d0:	stp	xzr, x1, [x0]
  4149d4:	mov	x19, x0
  4149d8:	str	xzr, [x0, #16]
  4149dc:	mov	x0, x19
  4149e0:	ldp	x19, x20, [sp, #16]
  4149e4:	ldp	x29, x30, [sp], #96
  4149e8:	ret
  4149ec:	add	x21, sp, #0x50
  4149f0:	mov	x1, #0x0                   	// #0
  4149f4:	mov	x0, x21
  4149f8:	stp	x25, x26, [sp, #64]
  4149fc:	bl	402ad0 <gettimeofday@plt>
  414a00:	ldp	x0, x1, [sp, #80]
  414a04:	stp	x0, x1, [x19, #32]
  414a08:	mov	x25, #0x14                  	// #20
  414a0c:	bl	4029c0 <getpid@plt>
  414a10:	mov	w3, w0
  414a14:	mov	x1, x21
  414a18:	add	x0, x19, #0x30
  414a1c:	mov	x2, #0x4                   	// #4
  414a20:	str	w3, [sp, #80]
  414a24:	bl	402800 <memcpy@plt>
  414a28:	mov	x20, #0x800                 	// #2048
  414a2c:	sub	x23, x20, x25
  414a30:	cmp	x23, #0x4
  414a34:	mov	x26, #0x4                   	// #4
  414a38:	csel	x23, x23, x26, ls  // ls = plast
  414a3c:	add	x24, x23, x25
  414a40:	bl	402a40 <getppid@plt>
  414a44:	mov	w3, w0
  414a48:	mov	x2, x23
  414a4c:	add	x0, x22, x25
  414a50:	mov	x1, x21
  414a54:	str	w3, [sp, #80]
  414a58:	bl	402800 <memcpy@plt>
  414a5c:	cmp	x24, #0x7ff
  414a60:	b.hi	414b54 <__fxstatat@plt+0x11b94>  // b.pmore
  414a64:	sub	x23, x20, x24
  414a68:	cmp	x23, x26
  414a6c:	csel	x23, x23, x26, ls  // ls = plast
  414a70:	add	x25, x24, x23
  414a74:	bl	4028c0 <getuid@plt>
  414a78:	mov	w3, w0
  414a7c:	mov	x2, x23
  414a80:	add	x0, x22, x24
  414a84:	mov	x1, x21
  414a88:	str	w3, [sp, #80]
  414a8c:	bl	402800 <memcpy@plt>
  414a90:	cmp	x25, #0x7ff
  414a94:	b.hi	414b54 <__fxstatat@plt+0x11b94>  // b.pmore
  414a98:	bl	402d10 <getgid@plt>
  414a9c:	mov	w3, w0
  414aa0:	sub	x2, x20, x25
  414aa4:	add	x0, x22, x25
  414aa8:	cmp	x2, x26
  414aac:	mov	x1, x21
  414ab0:	csel	x2, x2, x26, ls  // ls = plast
  414ab4:	str	w3, [sp, #80]
  414ab8:	bl	402800 <memcpy@plt>
  414abc:	ldp	x25, x26, [sp, #64]
  414ac0:	b	4149a0 <__fxstatat@plt+0x119e0>
  414ac4:	mov	x19, #0x0                   	// #0
  414ac8:	ldp	x21, x22, [sp, #32]
  414acc:	b	414928 <__fxstatat@plt+0x11968>
  414ad0:	cmp	x20, #0x0
  414ad4:	mov	x1, #0x10                  	// #16
  414ad8:	csel	x20, x20, xzr, ge  // ge = tcont
  414adc:	add	x21, sp, #0x50
  414ae0:	sub	x24, x23, x20
  414ae4:	mov	x0, x21
  414ae8:	cmp	x24, x1
  414aec:	stp	x25, x26, [sp, #64]
  414af0:	csel	x24, x24, x1, ls  // ls = plast
  414af4:	add	x25, x22, x20
  414af8:	mov	x1, #0x0                   	// #0
  414afc:	bl	402ad0 <gettimeofday@plt>
  414b00:	add	x20, x24, x20
  414b04:	mov	x2, x24
  414b08:	mov	x1, x21
  414b0c:	mov	x0, x25
  414b10:	bl	402800 <memcpy@plt>
  414b14:	cmp	x20, #0x7ff
  414b18:	b.hi	414b54 <__fxstatat@plt+0x11b94>  // b.pmore
  414b1c:	sub	x23, x23, x20
  414b20:	mov	x0, #0x4                   	// #4
  414b24:	cmp	x23, x0
  414b28:	csel	x23, x23, x0, ls  // ls = plast
  414b2c:	add	x25, x20, x23
  414b30:	bl	4029c0 <getpid@plt>
  414b34:	mov	w3, w0
  414b38:	mov	x2, x23
  414b3c:	add	x0, x22, x20
  414b40:	mov	x1, x21
  414b44:	str	w3, [sp, #80]
  414b48:	bl	402800 <memcpy@plt>
  414b4c:	cmp	x25, #0x7ff
  414b50:	b.ls	414a28 <__fxstatat@plt+0x11a68>  // b.plast
  414b54:	ldp	x25, x26, [sp, #64]
  414b58:	b	4149a0 <__fxstatat@plt+0x119e0>
  414b5c:	nop
  414b60:	str	x1, [x0, #8]
  414b64:	ret
  414b68:	str	x1, [x0, #16]
  414b6c:	ret
  414b70:	stp	x29, x30, [sp, #-80]!
  414b74:	mov	x29, sp
  414b78:	stp	x23, x24, [sp, #48]
  414b7c:	ldr	x23, [x0]
  414b80:	stp	x19, x20, [sp, #16]
  414b84:	mov	x20, x1
  414b88:	stp	x21, x22, [sp, #32]
  414b8c:	mov	x19, x2
  414b90:	mov	x21, x0
  414b94:	cbz	x23, 414bfc <__fxstatat@plt+0x11c3c>
  414b98:	bl	402f10 <__errno_location@plt>
  414b9c:	mov	x22, x0
  414ba0:	b	414bc4 <__fxstatat@plt+0x11c04>
  414ba4:	ldp	x0, x2, [x21]
  414ba8:	ldr	w3, [x0]
  414bac:	ldr	x0, [x21, #16]
  414bb0:	tst	x3, #0x20
  414bb4:	csel	w1, w1, wzr, ne  // ne = any
  414bb8:	str	w1, [x22]
  414bbc:	blr	x2
  414bc0:	ldr	x23, [x21]
  414bc4:	mov	x2, x19
  414bc8:	mov	x0, x20
  414bcc:	mov	x1, #0x1                   	// #1
  414bd0:	mov	x3, x23
  414bd4:	bl	402c10 <fread_unlocked@plt>
  414bd8:	ldr	w1, [x22]
  414bdc:	add	x20, x20, x0
  414be0:	subs	x19, x19, x0
  414be4:	b.ne	414ba4 <__fxstatat@plt+0x11be4>  // b.any
  414be8:	ldp	x19, x20, [sp, #16]
  414bec:	ldp	x21, x22, [sp, #32]
  414bf0:	ldp	x23, x24, [sp, #48]
  414bf4:	ldp	x29, x30, [sp], #80
  414bf8:	ret
  414bfc:	ldr	x23, [x0, #24]
  414c00:	str	x25, [sp, #64]
  414c04:	add	x24, x0, #0x838
  414c08:	add	x25, x0, #0x20
  414c0c:	cmp	x2, x23
  414c10:	mov	x22, #0x800                 	// #2048
  414c14:	b.ls	414cd4 <__fxstatat@plt+0x11d14>  // b.plast
  414c18:	mov	x0, x20
  414c1c:	sub	x1, x22, x23
  414c20:	add	x20, x20, x23
  414c24:	add	x1, x24, x1
  414c28:	mov	x2, x23
  414c2c:	bl	402800 <memcpy@plt>
  414c30:	mov	x1, x24
  414c34:	mov	x0, x25
  414c38:	sub	x19, x19, x23
  414c3c:	tst	x20, #0x7
  414c40:	b.eq	414c7c <__fxstatat@plt+0x11cbc>  // b.none
  414c44:	bl	414d38 <__fxstatat@plt+0x11d78>
  414c48:	mov	x23, #0x800                 	// #2048
  414c4c:	cmp	x19, x23
  414c50:	b.hi	414c18 <__fxstatat@plt+0x11c58>  // b.pmore
  414c54:	mov	x22, x19
  414c58:	mov	x23, #0x800                 	// #2048
  414c5c:	mov	x2, x22
  414c60:	mov	x1, x24
  414c64:	mov	x0, x20
  414c68:	sub	x22, x23, x22
  414c6c:	bl	402800 <memcpy@plt>
  414c70:	ldr	x25, [sp, #64]
  414c74:	str	x22, [x21, #24]
  414c78:	b	414be8 <__fxstatat@plt+0x11c28>
  414c7c:	mov	x22, x19
  414c80:	and	x19, x19, #0x7ff
  414c84:	add	x23, x20, x22
  414c88:	b	414c9c <__fxstatat@plt+0x11cdc>
  414c8c:	mov	x1, x20
  414c90:	bl	414d38 <__fxstatat@plt+0x11d78>
  414c94:	subs	x22, x22, #0x800
  414c98:	b.eq	414cb8 <__fxstatat@plt+0x11cf8>  // b.none
  414c9c:	mov	x0, x25
  414ca0:	cmp	x19, x22
  414ca4:	sub	x20, x23, x22
  414ca8:	b.ne	414c8c <__fxstatat@plt+0x11ccc>  // b.any
  414cac:	mov	x1, x24
  414cb0:	bl	414d38 <__fxstatat@plt+0x11d78>
  414cb4:	b	414c58 <__fxstatat@plt+0x11c98>
  414cb8:	ldr	x25, [sp, #64]
  414cbc:	str	xzr, [x21, #24]
  414cc0:	ldp	x19, x20, [sp, #16]
  414cc4:	ldp	x21, x22, [sp, #32]
  414cc8:	ldp	x23, x24, [sp, #48]
  414ccc:	ldp	x29, x30, [sp], #80
  414cd0:	ret
  414cd4:	sub	x24, x24, x23
  414cd8:	mov	x22, x2
  414cdc:	add	x24, x24, #0x800
  414ce0:	b	414c5c <__fxstatat@plt+0x11c9c>
  414ce4:	nop
  414ce8:	stp	x29, x30, [sp, #-32]!
  414cec:	mov	x2, #0xffffffffffffffff    	// #-1
  414cf0:	mov	x1, #0x1038                	// #4152
  414cf4:	mov	x29, sp
  414cf8:	stp	x19, x20, [sp, #16]
  414cfc:	mov	x19, x0
  414d00:	ldr	x20, [x0]
  414d04:	bl	402e20 <__explicit_bzero_chk@plt>
  414d08:	mov	x0, x19
  414d0c:	bl	402ce0 <free@plt>
  414d10:	cbz	x20, 414d24 <__fxstatat@plt+0x11d64>
  414d14:	mov	x0, x20
  414d18:	ldp	x19, x20, [sp, #16]
  414d1c:	ldp	x29, x30, [sp], #32
  414d20:	b	415180 <__fxstatat@plt+0x121c0>
  414d24:	mov	w0, #0x0                   	// #0
  414d28:	ldp	x19, x20, [sp, #16]
  414d2c:	ldp	x29, x30, [sp], #32
  414d30:	ret
  414d34:	nop
  414d38:	ldr	x8, [x0, #2064]
  414d3c:	add	x6, x0, #0x400
  414d40:	ldr	x4, [x0, #2056]
  414d44:	add	x8, x8, #0x1
  414d48:	ldr	x2, [x0, #2048]
  414d4c:	mov	x5, x1
  414d50:	mov	x3, x0
  414d54:	add	x7, x4, x8
  414d58:	str	x8, [x0, #2064]
  414d5c:	nop
  414d60:	ldr	x8, [x3]
  414d64:	eor	x9, x2, x2, lsl #21
  414d68:	ldr	x2, [x3, #1024]
  414d6c:	and	x4, x8, #0x7f8
  414d70:	add	x3, x3, #0x20
  414d74:	add	x5, x5, #0x20
  414d78:	sub	x2, x2, #0x1
  414d7c:	ldr	x4, [x0, x4]
  414d80:	sub	x2, x2, x9
  414d84:	add	x4, x2, x4
  414d88:	eor	x2, x2, x2, lsr #5
  414d8c:	add	x4, x4, x7
  414d90:	stur	x4, [x3, #-32]
  414d94:	lsr	x4, x4, #8
  414d98:	and	x4, x4, #0x7f8
  414d9c:	ldr	x4, [x0, x4]
  414da0:	add	x8, x8, x4
  414da4:	stur	x8, [x5, #-32]
  414da8:	ldur	x7, [x3, #-24]
  414dac:	ldr	x9, [x3, #1000]
  414db0:	and	x4, x7, #0x7f8
  414db4:	add	x2, x2, x9
  414db8:	ldr	x9, [x0, x4]
  414dbc:	eor	x4, x2, x2, lsl #12
  414dc0:	add	x2, x2, x9
  414dc4:	add	x2, x2, x8
  414dc8:	stur	x2, [x3, #-24]
  414dcc:	lsr	x2, x2, #8
  414dd0:	and	x2, x2, #0x7f8
  414dd4:	ldr	x2, [x0, x2]
  414dd8:	add	x7, x7, x2
  414ddc:	stur	x7, [x5, #-24]
  414de0:	ldur	x8, [x3, #-16]
  414de4:	ldr	x9, [x3, #1008]
  414de8:	and	x2, x8, #0x7f8
  414dec:	add	x4, x4, x9
  414df0:	ldr	x2, [x0, x2]
  414df4:	eor	x9, x4, x4, lsr #33
  414df8:	add	x4, x4, x2
  414dfc:	add	x4, x4, x7
  414e00:	stur	x4, [x3, #-16]
  414e04:	lsr	x4, x4, #8
  414e08:	and	x4, x4, #0x7f8
  414e0c:	ldr	x4, [x0, x4]
  414e10:	add	x8, x8, x4
  414e14:	stur	x8, [x5, #-16]
  414e18:	ldur	x7, [x3, #-8]
  414e1c:	ldr	x2, [x3, #1016]
  414e20:	and	x4, x7, #0x7f8
  414e24:	add	x2, x9, x2
  414e28:	ldr	x4, [x0, x4]
  414e2c:	add	x4, x2, x4
  414e30:	add	x4, x4, x8
  414e34:	stur	x4, [x3, #-8]
  414e38:	cmp	x3, x6
  414e3c:	lsr	x4, x4, #8
  414e40:	and	x4, x4, #0x7f8
  414e44:	ldr	x4, [x0, x4]
  414e48:	add	x7, x7, x4
  414e4c:	stur	x7, [x5, #-8]
  414e50:	b.ne	414d60 <__fxstatat@plt+0x11da0>  // b.any
  414e54:	add	x6, x1, #0x400
  414e58:	mov	x5, x0
  414e5c:	add	x1, x1, #0x800
  414e60:	ldr	x8, [x5, #1024]
  414e64:	eor	x2, x2, x2, lsl #21
  414e68:	ldr	x3, [x5]
  414e6c:	and	x4, x8, #0x7f8
  414e70:	add	x6, x6, #0x20
  414e74:	add	x5, x5, #0x20
  414e78:	sub	x3, x3, #0x1
  414e7c:	ldr	x4, [x0, x4]
  414e80:	sub	x2, x3, x2
  414e84:	add	x4, x2, x4
  414e88:	eor	x2, x2, x2, lsr #5
  414e8c:	add	x4, x4, x7
  414e90:	str	x4, [x5, #992]
  414e94:	lsr	x4, x4, #8
  414e98:	and	x4, x4, #0x7f8
  414e9c:	ldr	x7, [x0, x4]
  414ea0:	add	x7, x8, x7
  414ea4:	stur	x7, [x6, #-32]
  414ea8:	ldr	x4, [x5, #1000]
  414eac:	ldur	x8, [x5, #-24]
  414eb0:	and	x3, x4, #0x7f8
  414eb4:	add	x2, x2, x8
  414eb8:	ldr	x8, [x0, x3]
  414ebc:	eor	x3, x2, x2, lsl #12
  414ec0:	add	x2, x2, x8
  414ec4:	add	x2, x2, x7
  414ec8:	str	x2, [x5, #1000]
  414ecc:	lsr	x2, x2, #8
  414ed0:	and	x2, x2, #0x7f8
  414ed4:	ldr	x2, [x0, x2]
  414ed8:	add	x4, x4, x2
  414edc:	stur	x4, [x6, #-24]
  414ee0:	ldr	x7, [x5, #1008]
  414ee4:	ldur	x8, [x5, #-16]
  414ee8:	and	x2, x7, #0x7f8
  414eec:	add	x3, x3, x8
  414ef0:	ldr	x2, [x0, x2]
  414ef4:	eor	x8, x3, x3, lsr #33
  414ef8:	add	x3, x3, x2
  414efc:	add	x3, x3, x4
  414f00:	str	x3, [x5, #1008]
  414f04:	lsr	x3, x3, #8
  414f08:	and	x3, x3, #0x7f8
  414f0c:	ldr	x3, [x0, x3]
  414f10:	add	x7, x7, x3
  414f14:	stur	x7, [x6, #-16]
  414f18:	ldr	x4, [x5, #1016]
  414f1c:	ldur	x2, [x5, #-8]
  414f20:	and	x3, x4, #0x7f8
  414f24:	add	x2, x8, x2
  414f28:	ldr	x3, [x0, x3]
  414f2c:	add	x3, x2, x3
  414f30:	add	x3, x3, x7
  414f34:	str	x3, [x5, #1016]
  414f38:	lsr	x3, x3, #8
  414f3c:	and	x3, x3, #0x7f8
  414f40:	ldr	x7, [x0, x3]
  414f44:	add	x7, x4, x7
  414f48:	stur	x7, [x6, #-8]
  414f4c:	cmp	x6, x1
  414f50:	b.ne	414e60 <__fxstatat@plt+0x11ea0>  // b.any
  414f54:	str	x2, [x0, #2048]
  414f58:	str	x7, [x0, #2056]
  414f5c:	ret
  414f60:	mov	x3, #0xc0ab                	// #49323
  414f64:	mov	x14, #0x89ed                	// #35309
  414f68:	mov	x1, #0x9315                	// #37653
  414f6c:	mov	x2, #0xe0ce                	// #57550
  414f70:	mov	x7, #0x5524                	// #21796
  414f74:	mov	x6, #0x12a0                	// #4768
  414f78:	mov	x10, #0xc862                	// #51298
  414f7c:	mov	x9, #0x4b7c                	// #19324
  414f80:	movk	x3, #0x6c44, lsl #16
  414f84:	movk	x14, #0xcbfc, lsl #16
  414f88:	movk	x1, #0xa5a0, lsl #16
  414f8c:	movk	x2, #0x8355, lsl #16
  414f90:	movk	x7, #0x4a59, lsl #16
  414f94:	movk	x6, #0x3d47, lsl #16
  414f98:	movk	x10, #0xc73a, lsl #16
  414f9c:	movk	x9, #0xa288, lsl #16
  414fa0:	movk	x3, #0x704f, lsl #32
  414fa4:	movk	x14, #0x5bf2, lsl #32
  414fa8:	movk	x1, #0x4a0f, lsl #32
  414fac:	movk	x2, #0x53db, lsl #32
  414fb0:	movk	x7, #0x2e82, lsl #32
  414fb4:	movk	x6, #0xa505, lsl #32
  414fb8:	movk	x10, #0xb322, lsl #32
  414fbc:	movk	x9, #0x4677, lsl #32
  414fc0:	mov	x5, x0
  414fc4:	add	x8, x0, #0x800
  414fc8:	mov	x4, x0
  414fcc:	movk	x3, #0x98f5, lsl #48
  414fd0:	movk	x14, #0xae98, lsl #48
  414fd4:	movk	x1, #0x48fe, lsl #48
  414fd8:	movk	x2, #0x82f0, lsl #48
  414fdc:	movk	x7, #0xb29b, lsl #48
  414fe0:	movk	x6, #0x8c0e, lsl #48
  414fe4:	movk	x10, #0xb9f8, lsl #48
  414fe8:	movk	x9, #0x647c, lsl #48
  414fec:	nop
  414ff0:	ldr	x12, [x4, #32]
  414ff4:	ldr	x13, [x4]
  414ff8:	add	x2, x2, x12
  414ffc:	ldr	x11, [x4, #56]
  415000:	sub	x13, x13, x2
  415004:	add	x9, x13, x9
  415008:	ldp	x12, x13, [x4, #8]
  41500c:	add	x3, x3, x11
  415010:	ldr	x11, [x4, #40]
  415014:	add	x1, x1, x11
  415018:	ldr	x11, [x4, #48]
  41501c:	eor	x1, x1, x3, lsr #9
  415020:	sub	x12, x12, x1
  415024:	add	x3, x3, x9
  415028:	add	x10, x12, x10
  41502c:	add	x11, x14, x11
  415030:	ldr	x12, [x4, #24]
  415034:	eor	x11, x11, x9, lsl #9
  415038:	eor	x3, x3, x10, lsr #23
  41503c:	sub	x13, x13, x11
  415040:	add	x6, x13, x6
  415044:	sub	x12, x12, x3
  415048:	add	x7, x12, x7
  41504c:	add	x9, x9, x10
  415050:	eor	x9, x9, x6, lsl #15
  415054:	add	x10, x10, x6
  415058:	eor	x10, x10, x7, lsr #14
  41505c:	sub	x2, x2, x9
  415060:	sub	x1, x1, x10
  415064:	add	x6, x6, x7
  415068:	eor	x6, x6, x2, lsl #20
  41506c:	add	x7, x7, x2
  415070:	eor	x7, x7, x1, lsr #17
  415074:	sub	x11, x11, x6
  415078:	sub	x3, x3, x7
  41507c:	add	x2, x2, x1
  415080:	eor	x2, x2, x11, lsl #14
  415084:	add	x1, x1, x11
  415088:	add	x14, x11, x3
  41508c:	stp	x9, x10, [x4]
  415090:	stp	x6, x7, [x4, #16]
  415094:	stp	x2, x1, [x4, #32]
  415098:	stp	x14, x3, [x4, #48]
  41509c:	add	x4, x4, #0x40
  4150a0:	cmp	x8, x4
  4150a4:	b.ne	414ff0 <__fxstatat@plt+0x12030>  // b.any
  4150a8:	ldp	x12, x13, [x5]
  4150ac:	ldr	x11, [x5, #32]
  4150b0:	ldr	x4, [x5, #56]
  4150b4:	add	x2, x2, x11
  4150b8:	sub	x12, x12, x2
  4150bc:	add	x3, x3, x4
  4150c0:	add	x9, x12, x9
  4150c4:	ldr	x4, [x5, #40]
  4150c8:	ldp	x12, x11, [x5, #16]
  4150cc:	add	x1, x1, x4
  4150d0:	ldr	x4, [x5, #48]
  4150d4:	eor	x1, x1, x3, lsr #9
  4150d8:	sub	x13, x13, x1
  4150dc:	add	x3, x3, x9
  4150e0:	add	x10, x13, x10
  4150e4:	add	x4, x14, x4
  4150e8:	eor	x4, x4, x9, lsl #9
  4150ec:	add	x9, x9, x10
  4150f0:	eor	x3, x3, x10, lsr #23
  4150f4:	sub	x12, x12, x4
  4150f8:	add	x6, x12, x6
  4150fc:	sub	x11, x11, x3
  415100:	add	x7, x11, x7
  415104:	add	x10, x10, x6
  415108:	eor	x9, x9, x6, lsl #15
  41510c:	add	x6, x6, x7
  415110:	eor	x10, x10, x7, lsr #14
  415114:	sub	x2, x2, x9
  415118:	sub	x1, x1, x10
  41511c:	add	x7, x7, x2
  415120:	eor	x6, x6, x2, lsl #20
  415124:	add	x2, x2, x1
  415128:	eor	x7, x7, x1, lsr #17
  41512c:	sub	x4, x4, x6
  415130:	sub	x3, x3, x7
  415134:	add	x1, x1, x4
  415138:	eor	x2, x2, x4, lsl #14
  41513c:	add	x14, x4, x3
  415140:	stp	x9, x10, [x5]
  415144:	stp	x6, x7, [x5, #16]
  415148:	stp	x2, x1, [x5, #32]
  41514c:	stp	x14, x3, [x5, #48]
  415150:	add	x5, x5, #0x40
  415154:	cmp	x5, x8
  415158:	b.ne	4150a8 <__fxstatat@plt+0x120e8>  // b.any
  41515c:	add	x1, x0, #0x800
  415160:	stp	xzr, xzr, [x1]
  415164:	str	xzr, [x0, #2064]
  415168:	ret
  41516c:	nop
  415170:	mov	w2, #0x3                   	// #3
  415174:	mov	w1, #0x0                   	// #0
  415178:	b	415210 <__fxstatat@plt+0x12250>
  41517c:	nop
  415180:	stp	x29, x30, [sp, #-32]!
  415184:	mov	x29, sp
  415188:	stp	x19, x20, [sp, #16]
  41518c:	mov	x19, x0
  415190:	bl	402990 <fileno@plt>
  415194:	tbnz	w0, #31, 4151f0 <__fxstatat@plt+0x12230>
  415198:	mov	x0, x19
  41519c:	bl	402e90 <__freading@plt>
  4151a0:	cbnz	w0, 4151d4 <__fxstatat@plt+0x12214>
  4151a4:	mov	x0, x19
  4151a8:	bl	413cc8 <__fxstatat@plt+0x10d08>
  4151ac:	cbz	w0, 4151f0 <__fxstatat@plt+0x12230>
  4151b0:	bl	402f10 <__errno_location@plt>
  4151b4:	mov	x20, x0
  4151b8:	mov	x0, x19
  4151bc:	ldr	w19, [x20]
  4151c0:	bl	4029b0 <fclose@plt>
  4151c4:	cbnz	w19, 415200 <__fxstatat@plt+0x12240>
  4151c8:	ldp	x19, x20, [sp, #16]
  4151cc:	ldp	x29, x30, [sp], #32
  4151d0:	ret
  4151d4:	mov	x0, x19
  4151d8:	bl	402990 <fileno@plt>
  4151dc:	mov	w2, #0x1                   	// #1
  4151e0:	mov	x1, #0x0                   	// #0
  4151e4:	bl	402950 <lseek@plt>
  4151e8:	cmn	x0, #0x1
  4151ec:	b.ne	4151a4 <__fxstatat@plt+0x121e4>  // b.any
  4151f0:	mov	x0, x19
  4151f4:	ldp	x19, x20, [sp, #16]
  4151f8:	ldp	x29, x30, [sp], #32
  4151fc:	b	4029b0 <fclose@plt>
  415200:	mov	w0, #0xffffffff            	// #-1
  415204:	str	w19, [x20]
  415208:	b	4151c8 <__fxstatat@plt+0x12208>
  41520c:	nop
  415210:	stp	x29, x30, [sp, #-112]!
  415214:	mov	w6, #0xffffffe0            	// #-32
  415218:	mov	x29, sp
  41521c:	add	x7, sp, #0x50
  415220:	stp	x19, x20, [sp, #16]
  415224:	str	x7, [sp, #64]
  415228:	stp	w6, wzr, [sp, #72]
  41522c:	stp	x2, x3, [sp, #80]
  415230:	add	x2, sp, #0x70
  415234:	stp	x2, x2, [sp, #48]
  415238:	stp	x4, x5, [sp, #96]
  41523c:	cbz	w1, 4152fc <__fxstatat@plt+0x1233c>
  415240:	mov	w20, w0
  415244:	mov	w3, w1
  415248:	cmp	w1, #0x406
  41524c:	b.eq	415318 <__fxstatat@plt+0x12358>  // b.none
  415250:	cmp	w1, #0xb
  415254:	b.gt	4152a0 <__fxstatat@plt+0x122e0>
  415258:	cmp	w1, #0x0
  41525c:	b.le	4152cc <__fxstatat@plt+0x1230c>
  415260:	mov	x1, #0x1                   	// #1
  415264:	mov	x2, #0x514                 	// #1300
  415268:	lsl	x1, x1, x3
  41526c:	tst	x1, x2
  415270:	b.ne	415394 <__fxstatat@plt+0x123d4>  // b.any
  415274:	mov	x2, #0xa0a                 	// #2570
  415278:	tst	x1, x2
  41527c:	b.eq	4152cc <__fxstatat@plt+0x1230c>  // b.none
  415280:	mov	w1, w3
  415284:	mov	w0, w20
  415288:	bl	402dc0 <fcntl@plt>
  41528c:	mov	w19, w0
  415290:	mov	w0, w19
  415294:	ldp	x19, x20, [sp, #16]
  415298:	ldp	x29, x30, [sp], #112
  41529c:	ret
  4152a0:	sub	w0, w1, #0x400
  4152a4:	cmp	w0, #0xa
  4152a8:	b.hi	4152cc <__fxstatat@plt+0x1230c>  // b.pmore
  4152ac:	mov	x1, #0x1                   	// #1
  4152b0:	mov	x2, #0x2c5                 	// #709
  4152b4:	lsl	x1, x1, x0
  4152b8:	tst	x1, x2
  4152bc:	b.ne	415394 <__fxstatat@plt+0x123d4>  // b.any
  4152c0:	mov	x2, #0x502                 	// #1282
  4152c4:	tst	x1, x2
  4152c8:	b.ne	415280 <__fxstatat@plt+0x122c0>  // b.any
  4152cc:	ldr	w0, [sp, #72]
  4152d0:	ldr	x1, [sp, #48]
  4152d4:	tbnz	w0, #31, 415440 <__fxstatat@plt+0x12480>
  4152d8:	ldr	x2, [x1]
  4152dc:	mov	w0, w20
  4152e0:	mov	w1, w3
  4152e4:	bl	402dc0 <fcntl@plt>
  4152e8:	mov	w19, w0
  4152ec:	mov	w0, w19
  4152f0:	ldp	x19, x20, [sp, #16]
  4152f4:	ldp	x29, x30, [sp], #112
  4152f8:	ret
  4152fc:	ldr	w2, [sp, #80]
  415300:	bl	402dc0 <fcntl@plt>
  415304:	mov	w19, w0
  415308:	mov	w0, w19
  41530c:	ldp	x19, x20, [sp, #16]
  415310:	ldp	x29, x30, [sp], #112
  415314:	ret
  415318:	stp	x21, x22, [sp, #32]
  41531c:	adrp	x21, 42d000 <__fxstatat@plt+0x2a040>
  415320:	mov	w2, #0xffffffe8            	// #-24
  415324:	str	w2, [sp, #72]
  415328:	ldr	w2, [x21, #2756]
  41532c:	ldr	w22, [sp, #80]
  415330:	tbnz	w2, #31, 415360 <__fxstatat@plt+0x123a0>
  415334:	mov	w2, w22
  415338:	bl	402dc0 <fcntl@plt>
  41533c:	mov	w19, w0
  415340:	tbnz	w0, #31, 4153c4 <__fxstatat@plt+0x12404>
  415344:	mov	w0, #0x1                   	// #1
  415348:	str	w0, [x21, #2756]
  41534c:	mov	w0, w19
  415350:	ldp	x19, x20, [sp, #16]
  415354:	ldp	x21, x22, [sp, #32]
  415358:	ldp	x29, x30, [sp], #112
  41535c:	ret
  415360:	mov	w2, w22
  415364:	mov	w1, #0x0                   	// #0
  415368:	bl	402dc0 <fcntl@plt>
  41536c:	mov	w19, w0
  415370:	tbnz	w0, #31, 415380 <__fxstatat@plt+0x123c0>
  415374:	ldr	w0, [x21, #2756]
  415378:	cmn	w0, #0x1
  41537c:	b.eq	4153f4 <__fxstatat@plt+0x12434>  // b.none
  415380:	mov	w0, w19
  415384:	ldp	x19, x20, [sp, #16]
  415388:	ldp	x21, x22, [sp, #32]
  41538c:	ldp	x29, x30, [sp], #112
  415390:	ret
  415394:	ldr	w0, [sp, #72]
  415398:	ldr	x1, [sp, #48]
  41539c:	tbnz	w0, #31, 415454 <__fxstatat@plt+0x12494>
  4153a0:	ldr	w2, [x1]
  4153a4:	mov	w0, w20
  4153a8:	mov	w1, w3
  4153ac:	bl	402dc0 <fcntl@plt>
  4153b0:	mov	w19, w0
  4153b4:	mov	w0, w19
  4153b8:	ldp	x19, x20, [sp, #16]
  4153bc:	ldp	x29, x30, [sp], #112
  4153c0:	ret
  4153c4:	bl	402f10 <__errno_location@plt>
  4153c8:	ldr	w0, [x0]
  4153cc:	cmp	w0, #0x16
  4153d0:	b.ne	415344 <__fxstatat@plt+0x12384>  // b.any
  4153d4:	mov	w2, w22
  4153d8:	mov	w0, w20
  4153dc:	mov	w1, #0x0                   	// #0
  4153e0:	bl	402dc0 <fcntl@plt>
  4153e4:	mov	w19, w0
  4153e8:	tbnz	w0, #31, 415380 <__fxstatat@plt+0x123c0>
  4153ec:	mov	w0, #0xffffffff            	// #-1
  4153f0:	str	w0, [x21, #2756]
  4153f4:	mov	w0, w19
  4153f8:	mov	w1, #0x1                   	// #1
  4153fc:	bl	402dc0 <fcntl@plt>
  415400:	tbnz	w0, #31, 41541c <__fxstatat@plt+0x1245c>
  415404:	orr	w2, w0, #0x1
  415408:	mov	w1, #0x2                   	// #2
  41540c:	mov	w0, w19
  415410:	bl	402dc0 <fcntl@plt>
  415414:	cmn	w0, #0x1
  415418:	b.ne	415380 <__fxstatat@plt+0x123c0>  // b.any
  41541c:	bl	402f10 <__errno_location@plt>
  415420:	mov	x20, x0
  415424:	mov	w0, w19
  415428:	mov	w19, #0xffffffff            	// #-1
  41542c:	ldr	w21, [x20]
  415430:	bl	402b70 <close@plt>
  415434:	str	w21, [x20]
  415438:	ldp	x21, x22, [sp, #32]
  41543c:	b	415290 <__fxstatat@plt+0x122d0>
  415440:	cmn	w0, #0x7
  415444:	b.ge	4152d8 <__fxstatat@plt+0x12318>  // b.tcont
  415448:	ldr	x1, [sp, #56]
  41544c:	add	x1, x1, w0, sxtw
  415450:	b	4152d8 <__fxstatat@plt+0x12318>
  415454:	cmn	w0, #0x7
  415458:	b.ge	4153a0 <__fxstatat@plt+0x123e0>  // b.tcont
  41545c:	ldr	x1, [sp, #56]
  415460:	add	x1, x1, w0, sxtw
  415464:	b	4153a0 <__fxstatat@plt+0x123e0>
  415468:	mov	w1, w0
  41546c:	cmp	w0, #0x26
  415470:	b.eq	41549c <__fxstatat@plt+0x124dc>  // b.none
  415474:	b.gt	415490 <__fxstatat@plt+0x124d0>
  415478:	cmp	w0, #0x10
  41547c:	mov	w0, #0x0                   	// #0
  415480:	b.eq	41548c <__fxstatat@plt+0x124cc>  // b.none
  415484:	cmp	w1, #0x16
  415488:	cset	w0, ne  // ne = any
  41548c:	ret
  415490:	cmp	w0, #0x5f
  415494:	cset	w0, ne  // ne = any
  415498:	ret
  41549c:	mov	w0, #0x0                   	// #0
  4154a0:	ret
  4154a4:	nop
  4154a8:	stp	x29, x30, [sp, #-48]!
  4154ac:	mov	x29, sp
  4154b0:	stp	x19, x20, [sp, #16]
  4154b4:	mov	x20, x1
  4154b8:	bl	4029e0 <fopen@plt>
  4154bc:	mov	x19, x0
  4154c0:	cbz	x0, 4154d0 <__fxstatat@plt+0x12510>
  4154c4:	bl	402990 <fileno@plt>
  4154c8:	cmp	w0, #0x2
  4154cc:	b.ls	4154e0 <__fxstatat@plt+0x12520>  // b.plast
  4154d0:	mov	x0, x19
  4154d4:	ldp	x19, x20, [sp, #16]
  4154d8:	ldp	x29, x30, [sp], #48
  4154dc:	ret
  4154e0:	str	x21, [sp, #32]
  4154e4:	bl	415170 <__fxstatat@plt+0x121b0>
  4154e8:	mov	w21, w0
  4154ec:	tbnz	w0, #31, 415548 <__fxstatat@plt+0x12588>
  4154f0:	mov	x0, x19
  4154f4:	bl	415180 <__fxstatat@plt+0x121c0>
  4154f8:	cbnz	w0, 415524 <__fxstatat@plt+0x12564>
  4154fc:	mov	x1, x20
  415500:	mov	w0, w21
  415504:	bl	402ac0 <fdopen@plt>
  415508:	mov	x19, x0
  41550c:	cbz	x0, 415524 <__fxstatat@plt+0x12564>
  415510:	mov	x0, x19
  415514:	ldp	x19, x20, [sp, #16]
  415518:	ldr	x21, [sp, #32]
  41551c:	ldp	x29, x30, [sp], #48
  415520:	ret
  415524:	bl	402f10 <__errno_location@plt>
  415528:	mov	x20, x0
  41552c:	mov	w0, w21
  415530:	mov	x19, #0x0                   	// #0
  415534:	ldr	w21, [x20]
  415538:	bl	402b70 <close@plt>
  41553c:	str	w21, [x20]
  415540:	ldr	x21, [sp, #32]
  415544:	b	4154d0 <__fxstatat@plt+0x12510>
  415548:	bl	402f10 <__errno_location@plt>
  41554c:	mov	x20, x0
  415550:	mov	x0, x19
  415554:	mov	x19, #0x0                   	// #0
  415558:	ldr	w21, [x20]
  41555c:	bl	415180 <__fxstatat@plt+0x121c0>
  415560:	str	w21, [x20]
  415564:	ldr	x21, [sp, #32]
  415568:	b	4154d0 <__fxstatat@plt+0x12510>
  41556c:	nop
  415570:	stp	x29, x30, [sp, #-64]!
  415574:	mov	x29, sp
  415578:	stp	x19, x20, [sp, #16]
  41557c:	adrp	x20, 42c000 <__fxstatat@plt+0x29040>
  415580:	add	x20, x20, #0xdd0
  415584:	stp	x21, x22, [sp, #32]
  415588:	adrp	x21, 42c000 <__fxstatat@plt+0x29040>
  41558c:	add	x21, x21, #0xdc8
  415590:	sub	x20, x20, x21
  415594:	mov	w22, w0
  415598:	stp	x23, x24, [sp, #48]
  41559c:	mov	x23, x1
  4155a0:	mov	x24, x2
  4155a4:	bl	4027b0 <mbrtowc@plt-0x40>
  4155a8:	cmp	xzr, x20, asr #3
  4155ac:	b.eq	4155d8 <__fxstatat@plt+0x12618>  // b.none
  4155b0:	asr	x20, x20, #3
  4155b4:	mov	x19, #0x0                   	// #0
  4155b8:	ldr	x3, [x21, x19, lsl #3]
  4155bc:	mov	x2, x24
  4155c0:	add	x19, x19, #0x1
  4155c4:	mov	x1, x23
  4155c8:	mov	w0, w22
  4155cc:	blr	x3
  4155d0:	cmp	x20, x19
  4155d4:	b.ne	4155b8 <__fxstatat@plt+0x125f8>  // b.any
  4155d8:	ldp	x19, x20, [sp, #16]
  4155dc:	ldp	x21, x22, [sp, #32]
  4155e0:	ldp	x23, x24, [sp, #48]
  4155e4:	ldp	x29, x30, [sp], #64
  4155e8:	ret
  4155ec:	nop
  4155f0:	ret
  4155f4:	nop
  4155f8:	adrp	x2, 42d000 <__fxstatat@plt+0x2a040>
  4155fc:	mov	x1, #0x0                   	// #0
  415600:	ldr	x2, [x2, #1016]
  415604:	b	4028e0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000415608 <.fini>:
  415608:	stp	x29, x30, [sp, #-16]!
  41560c:	mov	x29, sp
  415610:	ldp	x29, x30, [sp], #16
  415614:	ret
