/*                                                                         */
/* Generated by Semifore, Inc. csrCompile                                  */
/*    Version: 2018.12.01 Build: release Linux 64-bit                      */
/*    C Header output                                                      */
/*                                                                         */
/* Command Line:                                                           */
/*    csrCompile -w -c                                                     */
/*    /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/ctype.css -t h   */
/*    /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/xd.gcsr          */
/*    -I/home/kinjal/pen_src/asic/elba/verif/common/csr_gen                */
/*    -I/home/kinjal/pen_src/asic/elba/design/common -O                    */
/*                                                                         */
/* Input files:                                                            */
/*    /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/xd.gcsr          */
/*                                                                         */
/* Included files:                                                         */
/*    /home/kinjal/pen_src/asic/elba/design/common/csr_scratch.csr.pp      */
/*    /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr          */
/*    /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr */
/*    /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_inval_master.gcsr */
/*    /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr    */
/*    /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/xdinvm.gcsr      */
/*    /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/xdp4invf.gcsr    */
/*    /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/xdpicc.gcsr      */
/*                                                                         */
/* Configuration files:                                                    */
/*    /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/ctype.css        */
/*                                                                         */
/* Generated on: Fri Jul 12 16:57:34 2019                                  */
/*           by: kinjal                                                    */
/*                                                                         */

#ifndef _XD_H_
#define _XD_H_



/* ####################################################################### */
/*        ADDRESS MACROS                                                   */
/* ####################################################################### */

/* Address Space for Addressmap: elb_xd_csr                                */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/xd.gcsr, line: 144 */
/* Register: elb_xd_csr.base                                               */
#define ELB_XD_CSR_BASE_ADDRESS 0x0
#define ELB_XD_CSR_BASE_BYTE_ADDRESS 0x0
/* Register: elb_xd_csr.csr_intr                                           */
#define ELB_XD_CSR_CSR_INTR_ADDRESS 0x1
#define ELB_XD_CSR_CSR_INTR_BYTE_ADDRESS 0x4
/* Group: elb_xd_csr.int_groups                                            */
#define ELB_XD_CSR_INT_GROUPS_ADDRESS 0x4
#define ELB_XD_CSR_INT_GROUPS_BYTE_ADDRESS 0x10
/* Register: elb_xd_csr.int_groups.intreg                                  */
#define ELB_XD_CSR_INT_GROUPS_INTREG_ADDRESS 0x4
#define ELB_XD_CSR_INT_GROUPS_INTREG_BYTE_ADDRESS 0x10
/* Register: elb_xd_csr.int_groups.int_enable_rw_reg                       */
#define ELB_XD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_ADDRESS 0x5
#define ELB_XD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_ADDRESS 0x14
/* Register: elb_xd_csr.int_groups.int_rw_reg                              */
#define ELB_XD_CSR_INT_GROUPS_INT_RW_REG_ADDRESS 0x6
#define ELB_XD_CSR_INT_GROUPS_INT_RW_REG_BYTE_ADDRESS 0x18
/* Group: elb_xd_csr.int_picc                                              */
#define ELB_XD_CSR_INT_PICC_ADDRESS 0x8
#define ELB_XD_CSR_INT_PICC_BYTE_ADDRESS 0x20
/* Register: elb_xd_csr.int_picc.intreg                                    */
#define ELB_XD_CSR_INT_PICC_INTREG_ADDRESS 0x8
#define ELB_XD_CSR_INT_PICC_INTREG_BYTE_ADDRESS 0x20
/* Register: elb_xd_csr.int_picc.int_test_set                              */
#define ELB_XD_CSR_INT_PICC_INT_TEST_SET_ADDRESS 0x9
#define ELB_XD_CSR_INT_PICC_INT_TEST_SET_BYTE_ADDRESS 0x24
/* Register: elb_xd_csr.int_picc.int_enable_set                            */
#define ELB_XD_CSR_INT_PICC_INT_ENABLE_SET_ADDRESS 0xa
#define ELB_XD_CSR_INT_PICC_INT_ENABLE_SET_BYTE_ADDRESS 0x28
/* Register: elb_xd_csr.int_picc.int_enable_clear                          */
#define ELB_XD_CSR_INT_PICC_INT_ENABLE_CLEAR_ADDRESS 0xb
#define ELB_XD_CSR_INT_PICC_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x2c
/* Group: elb_xd_csr.int_invf                                              */
#define ELB_XD_CSR_INT_INVF_ADDRESS 0xc
#define ELB_XD_CSR_INT_INVF_BYTE_ADDRESS 0x30
/* Register: elb_xd_csr.int_invf.intreg                                    */
#define ELB_XD_CSR_INT_INVF_INTREG_ADDRESS 0xc
#define ELB_XD_CSR_INT_INVF_INTREG_BYTE_ADDRESS 0x30
/* Register: elb_xd_csr.int_invf.int_test_set                              */
#define ELB_XD_CSR_INT_INVF_INT_TEST_SET_ADDRESS 0xd
#define ELB_XD_CSR_INT_INVF_INT_TEST_SET_BYTE_ADDRESS 0x34
/* Register: elb_xd_csr.int_invf.int_enable_set                            */
#define ELB_XD_CSR_INT_INVF_INT_ENABLE_SET_ADDRESS 0xe
#define ELB_XD_CSR_INT_INVF_INT_ENABLE_SET_BYTE_ADDRESS 0x38
/* Register: elb_xd_csr.int_invf.int_enable_clear                          */
#define ELB_XD_CSR_INT_INVF_INT_ENABLE_CLEAR_ADDRESS 0xf
#define ELB_XD_CSR_INT_INVF_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x3c
/* Addressmap: elb_xd_csr.picc                                             */
#define ELB_XD_CSR_PICC_ADDRESS 0x40000
#define ELB_XD_CSR_PICC_BYTE_ADDRESS 0x100000
/* Register: elb_xd_csr.picc.cfg_cache_global                              */
#define ELB_XD_CSR_PICC_CFG_CACHE_GLOBAL_ADDRESS 0x40000
#define ELB_XD_CSR_PICC_CFG_CACHE_GLOBAL_BYTE_ADDRESS 0x100000
/* Register: elb_xd_csr.picc.cfg_cache_fill_axi                            */
#define ELB_XD_CSR_PICC_CFG_CACHE_FILL_AXI_ADDRESS 0x40001
#define ELB_XD_CSR_PICC_CFG_CACHE_FILL_AXI_BYTE_ADDRESS 0x100004
/* Memory: elb_xd_csr.picc.dhs_cache_invalidate                            */
#define ELB_XD_CSR_PICC_DHS_CACHE_INVALIDATE_ADDRESS 0x40002
#define ELB_XD_CSR_PICC_DHS_CACHE_INVALIDATE_BYTE_ADDRESS 0x100008
/* Register: elb_xd_csr.picc.dhs_cache_invalidate.entry                    */
#define ELB_XD_CSR_PICC_DHS_CACHE_INVALIDATE_ENTRY_ADDRESS 0x40002
#define ELB_XD_CSR_PICC_DHS_CACHE_INVALIDATE_ENTRY_BYTE_ADDRESS 0x100008
/* Wide Memory: elb_xd_csr.picc.dhs_cache_tag_sram0                        */
#define ELB_XD_CSR_PICC_DHS_CACHE_TAG_SRAM0_ADDRESS 0x40800
#define ELB_XD_CSR_PICC_DHS_CACHE_TAG_SRAM0_BYTE_ADDRESS 0x102000
/* Wide Register: elb_xd_csr.picc.dhs_cache_tag_sram0.entry                */
#define ELB_XD_CSR_PICC_DHS_CACHE_TAG_SRAM0_ENTRY_ADDRESS 0x40800
#define ELB_XD_CSR_PICC_DHS_CACHE_TAG_SRAM0_ENTRY_BYTE_ADDRESS 0x102000
#define ELB_XD_CSR_PICC_DHS_CACHE_TAG_SRAM0_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_XD_CSR_PICC_DHS_CACHE_TAG_SRAM0_ENTRY_ARRAY_COUNT 0x200
#define ELB_XD_CSR_PICC_DHS_CACHE_TAG_SRAM0_ENTRY_ARRAY_INDEX_MAX 0x1ff
#define ELB_XD_CSR_PICC_DHS_CACHE_TAG_SRAM0_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: elb_xd_csr.picc.dhs_cache_tag_sram0.entry.entry_0_4           */
#define ELB_XD_CSR_PICC_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_0_4_ADDRESS 0x40800
#define ELB_XD_CSR_PICC_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_0_4_BYTE_ADDRESS 0x102000
/* Register: elb_xd_csr.picc.dhs_cache_tag_sram0.entry.entry_1_4           */
#define ELB_XD_CSR_PICC_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_1_4_ADDRESS 0x40801
#define ELB_XD_CSR_PICC_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_1_4_BYTE_ADDRESS 0x102004
/* Register: elb_xd_csr.picc.dhs_cache_tag_sram0.entry.entry_2_4           */
#define ELB_XD_CSR_PICC_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_2_4_ADDRESS 0x40802
#define ELB_XD_CSR_PICC_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_2_4_BYTE_ADDRESS 0x102008
/* Register: elb_xd_csr.picc.dhs_cache_tag_sram0.entry.entry_3_4           */
#define ELB_XD_CSR_PICC_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_3_4_ADDRESS 0x40803
#define ELB_XD_CSR_PICC_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_3_4_BYTE_ADDRESS 0x10200c
/* Wide Memory: elb_xd_csr.picc.dhs_cache_tag_sram1                        */
#define ELB_XD_CSR_PICC_DHS_CACHE_TAG_SRAM1_ADDRESS 0x41000
#define ELB_XD_CSR_PICC_DHS_CACHE_TAG_SRAM1_BYTE_ADDRESS 0x104000
/* Wide Register: elb_xd_csr.picc.dhs_cache_tag_sram1.entry                */
#define ELB_XD_CSR_PICC_DHS_CACHE_TAG_SRAM1_ENTRY_ADDRESS 0x41000
#define ELB_XD_CSR_PICC_DHS_CACHE_TAG_SRAM1_ENTRY_BYTE_ADDRESS 0x104000
#define ELB_XD_CSR_PICC_DHS_CACHE_TAG_SRAM1_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_XD_CSR_PICC_DHS_CACHE_TAG_SRAM1_ENTRY_ARRAY_COUNT 0x200
#define ELB_XD_CSR_PICC_DHS_CACHE_TAG_SRAM1_ENTRY_ARRAY_INDEX_MAX 0x1ff
#define ELB_XD_CSR_PICC_DHS_CACHE_TAG_SRAM1_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: elb_xd_csr.picc.dhs_cache_tag_sram1.entry.entry_0_4           */
#define ELB_XD_CSR_PICC_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_0_4_ADDRESS 0x41000
#define ELB_XD_CSR_PICC_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_0_4_BYTE_ADDRESS 0x104000
/* Register: elb_xd_csr.picc.dhs_cache_tag_sram1.entry.entry_1_4           */
#define ELB_XD_CSR_PICC_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_1_4_ADDRESS 0x41001
#define ELB_XD_CSR_PICC_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_1_4_BYTE_ADDRESS 0x104004
/* Register: elb_xd_csr.picc.dhs_cache_tag_sram1.entry.entry_2_4           */
#define ELB_XD_CSR_PICC_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_2_4_ADDRESS 0x41002
#define ELB_XD_CSR_PICC_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_2_4_BYTE_ADDRESS 0x104008
/* Register: elb_xd_csr.picc.dhs_cache_tag_sram1.entry.entry_3_4           */
#define ELB_XD_CSR_PICC_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_3_4_ADDRESS 0x41003
#define ELB_XD_CSR_PICC_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_3_4_BYTE_ADDRESS 0x10400c
/* Wide Memory: elb_xd_csr.picc.dhs_cache_data_sram0                       */
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM0_ADDRESS 0x48000
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM0_BYTE_ADDRESS 0x120000
/* Wide Register: elb_xd_csr.picc.dhs_cache_data_sram0.entry               */
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM0_ENTRY_ADDRESS 0x48000
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM0_ENTRY_BYTE_ADDRESS 0x120000
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM0_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM0_ENTRY_ARRAY_COUNT 0x1000
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM0_ENTRY_ARRAY_INDEX_MAX 0xfff
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM0_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: elb_xd_csr.picc.dhs_cache_data_sram0.entry.entry_0_8          */
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_0_8_ADDRESS 0x48000
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_0_8_BYTE_ADDRESS 0x120000
/* Register: elb_xd_csr.picc.dhs_cache_data_sram0.entry.entry_1_8          */
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_1_8_ADDRESS 0x48001
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_1_8_BYTE_ADDRESS 0x120004
/* Register: elb_xd_csr.picc.dhs_cache_data_sram0.entry.entry_2_8          */
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_2_8_ADDRESS 0x48002
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_2_8_BYTE_ADDRESS 0x120008
/* Register: elb_xd_csr.picc.dhs_cache_data_sram0.entry.entry_3_8          */
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_3_8_ADDRESS 0x48003
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_3_8_BYTE_ADDRESS 0x12000c
/* Register: elb_xd_csr.picc.dhs_cache_data_sram0.entry.entry_4_8          */
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_4_8_ADDRESS 0x48004
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_4_8_BYTE_ADDRESS 0x120010
/* Register: elb_xd_csr.picc.dhs_cache_data_sram0.entry.entry_5_8          */
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_5_8_ADDRESS 0x48005
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_5_8_BYTE_ADDRESS 0x120014
/* Register: elb_xd_csr.picc.dhs_cache_data_sram0.entry.entry_6_8          */
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_6_8_ADDRESS 0x48006
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_6_8_BYTE_ADDRESS 0x120018
/* Register: elb_xd_csr.picc.dhs_cache_data_sram0.entry.entry_7_8          */
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_7_8_ADDRESS 0x48007
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_7_8_BYTE_ADDRESS 0x12001c
/* Wide Memory: elb_xd_csr.picc.dhs_cache_data_sram1                       */
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM1_ADDRESS 0x50000
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM1_BYTE_ADDRESS 0x140000
/* Wide Register: elb_xd_csr.picc.dhs_cache_data_sram1.entry               */
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM1_ENTRY_ADDRESS 0x50000
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM1_ENTRY_BYTE_ADDRESS 0x140000
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM1_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM1_ENTRY_ARRAY_COUNT 0x1000
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM1_ENTRY_ARRAY_INDEX_MAX 0xfff
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM1_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: elb_xd_csr.picc.dhs_cache_data_sram1.entry.entry_0_8          */
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_0_8_ADDRESS 0x50000
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_0_8_BYTE_ADDRESS 0x140000
/* Register: elb_xd_csr.picc.dhs_cache_data_sram1.entry.entry_1_8          */
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_1_8_ADDRESS 0x50001
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_1_8_BYTE_ADDRESS 0x140004
/* Register: elb_xd_csr.picc.dhs_cache_data_sram1.entry.entry_2_8          */
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_2_8_ADDRESS 0x50002
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_2_8_BYTE_ADDRESS 0x140008
/* Register: elb_xd_csr.picc.dhs_cache_data_sram1.entry.entry_3_8          */
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_3_8_ADDRESS 0x50003
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_3_8_BYTE_ADDRESS 0x14000c
/* Register: elb_xd_csr.picc.dhs_cache_data_sram1.entry.entry_4_8          */
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_4_8_ADDRESS 0x50004
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_4_8_BYTE_ADDRESS 0x140010
/* Register: elb_xd_csr.picc.dhs_cache_data_sram1.entry.entry_5_8          */
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_5_8_ADDRESS 0x50005
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_5_8_BYTE_ADDRESS 0x140014
/* Register: elb_xd_csr.picc.dhs_cache_data_sram1.entry.entry_6_8          */
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_6_8_ADDRESS 0x50006
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_6_8_BYTE_ADDRESS 0x140018
/* Register: elb_xd_csr.picc.dhs_cache_data_sram1.entry.entry_7_8          */
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_7_8_ADDRESS 0x50007
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_7_8_BYTE_ADDRESS 0x14001c
/* Wide Memory: elb_xd_csr.picc.dhs_cache_data_sram2                       */
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM2_ADDRESS 0x58000
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM2_BYTE_ADDRESS 0x160000
/* Wide Register: elb_xd_csr.picc.dhs_cache_data_sram2.entry               */
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM2_ENTRY_ADDRESS 0x58000
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM2_ENTRY_BYTE_ADDRESS 0x160000
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM2_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM2_ENTRY_ARRAY_COUNT 0x1000
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM2_ENTRY_ARRAY_INDEX_MAX 0xfff
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM2_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: elb_xd_csr.picc.dhs_cache_data_sram2.entry.entry_0_8          */
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_0_8_ADDRESS 0x58000
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_0_8_BYTE_ADDRESS 0x160000
/* Register: elb_xd_csr.picc.dhs_cache_data_sram2.entry.entry_1_8          */
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_1_8_ADDRESS 0x58001
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_1_8_BYTE_ADDRESS 0x160004
/* Register: elb_xd_csr.picc.dhs_cache_data_sram2.entry.entry_2_8          */
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_2_8_ADDRESS 0x58002
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_2_8_BYTE_ADDRESS 0x160008
/* Register: elb_xd_csr.picc.dhs_cache_data_sram2.entry.entry_3_8          */
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_3_8_ADDRESS 0x58003
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_3_8_BYTE_ADDRESS 0x16000c
/* Register: elb_xd_csr.picc.dhs_cache_data_sram2.entry.entry_4_8          */
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_4_8_ADDRESS 0x58004
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_4_8_BYTE_ADDRESS 0x160010
/* Register: elb_xd_csr.picc.dhs_cache_data_sram2.entry.entry_5_8          */
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_5_8_ADDRESS 0x58005
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_5_8_BYTE_ADDRESS 0x160014
/* Register: elb_xd_csr.picc.dhs_cache_data_sram2.entry.entry_6_8          */
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_6_8_ADDRESS 0x58006
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_6_8_BYTE_ADDRESS 0x160018
/* Register: elb_xd_csr.picc.dhs_cache_data_sram2.entry.entry_7_8          */
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_7_8_ADDRESS 0x58007
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_7_8_BYTE_ADDRESS 0x16001c
/* Wide Memory: elb_xd_csr.picc.dhs_cache_data_sram3                       */
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM3_ADDRESS 0x60000
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM3_BYTE_ADDRESS 0x180000
/* Wide Register: elb_xd_csr.picc.dhs_cache_data_sram3.entry               */
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM3_ENTRY_ADDRESS 0x60000
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM3_ENTRY_BYTE_ADDRESS 0x180000
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM3_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM3_ENTRY_ARRAY_COUNT 0x1000
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM3_ENTRY_ARRAY_INDEX_MAX 0xfff
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM3_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: elb_xd_csr.picc.dhs_cache_data_sram3.entry.entry_0_8          */
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_0_8_ADDRESS 0x60000
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_0_8_BYTE_ADDRESS 0x180000
/* Register: elb_xd_csr.picc.dhs_cache_data_sram3.entry.entry_1_8          */
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_1_8_ADDRESS 0x60001
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_1_8_BYTE_ADDRESS 0x180004
/* Register: elb_xd_csr.picc.dhs_cache_data_sram3.entry.entry_2_8          */
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_2_8_ADDRESS 0x60002
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_2_8_BYTE_ADDRESS 0x180008
/* Register: elb_xd_csr.picc.dhs_cache_data_sram3.entry.entry_3_8          */
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_3_8_ADDRESS 0x60003
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_3_8_BYTE_ADDRESS 0x18000c
/* Register: elb_xd_csr.picc.dhs_cache_data_sram3.entry.entry_4_8          */
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_4_8_ADDRESS 0x60004
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_4_8_BYTE_ADDRESS 0x180010
/* Register: elb_xd_csr.picc.dhs_cache_data_sram3.entry.entry_5_8          */
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_5_8_ADDRESS 0x60005
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_5_8_BYTE_ADDRESS 0x180014
/* Register: elb_xd_csr.picc.dhs_cache_data_sram3.entry.entry_6_8          */
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_6_8_ADDRESS 0x60006
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_6_8_BYTE_ADDRESS 0x180018
/* Register: elb_xd_csr.picc.dhs_cache_data_sram3.entry.entry_7_8          */
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_7_8_ADDRESS 0x60007
#define ELB_XD_CSR_PICC_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_7_8_BYTE_ADDRESS 0x18001c
/* Register: elb_xd_csr.picc.cfg_cache_ecc                                 */
#define ELB_XD_CSR_PICC_CFG_CACHE_ECC_ADDRESS 0x68000
#define ELB_XD_CSR_PICC_CFG_CACHE_ECC_BYTE_ADDRESS 0x1a0000
/* Register: elb_xd_csr.picc.sta_cache_ecc                                 */
#define ELB_XD_CSR_PICC_STA_CACHE_ECC_ADDRESS 0x68001
#define ELB_XD_CSR_PICC_STA_CACHE_ECC_BYTE_ADDRESS 0x1a0004
/* Register: elb_xd_csr.picc.sta_cache_bist                                */
#define ELB_XD_CSR_PICC_STA_CACHE_BIST_ADDRESS 0x68002
#define ELB_XD_CSR_PICC_STA_CACHE_BIST_BYTE_ADDRESS 0x1a0008
/* Register: elb_xd_csr.picc.csr_intr                                      */
#define ELB_XD_CSR_PICC_CSR_INTR_ADDRESS 0x68003
#define ELB_XD_CSR_PICC_CSR_INTR_BYTE_ADDRESS 0x1a000c
/* Group: elb_xd_csr.picc.int_groups                                       */
#define ELB_XD_CSR_PICC_INT_GROUPS_ADDRESS 0x68004
#define ELB_XD_CSR_PICC_INT_GROUPS_BYTE_ADDRESS 0x1a0010
/* Register: elb_xd_csr.picc.int_groups.intreg                             */
#define ELB_XD_CSR_PICC_INT_GROUPS_INTREG_ADDRESS 0x68004
#define ELB_XD_CSR_PICC_INT_GROUPS_INTREG_BYTE_ADDRESS 0x1a0010
/* Register: elb_xd_csr.picc.int_groups.int_enable_rw_reg                  */
#define ELB_XD_CSR_PICC_INT_GROUPS_INT_ENABLE_RW_REG_ADDRESS 0x68005
#define ELB_XD_CSR_PICC_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_ADDRESS 0x1a0014
/* Register: elb_xd_csr.picc.int_groups.int_rw_reg                         */
#define ELB_XD_CSR_PICC_INT_GROUPS_INT_RW_REG_ADDRESS 0x68006
#define ELB_XD_CSR_PICC_INT_GROUPS_INT_RW_REG_BYTE_ADDRESS 0x1a0018
/* Group: elb_xd_csr.picc.int_picc                                         */
#define ELB_XD_CSR_PICC_INT_PICC_ADDRESS 0x68008
#define ELB_XD_CSR_PICC_INT_PICC_BYTE_ADDRESS 0x1a0020
/* Register: elb_xd_csr.picc.int_picc.intreg                               */
#define ELB_XD_CSR_PICC_INT_PICC_INTREG_ADDRESS 0x68008
#define ELB_XD_CSR_PICC_INT_PICC_INTREG_BYTE_ADDRESS 0x1a0020
/* Register: elb_xd_csr.picc.int_picc.int_test_set                         */
#define ELB_XD_CSR_PICC_INT_PICC_INT_TEST_SET_ADDRESS 0x68009
#define ELB_XD_CSR_PICC_INT_PICC_INT_TEST_SET_BYTE_ADDRESS 0x1a0024
/* Register: elb_xd_csr.picc.int_picc.int_enable_set                       */
#define ELB_XD_CSR_PICC_INT_PICC_INT_ENABLE_SET_ADDRESS 0x6800a
#define ELB_XD_CSR_PICC_INT_PICC_INT_ENABLE_SET_BYTE_ADDRESS 0x1a0028
/* Register: elb_xd_csr.picc.int_picc.int_enable_clear                     */
#define ELB_XD_CSR_PICC_INT_PICC_INT_ENABLE_CLEAR_ADDRESS 0x6800b
#define ELB_XD_CSR_PICC_INT_PICC_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x1a002c
/* Register: elb_xd_csr.picc.cfg_cache_bist                                */
#define ELB_XD_CSR_PICC_CFG_CACHE_BIST_ADDRESS 0x6800c
#define ELB_XD_CSR_PICC_CFG_CACHE_BIST_BYTE_ADDRESS 0x1a0030
/* Register: elb_xd_csr.picc.cfg_cache_cnt_ctrl                            */
#define ELB_XD_CSR_PICC_CFG_CACHE_CNT_CTRL_ADDRESS 0x6800d
#define ELB_XD_CSR_PICC_CFG_CACHE_CNT_CTRL_BYTE_ADDRESS 0x1a0034
/* Memory: elb_xd_csr.picc.dhs_cache_cnt                                   */
#define ELB_XD_CSR_PICC_DHS_CACHE_CNT_ADDRESS 0x68010
#define ELB_XD_CSR_PICC_DHS_CACHE_CNT_BYTE_ADDRESS 0x1a0040
/* Register: elb_xd_csr.picc.dhs_cache_cnt.entry                           */
#define ELB_XD_CSR_PICC_DHS_CACHE_CNT_ENTRY_ADDRESS 0x68010
#define ELB_XD_CSR_PICC_DHS_CACHE_CNT_ENTRY_BYTE_ADDRESS 0x1a0040
#define ELB_XD_CSR_PICC_DHS_CACHE_CNT_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_XD_CSR_PICC_DHS_CACHE_CNT_ENTRY_ARRAY_COUNT 0x6
#define ELB_XD_CSR_PICC_DHS_CACHE_CNT_ENTRY_ARRAY_INDEX_MAX 0x5
#define ELB_XD_CSR_PICC_DHS_CACHE_CNT_ENTRY_ARRAY_INDEX_MIN 0x0
/* Wide Register: elb_xd_csr.picc.cfg_cache_cnt_range                      */
#define ELB_XD_CSR_PICC_CFG_CACHE_CNT_RANGE_ADDRESS 0x68018
#define ELB_XD_CSR_PICC_CFG_CACHE_CNT_RANGE_BYTE_ADDRESS 0x1a0060
/* Register: elb_xd_csr.picc.cfg_cache_cnt_range.cfg_cache_cnt_range_0_2   */
#define ELB_XD_CSR_PICC_CFG_CACHE_CNT_RANGE_CFG_CACHE_CNT_RANGE_0_2_ADDRESS 0x68018
#define ELB_XD_CSR_PICC_CFG_CACHE_CNT_RANGE_CFG_CACHE_CNT_RANGE_0_2_BYTE_ADDRESS 0x1a0060
/* Register: elb_xd_csr.picc.cfg_cache_cnt_range.cfg_cache_cnt_range_1_2   */
#define ELB_XD_CSR_PICC_CFG_CACHE_CNT_RANGE_CFG_CACHE_CNT_RANGE_1_2_ADDRESS 0x68019
#define ELB_XD_CSR_PICC_CFG_CACHE_CNT_RANGE_CFG_CACHE_CNT_RANGE_1_2_BYTE_ADDRESS 0x1a0064
/* Register: elb_xd_csr.picc.cfg_cache_debug                               */
#define ELB_XD_CSR_PICC_CFG_CACHE_DEBUG_ADDRESS 0x6801a
#define ELB_XD_CSR_PICC_CFG_CACHE_DEBUG_BYTE_ADDRESS 0x1a0068
/* Wide Register: elb_xd_csr.picc.cfg_cache_debug_range                    */
#define ELB_XD_CSR_PICC_CFG_CACHE_DEBUG_RANGE_ADDRESS 0x6801c
#define ELB_XD_CSR_PICC_CFG_CACHE_DEBUG_RANGE_BYTE_ADDRESS 0x1a0070
/* Register: elb_xd_csr.picc.cfg_cache_debug_range.cfg_cache_debug_range_0_2 */
#define ELB_XD_CSR_PICC_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_0_2_ADDRESS 0x6801c
#define ELB_XD_CSR_PICC_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_0_2_BYTE_ADDRESS 0x1a0070
/* Register: elb_xd_csr.picc.cfg_cache_debug_range.cfg_cache_debug_range_1_2 */
#define ELB_XD_CSR_PICC_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_1_2_ADDRESS 0x6801d
#define ELB_XD_CSR_PICC_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_1_2_BYTE_ADDRESS 0x1a0074
/* Wide Register: elb_xd_csr.picc.sta_cache_debug                          */
#define ELB_XD_CSR_PICC_STA_CACHE_DEBUG_ADDRESS 0x6801e
#define ELB_XD_CSR_PICC_STA_CACHE_DEBUG_BYTE_ADDRESS 0x1a0078
/* Register: elb_xd_csr.picc.sta_cache_debug.sta_cache_debug_0_2           */
#define ELB_XD_CSR_PICC_STA_CACHE_DEBUG_STA_CACHE_DEBUG_0_2_ADDRESS 0x6801e
#define ELB_XD_CSR_PICC_STA_CACHE_DEBUG_STA_CACHE_DEBUG_0_2_BYTE_ADDRESS 0x1a0078
/* Register: elb_xd_csr.picc.sta_cache_debug.sta_cache_debug_1_2           */
#define ELB_XD_CSR_PICC_STA_CACHE_DEBUG_STA_CACHE_DEBUG_1_2_ADDRESS 0x6801f
#define ELB_XD_CSR_PICC_STA_CACHE_DEBUG_STA_CACHE_DEBUG_1_2_BYTE_ADDRESS 0x1a007c
/* Register: elb_xd_csr.picc.cfg_cache_ip_debug                            */
#define ELB_XD_CSR_PICC_CFG_CACHE_IP_DEBUG_ADDRESS 0x68020
#define ELB_XD_CSR_PICC_CFG_CACHE_IP_DEBUG_BYTE_ADDRESS 0x1a0080
/* Addressmap: elb_xd_csr.invm                                             */
#define ELB_XD_CSR_INVM_ADDRESS 0x80000
#define ELB_XD_CSR_INVM_BYTE_ADDRESS 0x200000
/* Register: elb_xd_csr.invm.CFG_inval_master                              */
#define ELB_XD_CSR_INVM_CFG_INVAL_MASTER_ADDRESS 0x80000
#define ELB_XD_CSR_INVM_CFG_INVAL_MASTER_BYTE_ADDRESS 0x200000
/* Register: elb_xd_csr.invm.CFG_ring_fifo                                 */
#define ELB_XD_CSR_INVM_CFG_RING_FIFO_ADDRESS 0x80001
#define ELB_XD_CSR_INVM_CFG_RING_FIFO_BYTE_ADDRESS 0x200004
/* Wide Memory: elb_xd_csr.invm.STA_inval_cam                              */
#define ELB_XD_CSR_INVM_STA_INVAL_CAM_ADDRESS 0x80200
#define ELB_XD_CSR_INVM_STA_INVAL_CAM_BYTE_ADDRESS 0x200800
/* Wide Register: elb_xd_csr.invm.STA_inval_cam.entry                      */
#define ELB_XD_CSR_INVM_STA_INVAL_CAM_ENTRY_ADDRESS 0x80200
#define ELB_XD_CSR_INVM_STA_INVAL_CAM_ENTRY_BYTE_ADDRESS 0x200800
#define ELB_XD_CSR_INVM_STA_INVAL_CAM_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define ELB_XD_CSR_INVM_STA_INVAL_CAM_ENTRY_ARRAY_COUNT 0x43
#define ELB_XD_CSR_INVM_STA_INVAL_CAM_ENTRY_ARRAY_INDEX_MAX 0x42
#define ELB_XD_CSR_INVM_STA_INVAL_CAM_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: elb_xd_csr.invm.STA_inval_cam.entry.entry_0_4                 */
#define ELB_XD_CSR_INVM_STA_INVAL_CAM_ENTRY_ENTRY_0_4_ADDRESS 0x80200
#define ELB_XD_CSR_INVM_STA_INVAL_CAM_ENTRY_ENTRY_0_4_BYTE_ADDRESS 0x200800
/* Register: elb_xd_csr.invm.STA_inval_cam.entry.entry_1_4                 */
#define ELB_XD_CSR_INVM_STA_INVAL_CAM_ENTRY_ENTRY_1_4_ADDRESS 0x80201
#define ELB_XD_CSR_INVM_STA_INVAL_CAM_ENTRY_ENTRY_1_4_BYTE_ADDRESS 0x200804
/* Register: elb_xd_csr.invm.STA_inval_cam.entry.entry_2_4                 */
#define ELB_XD_CSR_INVM_STA_INVAL_CAM_ENTRY_ENTRY_2_4_ADDRESS 0x80202
#define ELB_XD_CSR_INVM_STA_INVAL_CAM_ENTRY_ENTRY_2_4_BYTE_ADDRESS 0x200808
/* Register: elb_xd_csr.invm.STA_inval_cam.entry.entry_3_4                 */
#define ELB_XD_CSR_INVM_STA_INVAL_CAM_ENTRY_ENTRY_3_4_ADDRESS 0x80203
#define ELB_XD_CSR_INVM_STA_INVAL_CAM_ENTRY_ENTRY_3_4_BYTE_ADDRESS 0x20080c
/* Memory: elb_xd_csr.invm.dhs_sw_invalidate                               */
#define ELB_XD_CSR_INVM_DHS_SW_INVALIDATE_ADDRESS 0x80400
#define ELB_XD_CSR_INVM_DHS_SW_INVALIDATE_BYTE_ADDRESS 0x201000
/* Register: elb_xd_csr.invm.dhs_sw_invalidate.entry                       */
#define ELB_XD_CSR_INVM_DHS_SW_INVALIDATE_ENTRY_ADDRESS 0x80400
#define ELB_XD_CSR_INVM_DHS_SW_INVALIDATE_ENTRY_BYTE_ADDRESS 0x201000
/* Addressmap: elb_xd_csr.p4invf                                           */
#define ELB_XD_CSR_P4INVF_ADDRESS 0x80800
#define ELB_XD_CSR_P4INVF_BYTE_ADDRESS 0x202000
/* Memory: elb_xd_csr.p4invf.filter_addr_lo                                */
#define ELB_XD_CSR_P4INVF_FILTER_ADDR_LO_ADDRESS 0x80800
#define ELB_XD_CSR_P4INVF_FILTER_ADDR_LO_BYTE_ADDRESS 0x202000
/* Register: elb_xd_csr.p4invf.filter_addr_lo.data                         */
#define ELB_XD_CSR_P4INVF_FILTER_ADDR_LO_DATA_ADDRESS 0x80800
#define ELB_XD_CSR_P4INVF_FILTER_ADDR_LO_DATA_BYTE_ADDRESS 0x202000
#define ELB_XD_CSR_P4INVF_FILTER_ADDR_LO_DATA_ARRAY_ELEMENT_SIZE 0x1
#define ELB_XD_CSR_P4INVF_FILTER_ADDR_LO_DATA_ARRAY_COUNT 0x40
#define ELB_XD_CSR_P4INVF_FILTER_ADDR_LO_DATA_ARRAY_INDEX_MAX 0x3f
#define ELB_XD_CSR_P4INVF_FILTER_ADDR_LO_DATA_ARRAY_INDEX_MIN 0x0
/* Memory: elb_xd_csr.p4invf.filter_addr_hi                                */
#define ELB_XD_CSR_P4INVF_FILTER_ADDR_HI_ADDRESS 0x80840
#define ELB_XD_CSR_P4INVF_FILTER_ADDR_HI_BYTE_ADDRESS 0x202100
/* Register: elb_xd_csr.p4invf.filter_addr_hi.data                         */
#define ELB_XD_CSR_P4INVF_FILTER_ADDR_HI_DATA_ADDRESS 0x80840
#define ELB_XD_CSR_P4INVF_FILTER_ADDR_HI_DATA_BYTE_ADDRESS 0x202100
#define ELB_XD_CSR_P4INVF_FILTER_ADDR_HI_DATA_ARRAY_ELEMENT_SIZE 0x1
#define ELB_XD_CSR_P4INVF_FILTER_ADDR_HI_DATA_ARRAY_COUNT 0x40
#define ELB_XD_CSR_P4INVF_FILTER_ADDR_HI_DATA_ARRAY_INDEX_MAX 0x3f
#define ELB_XD_CSR_P4INVF_FILTER_ADDR_HI_DATA_ARRAY_INDEX_MIN 0x0
/* Memory: elb_xd_csr.p4invf.filter_addr_host                              */
#define ELB_XD_CSR_P4INVF_FILTER_ADDR_HOST_ADDRESS 0x80880
#define ELB_XD_CSR_P4INVF_FILTER_ADDR_HOST_BYTE_ADDRESS 0x202200
/* Register: elb_xd_csr.p4invf.filter_addr_host.data                       */
#define ELB_XD_CSR_P4INVF_FILTER_ADDR_HOST_DATA_ADDRESS 0x80880
#define ELB_XD_CSR_P4INVF_FILTER_ADDR_HOST_DATA_BYTE_ADDRESS 0x202200
#define ELB_XD_CSR_P4INVF_FILTER_ADDR_HOST_DATA_ARRAY_ELEMENT_SIZE 0x4
#define ELB_XD_CSR_P4INVF_FILTER_ADDR_HOST_DATA_ARRAY_COUNT 0x40
#define ELB_XD_CSR_P4INVF_FILTER_ADDR_HOST_DATA_ARRAY_INDEX_MAX 0x3f
#define ELB_XD_CSR_P4INVF_FILTER_ADDR_HOST_DATA_ARRAY_INDEX_MIN 0x0
/* Memory: elb_xd_csr.p4invf.filter_addr_pic                               */
#define ELB_XD_CSR_P4INVF_FILTER_ADDR_PIC_ADDRESS 0x808c0
#define ELB_XD_CSR_P4INVF_FILTER_ADDR_PIC_BYTE_ADDRESS 0x202300
/* Register: elb_xd_csr.p4invf.filter_addr_pic.data                        */
#define ELB_XD_CSR_P4INVF_FILTER_ADDR_PIC_DATA_ADDRESS 0x808c0
#define ELB_XD_CSR_P4INVF_FILTER_ADDR_PIC_DATA_BYTE_ADDRESS 0x202300
#define ELB_XD_CSR_P4INVF_FILTER_ADDR_PIC_DATA_ARRAY_ELEMENT_SIZE 0x4
#define ELB_XD_CSR_P4INVF_FILTER_ADDR_PIC_DATA_ARRAY_COUNT 0x40
#define ELB_XD_CSR_P4INVF_FILTER_ADDR_PIC_DATA_ARRAY_INDEX_MAX 0x3f
#define ELB_XD_CSR_P4INVF_FILTER_ADDR_PIC_DATA_ARRAY_INDEX_MIN 0x0
/* Memory: elb_xd_csr.p4invf.filter_addr_lif                               */
#define ELB_XD_CSR_P4INVF_FILTER_ADDR_LIF_ADDRESS 0x80900
#define ELB_XD_CSR_P4INVF_FILTER_ADDR_LIF_BYTE_ADDRESS 0x202400
/* Register: elb_xd_csr.p4invf.filter_addr_lif.data                        */
#define ELB_XD_CSR_P4INVF_FILTER_ADDR_LIF_DATA_ADDRESS 0x80900
#define ELB_XD_CSR_P4INVF_FILTER_ADDR_LIF_DATA_BYTE_ADDRESS 0x202400
#define ELB_XD_CSR_P4INVF_FILTER_ADDR_LIF_DATA_ARRAY_ELEMENT_SIZE 0x1
#define ELB_XD_CSR_P4INVF_FILTER_ADDR_LIF_DATA_ARRAY_COUNT 0x40
#define ELB_XD_CSR_P4INVF_FILTER_ADDR_LIF_DATA_ARRAY_INDEX_MAX 0x3f
#define ELB_XD_CSR_P4INVF_FILTER_ADDR_LIF_DATA_ARRAY_INDEX_MIN 0x0
/* Memory: elb_xd_csr.p4invf.filter_src                                    */
#define ELB_XD_CSR_P4INVF_FILTER_SRC_ADDRESS 0x80940
#define ELB_XD_CSR_P4INVF_FILTER_SRC_BYTE_ADDRESS 0x202500
/* Register: elb_xd_csr.p4invf.filter_src.data                             */
#define ELB_XD_CSR_P4INVF_FILTER_SRC_DATA_ADDRESS 0x80940
#define ELB_XD_CSR_P4INVF_FILTER_SRC_DATA_BYTE_ADDRESS 0x202500
#define ELB_XD_CSR_P4INVF_FILTER_SRC_DATA_ARRAY_ELEMENT_SIZE 0x1
#define ELB_XD_CSR_P4INVF_FILTER_SRC_DATA_ARRAY_COUNT 0x40
#define ELB_XD_CSR_P4INVF_FILTER_SRC_DATA_ARRAY_INDEX_MAX 0x3f
#define ELB_XD_CSR_P4INVF_FILTER_SRC_DATA_ARRAY_INDEX_MIN 0x0
/* Memory: elb_xd_csr.p4invf.filter_axi_prot                               */
#define ELB_XD_CSR_P4INVF_FILTER_AXI_PROT_ADDRESS 0x80980
#define ELB_XD_CSR_P4INVF_FILTER_AXI_PROT_BYTE_ADDRESS 0x202600
/* Register: elb_xd_csr.p4invf.filter_axi_prot.data                        */
#define ELB_XD_CSR_P4INVF_FILTER_AXI_PROT_DATA_ADDRESS 0x80980
#define ELB_XD_CSR_P4INVF_FILTER_AXI_PROT_DATA_BYTE_ADDRESS 0x202600
#define ELB_XD_CSR_P4INVF_FILTER_AXI_PROT_DATA_ARRAY_ELEMENT_SIZE 0x1
#define ELB_XD_CSR_P4INVF_FILTER_AXI_PROT_DATA_ARRAY_COUNT 0x40
#define ELB_XD_CSR_P4INVF_FILTER_AXI_PROT_DATA_ARRAY_INDEX_MAX 0x3f
#define ELB_XD_CSR_P4INVF_FILTER_AXI_PROT_DATA_ARRAY_INDEX_MIN 0x0
/* Memory: elb_xd_csr.p4invf.filter_axi_cache                              */
#define ELB_XD_CSR_P4INVF_FILTER_AXI_CACHE_ADDRESS 0x809c0
#define ELB_XD_CSR_P4INVF_FILTER_AXI_CACHE_BYTE_ADDRESS 0x202700
/* Register: elb_xd_csr.p4invf.filter_axi_cache.data                       */
#define ELB_XD_CSR_P4INVF_FILTER_AXI_CACHE_DATA_ADDRESS 0x809c0
#define ELB_XD_CSR_P4INVF_FILTER_AXI_CACHE_DATA_BYTE_ADDRESS 0x202700
#define ELB_XD_CSR_P4INVF_FILTER_AXI_CACHE_DATA_ARRAY_ELEMENT_SIZE 0x1
#define ELB_XD_CSR_P4INVF_FILTER_AXI_CACHE_DATA_ARRAY_COUNT 0x40
#define ELB_XD_CSR_P4INVF_FILTER_AXI_CACHE_DATA_ARRAY_INDEX_MAX 0x3f
#define ELB_XD_CSR_P4INVF_FILTER_AXI_CACHE_DATA_ARRAY_INDEX_MIN 0x0
/* Memory: elb_xd_csr.p4invf.filter_acp                                    */
#define ELB_XD_CSR_P4INVF_FILTER_ACP_ADDRESS 0x80a00
#define ELB_XD_CSR_P4INVF_FILTER_ACP_BYTE_ADDRESS 0x202800
/* Register: elb_xd_csr.p4invf.filter_acp.data                             */
#define ELB_XD_CSR_P4INVF_FILTER_ACP_DATA_ADDRESS 0x80a00
#define ELB_XD_CSR_P4INVF_FILTER_ACP_DATA_BYTE_ADDRESS 0x202800
#define ELB_XD_CSR_P4INVF_FILTER_ACP_DATA_ARRAY_ELEMENT_SIZE 0x2
#define ELB_XD_CSR_P4INVF_FILTER_ACP_DATA_ARRAY_COUNT 0x40
#define ELB_XD_CSR_P4INVF_FILTER_ACP_DATA_ARRAY_INDEX_MAX 0x3f
#define ELB_XD_CSR_P4INVF_FILTER_ACP_DATA_ARRAY_INDEX_MIN 0x0
/* Memory: elb_xd_csr.p4invf.filter_addr_ctl                               */
#define ELB_XD_CSR_P4INVF_FILTER_ADDR_CTL_ADDRESS 0x80a40
#define ELB_XD_CSR_P4INVF_FILTER_ADDR_CTL_BYTE_ADDRESS 0x202900
/* Register: elb_xd_csr.p4invf.filter_addr_ctl.value                       */
#define ELB_XD_CSR_P4INVF_FILTER_ADDR_CTL_VALUE_ADDRESS 0x80a40
#define ELB_XD_CSR_P4INVF_FILTER_ADDR_CTL_VALUE_BYTE_ADDRESS 0x202900
#define ELB_XD_CSR_P4INVF_FILTER_ADDR_CTL_VALUE_ARRAY_ELEMENT_SIZE 0x2
#define ELB_XD_CSR_P4INVF_FILTER_ADDR_CTL_VALUE_ARRAY_COUNT 0x40
#define ELB_XD_CSR_P4INVF_FILTER_ADDR_CTL_VALUE_ARRAY_INDEX_MAX 0x3f
#define ELB_XD_CSR_P4INVF_FILTER_ADDR_CTL_VALUE_ARRAY_INDEX_MIN 0x0
/* Register: elb_xd_csr.p4invf.filter_freeze_ctl                           */
#define ELB_XD_CSR_P4INVF_FILTER_FREEZE_CTL_ADDRESS 0x80a80
#define ELB_XD_CSR_P4INVF_FILTER_FREEZE_CTL_BYTE_ADDRESS 0x202a00
/* Memory: elb_xd_csr.p4invf.filter_hit_count                              */
#define ELB_XD_CSR_P4INVF_FILTER_HIT_COUNT_ADDRESS 0x80ac0
#define ELB_XD_CSR_P4INVF_FILTER_HIT_COUNT_BYTE_ADDRESS 0x202b00
/* Register: elb_xd_csr.p4invf.filter_hit_count.value                      */
#define ELB_XD_CSR_P4INVF_FILTER_HIT_COUNT_VALUE_ADDRESS 0x80ac0
#define ELB_XD_CSR_P4INVF_FILTER_HIT_COUNT_VALUE_BYTE_ADDRESS 0x202b00
#define ELB_XD_CSR_P4INVF_FILTER_HIT_COUNT_VALUE_ARRAY_ELEMENT_SIZE 0x1
#define ELB_XD_CSR_P4INVF_FILTER_HIT_COUNT_VALUE_ARRAY_COUNT 0x40
#define ELB_XD_CSR_P4INVF_FILTER_HIT_COUNT_VALUE_ARRAY_INDEX_MAX 0x3f
#define ELB_XD_CSR_P4INVF_FILTER_HIT_COUNT_VALUE_ARRAY_INDEX_MIN 0x0
/* Register: elb_xd_csr.p4invf.CNT_read_deny                               */
#define ELB_XD_CSR_P4INVF_CNT_READ_DENY_ADDRESS 0x80b00
#define ELB_XD_CSR_P4INVF_CNT_READ_DENY_BYTE_ADDRESS 0x202c00
/* Register: elb_xd_csr.p4invf.CNT_write_deny                              */
#define ELB_XD_CSR_P4INVF_CNT_WRITE_DENY_ADDRESS 0x80b01
#define ELB_XD_CSR_P4INVF_CNT_WRITE_DENY_BYTE_ADDRESS 0x202c04
/* Register: elb_xd_csr.p4invf.CFG_clear_filter                            */
#define ELB_XD_CSR_P4INVF_CFG_CLEAR_FILTER_ADDRESS 0x80b02
#define ELB_XD_CSR_P4INVF_CFG_CLEAR_FILTER_BYTE_ADDRESS 0x202c08
/* Register: elb_xd_csr.p4invf.STA_write_deny                              */
#define ELB_XD_CSR_P4INVF_STA_WRITE_DENY_ADDRESS 0x80b03
#define ELB_XD_CSR_P4INVF_STA_WRITE_DENY_BYTE_ADDRESS 0x202c0c
/* Register: elb_xd_csr.p4invf.STA_read_deny                               */
#define ELB_XD_CSR_P4INVF_STA_READ_DENY_ADDRESS 0x80b04
#define ELB_XD_CSR_P4INVF_STA_READ_DENY_BYTE_ADDRESS 0x202c10
/* Register: elb_xd_csr.p4invf.STA_reads                                   */
#define ELB_XD_CSR_P4INVF_STA_READS_ADDRESS 0x80b05
#define ELB_XD_CSR_P4INVF_STA_READS_BYTE_ADDRESS 0x202c14
/* Register: elb_xd_csr.p4invf.STA_writes                                  */
#define ELB_XD_CSR_P4INVF_STA_WRITES_ADDRESS 0x80b06
#define ELB_XD_CSR_P4INVF_STA_WRITES_BYTE_ADDRESS 0x202c18
/* Wide Register: elb_xd_csr.p4invf.STA_freeze                             */
#define ELB_XD_CSR_P4INVF_STA_FREEZE_ADDRESS 0x80b08
#define ELB_XD_CSR_P4INVF_STA_FREEZE_BYTE_ADDRESS 0x202c20
/* Register: elb_xd_csr.p4invf.STA_freeze.STA_freeze_0_3                   */
#define ELB_XD_CSR_P4INVF_STA_FREEZE_STA_FREEZE_0_3_ADDRESS 0x80b08
#define ELB_XD_CSR_P4INVF_STA_FREEZE_STA_FREEZE_0_3_BYTE_ADDRESS 0x202c20
/* Register: elb_xd_csr.p4invf.STA_freeze.STA_freeze_1_3                   */
#define ELB_XD_CSR_P4INVF_STA_FREEZE_STA_FREEZE_1_3_ADDRESS 0x80b09
#define ELB_XD_CSR_P4INVF_STA_FREEZE_STA_FREEZE_1_3_BYTE_ADDRESS 0x202c24
/* Register: elb_xd_csr.p4invf.STA_freeze.STA_freeze_2_3                   */
#define ELB_XD_CSR_P4INVF_STA_FREEZE_STA_FREEZE_2_3_ADDRESS 0x80b0a
#define ELB_XD_CSR_P4INVF_STA_FREEZE_STA_FREEZE_2_3_BYTE_ADDRESS 0x202c28
/* Wide Register: elb_xd_csr.p4invf.STA_interrupt                          */
#define ELB_XD_CSR_P4INVF_STA_INTERRUPT_ADDRESS 0x80b0c
#define ELB_XD_CSR_P4INVF_STA_INTERRUPT_BYTE_ADDRESS 0x202c30
/* Register: elb_xd_csr.p4invf.STA_interrupt.STA_interrupt_0_3             */
#define ELB_XD_CSR_P4INVF_STA_INTERRUPT_STA_INTERRUPT_0_3_ADDRESS 0x80b0c
#define ELB_XD_CSR_P4INVF_STA_INTERRUPT_STA_INTERRUPT_0_3_BYTE_ADDRESS 0x202c30
/* Register: elb_xd_csr.p4invf.STA_interrupt.STA_interrupt_1_3             */
#define ELB_XD_CSR_P4INVF_STA_INTERRUPT_STA_INTERRUPT_1_3_ADDRESS 0x80b0d
#define ELB_XD_CSR_P4INVF_STA_INTERRUPT_STA_INTERRUPT_1_3_BYTE_ADDRESS 0x202c34
/* Register: elb_xd_csr.p4invf.STA_interrupt.STA_interrupt_2_3             */
#define ELB_XD_CSR_P4INVF_STA_INTERRUPT_STA_INTERRUPT_2_3_ADDRESS 0x80b0e
#define ELB_XD_CSR_P4INVF_STA_INTERRUPT_STA_INTERRUPT_2_3_BYTE_ADDRESS 0x202c38
/* Wide Register: elb_xd_csr.p4invf.filter_trace                           */
#define ELB_XD_CSR_P4INVF_FILTER_TRACE_ADDRESS 0x80b10
#define ELB_XD_CSR_P4INVF_FILTER_TRACE_BYTE_ADDRESS 0x202c40
/* Register: elb_xd_csr.p4invf.filter_trace.filter_trace_0_3               */
#define ELB_XD_CSR_P4INVF_FILTER_TRACE_FILTER_TRACE_0_3_ADDRESS 0x80b10
#define ELB_XD_CSR_P4INVF_FILTER_TRACE_FILTER_TRACE_0_3_BYTE_ADDRESS 0x202c40
/* Register: elb_xd_csr.p4invf.filter_trace.filter_trace_1_3               */
#define ELB_XD_CSR_P4INVF_FILTER_TRACE_FILTER_TRACE_1_3_ADDRESS 0x80b11
#define ELB_XD_CSR_P4INVF_FILTER_TRACE_FILTER_TRACE_1_3_BYTE_ADDRESS 0x202c44
/* Register: elb_xd_csr.p4invf.filter_trace.filter_trace_2_3               */
#define ELB_XD_CSR_P4INVF_FILTER_TRACE_FILTER_TRACE_2_3_ADDRESS 0x80b12
#define ELB_XD_CSR_P4INVF_FILTER_TRACE_FILTER_TRACE_2_3_BYTE_ADDRESS 0x202c48
/* Register: elb_xd_csr.p4invf.filter_timeout                              */
#define ELB_XD_CSR_P4INVF_FILTER_TIMEOUT_ADDRESS 0x80b14
#define ELB_XD_CSR_P4INVF_FILTER_TIMEOUT_BYTE_ADDRESS 0x202c50
/* Register: elb_xd_csr.p4invf.csr_intr                                    */
#define ELB_XD_CSR_P4INVF_CSR_INTR_ADDRESS 0x80b15
#define ELB_XD_CSR_P4INVF_CSR_INTR_BYTE_ADDRESS 0x202c54
/* Group: elb_xd_csr.p4invf.int_groups                                     */
#define ELB_XD_CSR_P4INVF_INT_GROUPS_ADDRESS 0x80b18
#define ELB_XD_CSR_P4INVF_INT_GROUPS_BYTE_ADDRESS 0x202c60
/* Register: elb_xd_csr.p4invf.int_groups.intreg                           */
#define ELB_XD_CSR_P4INVF_INT_GROUPS_INTREG_ADDRESS 0x80b18
#define ELB_XD_CSR_P4INVF_INT_GROUPS_INTREG_BYTE_ADDRESS 0x202c60
/* Register: elb_xd_csr.p4invf.int_groups.int_enable_rw_reg                */
#define ELB_XD_CSR_P4INVF_INT_GROUPS_INT_ENABLE_RW_REG_ADDRESS 0x80b19
#define ELB_XD_CSR_P4INVF_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_ADDRESS 0x202c64
/* Register: elb_xd_csr.p4invf.int_groups.int_rw_reg                       */
#define ELB_XD_CSR_P4INVF_INT_GROUPS_INT_RW_REG_ADDRESS 0x80b1a
#define ELB_XD_CSR_P4INVF_INT_GROUPS_INT_RW_REG_BYTE_ADDRESS 0x202c68
/* Group: elb_xd_csr.p4invf.int_filter                                     */
#define ELB_XD_CSR_P4INVF_INT_FILTER_ADDRESS 0x80b1c
#define ELB_XD_CSR_P4INVF_INT_FILTER_BYTE_ADDRESS 0x202c70
/* Register: elb_xd_csr.p4invf.int_filter.intreg                           */
#define ELB_XD_CSR_P4INVF_INT_FILTER_INTREG_ADDRESS 0x80b1c
#define ELB_XD_CSR_P4INVF_INT_FILTER_INTREG_BYTE_ADDRESS 0x202c70
/* Register: elb_xd_csr.p4invf.int_filter.int_test_set                     */
#define ELB_XD_CSR_P4INVF_INT_FILTER_INT_TEST_SET_ADDRESS 0x80b1d
#define ELB_XD_CSR_P4INVF_INT_FILTER_INT_TEST_SET_BYTE_ADDRESS 0x202c74
/* Register: elb_xd_csr.p4invf.int_filter.int_enable_set                   */
#define ELB_XD_CSR_P4INVF_INT_FILTER_INT_ENABLE_SET_ADDRESS 0x80b1e
#define ELB_XD_CSR_P4INVF_INT_FILTER_INT_ENABLE_SET_BYTE_ADDRESS 0x202c78
/* Register: elb_xd_csr.p4invf.int_filter.int_enable_clear                 */
#define ELB_XD_CSR_P4INVF_INT_FILTER_INT_ENABLE_CLEAR_ADDRESS 0x80b1f
#define ELB_XD_CSR_P4INVF_INT_FILTER_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x202c7c


/* ####################################################################### */
/*        TEMPLATE MACROS                                                  */
/* ####################################################################### */

/* Addressmap type: elb_xd_csr                                             */
/* Addressmap template: elb_xd_csr                                         */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/xd.gcsr, line: 6 */
#define ELB_XD_CSR_SIZE 0x100000
#define ELB_XD_CSR_BYTE_SIZE 0x400000
/* Register member: elb_xd_csr.base                                        */
/* Register type referenced: elb_xd_csr::base                              */
/* Register template referenced: elb_xd_csr::base                          */
#define ELB_XD_CSR_BASE_OFFSET 0x0
#define ELB_XD_CSR_BASE_BYTE_OFFSET 0x0
#define ELB_XD_CSR_BASE_READ_ACCESS 1
#define ELB_XD_CSR_BASE_WRITE_ACCESS 1
#define ELB_XD_CSR_BASE_RESET_VALUE 0x00000001
#define ELB_XD_CSR_BASE_RESET_MASK 0xffffffff
#define ELB_XD_CSR_BASE_READ_MASK 0xffffffff
#define ELB_XD_CSR_BASE_WRITE_MASK 0xffffffff
/* Register member: elb_xd_csr.csr_intr                                    */
/* Register type referenced: elb_xd_csr::csr_intr                          */
/* Register template referenced: elb_xd_csr::csr_intr                      */
#define ELB_XD_CSR_CSR_INTR_OFFSET 0x1
#define ELB_XD_CSR_CSR_INTR_BYTE_OFFSET 0x4
#define ELB_XD_CSR_CSR_INTR_READ_ACCESS 1
#define ELB_XD_CSR_CSR_INTR_WRITE_ACCESS 1
#define ELB_XD_CSR_CSR_INTR_RESET_VALUE 0x00000000
#define ELB_XD_CSR_CSR_INTR_RESET_MASK 0xfffffffe
#define ELB_XD_CSR_CSR_INTR_READ_MASK 0xffffffff
#define ELB_XD_CSR_CSR_INTR_WRITE_MASK 0x00000002
/* Group member: elb_xd_csr.int_groups                                     */
/* Group type referenced: elb_xd_csr::int_groups                           */
/* Group template referenced: elb_xd_csr::intgrp_status                    */
#define ELB_XD_CSR_INT_GROUPS_OFFSET 0x4
#define ELB_XD_CSR_INT_GROUPS_BYTE_OFFSET 0x10
#define ELB_XD_CSR_INT_GROUPS_READ_ACCESS 1
#define ELB_XD_CSR_INT_GROUPS_WRITE_ACCESS 1
/* Group member: elb_xd_csr.int_picc                                       */
/* Group type referenced: elb_xd_csr::int_picc                             */
/* Group template referenced: elb_xd_csr::intgrp                           */
#define ELB_XD_CSR_INT_PICC_OFFSET 0x8
#define ELB_XD_CSR_INT_PICC_BYTE_OFFSET 0x20
#define ELB_XD_CSR_INT_PICC_READ_ACCESS 1
#define ELB_XD_CSR_INT_PICC_WRITE_ACCESS 1
/* Group member: elb_xd_csr.int_invf                                       */
/* Group type referenced: elb_xd_csr::int_invf                             */
/* Group template referenced: elb_xd_csr::intgrp                           */
#define ELB_XD_CSR_INT_INVF_OFFSET 0xc
#define ELB_XD_CSR_INT_INVF_BYTE_OFFSET 0x30
#define ELB_XD_CSR_INT_INVF_READ_ACCESS 1
#define ELB_XD_CSR_INT_INVF_WRITE_ACCESS 1
/* Addressmap member: elb_xd_csr.picc                                      */
/* Addressmap type referenced: elb_xdpicc_csr                              */
/* Addressmap template referenced: elb_xdpicc_csr                          */
#define ELB_XD_CSR_PICC_OFFSET 0x40000
#define ELB_XD_CSR_PICC_BYTE_OFFSET 0x100000
#define ELB_XD_CSR_PICC_READ_ACCESS 1
#define ELB_XD_CSR_PICC_WRITE_ACCESS 1
/* Addressmap member: elb_xd_csr.invm                                      */
/* Addressmap type referenced: elb_xdinvm_csr                              */
/* Addressmap template referenced: elb_xdinvm_csr                          */
#define ELB_XD_CSR_INVM_OFFSET 0x80000
#define ELB_XD_CSR_INVM_BYTE_OFFSET 0x200000
#define ELB_XD_CSR_INVM_READ_ACCESS 1
#define ELB_XD_CSR_INVM_WRITE_ACCESS 1
/* Addressmap member: elb_xd_csr.p4invf                                    */
/* Addressmap type referenced: elb_xdp4invf_csr                            */
/* Addressmap template referenced: elb_xdp4invf_csr                        */
#define ELB_XD_CSR_P4INVF_OFFSET 0x80800
#define ELB_XD_CSR_P4INVF_BYTE_OFFSET 0x202000
#define ELB_XD_CSR_P4INVF_READ_ACCESS 1
#define ELB_XD_CSR_P4INVF_WRITE_ACCESS 1

/* Register type: elb_xd_csr::base                                         */
/* Register template: elb_xd_csr::base                                     */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/csr_scratch.csr.pp, line: 2 */
/* Field member: elb_xd_csr::base.scratch_reg                              */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_XD_CSR_BASE_SCRATCH_REG_MSB 31
#define ELB_XD_CSR_BASE_SCRATCH_REG_LSB 0
#define ELB_XD_CSR_BASE_SCRATCH_REG_WIDTH 32
#define ELB_XD_CSR_BASE_SCRATCH_REG_READ_ACCESS 1
#define ELB_XD_CSR_BASE_SCRATCH_REG_WRITE_ACCESS 1
#define ELB_XD_CSR_BASE_SCRATCH_REG_RESET 0x00000001
#define ELB_XD_CSR_BASE_SCRATCH_REG_FIELD_MASK 0xffffffff
#define ELB_XD_CSR_BASE_SCRATCH_REG_GET(x) ((x) & 0xffffffff)
#define ELB_XD_CSR_BASE_SCRATCH_REG_SET(x) ((x) & 0xffffffff)
#define ELB_XD_CSR_BASE_SCRATCH_REG_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: elb_xd_csr::csr_intr                                     */
/* Register template: elb_xd_csr::csr_intr                                 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/xd.gcsr, line: 115 */
/* Field member: elb_xd_csr::csr_intr.dowstream_enable                     */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_XD_CSR_CSR_INTR_DOWSTREAM_ENABLE_MSB 1
#define ELB_XD_CSR_CSR_INTR_DOWSTREAM_ENABLE_LSB 1
#define ELB_XD_CSR_CSR_INTR_DOWSTREAM_ENABLE_WIDTH 1
#define ELB_XD_CSR_CSR_INTR_DOWSTREAM_ENABLE_READ_ACCESS 1
#define ELB_XD_CSR_CSR_INTR_DOWSTREAM_ENABLE_WRITE_ACCESS 1
#define ELB_XD_CSR_CSR_INTR_DOWSTREAM_ENABLE_RESET 0x0
#define ELB_XD_CSR_CSR_INTR_DOWSTREAM_ENABLE_FIELD_MASK 0x00000002
#define ELB_XD_CSR_CSR_INTR_DOWSTREAM_ENABLE_GET(x) (((x) & 0x00000002) >> 1)
#define ELB_XD_CSR_CSR_INTR_DOWSTREAM_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_XD_CSR_CSR_INTR_DOWSTREAM_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_xd_csr::csr_intr.dowstream                            */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 242 */
#define ELB_XD_CSR_CSR_INTR_DOWSTREAM_MSB 0
#define ELB_XD_CSR_CSR_INTR_DOWSTREAM_LSB 0
#define ELB_XD_CSR_CSR_INTR_DOWSTREAM_WIDTH 1
#define ELB_XD_CSR_CSR_INTR_DOWSTREAM_READ_ACCESS 1
#define ELB_XD_CSR_CSR_INTR_DOWSTREAM_WRITE_ACCESS 0
#define ELB_XD_CSR_CSR_INTR_DOWSTREAM_FIELD_MASK 0x00000001
#define ELB_XD_CSR_CSR_INTR_DOWSTREAM_GET(x) ((x) & 0x00000001)
#define ELB_XD_CSR_CSR_INTR_DOWSTREAM_SET(x) ((x) & 0x00000001)
#define ELB_XD_CSR_CSR_INTR_DOWSTREAM_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: elb_xd_csr::int_groups                                      */
/* Group template: elb_xd_csr::intgrp_status                               */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/xd.gcsr, line: 99 */
#define ELB_XD_CSR_INT_GROUPS_SIZE 0x4
#define ELB_XD_CSR_INT_GROUPS_BYTE_SIZE 0x10
/* Register member: elb_xd_csr::intgrp_status.intreg                       */
/* Register type referenced: elb_xd_csr::int_groups::intreg                */
/* Register template referenced: elb_xd_csr::intreg_status                 */
#define ELB_XD_CSR_INT_GROUPS_INTREG_OFFSET 0x0
#define ELB_XD_CSR_INT_GROUPS_INTREG_BYTE_OFFSET 0x0
#define ELB_XD_CSR_INT_GROUPS_INTREG_READ_ACCESS 1
#define ELB_XD_CSR_INT_GROUPS_INTREG_WRITE_ACCESS 0
#define ELB_XD_CSR_INT_GROUPS_INTREG_RESET_VALUE 0x00000000
#define ELB_XD_CSR_INT_GROUPS_INTREG_RESET_MASK 0xfffffffc
#define ELB_XD_CSR_INT_GROUPS_INTREG_READ_MASK 0xffffffff
#define ELB_XD_CSR_INT_GROUPS_INTREG_WRITE_MASK 0x00000000
/* Register member: elb_xd_csr::intgrp_status.int_enable_rw_reg            */
/* Register type referenced: elb_xd_csr::int_groups::int_enable_rw_reg     */
/* Register template referenced: elb_xd_csr::intreg_enable                 */
#define ELB_XD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_OFFSET 0x1
#define ELB_XD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_OFFSET 0x4
#define ELB_XD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_ACCESS 1
#define ELB_XD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_ACCESS 1
#define ELB_XD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_VALUE 0x00000003
#define ELB_XD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_MASK 0xffffffff
#define ELB_XD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_MASK 0xffffffff
#define ELB_XD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_MASK 0x00000003
/* Register member: elb_xd_csr::intgrp_status.int_rw_reg                   */
/* Register type referenced: elb_xd_csr::int_groups::int_rw_reg            */
/* Register template referenced: elb_xd_csr::intreg_status                 */
#define ELB_XD_CSR_INT_GROUPS_INT_RW_REG_OFFSET 0x2
#define ELB_XD_CSR_INT_GROUPS_INT_RW_REG_BYTE_OFFSET 0x8
#define ELB_XD_CSR_INT_GROUPS_INT_RW_REG_READ_ACCESS 1
#define ELB_XD_CSR_INT_GROUPS_INT_RW_REG_WRITE_ACCESS 0
#define ELB_XD_CSR_INT_GROUPS_INT_RW_REG_RESET_VALUE 0x00000000
#define ELB_XD_CSR_INT_GROUPS_INT_RW_REG_RESET_MASK 0xfffffffc
#define ELB_XD_CSR_INT_GROUPS_INT_RW_REG_READ_MASK 0xffffffff
#define ELB_XD_CSR_INT_GROUPS_INT_RW_REG_WRITE_MASK 0x00000000

/* Register type: elb_xd_csr::int_groups::intreg                           */
/* Register template: elb_xd_csr::intreg_status                            */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/xd.gcsr, line: 49 */
/* Field member: elb_xd_csr::intreg_status.int_invf_interrupt              */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 242 */
#define ELB_XD_CSR_INT_GROUPS_INTREG_INT_INVF_INTERRUPT_MSB 1
#define ELB_XD_CSR_INT_GROUPS_INTREG_INT_INVF_INTERRUPT_LSB 1
#define ELB_XD_CSR_INT_GROUPS_INTREG_INT_INVF_INTERRUPT_WIDTH 1
#define ELB_XD_CSR_INT_GROUPS_INTREG_INT_INVF_INTERRUPT_READ_ACCESS 1
#define ELB_XD_CSR_INT_GROUPS_INTREG_INT_INVF_INTERRUPT_WRITE_ACCESS 0
#define ELB_XD_CSR_INT_GROUPS_INTREG_INT_INVF_INTERRUPT_FIELD_MASK 0x00000002
#define ELB_XD_CSR_INT_GROUPS_INTREG_INT_INVF_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_XD_CSR_INT_GROUPS_INTREG_INT_INVF_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_XD_CSR_INT_GROUPS_INTREG_INT_INVF_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_xd_csr::intreg_status.int_picc_interrupt              */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 242 */
#define ELB_XD_CSR_INT_GROUPS_INTREG_INT_PICC_INTERRUPT_MSB 0
#define ELB_XD_CSR_INT_GROUPS_INTREG_INT_PICC_INTERRUPT_LSB 0
#define ELB_XD_CSR_INT_GROUPS_INTREG_INT_PICC_INTERRUPT_WIDTH 1
#define ELB_XD_CSR_INT_GROUPS_INTREG_INT_PICC_INTERRUPT_READ_ACCESS 1
#define ELB_XD_CSR_INT_GROUPS_INTREG_INT_PICC_INTERRUPT_WRITE_ACCESS 0
#define ELB_XD_CSR_INT_GROUPS_INTREG_INT_PICC_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_XD_CSR_INT_GROUPS_INTREG_INT_PICC_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define ELB_XD_CSR_INT_GROUPS_INTREG_INT_PICC_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define ELB_XD_CSR_INT_GROUPS_INTREG_INT_PICC_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_xd_csr::int_groups::int_enable_rw_reg                */
/* Register template: elb_xd_csr::intreg_enable                            */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/xd.gcsr, line: 37 */
/* Field member: elb_xd_csr::intreg_enable.int_invf_enable                 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_XD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INVF_ENABLE_MSB 1
#define ELB_XD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INVF_ENABLE_LSB 1
#define ELB_XD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INVF_ENABLE_WIDTH 1
#define ELB_XD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INVF_ENABLE_READ_ACCESS 1
#define ELB_XD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INVF_ENABLE_WRITE_ACCESS 1
#define ELB_XD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INVF_ENABLE_RESET 0x1
#define ELB_XD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INVF_ENABLE_FIELD_MASK 0x00000002
#define ELB_XD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INVF_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_XD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INVF_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_XD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INVF_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_xd_csr::intreg_enable.int_picc_enable                 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_XD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PICC_ENABLE_MSB 0
#define ELB_XD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PICC_ENABLE_LSB 0
#define ELB_XD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PICC_ENABLE_WIDTH 1
#define ELB_XD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PICC_ENABLE_READ_ACCESS 1
#define ELB_XD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PICC_ENABLE_WRITE_ACCESS 1
#define ELB_XD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PICC_ENABLE_RESET 0x1
#define ELB_XD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PICC_ENABLE_FIELD_MASK 0x00000001
#define ELB_XD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PICC_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_XD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PICC_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_XD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PICC_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_xd_csr::int_groups::int_rw_reg                       */
/* Register template: elb_xd_csr::intreg_status                            */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/xd.gcsr, line: 49 */
/* Field member: elb_xd_csr::intreg_status.int_invf_interrupt              */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 242 */
#define ELB_XD_CSR_INT_GROUPS_INT_RW_REG_INT_INVF_INTERRUPT_MSB 1
#define ELB_XD_CSR_INT_GROUPS_INT_RW_REG_INT_INVF_INTERRUPT_LSB 1
#define ELB_XD_CSR_INT_GROUPS_INT_RW_REG_INT_INVF_INTERRUPT_WIDTH 1
#define ELB_XD_CSR_INT_GROUPS_INT_RW_REG_INT_INVF_INTERRUPT_READ_ACCESS 1
#define ELB_XD_CSR_INT_GROUPS_INT_RW_REG_INT_INVF_INTERRUPT_WRITE_ACCESS 0
#define ELB_XD_CSR_INT_GROUPS_INT_RW_REG_INT_INVF_INTERRUPT_FIELD_MASK 0x00000002
#define ELB_XD_CSR_INT_GROUPS_INT_RW_REG_INT_INVF_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_XD_CSR_INT_GROUPS_INT_RW_REG_INT_INVF_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_XD_CSR_INT_GROUPS_INT_RW_REG_INT_INVF_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_xd_csr::intreg_status.int_picc_interrupt              */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 242 */
#define ELB_XD_CSR_INT_GROUPS_INT_RW_REG_INT_PICC_INTERRUPT_MSB 0
#define ELB_XD_CSR_INT_GROUPS_INT_RW_REG_INT_PICC_INTERRUPT_LSB 0
#define ELB_XD_CSR_INT_GROUPS_INT_RW_REG_INT_PICC_INTERRUPT_WIDTH 1
#define ELB_XD_CSR_INT_GROUPS_INT_RW_REG_INT_PICC_INTERRUPT_READ_ACCESS 1
#define ELB_XD_CSR_INT_GROUPS_INT_RW_REG_INT_PICC_INTERRUPT_WRITE_ACCESS 0
#define ELB_XD_CSR_INT_GROUPS_INT_RW_REG_INT_PICC_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_XD_CSR_INT_GROUPS_INT_RW_REG_INT_PICC_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define ELB_XD_CSR_INT_GROUPS_INT_RW_REG_INT_PICC_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define ELB_XD_CSR_INT_GROUPS_INT_RW_REG_INT_PICC_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: elb_xd_csr::int_picc                                        */
/* Group template: elb_xd_csr::intgrp                                      */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/xd.gcsr, line: 78 */
#define ELB_XD_CSR_INT_PICC_SIZE 0x4
#define ELB_XD_CSR_INT_PICC_BYTE_SIZE 0x10
/* Register member: elb_xd_csr::intgrp.intreg                              */
/* Register type referenced: elb_xd_csr::int_picc::intreg                  */
/* Register template referenced: elb_xd_csr::intreg                        */
#define ELB_XD_CSR_INT_PICC_INTREG_OFFSET 0x0
#define ELB_XD_CSR_INT_PICC_INTREG_BYTE_OFFSET 0x0
#define ELB_XD_CSR_INT_PICC_INTREG_READ_ACCESS 1
#define ELB_XD_CSR_INT_PICC_INTREG_WRITE_ACCESS 1
#define ELB_XD_CSR_INT_PICC_INTREG_RESET_VALUE 0x00000000
#define ELB_XD_CSR_INT_PICC_INTREG_RESET_MASK 0xffffffff
#define ELB_XD_CSR_INT_PICC_INTREG_READ_MASK 0xffffffff
#define ELB_XD_CSR_INT_PICC_INTREG_WRITE_MASK 0x00000001
/* Register member: elb_xd_csr::intgrp.int_test_set                        */
/* Register type referenced: elb_xd_csr::int_picc::int_test_set            */
/* Register template referenced: elb_xd_csr::intreg                        */
#define ELB_XD_CSR_INT_PICC_INT_TEST_SET_OFFSET 0x1
#define ELB_XD_CSR_INT_PICC_INT_TEST_SET_BYTE_OFFSET 0x4
#define ELB_XD_CSR_INT_PICC_INT_TEST_SET_READ_ACCESS 1
#define ELB_XD_CSR_INT_PICC_INT_TEST_SET_WRITE_ACCESS 1
#define ELB_XD_CSR_INT_PICC_INT_TEST_SET_RESET_VALUE 0x00000000
#define ELB_XD_CSR_INT_PICC_INT_TEST_SET_RESET_MASK 0xffffffff
#define ELB_XD_CSR_INT_PICC_INT_TEST_SET_READ_MASK 0xffffffff
#define ELB_XD_CSR_INT_PICC_INT_TEST_SET_WRITE_MASK 0x00000001
/* Register member: elb_xd_csr::intgrp.int_enable_set                      */
/* Register type referenced: elb_xd_csr::int_picc::int_enable_set          */
/* Register template referenced: elb_xd_csr::intreg_enable                 */
#define ELB_XD_CSR_INT_PICC_INT_ENABLE_SET_OFFSET 0x2
#define ELB_XD_CSR_INT_PICC_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define ELB_XD_CSR_INT_PICC_INT_ENABLE_SET_READ_ACCESS 1
#define ELB_XD_CSR_INT_PICC_INT_ENABLE_SET_WRITE_ACCESS 1
#define ELB_XD_CSR_INT_PICC_INT_ENABLE_SET_RESET_VALUE 0x00000001
#define ELB_XD_CSR_INT_PICC_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define ELB_XD_CSR_INT_PICC_INT_ENABLE_SET_READ_MASK 0xffffffff
#define ELB_XD_CSR_INT_PICC_INT_ENABLE_SET_WRITE_MASK 0x00000001
/* Register member: elb_xd_csr::intgrp.int_enable_clear                    */
/* Register type referenced: elb_xd_csr::int_picc::int_enable_clear        */
/* Register template referenced: elb_xd_csr::intreg_enable                 */
#define ELB_XD_CSR_INT_PICC_INT_ENABLE_CLEAR_OFFSET 0x3
#define ELB_XD_CSR_INT_PICC_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define ELB_XD_CSR_INT_PICC_INT_ENABLE_CLEAR_READ_ACCESS 1
#define ELB_XD_CSR_INT_PICC_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define ELB_XD_CSR_INT_PICC_INT_ENABLE_CLEAR_RESET_VALUE 0x00000001
#define ELB_XD_CSR_INT_PICC_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define ELB_XD_CSR_INT_PICC_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define ELB_XD_CSR_INT_PICC_INT_ENABLE_CLEAR_WRITE_MASK 0x00000001

/* Register type: elb_xd_csr::int_picc::intreg                             */
/* Register template: elb_xd_csr::intreg                                   */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/xd.gcsr, line: 14 */
/* Field member: elb_xd_csr::intreg.picc_interrupt                         */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_XD_CSR_INT_PICC_INTREG_PICC_INTERRUPT_MSB 0
#define ELB_XD_CSR_INT_PICC_INTREG_PICC_INTERRUPT_LSB 0
#define ELB_XD_CSR_INT_PICC_INTREG_PICC_INTERRUPT_WIDTH 1
#define ELB_XD_CSR_INT_PICC_INTREG_PICC_INTERRUPT_READ_ACCESS 1
#define ELB_XD_CSR_INT_PICC_INTREG_PICC_INTERRUPT_WRITE_ACCESS 1
#define ELB_XD_CSR_INT_PICC_INTREG_PICC_INTERRUPT_RESET 0x0
#define ELB_XD_CSR_INT_PICC_INTREG_PICC_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_XD_CSR_INT_PICC_INTREG_PICC_INTERRUPT_GET(x) ((x) & 0x00000001)
#define ELB_XD_CSR_INT_PICC_INTREG_PICC_INTERRUPT_SET(x) ((x) & 0x00000001)
#define ELB_XD_CSR_INT_PICC_INTREG_PICC_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_xd_csr::int_picc::int_test_set                       */
/* Register template: elb_xd_csr::intreg                                   */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/xd.gcsr, line: 14 */
/* Field member: elb_xd_csr::intreg.picc_interrupt                         */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_XD_CSR_INT_PICC_INT_TEST_SET_PICC_INTERRUPT_MSB 0
#define ELB_XD_CSR_INT_PICC_INT_TEST_SET_PICC_INTERRUPT_LSB 0
#define ELB_XD_CSR_INT_PICC_INT_TEST_SET_PICC_INTERRUPT_WIDTH 1
#define ELB_XD_CSR_INT_PICC_INT_TEST_SET_PICC_INTERRUPT_READ_ACCESS 1
#define ELB_XD_CSR_INT_PICC_INT_TEST_SET_PICC_INTERRUPT_WRITE_ACCESS 1
#define ELB_XD_CSR_INT_PICC_INT_TEST_SET_PICC_INTERRUPT_RESET 0x0
#define ELB_XD_CSR_INT_PICC_INT_TEST_SET_PICC_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_XD_CSR_INT_PICC_INT_TEST_SET_PICC_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define ELB_XD_CSR_INT_PICC_INT_TEST_SET_PICC_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define ELB_XD_CSR_INT_PICC_INT_TEST_SET_PICC_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_xd_csr::int_picc::int_enable_set                     */
/* Register template: elb_xd_csr::intreg_enable                            */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/xd.gcsr, line: 37 */
/* Field member: elb_xd_csr::intreg_enable.picc_enable                     */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_XD_CSR_INT_PICC_INT_ENABLE_SET_PICC_ENABLE_MSB 0
#define ELB_XD_CSR_INT_PICC_INT_ENABLE_SET_PICC_ENABLE_LSB 0
#define ELB_XD_CSR_INT_PICC_INT_ENABLE_SET_PICC_ENABLE_WIDTH 1
#define ELB_XD_CSR_INT_PICC_INT_ENABLE_SET_PICC_ENABLE_READ_ACCESS 1
#define ELB_XD_CSR_INT_PICC_INT_ENABLE_SET_PICC_ENABLE_WRITE_ACCESS 1
#define ELB_XD_CSR_INT_PICC_INT_ENABLE_SET_PICC_ENABLE_RESET 0x1
#define ELB_XD_CSR_INT_PICC_INT_ENABLE_SET_PICC_ENABLE_FIELD_MASK 0x00000001
#define ELB_XD_CSR_INT_PICC_INT_ENABLE_SET_PICC_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_XD_CSR_INT_PICC_INT_ENABLE_SET_PICC_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_XD_CSR_INT_PICC_INT_ENABLE_SET_PICC_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_xd_csr::int_picc::int_enable_clear                   */
/* Register template: elb_xd_csr::intreg_enable                            */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/xd.gcsr, line: 37 */
/* Field member: elb_xd_csr::intreg_enable.picc_enable                     */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_XD_CSR_INT_PICC_INT_ENABLE_CLEAR_PICC_ENABLE_MSB 0
#define ELB_XD_CSR_INT_PICC_INT_ENABLE_CLEAR_PICC_ENABLE_LSB 0
#define ELB_XD_CSR_INT_PICC_INT_ENABLE_CLEAR_PICC_ENABLE_WIDTH 1
#define ELB_XD_CSR_INT_PICC_INT_ENABLE_CLEAR_PICC_ENABLE_READ_ACCESS 1
#define ELB_XD_CSR_INT_PICC_INT_ENABLE_CLEAR_PICC_ENABLE_WRITE_ACCESS 1
#define ELB_XD_CSR_INT_PICC_INT_ENABLE_CLEAR_PICC_ENABLE_RESET 0x1
#define ELB_XD_CSR_INT_PICC_INT_ENABLE_CLEAR_PICC_ENABLE_FIELD_MASK 0x00000001
#define ELB_XD_CSR_INT_PICC_INT_ENABLE_CLEAR_PICC_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_XD_CSR_INT_PICC_INT_ENABLE_CLEAR_PICC_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_XD_CSR_INT_PICC_INT_ENABLE_CLEAR_PICC_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: elb_xd_csr::int_invf                                        */
/* Group template: elb_xd_csr::intgrp                                      */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/xd.gcsr, line: 78 */
#define ELB_XD_CSR_INT_INVF_SIZE 0x4
#define ELB_XD_CSR_INT_INVF_BYTE_SIZE 0x10
/* Register member: elb_xd_csr::intgrp.intreg                              */
/* Register type referenced: elb_xd_csr::int_invf::intreg                  */
/* Register template referenced: elb_xd_csr::intreg                        */
#define ELB_XD_CSR_INT_INVF_INTREG_OFFSET 0x0
#define ELB_XD_CSR_INT_INVF_INTREG_BYTE_OFFSET 0x0
#define ELB_XD_CSR_INT_INVF_INTREG_READ_ACCESS 1
#define ELB_XD_CSR_INT_INVF_INTREG_WRITE_ACCESS 1
#define ELB_XD_CSR_INT_INVF_INTREG_RESET_VALUE 0x00000000
#define ELB_XD_CSR_INT_INVF_INTREG_RESET_MASK 0xffffffff
#define ELB_XD_CSR_INT_INVF_INTREG_READ_MASK 0xffffffff
#define ELB_XD_CSR_INT_INVF_INTREG_WRITE_MASK 0x00000001
/* Register member: elb_xd_csr::intgrp.int_test_set                        */
/* Register type referenced: elb_xd_csr::int_invf::int_test_set            */
/* Register template referenced: elb_xd_csr::intreg                        */
#define ELB_XD_CSR_INT_INVF_INT_TEST_SET_OFFSET 0x1
#define ELB_XD_CSR_INT_INVF_INT_TEST_SET_BYTE_OFFSET 0x4
#define ELB_XD_CSR_INT_INVF_INT_TEST_SET_READ_ACCESS 1
#define ELB_XD_CSR_INT_INVF_INT_TEST_SET_WRITE_ACCESS 1
#define ELB_XD_CSR_INT_INVF_INT_TEST_SET_RESET_VALUE 0x00000000
#define ELB_XD_CSR_INT_INVF_INT_TEST_SET_RESET_MASK 0xffffffff
#define ELB_XD_CSR_INT_INVF_INT_TEST_SET_READ_MASK 0xffffffff
#define ELB_XD_CSR_INT_INVF_INT_TEST_SET_WRITE_MASK 0x00000001
/* Register member: elb_xd_csr::intgrp.int_enable_set                      */
/* Register type referenced: elb_xd_csr::int_invf::int_enable_set          */
/* Register template referenced: elb_xd_csr::intreg_enable                 */
#define ELB_XD_CSR_INT_INVF_INT_ENABLE_SET_OFFSET 0x2
#define ELB_XD_CSR_INT_INVF_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define ELB_XD_CSR_INT_INVF_INT_ENABLE_SET_READ_ACCESS 1
#define ELB_XD_CSR_INT_INVF_INT_ENABLE_SET_WRITE_ACCESS 1
#define ELB_XD_CSR_INT_INVF_INT_ENABLE_SET_RESET_VALUE 0x00000001
#define ELB_XD_CSR_INT_INVF_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define ELB_XD_CSR_INT_INVF_INT_ENABLE_SET_READ_MASK 0xffffffff
#define ELB_XD_CSR_INT_INVF_INT_ENABLE_SET_WRITE_MASK 0x00000001
/* Register member: elb_xd_csr::intgrp.int_enable_clear                    */
/* Register type referenced: elb_xd_csr::int_invf::int_enable_clear        */
/* Register template referenced: elb_xd_csr::intreg_enable                 */
#define ELB_XD_CSR_INT_INVF_INT_ENABLE_CLEAR_OFFSET 0x3
#define ELB_XD_CSR_INT_INVF_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define ELB_XD_CSR_INT_INVF_INT_ENABLE_CLEAR_READ_ACCESS 1
#define ELB_XD_CSR_INT_INVF_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define ELB_XD_CSR_INT_INVF_INT_ENABLE_CLEAR_RESET_VALUE 0x00000001
#define ELB_XD_CSR_INT_INVF_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define ELB_XD_CSR_INT_INVF_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define ELB_XD_CSR_INT_INVF_INT_ENABLE_CLEAR_WRITE_MASK 0x00000001

/* Register type: elb_xd_csr::int_invf::intreg                             */
/* Register template: elb_xd_csr::intreg                                   */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/xd.gcsr, line: 14 */
/* Field member: elb_xd_csr::intreg.invf_interrupt                         */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_XD_CSR_INT_INVF_INTREG_INVF_INTERRUPT_MSB 0
#define ELB_XD_CSR_INT_INVF_INTREG_INVF_INTERRUPT_LSB 0
#define ELB_XD_CSR_INT_INVF_INTREG_INVF_INTERRUPT_WIDTH 1
#define ELB_XD_CSR_INT_INVF_INTREG_INVF_INTERRUPT_READ_ACCESS 1
#define ELB_XD_CSR_INT_INVF_INTREG_INVF_INTERRUPT_WRITE_ACCESS 1
#define ELB_XD_CSR_INT_INVF_INTREG_INVF_INTERRUPT_RESET 0x0
#define ELB_XD_CSR_INT_INVF_INTREG_INVF_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_XD_CSR_INT_INVF_INTREG_INVF_INTERRUPT_GET(x) ((x) & 0x00000001)
#define ELB_XD_CSR_INT_INVF_INTREG_INVF_INTERRUPT_SET(x) ((x) & 0x00000001)
#define ELB_XD_CSR_INT_INVF_INTREG_INVF_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_xd_csr::int_invf::int_test_set                       */
/* Register template: elb_xd_csr::intreg                                   */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/xd.gcsr, line: 14 */
/* Field member: elb_xd_csr::intreg.invf_interrupt                         */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_XD_CSR_INT_INVF_INT_TEST_SET_INVF_INTERRUPT_MSB 0
#define ELB_XD_CSR_INT_INVF_INT_TEST_SET_INVF_INTERRUPT_LSB 0
#define ELB_XD_CSR_INT_INVF_INT_TEST_SET_INVF_INTERRUPT_WIDTH 1
#define ELB_XD_CSR_INT_INVF_INT_TEST_SET_INVF_INTERRUPT_READ_ACCESS 1
#define ELB_XD_CSR_INT_INVF_INT_TEST_SET_INVF_INTERRUPT_WRITE_ACCESS 1
#define ELB_XD_CSR_INT_INVF_INT_TEST_SET_INVF_INTERRUPT_RESET 0x0
#define ELB_XD_CSR_INT_INVF_INT_TEST_SET_INVF_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_XD_CSR_INT_INVF_INT_TEST_SET_INVF_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define ELB_XD_CSR_INT_INVF_INT_TEST_SET_INVF_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define ELB_XD_CSR_INT_INVF_INT_TEST_SET_INVF_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_xd_csr::int_invf::int_enable_set                     */
/* Register template: elb_xd_csr::intreg_enable                            */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/xd.gcsr, line: 37 */
/* Field member: elb_xd_csr::intreg_enable.invf_enable                     */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_XD_CSR_INT_INVF_INT_ENABLE_SET_INVF_ENABLE_MSB 0
#define ELB_XD_CSR_INT_INVF_INT_ENABLE_SET_INVF_ENABLE_LSB 0
#define ELB_XD_CSR_INT_INVF_INT_ENABLE_SET_INVF_ENABLE_WIDTH 1
#define ELB_XD_CSR_INT_INVF_INT_ENABLE_SET_INVF_ENABLE_READ_ACCESS 1
#define ELB_XD_CSR_INT_INVF_INT_ENABLE_SET_INVF_ENABLE_WRITE_ACCESS 1
#define ELB_XD_CSR_INT_INVF_INT_ENABLE_SET_INVF_ENABLE_RESET 0x1
#define ELB_XD_CSR_INT_INVF_INT_ENABLE_SET_INVF_ENABLE_FIELD_MASK 0x00000001
#define ELB_XD_CSR_INT_INVF_INT_ENABLE_SET_INVF_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_XD_CSR_INT_INVF_INT_ENABLE_SET_INVF_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_XD_CSR_INT_INVF_INT_ENABLE_SET_INVF_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_xd_csr::int_invf::int_enable_clear                   */
/* Register template: elb_xd_csr::intreg_enable                            */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/xd.gcsr, line: 37 */
/* Field member: elb_xd_csr::intreg_enable.invf_enable                     */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_XD_CSR_INT_INVF_INT_ENABLE_CLEAR_INVF_ENABLE_MSB 0
#define ELB_XD_CSR_INT_INVF_INT_ENABLE_CLEAR_INVF_ENABLE_LSB 0
#define ELB_XD_CSR_INT_INVF_INT_ENABLE_CLEAR_INVF_ENABLE_WIDTH 1
#define ELB_XD_CSR_INT_INVF_INT_ENABLE_CLEAR_INVF_ENABLE_READ_ACCESS 1
#define ELB_XD_CSR_INT_INVF_INT_ENABLE_CLEAR_INVF_ENABLE_WRITE_ACCESS 1
#define ELB_XD_CSR_INT_INVF_INT_ENABLE_CLEAR_INVF_ENABLE_RESET 0x1
#define ELB_XD_CSR_INT_INVF_INT_ENABLE_CLEAR_INVF_ENABLE_FIELD_MASK 0x00000001
#define ELB_XD_CSR_INT_INVF_INT_ENABLE_CLEAR_INVF_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_XD_CSR_INT_INVF_INT_ENABLE_CLEAR_INVF_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_XD_CSR_INT_INVF_INT_ENABLE_CLEAR_INVF_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Addressmap type: elb_xdpicc_csr                                         */
/* Addressmap template: elb_xdpicc_csr                                     */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/xdpicc.gcsr, line: 2 */
#define ELB_XDPICC_CSR_SIZE 0x40000
#define ELB_XDPICC_CSR_BYTE_SIZE 0x100000
/* Register member: elb_xdpicc_csr.cfg_cache_global                        */
/* Register type referenced: elb_xdpicc_csr::cfg_cache_global              */
/* Register template referenced: elb_xdpicc_csr::cfg_cache_global          */
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_OFFSET 0x0
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_BYTE_OFFSET 0x0
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_READ_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_RESET_VALUE 0x00007910
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_RESET_MASK 0xffffffff
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_WRITE_MASK 0x00007fff
/* Register member: elb_xdpicc_csr.cfg_cache_fill_axi                      */
/* Register type referenced: elb_xdpicc_csr::cfg_cache_fill_axi            */
/* Register template referenced: elb_xdpicc_csr::cfg_cache_fill_axi        */
#define ELB_XDPICC_CSR_CFG_CACHE_FILL_AXI_OFFSET 0x1
#define ELB_XDPICC_CSR_CFG_CACHE_FILL_AXI_BYTE_OFFSET 0x4
#define ELB_XDPICC_CSR_CFG_CACHE_FILL_AXI_READ_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_FILL_AXI_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_FILL_AXI_RESET_VALUE 0x00000000
#define ELB_XDPICC_CSR_CFG_CACHE_FILL_AXI_RESET_MASK 0xffffffff
#define ELB_XDPICC_CSR_CFG_CACHE_FILL_AXI_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_CFG_CACHE_FILL_AXI_WRITE_MASK 0x00000fff
/* Memory member: elb_xdpicc_csr.dhs_cache_invalidate                      */
/* Memory type referenced: elb_xdpicc_csr::dhs_cache_invalidate            */
/* Memory template referenced: elb_xdpicc_csr::dhs_cache_invalidate        */
#define ELB_XDPICC_CSR_DHS_CACHE_INVALIDATE_OFFSET 0x2
#define ELB_XDPICC_CSR_DHS_CACHE_INVALIDATE_BYTE_OFFSET 0x8
#define ELB_XDPICC_CSR_DHS_CACHE_INVALIDATE_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_INVALIDATE_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_INVALIDATE_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_INVALIDATE_WRITE_MASK 0xffffffff
/* Wide Memory member: elb_xdpicc_csr.dhs_cache_tag_sram0                  */
/* Wide Memory type referenced: elb_xdpicc_csr::dhs_cache_tag_sram0        */
/* Wide Memory template referenced: elb_xdpicc_csr::dhs_cache_tag_sram0    */
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_OFFSET 0x800
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_BYTE_OFFSET 0x2000
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_WRITE_ACCESS 1
/* Wide Memory member: elb_xdpicc_csr.dhs_cache_tag_sram1                  */
/* Wide Memory type referenced: elb_xdpicc_csr::dhs_cache_tag_sram1        */
/* Wide Memory template referenced: elb_xdpicc_csr::dhs_cache_tag_sram1    */
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_OFFSET 0x1000
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_BYTE_OFFSET 0x4000
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_WRITE_ACCESS 1
/* Wide Memory member: elb_xdpicc_csr.dhs_cache_data_sram0                 */
/* Wide Memory type referenced: elb_xdpicc_csr::dhs_cache_data_sram0       */
/* Wide Memory template referenced: elb_xdpicc_csr::dhs_cache_data_sram0   */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_OFFSET 0x8000
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_BYTE_OFFSET 0x20000
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_WRITE_ACCESS 1
/* Wide Memory member: elb_xdpicc_csr.dhs_cache_data_sram1                 */
/* Wide Memory type referenced: elb_xdpicc_csr::dhs_cache_data_sram1       */
/* Wide Memory template referenced: elb_xdpicc_csr::dhs_cache_data_sram1   */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_OFFSET 0x10000
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_BYTE_OFFSET 0x40000
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_WRITE_ACCESS 1
/* Wide Memory member: elb_xdpicc_csr.dhs_cache_data_sram2                 */
/* Wide Memory type referenced: elb_xdpicc_csr::dhs_cache_data_sram2       */
/* Wide Memory template referenced: elb_xdpicc_csr::dhs_cache_data_sram2   */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_OFFSET 0x18000
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_BYTE_OFFSET 0x60000
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_WRITE_ACCESS 1
/* Wide Memory member: elb_xdpicc_csr.dhs_cache_data_sram3                 */
/* Wide Memory type referenced: elb_xdpicc_csr::dhs_cache_data_sram3       */
/* Wide Memory template referenced: elb_xdpicc_csr::dhs_cache_data_sram3   */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_OFFSET 0x20000
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_BYTE_OFFSET 0x80000
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_WRITE_ACCESS 1
/* Register member: elb_xdpicc_csr.cfg_cache_ecc                           */
/* Register type referenced: elb_xdpicc_csr::cfg_cache_ecc                 */
/* Register template referenced: elb_xdpicc_csr::cfg_cache_ecc             */
#define ELB_XDPICC_CSR_CFG_CACHE_ECC_OFFSET 0x28000
#define ELB_XDPICC_CSR_CFG_CACHE_ECC_BYTE_OFFSET 0xa0000
#define ELB_XDPICC_CSR_CFG_CACHE_ECC_READ_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_ECC_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_ECC_RESET_VALUE 0x00000000
#define ELB_XDPICC_CSR_CFG_CACHE_ECC_RESET_MASK 0xffffffff
#define ELB_XDPICC_CSR_CFG_CACHE_ECC_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_CFG_CACHE_ECC_WRITE_MASK 0x00000007
/* Register member: elb_xdpicc_csr.sta_cache_ecc                           */
/* Register type referenced: elb_xdpicc_csr::sta_cache_ecc                 */
/* Register template referenced: elb_xdpicc_csr::sta_cache_ecc             */
#define ELB_XDPICC_CSR_STA_CACHE_ECC_OFFSET 0x28001
#define ELB_XDPICC_CSR_STA_CACHE_ECC_BYTE_OFFSET 0xa0004
#define ELB_XDPICC_CSR_STA_CACHE_ECC_READ_ACCESS 1
#define ELB_XDPICC_CSR_STA_CACHE_ECC_WRITE_ACCESS 0
#define ELB_XDPICC_CSR_STA_CACHE_ECC_RESET_VALUE 0x00000000
#define ELB_XDPICC_CSR_STA_CACHE_ECC_RESET_MASK 0xfc000000
#define ELB_XDPICC_CSR_STA_CACHE_ECC_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_STA_CACHE_ECC_WRITE_MASK 0x00000000
/* Register member: elb_xdpicc_csr.sta_cache_bist                          */
/* Register type referenced: elb_xdpicc_csr::sta_cache_bist                */
/* Register template referenced: elb_xdpicc_csr::sta_cache_bist            */
#define ELB_XDPICC_CSR_STA_CACHE_BIST_OFFSET 0x28002
#define ELB_XDPICC_CSR_STA_CACHE_BIST_BYTE_OFFSET 0xa0008
#define ELB_XDPICC_CSR_STA_CACHE_BIST_READ_ACCESS 1
#define ELB_XDPICC_CSR_STA_CACHE_BIST_WRITE_ACCESS 0
#define ELB_XDPICC_CSR_STA_CACHE_BIST_RESET_VALUE 0x00000000
#define ELB_XDPICC_CSR_STA_CACHE_BIST_RESET_MASK 0xfffff000
#define ELB_XDPICC_CSR_STA_CACHE_BIST_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_STA_CACHE_BIST_WRITE_MASK 0x00000000
/* Register member: elb_xdpicc_csr.csr_intr                                */
/* Register type referenced: elb_xdpicc_csr::csr_intr                      */
/* Register template referenced: elb_xdpicc_csr::csr_intr                  */
#define ELB_XDPICC_CSR_CSR_INTR_OFFSET 0x28003
#define ELB_XDPICC_CSR_CSR_INTR_BYTE_OFFSET 0xa000c
#define ELB_XDPICC_CSR_CSR_INTR_READ_ACCESS 1
#define ELB_XDPICC_CSR_CSR_INTR_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_CSR_INTR_RESET_VALUE 0x00000000
#define ELB_XDPICC_CSR_CSR_INTR_RESET_MASK 0xfffffffe
#define ELB_XDPICC_CSR_CSR_INTR_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_CSR_INTR_WRITE_MASK 0x00000002
/* Group member: elb_xdpicc_csr.int_groups                                 */
/* Group type referenced: elb_xdpicc_csr::int_groups                       */
/* Group template referenced: elb_xdpicc_csr::intgrp_status                */
#define ELB_XDPICC_CSR_INT_GROUPS_OFFSET 0x28004
#define ELB_XDPICC_CSR_INT_GROUPS_BYTE_OFFSET 0xa0010
#define ELB_XDPICC_CSR_INT_GROUPS_READ_ACCESS 1
#define ELB_XDPICC_CSR_INT_GROUPS_WRITE_ACCESS 1
/* Group member: elb_xdpicc_csr.int_picc                                   */
/* Group type referenced: elb_xdpicc_csr::int_picc                         */
/* Group template referenced: elb_xdpicc_csr::intgrp                       */
#define ELB_XDPICC_CSR_INT_PICC_OFFSET 0x28008
#define ELB_XDPICC_CSR_INT_PICC_BYTE_OFFSET 0xa0020
#define ELB_XDPICC_CSR_INT_PICC_READ_ACCESS 1
#define ELB_XDPICC_CSR_INT_PICC_WRITE_ACCESS 1
/* Register member: elb_xdpicc_csr.cfg_cache_bist                          */
/* Register type referenced: elb_xdpicc_csr::cfg_cache_bist                */
/* Register template referenced: elb_xdpicc_csr::cfg_cache_bist            */
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_OFFSET 0x2800c
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_BYTE_OFFSET 0xa0030
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_READ_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_RESET_VALUE 0x00000000
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_RESET_MASK 0xffffffff
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_WRITE_MASK 0x0000003f
/* Register member: elb_xdpicc_csr.cfg_cache_cnt_ctrl                      */
/* Register type referenced: elb_xdpicc_csr::cfg_cache_cnt_ctrl            */
/* Register template referenced: elb_xdpicc_csr::cfg_cache_cnt_ctrl        */
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_CTRL_OFFSET 0x2800d
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_CTRL_BYTE_OFFSET 0xa0034
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_CTRL_READ_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_CTRL_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_CTRL_RESET_VALUE 0x00000002
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_CTRL_RESET_MASK 0xffffffff
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_CTRL_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_CTRL_WRITE_MASK 0x00000003
/* Memory member: elb_xdpicc_csr.dhs_cache_cnt                             */
/* Memory type referenced: elb_xdpicc_csr::dhs_cache_cnt                   */
/* Memory template referenced: elb_xdpicc_csr::dhs_cache_cnt               */
#define ELB_XDPICC_CSR_DHS_CACHE_CNT_OFFSET 0x28010
#define ELB_XDPICC_CSR_DHS_CACHE_CNT_BYTE_OFFSET 0xa0040
#define ELB_XDPICC_CSR_DHS_CACHE_CNT_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_CNT_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_CNT_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_CNT_WRITE_MASK 0xffffffff
/* Wide Register member: elb_xdpicc_csr.cfg_cache_cnt_range                */
/* Wide Register type referenced: elb_xdpicc_csr::cfg_cache_cnt_range      */
/* Wide Register template referenced: elb_xdpicc_csr::cfg_cache_cnt_range  */
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_RANGE_OFFSET 0x28018
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_RANGE_BYTE_OFFSET 0xa0060
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_RANGE_READ_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_RANGE_WRITE_ACCESS 1
/* Register member: elb_xdpicc_csr::cfg_cache_cnt_range.cfg_cache_cnt_range_0_2 */
/* Register type referenced: elb_xdpicc_csr::cfg_cache_cnt_range::cfg_cache_cnt_range_0_2 */
/* Register template referenced: elb_xdpicc_csr::cfg_cache_cnt_range::cfg_cache_cnt_range_0_2 */
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_RANGE_CFG_CACHE_CNT_RANGE_0_2_OFFSET 0x28018
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_RANGE_CFG_CACHE_CNT_RANGE_0_2_BYTE_OFFSET 0xa0060
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_RANGE_CFG_CACHE_CNT_RANGE_0_2_READ_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_RANGE_CFG_CACHE_CNT_RANGE_0_2_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_RANGE_CFG_CACHE_CNT_RANGE_0_2_RESET_VALUE 0x80000000
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_RANGE_CFG_CACHE_CNT_RANGE_0_2_RESET_MASK 0xffffffff
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_RANGE_CFG_CACHE_CNT_RANGE_0_2_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_RANGE_CFG_CACHE_CNT_RANGE_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_xdpicc_csr::cfg_cache_cnt_range.cfg_cache_cnt_range_1_2 */
/* Register type referenced: elb_xdpicc_csr::cfg_cache_cnt_range::cfg_cache_cnt_range_1_2 */
/* Register template referenced: elb_xdpicc_csr::cfg_cache_cnt_range::cfg_cache_cnt_range_1_2 */
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_RANGE_CFG_CACHE_CNT_RANGE_1_2_OFFSET 0x28019
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_RANGE_CFG_CACHE_CNT_RANGE_1_2_BYTE_OFFSET 0xa0064
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_RANGE_CFG_CACHE_CNT_RANGE_1_2_READ_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_RANGE_CFG_CACHE_CNT_RANGE_1_2_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_RANGE_CFG_CACHE_CNT_RANGE_1_2_RESET_VALUE 0x3fffffff
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_RANGE_CFG_CACHE_CNT_RANGE_1_2_RESET_MASK 0xffffffff
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_RANGE_CFG_CACHE_CNT_RANGE_1_2_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_RANGE_CFG_CACHE_CNT_RANGE_1_2_WRITE_MASK 0x3fffffff
/* Register member: elb_xdpicc_csr.cfg_cache_debug                         */
/* Register type referenced: elb_xdpicc_csr::cfg_cache_debug               */
/* Register template referenced: elb_xdpicc_csr::cfg_cache_debug           */
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_OFFSET 0x2801a
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_BYTE_OFFSET 0xa0068
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_READ_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_RESET_VALUE 0x00000000
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_RESET_MASK 0xffffffff
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_WRITE_MASK 0x00000007
/* Wide Register member: elb_xdpicc_csr.cfg_cache_debug_range              */
/* Wide Register type referenced: elb_xdpicc_csr::cfg_cache_debug_range    */
/* Wide Register template referenced: elb_xdpicc_csr::cfg_cache_debug_range */
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_RANGE_OFFSET 0x2801c
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_RANGE_BYTE_OFFSET 0xa0070
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_RANGE_READ_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_RANGE_WRITE_ACCESS 1
/* Register member: elb_xdpicc_csr::cfg_cache_debug_range.cfg_cache_debug_range_0_2 */
/* Register type referenced: elb_xdpicc_csr::cfg_cache_debug_range::cfg_cache_debug_range_0_2 */
/* Register template referenced: elb_xdpicc_csr::cfg_cache_debug_range::cfg_cache_debug_range_0_2 */
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_0_2_OFFSET 0x2801c
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_0_2_BYTE_OFFSET 0xa0070
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_0_2_READ_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_0_2_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_0_2_RESET_VALUE 0x80000000
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_0_2_RESET_MASK 0xffffffff
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_0_2_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_0_2_WRITE_MASK 0xffffffff
/* Register member: elb_xdpicc_csr::cfg_cache_debug_range.cfg_cache_debug_range_1_2 */
/* Register type referenced: elb_xdpicc_csr::cfg_cache_debug_range::cfg_cache_debug_range_1_2 */
/* Register template referenced: elb_xdpicc_csr::cfg_cache_debug_range::cfg_cache_debug_range_1_2 */
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_1_2_OFFSET 0x2801d
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_1_2_BYTE_OFFSET 0xa0074
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_1_2_READ_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_1_2_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_1_2_RESET_VALUE 0x3fffffff
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_1_2_RESET_MASK 0xffffffff
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_1_2_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_1_2_WRITE_MASK 0x3fffffff
/* Wide Register member: elb_xdpicc_csr.sta_cache_debug                    */
/* Wide Register type referenced: elb_xdpicc_csr::sta_cache_debug          */
/* Wide Register template referenced: elb_xdpicc_csr::sta_cache_debug      */
#define ELB_XDPICC_CSR_STA_CACHE_DEBUG_OFFSET 0x2801e
#define ELB_XDPICC_CSR_STA_CACHE_DEBUG_BYTE_OFFSET 0xa0078
#define ELB_XDPICC_CSR_STA_CACHE_DEBUG_READ_ACCESS 1
#define ELB_XDPICC_CSR_STA_CACHE_DEBUG_WRITE_ACCESS 0
/* Register member: elb_xdpicc_csr::sta_cache_debug.sta_cache_debug_0_2    */
/* Register type referenced: elb_xdpicc_csr::sta_cache_debug::sta_cache_debug_0_2 */
/* Register template referenced: elb_xdpicc_csr::sta_cache_debug::sta_cache_debug_0_2 */
#define ELB_XDPICC_CSR_STA_CACHE_DEBUG_STA_CACHE_DEBUG_0_2_OFFSET 0x2801e
#define ELB_XDPICC_CSR_STA_CACHE_DEBUG_STA_CACHE_DEBUG_0_2_BYTE_OFFSET 0xa0078
#define ELB_XDPICC_CSR_STA_CACHE_DEBUG_STA_CACHE_DEBUG_0_2_READ_ACCESS 1
#define ELB_XDPICC_CSR_STA_CACHE_DEBUG_STA_CACHE_DEBUG_0_2_WRITE_ACCESS 0
#define ELB_XDPICC_CSR_STA_CACHE_DEBUG_STA_CACHE_DEBUG_0_2_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_STA_CACHE_DEBUG_STA_CACHE_DEBUG_0_2_WRITE_MASK 0x00000000
/* Register member: elb_xdpicc_csr::sta_cache_debug.sta_cache_debug_1_2    */
/* Register type referenced: elb_xdpicc_csr::sta_cache_debug::sta_cache_debug_1_2 */
/* Register template referenced: elb_xdpicc_csr::sta_cache_debug::sta_cache_debug_1_2 */
#define ELB_XDPICC_CSR_STA_CACHE_DEBUG_STA_CACHE_DEBUG_1_2_OFFSET 0x2801f
#define ELB_XDPICC_CSR_STA_CACHE_DEBUG_STA_CACHE_DEBUG_1_2_BYTE_OFFSET 0xa007c
#define ELB_XDPICC_CSR_STA_CACHE_DEBUG_STA_CACHE_DEBUG_1_2_READ_ACCESS 1
#define ELB_XDPICC_CSR_STA_CACHE_DEBUG_STA_CACHE_DEBUG_1_2_WRITE_ACCESS 0
#define ELB_XDPICC_CSR_STA_CACHE_DEBUG_STA_CACHE_DEBUG_1_2_RESET_VALUE 0x00000000
#define ELB_XDPICC_CSR_STA_CACHE_DEBUG_STA_CACHE_DEBUG_1_2_RESET_MASK 0xfffffffe
#define ELB_XDPICC_CSR_STA_CACHE_DEBUG_STA_CACHE_DEBUG_1_2_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_STA_CACHE_DEBUG_STA_CACHE_DEBUG_1_2_WRITE_MASK 0x00000000
/* Register member: elb_xdpicc_csr.cfg_cache_ip_debug                      */
/* Register type referenced: elb_xdpicc_csr::cfg_cache_ip_debug            */
/* Register template referenced: elb_xdpicc_csr::cfg_cache_ip_debug        */
#define ELB_XDPICC_CSR_CFG_CACHE_IP_DEBUG_OFFSET 0x28020
#define ELB_XDPICC_CSR_CFG_CACHE_IP_DEBUG_BYTE_OFFSET 0xa0080
#define ELB_XDPICC_CSR_CFG_CACHE_IP_DEBUG_READ_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_IP_DEBUG_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_IP_DEBUG_RESET_VALUE 0x00000000
#define ELB_XDPICC_CSR_CFG_CACHE_IP_DEBUG_RESET_MASK 0xffffffff
#define ELB_XDPICC_CSR_CFG_CACHE_IP_DEBUG_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_CFG_CACHE_IP_DEBUG_WRITE_MASK 0x00000003

/* Register type: elb_xdpicc_csr::cfg_cache_global                         */
/* Register template: elb_xdpicc_csr::cfg_cache_global                     */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 1 */
/* Field member: elb_xdpicc_csr::cfg_cache_global.rd_block_enable          */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_RD_BLOCK_ENABLE_MSB 14
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_RD_BLOCK_ENABLE_LSB 14
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_RD_BLOCK_ENABLE_WIDTH 1
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_RD_BLOCK_ENABLE_READ_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_RD_BLOCK_ENABLE_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_RD_BLOCK_ENABLE_RESET 0x1
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_RD_BLOCK_ENABLE_FIELD_MASK 0x00004000
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_RD_BLOCK_ENABLE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_RD_BLOCK_ENABLE_SET(x) \
   (((x) << 14) & 0x00004000)
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_RD_BLOCK_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: elb_xdpicc_csr::cfg_cache_global.wr_block_enable          */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_WR_BLOCK_ENABLE_MSB 13
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_WR_BLOCK_ENABLE_LSB 13
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_WR_BLOCK_ENABLE_WIDTH 1
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_WR_BLOCK_ENABLE_READ_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_WR_BLOCK_ENABLE_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_WR_BLOCK_ENABLE_RESET 0x1
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_WR_BLOCK_ENABLE_FIELD_MASK 0x00002000
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_WR_BLOCK_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_WR_BLOCK_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_WR_BLOCK_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: elb_xdpicc_csr::cfg_cache_global.wr_local_ack_block_all   */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_WR_LOCAL_ACK_BLOCK_ALL_MSB 12
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_WR_LOCAL_ACK_BLOCK_ALL_LSB 11
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_WR_LOCAL_ACK_BLOCK_ALL_WIDTH 2
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_WR_LOCAL_ACK_BLOCK_ALL_READ_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_WR_LOCAL_ACK_BLOCK_ALL_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_WR_LOCAL_ACK_BLOCK_ALL_RESET 0x3
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_WR_LOCAL_ACK_BLOCK_ALL_FIELD_MASK 0x00001800
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_WR_LOCAL_ACK_BLOCK_ALL_GET(x) \
   (((x) & 0x00001800) >> 11)
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_WR_LOCAL_ACK_BLOCK_ALL_SET(x) \
   (((x) << 11) & 0x00001800)
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_WR_LOCAL_ACK_BLOCK_ALL_MODIFY(r, x) \
   ((((x) << 11) & 0x00001800) | ((r) & 0xffffe7ff))
/* Field member: elb_xdpicc_csr::cfg_cache_global.inval_update_enable      */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_INVAL_UPDATE_ENABLE_MSB 10
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_INVAL_UPDATE_ENABLE_LSB 10
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_INVAL_UPDATE_ENABLE_WIDTH 1
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_INVAL_UPDATE_ENABLE_READ_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_INVAL_UPDATE_ENABLE_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_INVAL_UPDATE_ENABLE_RESET 0x0
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_INVAL_UPDATE_ENABLE_FIELD_MASK 0x00000400
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_INVAL_UPDATE_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_INVAL_UPDATE_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_INVAL_UPDATE_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: elb_xdpicc_csr::cfg_cache_global.wr_early_ack_timer_max   */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_WR_EARLY_ACK_TIMER_MAX_MSB 9
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_WR_EARLY_ACK_TIMER_MAX_LSB 6
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_WR_EARLY_ACK_TIMER_MAX_WIDTH 4
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_WR_EARLY_ACK_TIMER_MAX_READ_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_WR_EARLY_ACK_TIMER_MAX_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_WR_EARLY_ACK_TIMER_MAX_RESET 0x4
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_WR_EARLY_ACK_TIMER_MAX_FIELD_MASK 0x000003c0
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_WR_EARLY_ACK_TIMER_MAX_GET(x) \
   (((x) & 0x000003c0) >> 6)
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_WR_EARLY_ACK_TIMER_MAX_SET(x) \
   (((x) << 6) & 0x000003c0)
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_WR_EARLY_ACK_TIMER_MAX_MODIFY(r, x) \
   ((((x) << 6) & 0x000003c0) | ((r) & 0xfffffc3f))
/* Field member: elb_xdpicc_csr::cfg_cache_global.wr_hit_timer_max         */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_WR_HIT_TIMER_MAX_MSB 5
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_WR_HIT_TIMER_MAX_LSB 2
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_WR_HIT_TIMER_MAX_WIDTH 4
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_WR_HIT_TIMER_MAX_READ_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_WR_HIT_TIMER_MAX_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_WR_HIT_TIMER_MAX_RESET 0x4
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_WR_HIT_TIMER_MAX_FIELD_MASK 0x0000003c
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_WR_HIT_TIMER_MAX_GET(x) \
   (((x) & 0x0000003c) >> 2)
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_WR_HIT_TIMER_MAX_SET(x) \
   (((x) << 2) & 0x0000003c)
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_WR_HIT_TIMER_MAX_MODIFY(r, x) \
   ((((x) << 2) & 0x0000003c) | ((r) & 0xffffffc3))
/* Field member: elb_xdpicc_csr::cfg_cache_global.hash_mode                */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_HASH_MODE_MSB 1
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_HASH_MODE_LSB 1
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_HASH_MODE_WIDTH 1
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_HASH_MODE_READ_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_HASH_MODE_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_HASH_MODE_RESET 0x0
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_HASH_MODE_FIELD_MASK 0x00000002
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_HASH_MODE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_HASH_MODE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_HASH_MODE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_xdpicc_csr::cfg_cache_global.bypass                   */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_BYPASS_MSB 0
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_BYPASS_LSB 0
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_BYPASS_WIDTH 1
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_BYPASS_READ_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_BYPASS_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_BYPASS_RESET 0x0
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_BYPASS_FIELD_MASK 0x00000001
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_BYPASS_GET(x) ((x) & 0x00000001)
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_BYPASS_SET(x) ((x) & 0x00000001)
#define ELB_XDPICC_CSR_CFG_CACHE_GLOBAL_BYPASS_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_xdpicc_csr::cfg_cache_fill_axi                       */
/* Register template: elb_xdpicc_csr::cfg_cache_fill_axi                   */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 14 */
/* Field member: elb_xdpicc_csr::cfg_cache_fill_axi.arqos                  */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_XDPICC_CSR_CFG_CACHE_FILL_AXI_ARQOS_MSB 11
#define ELB_XDPICC_CSR_CFG_CACHE_FILL_AXI_ARQOS_LSB 8
#define ELB_XDPICC_CSR_CFG_CACHE_FILL_AXI_ARQOS_WIDTH 4
#define ELB_XDPICC_CSR_CFG_CACHE_FILL_AXI_ARQOS_READ_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_FILL_AXI_ARQOS_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_FILL_AXI_ARQOS_RESET 0x0
#define ELB_XDPICC_CSR_CFG_CACHE_FILL_AXI_ARQOS_FIELD_MASK 0x00000f00
#define ELB_XDPICC_CSR_CFG_CACHE_FILL_AXI_ARQOS_GET(x) \
   (((x) & 0x00000f00) >> 8)
#define ELB_XDPICC_CSR_CFG_CACHE_FILL_AXI_ARQOS_SET(x) \
   (((x) << 8) & 0x00000f00)
#define ELB_XDPICC_CSR_CFG_CACHE_FILL_AXI_ARQOS_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00) | ((r) & 0xfffff0ff))
/* Field member: elb_xdpicc_csr::cfg_cache_fill_axi.arprot                 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_XDPICC_CSR_CFG_CACHE_FILL_AXI_ARPROT_MSB 7
#define ELB_XDPICC_CSR_CFG_CACHE_FILL_AXI_ARPROT_LSB 5
#define ELB_XDPICC_CSR_CFG_CACHE_FILL_AXI_ARPROT_WIDTH 3
#define ELB_XDPICC_CSR_CFG_CACHE_FILL_AXI_ARPROT_READ_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_FILL_AXI_ARPROT_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_FILL_AXI_ARPROT_RESET 0x0
#define ELB_XDPICC_CSR_CFG_CACHE_FILL_AXI_ARPROT_FIELD_MASK 0x000000e0
#define ELB_XDPICC_CSR_CFG_CACHE_FILL_AXI_ARPROT_GET(x) \
   (((x) & 0x000000e0) >> 5)
#define ELB_XDPICC_CSR_CFG_CACHE_FILL_AXI_ARPROT_SET(x) \
   (((x) << 5) & 0x000000e0)
#define ELB_XDPICC_CSR_CFG_CACHE_FILL_AXI_ARPROT_MODIFY(r, x) \
   ((((x) << 5) & 0x000000e0) | ((r) & 0xffffff1f))
/* Field member: elb_xdpicc_csr::cfg_cache_fill_axi.arlock                 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_XDPICC_CSR_CFG_CACHE_FILL_AXI_ARLOCK_MSB 4
#define ELB_XDPICC_CSR_CFG_CACHE_FILL_AXI_ARLOCK_LSB 4
#define ELB_XDPICC_CSR_CFG_CACHE_FILL_AXI_ARLOCK_WIDTH 1
#define ELB_XDPICC_CSR_CFG_CACHE_FILL_AXI_ARLOCK_READ_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_FILL_AXI_ARLOCK_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_FILL_AXI_ARLOCK_RESET 0x0
#define ELB_XDPICC_CSR_CFG_CACHE_FILL_AXI_ARLOCK_FIELD_MASK 0x00000010
#define ELB_XDPICC_CSR_CFG_CACHE_FILL_AXI_ARLOCK_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_XDPICC_CSR_CFG_CACHE_FILL_AXI_ARLOCK_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_XDPICC_CSR_CFG_CACHE_FILL_AXI_ARLOCK_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_xdpicc_csr::cfg_cache_fill_axi.arcache                */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_XDPICC_CSR_CFG_CACHE_FILL_AXI_ARCACHE_MSB 3
#define ELB_XDPICC_CSR_CFG_CACHE_FILL_AXI_ARCACHE_LSB 0
#define ELB_XDPICC_CSR_CFG_CACHE_FILL_AXI_ARCACHE_WIDTH 4
#define ELB_XDPICC_CSR_CFG_CACHE_FILL_AXI_ARCACHE_READ_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_FILL_AXI_ARCACHE_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_FILL_AXI_ARCACHE_RESET 0x0
#define ELB_XDPICC_CSR_CFG_CACHE_FILL_AXI_ARCACHE_FIELD_MASK 0x0000000f
#define ELB_XDPICC_CSR_CFG_CACHE_FILL_AXI_ARCACHE_GET(x) ((x) & 0x0000000f)
#define ELB_XDPICC_CSR_CFG_CACHE_FILL_AXI_ARCACHE_SET(x) ((x) & 0x0000000f)
#define ELB_XDPICC_CSR_CFG_CACHE_FILL_AXI_ARCACHE_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Memory type: elb_xdpicc_csr::dhs_cache_invalidate                       */
/* Memory template: elb_xdpicc_csr::dhs_cache_invalidate                   */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 23 */
#define ELB_XDPICC_CSR_DHS_CACHE_INVALIDATE_SIZE 0x1
#define ELB_XDPICC_CSR_DHS_CACHE_INVALIDATE_BYTE_SIZE 0x4
#define ELB_XDPICC_CSR_DHS_CACHE_INVALIDATE_ENTRIES 0x1
#define ELB_XDPICC_CSR_DHS_CACHE_INVALIDATE_MSB 31
#define ELB_XDPICC_CSR_DHS_CACHE_INVALIDATE_LSB 0
#define ELB_XDPICC_CSR_DHS_CACHE_INVALIDATE_WIDTH 32
#define ELB_XDPICC_CSR_DHS_CACHE_INVALIDATE_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_INVALIDATE_GET(x) ((x) & 0xffffffff)
#define ELB_XDPICC_CSR_DHS_CACHE_INVALIDATE_SET(x) ((x) & 0xffffffff)
/* Register member: elb_xdpicc_csr::dhs_cache_invalidate.entry             */
/* Register type referenced: elb_xdpicc_csr::dhs_cache_invalidate::entry   */
/* Register template referenced: elb_xdpicc_csr::dhs_cache_invalidate::entry */
#define ELB_XDPICC_CSR_DHS_CACHE_INVALIDATE_ENTRY_OFFSET 0x0
#define ELB_XDPICC_CSR_DHS_CACHE_INVALIDATE_ENTRY_BYTE_OFFSET 0x0
#define ELB_XDPICC_CSR_DHS_CACHE_INVALIDATE_ENTRY_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_INVALIDATE_ENTRY_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_INVALIDATE_ENTRY_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_INVALIDATE_ENTRY_WRITE_MASK 0xffffffff

/* Register type: elb_xdpicc_csr::dhs_cache_invalidate::entry              */
/* Register template: elb_xdpicc_csr::dhs_cache_invalidate::entry          */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 29 */
/* Field member: elb_xdpicc_csr::dhs_cache_invalidate::entry.addr          */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 195 */
#define ELB_XDPICC_CSR_DHS_CACHE_INVALIDATE_ENTRY_ADDR_MSB 31
#define ELB_XDPICC_CSR_DHS_CACHE_INVALIDATE_ENTRY_ADDR_LSB 1
#define ELB_XDPICC_CSR_DHS_CACHE_INVALIDATE_ENTRY_ADDR_WIDTH 31
#define ELB_XDPICC_CSR_DHS_CACHE_INVALIDATE_ENTRY_ADDR_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_INVALIDATE_ENTRY_ADDR_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_INVALIDATE_ENTRY_ADDR_FIELD_MASK 0xfffffffe
#define ELB_XDPICC_CSR_DHS_CACHE_INVALIDATE_ENTRY_ADDR_GET(x) \
   (((x) & 0xfffffffe) >> 1)
#define ELB_XDPICC_CSR_DHS_CACHE_INVALIDATE_ENTRY_ADDR_SET(x) \
   (((x) << 1) & 0xfffffffe)
#define ELB_XDPICC_CSR_DHS_CACHE_INVALIDATE_ENTRY_ADDR_MODIFY(r, x) \
   ((((x) << 1) & 0xfffffffe) | ((r) & 0x00000001))
/* Field member: elb_xdpicc_csr::dhs_cache_invalidate::entry.inval_all     */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 195 */
#define ELB_XDPICC_CSR_DHS_CACHE_INVALIDATE_ENTRY_INVAL_ALL_MSB 0
#define ELB_XDPICC_CSR_DHS_CACHE_INVALIDATE_ENTRY_INVAL_ALL_LSB 0
#define ELB_XDPICC_CSR_DHS_CACHE_INVALIDATE_ENTRY_INVAL_ALL_WIDTH 1
#define ELB_XDPICC_CSR_DHS_CACHE_INVALIDATE_ENTRY_INVAL_ALL_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_INVALIDATE_ENTRY_INVAL_ALL_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_INVALIDATE_ENTRY_INVAL_ALL_FIELD_MASK 0x00000001
#define ELB_XDPICC_CSR_DHS_CACHE_INVALIDATE_ENTRY_INVAL_ALL_GET(x) \
   ((x) & 0x00000001)
#define ELB_XDPICC_CSR_DHS_CACHE_INVALIDATE_ENTRY_INVAL_ALL_SET(x) \
   ((x) & 0x00000001)
#define ELB_XDPICC_CSR_DHS_CACHE_INVALIDATE_ENTRY_INVAL_ALL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Memory type: elb_xdpicc_csr::dhs_cache_tag_sram0                   */
/* Wide Memory template: elb_xdpicc_csr::dhs_cache_tag_sram0               */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 35 */
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_SIZE 0x800
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_BYTE_SIZE 0x2000
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRIES 0x200
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_MSB 119
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_LSB 0
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_WIDTH 120
/* Wide Register member: elb_xdpicc_csr::dhs_cache_tag_sram0.entry         */
/* Wide Register type referenced: elb_xdpicc_csr::dhs_cache_tag_sram0::entry */
/* Wide Register template referenced: elb_xdpicc_csr::dhs_cache_tag_sram0::entry */
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_OFFSET 0x0
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_BYTE_OFFSET 0x0
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_WRITE_ACCESS 1
/* Register member: elb_xdpicc_csr::dhs_cache_tag_sram0::entry.entry_0_4   */
/* Register type referenced: elb_xdpicc_csr::dhs_cache_tag_sram0::entry::entry_0_4 */
/* Register template referenced: elb_xdpicc_csr::dhs_cache_tag_sram0::entry::entry_0_4 */
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_0_4_OFFSET 0x0
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_0_4_BYTE_OFFSET 0x0
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_0_4_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_0_4_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_0_4_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_0_4_WRITE_MASK 0xffffffff
/* Register member: elb_xdpicc_csr::dhs_cache_tag_sram0::entry.entry_1_4   */
/* Register type referenced: elb_xdpicc_csr::dhs_cache_tag_sram0::entry::entry_1_4 */
/* Register template referenced: elb_xdpicc_csr::dhs_cache_tag_sram0::entry::entry_1_4 */
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_1_4_OFFSET 0x1
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_1_4_BYTE_OFFSET 0x4
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_1_4_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_1_4_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_1_4_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_1_4_WRITE_MASK 0xffffffff
/* Register member: elb_xdpicc_csr::dhs_cache_tag_sram0::entry.entry_2_4   */
/* Register type referenced: elb_xdpicc_csr::dhs_cache_tag_sram0::entry::entry_2_4 */
/* Register template referenced: elb_xdpicc_csr::dhs_cache_tag_sram0::entry::entry_2_4 */
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_2_4_OFFSET 0x2
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_2_4_BYTE_OFFSET 0x8
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_2_4_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_2_4_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_2_4_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_2_4_WRITE_MASK 0xffffffff
/* Register member: elb_xdpicc_csr::dhs_cache_tag_sram0::entry.entry_3_4   */
/* Register type referenced: elb_xdpicc_csr::dhs_cache_tag_sram0::entry::entry_3_4 */
/* Register template referenced: elb_xdpicc_csr::dhs_cache_tag_sram0::entry::entry_3_4 */
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_3_4_OFFSET 0x3
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_3_4_BYTE_OFFSET 0xc
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_3_4_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_3_4_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_3_4_RESET_VALUE 0x00000000
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_3_4_RESET_MASK 0xff000000
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_3_4_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_3_4_WRITE_MASK 0x00ffffff

/* Wide Register type: elb_xdpicc_csr::dhs_cache_tag_sram0::entry          */
/* Wide Register template: elb_xdpicc_csr::dhs_cache_tag_sram0::entry      */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 43 */
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_SIZE 0x1
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_BYTE_SIZE 0x10

/* Register type: elb_xdpicc_csr::dhs_cache_tag_sram0::entry::entry_0_4    */
/* Register template: elb_xdpicc_csr::dhs_cache_tag_sram0::entry::entry_0_4 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 43 */
/* Field member: elb_xdpicc_csr::dhs_cache_tag_sram0::entry::entry_0_4.ecc_data_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 195 */
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_0_4_ECC_DATA_31_0_MSB 31
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_0_4_ECC_DATA_31_0_LSB 0
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_0_4_ECC_DATA_31_0_WIDTH 32
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_0_4_ECC_DATA_31_0_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_0_4_ECC_DATA_31_0_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_0_4_ECC_DATA_31_0_FIELD_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_0_4_ECC_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_0_4_ECC_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_0_4_ECC_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_xdpicc_csr::dhs_cache_tag_sram0::entry::entry_1_4    */
/* Register template: elb_xdpicc_csr::dhs_cache_tag_sram0::entry::entry_1_4 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 43 */
/* Field member: elb_xdpicc_csr::dhs_cache_tag_sram0::entry::entry_1_4.ecc_data_63_32 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 195 */
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_1_4_ECC_DATA_63_32_MSB 31
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_1_4_ECC_DATA_63_32_LSB 0
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_1_4_ECC_DATA_63_32_WIDTH 32
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_1_4_ECC_DATA_63_32_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_1_4_ECC_DATA_63_32_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_1_4_ECC_DATA_63_32_FIELD_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_1_4_ECC_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_1_4_ECC_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_1_4_ECC_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_xdpicc_csr::dhs_cache_tag_sram0::entry::entry_2_4    */
/* Register template: elb_xdpicc_csr::dhs_cache_tag_sram0::entry::entry_2_4 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 43 */
/* Field member: elb_xdpicc_csr::dhs_cache_tag_sram0::entry::entry_2_4.ecc_data_95_64 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 195 */
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_2_4_ECC_DATA_95_64_MSB 31
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_2_4_ECC_DATA_95_64_LSB 0
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_2_4_ECC_DATA_95_64_WIDTH 32
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_2_4_ECC_DATA_95_64_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_2_4_ECC_DATA_95_64_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_2_4_ECC_DATA_95_64_FIELD_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_2_4_ECC_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_2_4_ECC_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_2_4_ECC_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_xdpicc_csr::dhs_cache_tag_sram0::entry::entry_3_4    */
/* Register template: elb_xdpicc_csr::dhs_cache_tag_sram0::entry::entry_3_4 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 43 */
/* Field member: elb_xdpicc_csr::dhs_cache_tag_sram0::entry::entry_3_4.ecc_data_119_96 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 195 */
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_3_4_ECC_DATA_119_96_MSB 23
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_3_4_ECC_DATA_119_96_LSB 0
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_3_4_ECC_DATA_119_96_WIDTH 24
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_3_4_ECC_DATA_119_96_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_3_4_ECC_DATA_119_96_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_3_4_ECC_DATA_119_96_FIELD_MASK 0x00ffffff
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_3_4_ECC_DATA_119_96_GET(x) \
   ((x) & 0x00ffffff)
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_3_4_ECC_DATA_119_96_SET(x) \
   ((x) & 0x00ffffff)
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM0_ENTRY_ENTRY_3_4_ECC_DATA_119_96_MODIFY(r, x) \
   (((x) & 0x00ffffff) | ((r) & 0xff000000))

/* Wide Memory type: elb_xdpicc_csr::dhs_cache_tag_sram1                   */
/* Wide Memory template: elb_xdpicc_csr::dhs_cache_tag_sram1               */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 48 */
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_SIZE 0x800
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_BYTE_SIZE 0x2000
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRIES 0x200
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_MSB 119
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_LSB 0
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_WIDTH 120
/* Wide Register member: elb_xdpicc_csr::dhs_cache_tag_sram1.entry         */
/* Wide Register type referenced: elb_xdpicc_csr::dhs_cache_tag_sram1::entry */
/* Wide Register template referenced: elb_xdpicc_csr::dhs_cache_tag_sram1::entry */
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_OFFSET 0x0
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_BYTE_OFFSET 0x0
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_WRITE_ACCESS 1
/* Register member: elb_xdpicc_csr::dhs_cache_tag_sram1::entry.entry_0_4   */
/* Register type referenced: elb_xdpicc_csr::dhs_cache_tag_sram1::entry::entry_0_4 */
/* Register template referenced: elb_xdpicc_csr::dhs_cache_tag_sram1::entry::entry_0_4 */
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_0_4_OFFSET 0x0
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_0_4_BYTE_OFFSET 0x0
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_0_4_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_0_4_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_0_4_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_0_4_WRITE_MASK 0xffffffff
/* Register member: elb_xdpicc_csr::dhs_cache_tag_sram1::entry.entry_1_4   */
/* Register type referenced: elb_xdpicc_csr::dhs_cache_tag_sram1::entry::entry_1_4 */
/* Register template referenced: elb_xdpicc_csr::dhs_cache_tag_sram1::entry::entry_1_4 */
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_1_4_OFFSET 0x1
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_1_4_BYTE_OFFSET 0x4
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_1_4_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_1_4_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_1_4_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_1_4_WRITE_MASK 0xffffffff
/* Register member: elb_xdpicc_csr::dhs_cache_tag_sram1::entry.entry_2_4   */
/* Register type referenced: elb_xdpicc_csr::dhs_cache_tag_sram1::entry::entry_2_4 */
/* Register template referenced: elb_xdpicc_csr::dhs_cache_tag_sram1::entry::entry_2_4 */
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_2_4_OFFSET 0x2
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_2_4_BYTE_OFFSET 0x8
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_2_4_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_2_4_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_2_4_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_2_4_WRITE_MASK 0xffffffff
/* Register member: elb_xdpicc_csr::dhs_cache_tag_sram1::entry.entry_3_4   */
/* Register type referenced: elb_xdpicc_csr::dhs_cache_tag_sram1::entry::entry_3_4 */
/* Register template referenced: elb_xdpicc_csr::dhs_cache_tag_sram1::entry::entry_3_4 */
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_3_4_OFFSET 0x3
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_3_4_BYTE_OFFSET 0xc
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_3_4_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_3_4_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_3_4_RESET_VALUE 0x00000000
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_3_4_RESET_MASK 0xff000000
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_3_4_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_3_4_WRITE_MASK 0x00ffffff

/* Wide Register type: elb_xdpicc_csr::dhs_cache_tag_sram1::entry          */
/* Wide Register template: elb_xdpicc_csr::dhs_cache_tag_sram1::entry      */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 56 */
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_SIZE 0x1
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_BYTE_SIZE 0x10

/* Register type: elb_xdpicc_csr::dhs_cache_tag_sram1::entry::entry_0_4    */
/* Register template: elb_xdpicc_csr::dhs_cache_tag_sram1::entry::entry_0_4 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 56 */
/* Field member: elb_xdpicc_csr::dhs_cache_tag_sram1::entry::entry_0_4.ecc_data_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 195 */
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_0_4_ECC_DATA_31_0_MSB 31
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_0_4_ECC_DATA_31_0_LSB 0
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_0_4_ECC_DATA_31_0_WIDTH 32
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_0_4_ECC_DATA_31_0_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_0_4_ECC_DATA_31_0_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_0_4_ECC_DATA_31_0_FIELD_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_0_4_ECC_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_0_4_ECC_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_0_4_ECC_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_xdpicc_csr::dhs_cache_tag_sram1::entry::entry_1_4    */
/* Register template: elb_xdpicc_csr::dhs_cache_tag_sram1::entry::entry_1_4 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 56 */
/* Field member: elb_xdpicc_csr::dhs_cache_tag_sram1::entry::entry_1_4.ecc_data_63_32 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 195 */
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_1_4_ECC_DATA_63_32_MSB 31
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_1_4_ECC_DATA_63_32_LSB 0
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_1_4_ECC_DATA_63_32_WIDTH 32
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_1_4_ECC_DATA_63_32_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_1_4_ECC_DATA_63_32_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_1_4_ECC_DATA_63_32_FIELD_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_1_4_ECC_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_1_4_ECC_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_1_4_ECC_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_xdpicc_csr::dhs_cache_tag_sram1::entry::entry_2_4    */
/* Register template: elb_xdpicc_csr::dhs_cache_tag_sram1::entry::entry_2_4 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 56 */
/* Field member: elb_xdpicc_csr::dhs_cache_tag_sram1::entry::entry_2_4.ecc_data_95_64 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 195 */
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_2_4_ECC_DATA_95_64_MSB 31
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_2_4_ECC_DATA_95_64_LSB 0
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_2_4_ECC_DATA_95_64_WIDTH 32
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_2_4_ECC_DATA_95_64_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_2_4_ECC_DATA_95_64_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_2_4_ECC_DATA_95_64_FIELD_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_2_4_ECC_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_2_4_ECC_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_2_4_ECC_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_xdpicc_csr::dhs_cache_tag_sram1::entry::entry_3_4    */
/* Register template: elb_xdpicc_csr::dhs_cache_tag_sram1::entry::entry_3_4 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 56 */
/* Field member: elb_xdpicc_csr::dhs_cache_tag_sram1::entry::entry_3_4.ecc_data_119_96 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 195 */
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_3_4_ECC_DATA_119_96_MSB 23
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_3_4_ECC_DATA_119_96_LSB 0
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_3_4_ECC_DATA_119_96_WIDTH 24
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_3_4_ECC_DATA_119_96_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_3_4_ECC_DATA_119_96_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_3_4_ECC_DATA_119_96_FIELD_MASK 0x00ffffff
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_3_4_ECC_DATA_119_96_GET(x) \
   ((x) & 0x00ffffff)
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_3_4_ECC_DATA_119_96_SET(x) \
   ((x) & 0x00ffffff)
#define ELB_XDPICC_CSR_DHS_CACHE_TAG_SRAM1_ENTRY_ENTRY_3_4_ECC_DATA_119_96_MODIFY(r, x) \
   (((x) & 0x00ffffff) | ((r) & 0xff000000))

/* Wide Memory type: elb_xdpicc_csr::dhs_cache_data_sram0                  */
/* Wide Memory template: elb_xdpicc_csr::dhs_cache_data_sram0              */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 61 */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_SIZE 0x8000
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_BYTE_SIZE 0x20000
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRIES 0x1000
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_MSB 136
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_LSB 0
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_WIDTH 137
/* Wide Register member: elb_xdpicc_csr::dhs_cache_data_sram0.entry        */
/* Wide Register type referenced: elb_xdpicc_csr::dhs_cache_data_sram0::entry */
/* Wide Register template referenced: elb_xdpicc_csr::dhs_cache_data_sram0::entry */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_OFFSET 0x0
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_BYTE_OFFSET 0x0
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_WRITE_ACCESS 1
/* Register member: elb_xdpicc_csr::dhs_cache_data_sram0::entry.entry_0_8  */
/* Register type referenced: elb_xdpicc_csr::dhs_cache_data_sram0::entry::entry_0_8 */
/* Register template referenced: elb_xdpicc_csr::dhs_cache_data_sram0::entry::entry_0_8 */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_0_8_OFFSET 0x0
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_0_8_BYTE_OFFSET 0x0
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_0_8_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_0_8_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_0_8_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_0_8_WRITE_MASK 0xffffffff
/* Register member: elb_xdpicc_csr::dhs_cache_data_sram0::entry.entry_1_8  */
/* Register type referenced: elb_xdpicc_csr::dhs_cache_data_sram0::entry::entry_1_8 */
/* Register template referenced: elb_xdpicc_csr::dhs_cache_data_sram0::entry::entry_1_8 */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_1_8_OFFSET 0x1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_1_8_BYTE_OFFSET 0x4
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_1_8_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_1_8_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_1_8_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_1_8_WRITE_MASK 0xffffffff
/* Register member: elb_xdpicc_csr::dhs_cache_data_sram0::entry.entry_2_8  */
/* Register type referenced: elb_xdpicc_csr::dhs_cache_data_sram0::entry::entry_2_8 */
/* Register template referenced: elb_xdpicc_csr::dhs_cache_data_sram0::entry::entry_2_8 */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_2_8_OFFSET 0x2
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_2_8_BYTE_OFFSET 0x8
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_2_8_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_2_8_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_2_8_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_2_8_WRITE_MASK 0xffffffff
/* Register member: elb_xdpicc_csr::dhs_cache_data_sram0::entry.entry_3_8  */
/* Register type referenced: elb_xdpicc_csr::dhs_cache_data_sram0::entry::entry_3_8 */
/* Register template referenced: elb_xdpicc_csr::dhs_cache_data_sram0::entry::entry_3_8 */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_3_8_OFFSET 0x3
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_3_8_BYTE_OFFSET 0xc
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_3_8_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_3_8_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_3_8_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_3_8_WRITE_MASK 0xffffffff
/* Register member: elb_xdpicc_csr::dhs_cache_data_sram0::entry.entry_4_8  */
/* Register type referenced: elb_xdpicc_csr::dhs_cache_data_sram0::entry::entry_4_8 */
/* Register template referenced: elb_xdpicc_csr::dhs_cache_data_sram0::entry::entry_4_8 */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_4_8_OFFSET 0x4
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_4_8_BYTE_OFFSET 0x10
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_4_8_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_4_8_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_4_8_RESET_VALUE 0x00000000
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_4_8_RESET_MASK 0xfffffe00
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_4_8_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_4_8_WRITE_MASK 0x000001ff
/* Register member: elb_xdpicc_csr::dhs_cache_data_sram0::entry.entry_5_8  */
/* Register type referenced: elb_xdpicc_csr::dhs_cache_data_sram0::entry::entry_5_8 */
/* Register template referenced: elb_xdpicc_csr::dhs_cache_data_sram0::entry::entry_5_8 */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_5_8_OFFSET 0x5
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_5_8_BYTE_OFFSET 0x14
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_5_8_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_5_8_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_5_8_RESET_VALUE 0x00000000
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_5_8_RESET_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_5_8_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_5_8_WRITE_MASK 0x00000000
/* Register member: elb_xdpicc_csr::dhs_cache_data_sram0::entry.entry_6_8  */
/* Register type referenced: elb_xdpicc_csr::dhs_cache_data_sram0::entry::entry_6_8 */
/* Register template referenced: elb_xdpicc_csr::dhs_cache_data_sram0::entry::entry_6_8 */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_6_8_OFFSET 0x6
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_6_8_BYTE_OFFSET 0x18
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_6_8_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_6_8_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_6_8_RESET_VALUE 0x00000000
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_6_8_RESET_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_6_8_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_6_8_WRITE_MASK 0x00000000
/* Register member: elb_xdpicc_csr::dhs_cache_data_sram0::entry.entry_7_8  */
/* Register type referenced: elb_xdpicc_csr::dhs_cache_data_sram0::entry::entry_7_8 */
/* Register template referenced: elb_xdpicc_csr::dhs_cache_data_sram0::entry::entry_7_8 */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_7_8_OFFSET 0x7
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_7_8_BYTE_OFFSET 0x1c
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_7_8_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_7_8_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_7_8_RESET_VALUE 0x00000000
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_7_8_RESET_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_7_8_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_7_8_WRITE_MASK 0x00000000

/* Wide Register type: elb_xdpicc_csr::dhs_cache_data_sram0::entry         */
/* Wide Register template: elb_xdpicc_csr::dhs_cache_data_sram0::entry     */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 69 */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_SIZE 0x1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_BYTE_SIZE 0x20

/* Register type: elb_xdpicc_csr::dhs_cache_data_sram0::entry::entry_0_8   */
/* Register template: elb_xdpicc_csr::dhs_cache_data_sram0::entry::entry_0_8 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 69 */
/* Field member: elb_xdpicc_csr::dhs_cache_data_sram0::entry::entry_0_8.data_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 195 */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_0_8_DATA_31_0_MSB 31
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_0_8_DATA_31_0_LSB 0
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_0_8_DATA_31_0_WIDTH 32
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_0_8_DATA_31_0_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_0_8_DATA_31_0_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_0_8_DATA_31_0_FIELD_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_0_8_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_0_8_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_0_8_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_xdpicc_csr::dhs_cache_data_sram0::entry::entry_1_8   */
/* Register template: elb_xdpicc_csr::dhs_cache_data_sram0::entry::entry_1_8 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 69 */
/* Field member: elb_xdpicc_csr::dhs_cache_data_sram0::entry::entry_1_8.data_63_32 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 195 */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_1_8_DATA_63_32_MSB 31
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_1_8_DATA_63_32_LSB 0
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_1_8_DATA_63_32_WIDTH 32
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_1_8_DATA_63_32_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_1_8_DATA_63_32_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_1_8_DATA_63_32_FIELD_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_1_8_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_1_8_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_1_8_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_xdpicc_csr::dhs_cache_data_sram0::entry::entry_2_8   */
/* Register template: elb_xdpicc_csr::dhs_cache_data_sram0::entry::entry_2_8 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 69 */
/* Field member: elb_xdpicc_csr::dhs_cache_data_sram0::entry::entry_2_8.data_95_64 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 195 */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_2_8_DATA_95_64_MSB 31
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_2_8_DATA_95_64_LSB 0
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_2_8_DATA_95_64_WIDTH 32
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_2_8_DATA_95_64_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_2_8_DATA_95_64_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_2_8_DATA_95_64_FIELD_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_2_8_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_2_8_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_2_8_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_xdpicc_csr::dhs_cache_data_sram0::entry::entry_3_8   */
/* Register template: elb_xdpicc_csr::dhs_cache_data_sram0::entry::entry_3_8 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 69 */
/* Field member: elb_xdpicc_csr::dhs_cache_data_sram0::entry::entry_3_8.data_127_96 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 195 */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_3_8_DATA_127_96_MSB 31
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_3_8_DATA_127_96_LSB 0
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_3_8_DATA_127_96_WIDTH 32
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_3_8_DATA_127_96_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_3_8_DATA_127_96_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_3_8_DATA_127_96_FIELD_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_3_8_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_3_8_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_3_8_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_xdpicc_csr::dhs_cache_data_sram0::entry::entry_4_8   */
/* Register template: elb_xdpicc_csr::dhs_cache_data_sram0::entry::entry_4_8 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 69 */
/* Field member: elb_xdpicc_csr::dhs_cache_data_sram0::entry::entry_4_8.ecc */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 195 */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_4_8_ECC_MSB 8
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_4_8_ECC_LSB 0
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_4_8_ECC_WIDTH 9
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_4_8_ECC_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_4_8_ECC_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_4_8_ECC_FIELD_MASK 0x000001ff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_4_8_ECC_GET(x) \
   ((x) & 0x000001ff)
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_4_8_ECC_SET(x) \
   ((x) & 0x000001ff)
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM0_ENTRY_ENTRY_4_8_ECC_MODIFY(r, x) \
   (((x) & 0x000001ff) | ((r) & 0xfffffe00))

/* Register type: elb_xdpicc_csr::dhs_cache_data_sram0::entry::entry_5_8   */
/* Register template: elb_xdpicc_csr::dhs_cache_data_sram0::entry::entry_5_8 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 69 */

/* Register type: elb_xdpicc_csr::dhs_cache_data_sram0::entry::entry_6_8   */
/* Register template: elb_xdpicc_csr::dhs_cache_data_sram0::entry::entry_6_8 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 69 */

/* Register type: elb_xdpicc_csr::dhs_cache_data_sram0::entry::entry_7_8   */
/* Register template: elb_xdpicc_csr::dhs_cache_data_sram0::entry::entry_7_8 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 69 */

/* Wide Memory type: elb_xdpicc_csr::dhs_cache_data_sram1                  */
/* Wide Memory template: elb_xdpicc_csr::dhs_cache_data_sram1              */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 75 */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_SIZE 0x8000
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_BYTE_SIZE 0x20000
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRIES 0x1000
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_MSB 136
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_LSB 0
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_WIDTH 137
/* Wide Register member: elb_xdpicc_csr::dhs_cache_data_sram1.entry        */
/* Wide Register type referenced: elb_xdpicc_csr::dhs_cache_data_sram1::entry */
/* Wide Register template referenced: elb_xdpicc_csr::dhs_cache_data_sram1::entry */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_OFFSET 0x0
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_BYTE_OFFSET 0x0
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_WRITE_ACCESS 1
/* Register member: elb_xdpicc_csr::dhs_cache_data_sram1::entry.entry_0_8  */
/* Register type referenced: elb_xdpicc_csr::dhs_cache_data_sram1::entry::entry_0_8 */
/* Register template referenced: elb_xdpicc_csr::dhs_cache_data_sram1::entry::entry_0_8 */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_0_8_OFFSET 0x0
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_0_8_BYTE_OFFSET 0x0
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_0_8_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_0_8_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_0_8_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_0_8_WRITE_MASK 0xffffffff
/* Register member: elb_xdpicc_csr::dhs_cache_data_sram1::entry.entry_1_8  */
/* Register type referenced: elb_xdpicc_csr::dhs_cache_data_sram1::entry::entry_1_8 */
/* Register template referenced: elb_xdpicc_csr::dhs_cache_data_sram1::entry::entry_1_8 */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_1_8_OFFSET 0x1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_1_8_BYTE_OFFSET 0x4
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_1_8_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_1_8_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_1_8_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_1_8_WRITE_MASK 0xffffffff
/* Register member: elb_xdpicc_csr::dhs_cache_data_sram1::entry.entry_2_8  */
/* Register type referenced: elb_xdpicc_csr::dhs_cache_data_sram1::entry::entry_2_8 */
/* Register template referenced: elb_xdpicc_csr::dhs_cache_data_sram1::entry::entry_2_8 */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_2_8_OFFSET 0x2
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_2_8_BYTE_OFFSET 0x8
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_2_8_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_2_8_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_2_8_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_2_8_WRITE_MASK 0xffffffff
/* Register member: elb_xdpicc_csr::dhs_cache_data_sram1::entry.entry_3_8  */
/* Register type referenced: elb_xdpicc_csr::dhs_cache_data_sram1::entry::entry_3_8 */
/* Register template referenced: elb_xdpicc_csr::dhs_cache_data_sram1::entry::entry_3_8 */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_3_8_OFFSET 0x3
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_3_8_BYTE_OFFSET 0xc
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_3_8_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_3_8_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_3_8_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_3_8_WRITE_MASK 0xffffffff
/* Register member: elb_xdpicc_csr::dhs_cache_data_sram1::entry.entry_4_8  */
/* Register type referenced: elb_xdpicc_csr::dhs_cache_data_sram1::entry::entry_4_8 */
/* Register template referenced: elb_xdpicc_csr::dhs_cache_data_sram1::entry::entry_4_8 */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_4_8_OFFSET 0x4
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_4_8_BYTE_OFFSET 0x10
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_4_8_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_4_8_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_4_8_RESET_VALUE 0x00000000
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_4_8_RESET_MASK 0xfffffe00
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_4_8_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_4_8_WRITE_MASK 0x000001ff
/* Register member: elb_xdpicc_csr::dhs_cache_data_sram1::entry.entry_5_8  */
/* Register type referenced: elb_xdpicc_csr::dhs_cache_data_sram1::entry::entry_5_8 */
/* Register template referenced: elb_xdpicc_csr::dhs_cache_data_sram1::entry::entry_5_8 */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_5_8_OFFSET 0x5
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_5_8_BYTE_OFFSET 0x14
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_5_8_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_5_8_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_5_8_RESET_VALUE 0x00000000
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_5_8_RESET_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_5_8_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_5_8_WRITE_MASK 0x00000000
/* Register member: elb_xdpicc_csr::dhs_cache_data_sram1::entry.entry_6_8  */
/* Register type referenced: elb_xdpicc_csr::dhs_cache_data_sram1::entry::entry_6_8 */
/* Register template referenced: elb_xdpicc_csr::dhs_cache_data_sram1::entry::entry_6_8 */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_6_8_OFFSET 0x6
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_6_8_BYTE_OFFSET 0x18
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_6_8_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_6_8_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_6_8_RESET_VALUE 0x00000000
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_6_8_RESET_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_6_8_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_6_8_WRITE_MASK 0x00000000
/* Register member: elb_xdpicc_csr::dhs_cache_data_sram1::entry.entry_7_8  */
/* Register type referenced: elb_xdpicc_csr::dhs_cache_data_sram1::entry::entry_7_8 */
/* Register template referenced: elb_xdpicc_csr::dhs_cache_data_sram1::entry::entry_7_8 */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_7_8_OFFSET 0x7
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_7_8_BYTE_OFFSET 0x1c
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_7_8_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_7_8_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_7_8_RESET_VALUE 0x00000000
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_7_8_RESET_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_7_8_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_7_8_WRITE_MASK 0x00000000

/* Wide Register type: elb_xdpicc_csr::dhs_cache_data_sram1::entry         */
/* Wide Register template: elb_xdpicc_csr::dhs_cache_data_sram1::entry     */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 83 */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_SIZE 0x1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_BYTE_SIZE 0x20

/* Register type: elb_xdpicc_csr::dhs_cache_data_sram1::entry::entry_0_8   */
/* Register template: elb_xdpicc_csr::dhs_cache_data_sram1::entry::entry_0_8 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 83 */
/* Field member: elb_xdpicc_csr::dhs_cache_data_sram1::entry::entry_0_8.data_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 195 */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_0_8_DATA_31_0_MSB 31
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_0_8_DATA_31_0_LSB 0
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_0_8_DATA_31_0_WIDTH 32
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_0_8_DATA_31_0_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_0_8_DATA_31_0_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_0_8_DATA_31_0_FIELD_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_0_8_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_0_8_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_0_8_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_xdpicc_csr::dhs_cache_data_sram1::entry::entry_1_8   */
/* Register template: elb_xdpicc_csr::dhs_cache_data_sram1::entry::entry_1_8 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 83 */
/* Field member: elb_xdpicc_csr::dhs_cache_data_sram1::entry::entry_1_8.data_63_32 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 195 */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_1_8_DATA_63_32_MSB 31
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_1_8_DATA_63_32_LSB 0
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_1_8_DATA_63_32_WIDTH 32
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_1_8_DATA_63_32_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_1_8_DATA_63_32_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_1_8_DATA_63_32_FIELD_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_1_8_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_1_8_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_1_8_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_xdpicc_csr::dhs_cache_data_sram1::entry::entry_2_8   */
/* Register template: elb_xdpicc_csr::dhs_cache_data_sram1::entry::entry_2_8 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 83 */
/* Field member: elb_xdpicc_csr::dhs_cache_data_sram1::entry::entry_2_8.data_95_64 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 195 */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_2_8_DATA_95_64_MSB 31
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_2_8_DATA_95_64_LSB 0
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_2_8_DATA_95_64_WIDTH 32
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_2_8_DATA_95_64_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_2_8_DATA_95_64_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_2_8_DATA_95_64_FIELD_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_2_8_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_2_8_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_2_8_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_xdpicc_csr::dhs_cache_data_sram1::entry::entry_3_8   */
/* Register template: elb_xdpicc_csr::dhs_cache_data_sram1::entry::entry_3_8 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 83 */
/* Field member: elb_xdpicc_csr::dhs_cache_data_sram1::entry::entry_3_8.data_127_96 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 195 */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_3_8_DATA_127_96_MSB 31
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_3_8_DATA_127_96_LSB 0
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_3_8_DATA_127_96_WIDTH 32
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_3_8_DATA_127_96_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_3_8_DATA_127_96_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_3_8_DATA_127_96_FIELD_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_3_8_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_3_8_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_3_8_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_xdpicc_csr::dhs_cache_data_sram1::entry::entry_4_8   */
/* Register template: elb_xdpicc_csr::dhs_cache_data_sram1::entry::entry_4_8 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 83 */
/* Field member: elb_xdpicc_csr::dhs_cache_data_sram1::entry::entry_4_8.ecc */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 195 */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_4_8_ECC_MSB 8
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_4_8_ECC_LSB 0
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_4_8_ECC_WIDTH 9
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_4_8_ECC_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_4_8_ECC_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_4_8_ECC_FIELD_MASK 0x000001ff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_4_8_ECC_GET(x) \
   ((x) & 0x000001ff)
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_4_8_ECC_SET(x) \
   ((x) & 0x000001ff)
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM1_ENTRY_ENTRY_4_8_ECC_MODIFY(r, x) \
   (((x) & 0x000001ff) | ((r) & 0xfffffe00))

/* Register type: elb_xdpicc_csr::dhs_cache_data_sram1::entry::entry_5_8   */
/* Register template: elb_xdpicc_csr::dhs_cache_data_sram1::entry::entry_5_8 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 83 */

/* Register type: elb_xdpicc_csr::dhs_cache_data_sram1::entry::entry_6_8   */
/* Register template: elb_xdpicc_csr::dhs_cache_data_sram1::entry::entry_6_8 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 83 */

/* Register type: elb_xdpicc_csr::dhs_cache_data_sram1::entry::entry_7_8   */
/* Register template: elb_xdpicc_csr::dhs_cache_data_sram1::entry::entry_7_8 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 83 */

/* Wide Memory type: elb_xdpicc_csr::dhs_cache_data_sram2                  */
/* Wide Memory template: elb_xdpicc_csr::dhs_cache_data_sram2              */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 89 */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_SIZE 0x8000
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_BYTE_SIZE 0x20000
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRIES 0x1000
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_MSB 136
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_LSB 0
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_WIDTH 137
/* Wide Register member: elb_xdpicc_csr::dhs_cache_data_sram2.entry        */
/* Wide Register type referenced: elb_xdpicc_csr::dhs_cache_data_sram2::entry */
/* Wide Register template referenced: elb_xdpicc_csr::dhs_cache_data_sram2::entry */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_OFFSET 0x0
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_BYTE_OFFSET 0x0
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_WRITE_ACCESS 1
/* Register member: elb_xdpicc_csr::dhs_cache_data_sram2::entry.entry_0_8  */
/* Register type referenced: elb_xdpicc_csr::dhs_cache_data_sram2::entry::entry_0_8 */
/* Register template referenced: elb_xdpicc_csr::dhs_cache_data_sram2::entry::entry_0_8 */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_0_8_OFFSET 0x0
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_0_8_BYTE_OFFSET 0x0
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_0_8_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_0_8_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_0_8_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_0_8_WRITE_MASK 0xffffffff
/* Register member: elb_xdpicc_csr::dhs_cache_data_sram2::entry.entry_1_8  */
/* Register type referenced: elb_xdpicc_csr::dhs_cache_data_sram2::entry::entry_1_8 */
/* Register template referenced: elb_xdpicc_csr::dhs_cache_data_sram2::entry::entry_1_8 */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_1_8_OFFSET 0x1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_1_8_BYTE_OFFSET 0x4
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_1_8_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_1_8_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_1_8_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_1_8_WRITE_MASK 0xffffffff
/* Register member: elb_xdpicc_csr::dhs_cache_data_sram2::entry.entry_2_8  */
/* Register type referenced: elb_xdpicc_csr::dhs_cache_data_sram2::entry::entry_2_8 */
/* Register template referenced: elb_xdpicc_csr::dhs_cache_data_sram2::entry::entry_2_8 */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_2_8_OFFSET 0x2
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_2_8_BYTE_OFFSET 0x8
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_2_8_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_2_8_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_2_8_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_2_8_WRITE_MASK 0xffffffff
/* Register member: elb_xdpicc_csr::dhs_cache_data_sram2::entry.entry_3_8  */
/* Register type referenced: elb_xdpicc_csr::dhs_cache_data_sram2::entry::entry_3_8 */
/* Register template referenced: elb_xdpicc_csr::dhs_cache_data_sram2::entry::entry_3_8 */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_3_8_OFFSET 0x3
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_3_8_BYTE_OFFSET 0xc
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_3_8_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_3_8_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_3_8_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_3_8_WRITE_MASK 0xffffffff
/* Register member: elb_xdpicc_csr::dhs_cache_data_sram2::entry.entry_4_8  */
/* Register type referenced: elb_xdpicc_csr::dhs_cache_data_sram2::entry::entry_4_8 */
/* Register template referenced: elb_xdpicc_csr::dhs_cache_data_sram2::entry::entry_4_8 */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_4_8_OFFSET 0x4
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_4_8_BYTE_OFFSET 0x10
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_4_8_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_4_8_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_4_8_RESET_VALUE 0x00000000
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_4_8_RESET_MASK 0xfffffe00
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_4_8_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_4_8_WRITE_MASK 0x000001ff
/* Register member: elb_xdpicc_csr::dhs_cache_data_sram2::entry.entry_5_8  */
/* Register type referenced: elb_xdpicc_csr::dhs_cache_data_sram2::entry::entry_5_8 */
/* Register template referenced: elb_xdpicc_csr::dhs_cache_data_sram2::entry::entry_5_8 */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_5_8_OFFSET 0x5
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_5_8_BYTE_OFFSET 0x14
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_5_8_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_5_8_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_5_8_RESET_VALUE 0x00000000
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_5_8_RESET_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_5_8_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_5_8_WRITE_MASK 0x00000000
/* Register member: elb_xdpicc_csr::dhs_cache_data_sram2::entry.entry_6_8  */
/* Register type referenced: elb_xdpicc_csr::dhs_cache_data_sram2::entry::entry_6_8 */
/* Register template referenced: elb_xdpicc_csr::dhs_cache_data_sram2::entry::entry_6_8 */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_6_8_OFFSET 0x6
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_6_8_BYTE_OFFSET 0x18
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_6_8_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_6_8_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_6_8_RESET_VALUE 0x00000000
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_6_8_RESET_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_6_8_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_6_8_WRITE_MASK 0x00000000
/* Register member: elb_xdpicc_csr::dhs_cache_data_sram2::entry.entry_7_8  */
/* Register type referenced: elb_xdpicc_csr::dhs_cache_data_sram2::entry::entry_7_8 */
/* Register template referenced: elb_xdpicc_csr::dhs_cache_data_sram2::entry::entry_7_8 */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_7_8_OFFSET 0x7
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_7_8_BYTE_OFFSET 0x1c
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_7_8_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_7_8_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_7_8_RESET_VALUE 0x00000000
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_7_8_RESET_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_7_8_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_7_8_WRITE_MASK 0x00000000

/* Wide Register type: elb_xdpicc_csr::dhs_cache_data_sram2::entry         */
/* Wide Register template: elb_xdpicc_csr::dhs_cache_data_sram2::entry     */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 97 */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_SIZE 0x1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_BYTE_SIZE 0x20

/* Register type: elb_xdpicc_csr::dhs_cache_data_sram2::entry::entry_0_8   */
/* Register template: elb_xdpicc_csr::dhs_cache_data_sram2::entry::entry_0_8 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 97 */
/* Field member: elb_xdpicc_csr::dhs_cache_data_sram2::entry::entry_0_8.data_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 195 */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_0_8_DATA_31_0_MSB 31
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_0_8_DATA_31_0_LSB 0
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_0_8_DATA_31_0_WIDTH 32
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_0_8_DATA_31_0_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_0_8_DATA_31_0_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_0_8_DATA_31_0_FIELD_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_0_8_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_0_8_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_0_8_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_xdpicc_csr::dhs_cache_data_sram2::entry::entry_1_8   */
/* Register template: elb_xdpicc_csr::dhs_cache_data_sram2::entry::entry_1_8 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 97 */
/* Field member: elb_xdpicc_csr::dhs_cache_data_sram2::entry::entry_1_8.data_63_32 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 195 */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_1_8_DATA_63_32_MSB 31
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_1_8_DATA_63_32_LSB 0
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_1_8_DATA_63_32_WIDTH 32
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_1_8_DATA_63_32_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_1_8_DATA_63_32_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_1_8_DATA_63_32_FIELD_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_1_8_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_1_8_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_1_8_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_xdpicc_csr::dhs_cache_data_sram2::entry::entry_2_8   */
/* Register template: elb_xdpicc_csr::dhs_cache_data_sram2::entry::entry_2_8 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 97 */
/* Field member: elb_xdpicc_csr::dhs_cache_data_sram2::entry::entry_2_8.data_95_64 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 195 */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_2_8_DATA_95_64_MSB 31
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_2_8_DATA_95_64_LSB 0
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_2_8_DATA_95_64_WIDTH 32
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_2_8_DATA_95_64_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_2_8_DATA_95_64_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_2_8_DATA_95_64_FIELD_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_2_8_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_2_8_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_2_8_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_xdpicc_csr::dhs_cache_data_sram2::entry::entry_3_8   */
/* Register template: elb_xdpicc_csr::dhs_cache_data_sram2::entry::entry_3_8 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 97 */
/* Field member: elb_xdpicc_csr::dhs_cache_data_sram2::entry::entry_3_8.data_127_96 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 195 */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_3_8_DATA_127_96_MSB 31
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_3_8_DATA_127_96_LSB 0
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_3_8_DATA_127_96_WIDTH 32
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_3_8_DATA_127_96_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_3_8_DATA_127_96_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_3_8_DATA_127_96_FIELD_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_3_8_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_3_8_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_3_8_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_xdpicc_csr::dhs_cache_data_sram2::entry::entry_4_8   */
/* Register template: elb_xdpicc_csr::dhs_cache_data_sram2::entry::entry_4_8 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 97 */
/* Field member: elb_xdpicc_csr::dhs_cache_data_sram2::entry::entry_4_8.ecc */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 195 */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_4_8_ECC_MSB 8
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_4_8_ECC_LSB 0
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_4_8_ECC_WIDTH 9
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_4_8_ECC_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_4_8_ECC_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_4_8_ECC_FIELD_MASK 0x000001ff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_4_8_ECC_GET(x) \
   ((x) & 0x000001ff)
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_4_8_ECC_SET(x) \
   ((x) & 0x000001ff)
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM2_ENTRY_ENTRY_4_8_ECC_MODIFY(r, x) \
   (((x) & 0x000001ff) | ((r) & 0xfffffe00))

/* Register type: elb_xdpicc_csr::dhs_cache_data_sram2::entry::entry_5_8   */
/* Register template: elb_xdpicc_csr::dhs_cache_data_sram2::entry::entry_5_8 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 97 */

/* Register type: elb_xdpicc_csr::dhs_cache_data_sram2::entry::entry_6_8   */
/* Register template: elb_xdpicc_csr::dhs_cache_data_sram2::entry::entry_6_8 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 97 */

/* Register type: elb_xdpicc_csr::dhs_cache_data_sram2::entry::entry_7_8   */
/* Register template: elb_xdpicc_csr::dhs_cache_data_sram2::entry::entry_7_8 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 97 */

/* Wide Memory type: elb_xdpicc_csr::dhs_cache_data_sram3                  */
/* Wide Memory template: elb_xdpicc_csr::dhs_cache_data_sram3              */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 103 */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_SIZE 0x8000
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_BYTE_SIZE 0x20000
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRIES 0x1000
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_MSB 136
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_LSB 0
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_WIDTH 137
/* Wide Register member: elb_xdpicc_csr::dhs_cache_data_sram3.entry        */
/* Wide Register type referenced: elb_xdpicc_csr::dhs_cache_data_sram3::entry */
/* Wide Register template referenced: elb_xdpicc_csr::dhs_cache_data_sram3::entry */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_OFFSET 0x0
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_BYTE_OFFSET 0x0
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_WRITE_ACCESS 1
/* Register member: elb_xdpicc_csr::dhs_cache_data_sram3::entry.entry_0_8  */
/* Register type referenced: elb_xdpicc_csr::dhs_cache_data_sram3::entry::entry_0_8 */
/* Register template referenced: elb_xdpicc_csr::dhs_cache_data_sram3::entry::entry_0_8 */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_0_8_OFFSET 0x0
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_0_8_BYTE_OFFSET 0x0
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_0_8_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_0_8_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_0_8_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_0_8_WRITE_MASK 0xffffffff
/* Register member: elb_xdpicc_csr::dhs_cache_data_sram3::entry.entry_1_8  */
/* Register type referenced: elb_xdpicc_csr::dhs_cache_data_sram3::entry::entry_1_8 */
/* Register template referenced: elb_xdpicc_csr::dhs_cache_data_sram3::entry::entry_1_8 */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_1_8_OFFSET 0x1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_1_8_BYTE_OFFSET 0x4
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_1_8_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_1_8_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_1_8_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_1_8_WRITE_MASK 0xffffffff
/* Register member: elb_xdpicc_csr::dhs_cache_data_sram3::entry.entry_2_8  */
/* Register type referenced: elb_xdpicc_csr::dhs_cache_data_sram3::entry::entry_2_8 */
/* Register template referenced: elb_xdpicc_csr::dhs_cache_data_sram3::entry::entry_2_8 */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_2_8_OFFSET 0x2
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_2_8_BYTE_OFFSET 0x8
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_2_8_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_2_8_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_2_8_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_2_8_WRITE_MASK 0xffffffff
/* Register member: elb_xdpicc_csr::dhs_cache_data_sram3::entry.entry_3_8  */
/* Register type referenced: elb_xdpicc_csr::dhs_cache_data_sram3::entry::entry_3_8 */
/* Register template referenced: elb_xdpicc_csr::dhs_cache_data_sram3::entry::entry_3_8 */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_3_8_OFFSET 0x3
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_3_8_BYTE_OFFSET 0xc
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_3_8_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_3_8_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_3_8_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_3_8_WRITE_MASK 0xffffffff
/* Register member: elb_xdpicc_csr::dhs_cache_data_sram3::entry.entry_4_8  */
/* Register type referenced: elb_xdpicc_csr::dhs_cache_data_sram3::entry::entry_4_8 */
/* Register template referenced: elb_xdpicc_csr::dhs_cache_data_sram3::entry::entry_4_8 */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_4_8_OFFSET 0x4
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_4_8_BYTE_OFFSET 0x10
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_4_8_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_4_8_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_4_8_RESET_VALUE 0x00000000
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_4_8_RESET_MASK 0xfffffe00
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_4_8_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_4_8_WRITE_MASK 0x000001ff
/* Register member: elb_xdpicc_csr::dhs_cache_data_sram3::entry.entry_5_8  */
/* Register type referenced: elb_xdpicc_csr::dhs_cache_data_sram3::entry::entry_5_8 */
/* Register template referenced: elb_xdpicc_csr::dhs_cache_data_sram3::entry::entry_5_8 */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_5_8_OFFSET 0x5
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_5_8_BYTE_OFFSET 0x14
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_5_8_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_5_8_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_5_8_RESET_VALUE 0x00000000
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_5_8_RESET_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_5_8_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_5_8_WRITE_MASK 0x00000000
/* Register member: elb_xdpicc_csr::dhs_cache_data_sram3::entry.entry_6_8  */
/* Register type referenced: elb_xdpicc_csr::dhs_cache_data_sram3::entry::entry_6_8 */
/* Register template referenced: elb_xdpicc_csr::dhs_cache_data_sram3::entry::entry_6_8 */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_6_8_OFFSET 0x6
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_6_8_BYTE_OFFSET 0x18
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_6_8_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_6_8_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_6_8_RESET_VALUE 0x00000000
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_6_8_RESET_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_6_8_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_6_8_WRITE_MASK 0x00000000
/* Register member: elb_xdpicc_csr::dhs_cache_data_sram3::entry.entry_7_8  */
/* Register type referenced: elb_xdpicc_csr::dhs_cache_data_sram3::entry::entry_7_8 */
/* Register template referenced: elb_xdpicc_csr::dhs_cache_data_sram3::entry::entry_7_8 */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_7_8_OFFSET 0x7
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_7_8_BYTE_OFFSET 0x1c
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_7_8_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_7_8_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_7_8_RESET_VALUE 0x00000000
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_7_8_RESET_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_7_8_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_7_8_WRITE_MASK 0x00000000

/* Wide Register type: elb_xdpicc_csr::dhs_cache_data_sram3::entry         */
/* Wide Register template: elb_xdpicc_csr::dhs_cache_data_sram3::entry     */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 111 */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_SIZE 0x1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_BYTE_SIZE 0x20

/* Register type: elb_xdpicc_csr::dhs_cache_data_sram3::entry::entry_0_8   */
/* Register template: elb_xdpicc_csr::dhs_cache_data_sram3::entry::entry_0_8 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 111 */
/* Field member: elb_xdpicc_csr::dhs_cache_data_sram3::entry::entry_0_8.data_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 195 */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_0_8_DATA_31_0_MSB 31
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_0_8_DATA_31_0_LSB 0
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_0_8_DATA_31_0_WIDTH 32
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_0_8_DATA_31_0_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_0_8_DATA_31_0_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_0_8_DATA_31_0_FIELD_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_0_8_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_0_8_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_0_8_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_xdpicc_csr::dhs_cache_data_sram3::entry::entry_1_8   */
/* Register template: elb_xdpicc_csr::dhs_cache_data_sram3::entry::entry_1_8 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 111 */
/* Field member: elb_xdpicc_csr::dhs_cache_data_sram3::entry::entry_1_8.data_63_32 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 195 */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_1_8_DATA_63_32_MSB 31
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_1_8_DATA_63_32_LSB 0
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_1_8_DATA_63_32_WIDTH 32
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_1_8_DATA_63_32_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_1_8_DATA_63_32_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_1_8_DATA_63_32_FIELD_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_1_8_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_1_8_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_1_8_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_xdpicc_csr::dhs_cache_data_sram3::entry::entry_2_8   */
/* Register template: elb_xdpicc_csr::dhs_cache_data_sram3::entry::entry_2_8 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 111 */
/* Field member: elb_xdpicc_csr::dhs_cache_data_sram3::entry::entry_2_8.data_95_64 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 195 */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_2_8_DATA_95_64_MSB 31
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_2_8_DATA_95_64_LSB 0
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_2_8_DATA_95_64_WIDTH 32
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_2_8_DATA_95_64_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_2_8_DATA_95_64_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_2_8_DATA_95_64_FIELD_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_2_8_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_2_8_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_2_8_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_xdpicc_csr::dhs_cache_data_sram3::entry::entry_3_8   */
/* Register template: elb_xdpicc_csr::dhs_cache_data_sram3::entry::entry_3_8 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 111 */
/* Field member: elb_xdpicc_csr::dhs_cache_data_sram3::entry::entry_3_8.data_127_96 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 195 */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_3_8_DATA_127_96_MSB 31
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_3_8_DATA_127_96_LSB 0
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_3_8_DATA_127_96_WIDTH 32
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_3_8_DATA_127_96_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_3_8_DATA_127_96_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_3_8_DATA_127_96_FIELD_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_3_8_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_3_8_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_3_8_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_xdpicc_csr::dhs_cache_data_sram3::entry::entry_4_8   */
/* Register template: elb_xdpicc_csr::dhs_cache_data_sram3::entry::entry_4_8 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 111 */
/* Field member: elb_xdpicc_csr::dhs_cache_data_sram3::entry::entry_4_8.ecc */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 195 */
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_4_8_ECC_MSB 8
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_4_8_ECC_LSB 0
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_4_8_ECC_WIDTH 9
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_4_8_ECC_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_4_8_ECC_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_4_8_ECC_FIELD_MASK 0x000001ff
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_4_8_ECC_GET(x) \
   ((x) & 0x000001ff)
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_4_8_ECC_SET(x) \
   ((x) & 0x000001ff)
#define ELB_XDPICC_CSR_DHS_CACHE_DATA_SRAM3_ENTRY_ENTRY_4_8_ECC_MODIFY(r, x) \
   (((x) & 0x000001ff) | ((r) & 0xfffffe00))

/* Register type: elb_xdpicc_csr::dhs_cache_data_sram3::entry::entry_5_8   */
/* Register template: elb_xdpicc_csr::dhs_cache_data_sram3::entry::entry_5_8 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 111 */

/* Register type: elb_xdpicc_csr::dhs_cache_data_sram3::entry::entry_6_8   */
/* Register template: elb_xdpicc_csr::dhs_cache_data_sram3::entry::entry_6_8 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 111 */

/* Register type: elb_xdpicc_csr::dhs_cache_data_sram3::entry::entry_7_8   */
/* Register template: elb_xdpicc_csr::dhs_cache_data_sram3::entry::entry_7_8 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 111 */

/* Register type: elb_xdpicc_csr::cfg_cache_ecc                            */
/* Register template: elb_xdpicc_csr::cfg_cache_ecc                        */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 117 */
/* Field member: elb_xdpicc_csr::cfg_cache_ecc.bypass                      */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_XDPICC_CSR_CFG_CACHE_ECC_BYPASS_MSB 2
#define ELB_XDPICC_CSR_CFG_CACHE_ECC_BYPASS_LSB 2
#define ELB_XDPICC_CSR_CFG_CACHE_ECC_BYPASS_WIDTH 1
#define ELB_XDPICC_CSR_CFG_CACHE_ECC_BYPASS_READ_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_ECC_BYPASS_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_ECC_BYPASS_RESET 0x0
#define ELB_XDPICC_CSR_CFG_CACHE_ECC_BYPASS_FIELD_MASK 0x00000004
#define ELB_XDPICC_CSR_CFG_CACHE_ECC_BYPASS_GET(x) (((x) & 0x00000004) >> 2)
#define ELB_XDPICC_CSR_CFG_CACHE_ECC_BYPASS_SET(x) (((x) << 2) & 0x00000004)
#define ELB_XDPICC_CSR_CFG_CACHE_ECC_BYPASS_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_xdpicc_csr::cfg_cache_ecc.disable_det                 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_XDPICC_CSR_CFG_CACHE_ECC_DISABLE_DET_MSB 1
#define ELB_XDPICC_CSR_CFG_CACHE_ECC_DISABLE_DET_LSB 1
#define ELB_XDPICC_CSR_CFG_CACHE_ECC_DISABLE_DET_WIDTH 1
#define ELB_XDPICC_CSR_CFG_CACHE_ECC_DISABLE_DET_READ_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_ECC_DISABLE_DET_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_ECC_DISABLE_DET_RESET 0x0
#define ELB_XDPICC_CSR_CFG_CACHE_ECC_DISABLE_DET_FIELD_MASK 0x00000002
#define ELB_XDPICC_CSR_CFG_CACHE_ECC_DISABLE_DET_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_XDPICC_CSR_CFG_CACHE_ECC_DISABLE_DET_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_XDPICC_CSR_CFG_CACHE_ECC_DISABLE_DET_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_xdpicc_csr::cfg_cache_ecc.disable_cor                 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_XDPICC_CSR_CFG_CACHE_ECC_DISABLE_COR_MSB 0
#define ELB_XDPICC_CSR_CFG_CACHE_ECC_DISABLE_COR_LSB 0
#define ELB_XDPICC_CSR_CFG_CACHE_ECC_DISABLE_COR_WIDTH 1
#define ELB_XDPICC_CSR_CFG_CACHE_ECC_DISABLE_COR_READ_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_ECC_DISABLE_COR_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_ECC_DISABLE_COR_RESET 0x0
#define ELB_XDPICC_CSR_CFG_CACHE_ECC_DISABLE_COR_FIELD_MASK 0x00000001
#define ELB_XDPICC_CSR_CFG_CACHE_ECC_DISABLE_COR_GET(x) ((x) & 0x00000001)
#define ELB_XDPICC_CSR_CFG_CACHE_ECC_DISABLE_COR_SET(x) ((x) & 0x00000001)
#define ELB_XDPICC_CSR_CFG_CACHE_ECC_DISABLE_COR_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_xdpicc_csr::sta_cache_ecc                            */
/* Register template: elb_xdpicc_csr::sta_cache_ecc                        */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 125 */
/* Field member: elb_xdpicc_csr::sta_cache_ecc.addr                        */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_XDPICC_CSR_STA_CACHE_ECC_ADDR_MSB 25
#define ELB_XDPICC_CSR_STA_CACHE_ECC_ADDR_LSB 11
#define ELB_XDPICC_CSR_STA_CACHE_ECC_ADDR_WIDTH 15
#define ELB_XDPICC_CSR_STA_CACHE_ECC_ADDR_READ_ACCESS 1
#define ELB_XDPICC_CSR_STA_CACHE_ECC_ADDR_WRITE_ACCESS 0
#define ELB_XDPICC_CSR_STA_CACHE_ECC_ADDR_FIELD_MASK 0x03fff800
#define ELB_XDPICC_CSR_STA_CACHE_ECC_ADDR_GET(x) (((x) & 0x03fff800) >> 11)
#define ELB_XDPICC_CSR_STA_CACHE_ECC_ADDR_SET(x) (((x) << 11) & 0x03fff800)
#define ELB_XDPICC_CSR_STA_CACHE_ECC_ADDR_MODIFY(r, x) \
   ((((x) << 11) & 0x03fff800) | ((r) & 0xfc0007ff))
/* Field member: elb_xdpicc_csr::sta_cache_ecc.syndrome                    */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_XDPICC_CSR_STA_CACHE_ECC_SYNDROME_MSB 10
#define ELB_XDPICC_CSR_STA_CACHE_ECC_SYNDROME_LSB 2
#define ELB_XDPICC_CSR_STA_CACHE_ECC_SYNDROME_WIDTH 9
#define ELB_XDPICC_CSR_STA_CACHE_ECC_SYNDROME_READ_ACCESS 1
#define ELB_XDPICC_CSR_STA_CACHE_ECC_SYNDROME_WRITE_ACCESS 0
#define ELB_XDPICC_CSR_STA_CACHE_ECC_SYNDROME_FIELD_MASK 0x000007fc
#define ELB_XDPICC_CSR_STA_CACHE_ECC_SYNDROME_GET(x) \
   (((x) & 0x000007fc) >> 2)
#define ELB_XDPICC_CSR_STA_CACHE_ECC_SYNDROME_SET(x) \
   (((x) << 2) & 0x000007fc)
#define ELB_XDPICC_CSR_STA_CACHE_ECC_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000007fc) | ((r) & 0xfffff803))
/* Field member: elb_xdpicc_csr::sta_cache_ecc.correctable                 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_XDPICC_CSR_STA_CACHE_ECC_CORRECTABLE_MSB 1
#define ELB_XDPICC_CSR_STA_CACHE_ECC_CORRECTABLE_LSB 1
#define ELB_XDPICC_CSR_STA_CACHE_ECC_CORRECTABLE_WIDTH 1
#define ELB_XDPICC_CSR_STA_CACHE_ECC_CORRECTABLE_READ_ACCESS 1
#define ELB_XDPICC_CSR_STA_CACHE_ECC_CORRECTABLE_WRITE_ACCESS 0
#define ELB_XDPICC_CSR_STA_CACHE_ECC_CORRECTABLE_FIELD_MASK 0x00000002
#define ELB_XDPICC_CSR_STA_CACHE_ECC_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_XDPICC_CSR_STA_CACHE_ECC_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_XDPICC_CSR_STA_CACHE_ECC_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_xdpicc_csr::sta_cache_ecc.uncorrectable               */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_XDPICC_CSR_STA_CACHE_ECC_UNCORRECTABLE_MSB 0
#define ELB_XDPICC_CSR_STA_CACHE_ECC_UNCORRECTABLE_LSB 0
#define ELB_XDPICC_CSR_STA_CACHE_ECC_UNCORRECTABLE_WIDTH 1
#define ELB_XDPICC_CSR_STA_CACHE_ECC_UNCORRECTABLE_READ_ACCESS 1
#define ELB_XDPICC_CSR_STA_CACHE_ECC_UNCORRECTABLE_WRITE_ACCESS 0
#define ELB_XDPICC_CSR_STA_CACHE_ECC_UNCORRECTABLE_FIELD_MASK 0x00000001
#define ELB_XDPICC_CSR_STA_CACHE_ECC_UNCORRECTABLE_GET(x) ((x) & 0x00000001)
#define ELB_XDPICC_CSR_STA_CACHE_ECC_UNCORRECTABLE_SET(x) ((x) & 0x00000001)
#define ELB_XDPICC_CSR_STA_CACHE_ECC_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_xdpicc_csr::sta_cache_bist                           */
/* Register template: elb_xdpicc_csr::sta_cache_bist                       */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 133 */
/* Field member: elb_xdpicc_csr::sta_cache_bist.data_sram3_pass            */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM3_PASS_MSB 11
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM3_PASS_LSB 11
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM3_PASS_WIDTH 1
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM3_PASS_READ_ACCESS 1
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM3_PASS_WRITE_ACCESS 0
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM3_PASS_FIELD_MASK 0x00000800
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM3_PASS_GET(x) \
   (((x) & 0x00000800) >> 11)
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM3_PASS_SET(x) \
   (((x) << 11) & 0x00000800)
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM3_PASS_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: elb_xdpicc_csr::sta_cache_bist.data_sram3_fail            */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM3_FAIL_MSB 10
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM3_FAIL_LSB 10
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM3_FAIL_WIDTH 1
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM3_FAIL_READ_ACCESS 1
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM3_FAIL_WRITE_ACCESS 0
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM3_FAIL_FIELD_MASK 0x00000400
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM3_FAIL_GET(x) \
   (((x) & 0x00000400) >> 10)
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM3_FAIL_SET(x) \
   (((x) << 10) & 0x00000400)
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM3_FAIL_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: elb_xdpicc_csr::sta_cache_bist.data_sram2_pass            */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM2_PASS_MSB 9
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM2_PASS_LSB 9
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM2_PASS_WIDTH 1
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM2_PASS_READ_ACCESS 1
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM2_PASS_WRITE_ACCESS 0
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM2_PASS_FIELD_MASK 0x00000200
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM2_PASS_GET(x) \
   (((x) & 0x00000200) >> 9)
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM2_PASS_SET(x) \
   (((x) << 9) & 0x00000200)
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM2_PASS_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: elb_xdpicc_csr::sta_cache_bist.data_sram2_fail            */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM2_FAIL_MSB 8
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM2_FAIL_LSB 8
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM2_FAIL_WIDTH 1
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM2_FAIL_READ_ACCESS 1
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM2_FAIL_WRITE_ACCESS 0
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM2_FAIL_FIELD_MASK 0x00000100
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM2_FAIL_GET(x) \
   (((x) & 0x00000100) >> 8)
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM2_FAIL_SET(x) \
   (((x) << 8) & 0x00000100)
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM2_FAIL_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: elb_xdpicc_csr::sta_cache_bist.data_sram1_pass            */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM1_PASS_MSB 7
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM1_PASS_LSB 7
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM1_PASS_WIDTH 1
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM1_PASS_READ_ACCESS 1
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM1_PASS_WRITE_ACCESS 0
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM1_PASS_FIELD_MASK 0x00000080
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM1_PASS_GET(x) \
   (((x) & 0x00000080) >> 7)
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM1_PASS_SET(x) \
   (((x) << 7) & 0x00000080)
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM1_PASS_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: elb_xdpicc_csr::sta_cache_bist.data_sram1_fail            */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM1_FAIL_MSB 6
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM1_FAIL_LSB 6
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM1_FAIL_WIDTH 1
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM1_FAIL_READ_ACCESS 1
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM1_FAIL_WRITE_ACCESS 0
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM1_FAIL_FIELD_MASK 0x00000040
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM1_FAIL_GET(x) \
   (((x) & 0x00000040) >> 6)
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM1_FAIL_SET(x) \
   (((x) << 6) & 0x00000040)
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM1_FAIL_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: elb_xdpicc_csr::sta_cache_bist.data_sram0_pass            */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM0_PASS_MSB 5
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM0_PASS_LSB 5
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM0_PASS_WIDTH 1
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM0_PASS_READ_ACCESS 1
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM0_PASS_WRITE_ACCESS 0
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM0_PASS_FIELD_MASK 0x00000020
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM0_PASS_GET(x) \
   (((x) & 0x00000020) >> 5)
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM0_PASS_SET(x) \
   (((x) << 5) & 0x00000020)
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM0_PASS_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: elb_xdpicc_csr::sta_cache_bist.data_sram0_fail            */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM0_FAIL_MSB 4
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM0_FAIL_LSB 4
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM0_FAIL_WIDTH 1
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM0_FAIL_READ_ACCESS 1
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM0_FAIL_WRITE_ACCESS 0
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM0_FAIL_FIELD_MASK 0x00000010
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM0_FAIL_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM0_FAIL_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_XDPICC_CSR_STA_CACHE_BIST_DATA_SRAM0_FAIL_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_xdpicc_csr::sta_cache_bist.tag_sram1_pass             */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_XDPICC_CSR_STA_CACHE_BIST_TAG_SRAM1_PASS_MSB 3
#define ELB_XDPICC_CSR_STA_CACHE_BIST_TAG_SRAM1_PASS_LSB 3
#define ELB_XDPICC_CSR_STA_CACHE_BIST_TAG_SRAM1_PASS_WIDTH 1
#define ELB_XDPICC_CSR_STA_CACHE_BIST_TAG_SRAM1_PASS_READ_ACCESS 1
#define ELB_XDPICC_CSR_STA_CACHE_BIST_TAG_SRAM1_PASS_WRITE_ACCESS 0
#define ELB_XDPICC_CSR_STA_CACHE_BIST_TAG_SRAM1_PASS_FIELD_MASK 0x00000008
#define ELB_XDPICC_CSR_STA_CACHE_BIST_TAG_SRAM1_PASS_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_XDPICC_CSR_STA_CACHE_BIST_TAG_SRAM1_PASS_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_XDPICC_CSR_STA_CACHE_BIST_TAG_SRAM1_PASS_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_xdpicc_csr::sta_cache_bist.tag_sram1_fail             */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_XDPICC_CSR_STA_CACHE_BIST_TAG_SRAM1_FAIL_MSB 2
#define ELB_XDPICC_CSR_STA_CACHE_BIST_TAG_SRAM1_FAIL_LSB 2
#define ELB_XDPICC_CSR_STA_CACHE_BIST_TAG_SRAM1_FAIL_WIDTH 1
#define ELB_XDPICC_CSR_STA_CACHE_BIST_TAG_SRAM1_FAIL_READ_ACCESS 1
#define ELB_XDPICC_CSR_STA_CACHE_BIST_TAG_SRAM1_FAIL_WRITE_ACCESS 0
#define ELB_XDPICC_CSR_STA_CACHE_BIST_TAG_SRAM1_FAIL_FIELD_MASK 0x00000004
#define ELB_XDPICC_CSR_STA_CACHE_BIST_TAG_SRAM1_FAIL_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_XDPICC_CSR_STA_CACHE_BIST_TAG_SRAM1_FAIL_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_XDPICC_CSR_STA_CACHE_BIST_TAG_SRAM1_FAIL_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_xdpicc_csr::sta_cache_bist.tag_sram0_pass             */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_XDPICC_CSR_STA_CACHE_BIST_TAG_SRAM0_PASS_MSB 1
#define ELB_XDPICC_CSR_STA_CACHE_BIST_TAG_SRAM0_PASS_LSB 1
#define ELB_XDPICC_CSR_STA_CACHE_BIST_TAG_SRAM0_PASS_WIDTH 1
#define ELB_XDPICC_CSR_STA_CACHE_BIST_TAG_SRAM0_PASS_READ_ACCESS 1
#define ELB_XDPICC_CSR_STA_CACHE_BIST_TAG_SRAM0_PASS_WRITE_ACCESS 0
#define ELB_XDPICC_CSR_STA_CACHE_BIST_TAG_SRAM0_PASS_FIELD_MASK 0x00000002
#define ELB_XDPICC_CSR_STA_CACHE_BIST_TAG_SRAM0_PASS_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_XDPICC_CSR_STA_CACHE_BIST_TAG_SRAM0_PASS_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_XDPICC_CSR_STA_CACHE_BIST_TAG_SRAM0_PASS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_xdpicc_csr::sta_cache_bist.tag_sram0_fail             */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_XDPICC_CSR_STA_CACHE_BIST_TAG_SRAM0_FAIL_MSB 0
#define ELB_XDPICC_CSR_STA_CACHE_BIST_TAG_SRAM0_FAIL_LSB 0
#define ELB_XDPICC_CSR_STA_CACHE_BIST_TAG_SRAM0_FAIL_WIDTH 1
#define ELB_XDPICC_CSR_STA_CACHE_BIST_TAG_SRAM0_FAIL_READ_ACCESS 1
#define ELB_XDPICC_CSR_STA_CACHE_BIST_TAG_SRAM0_FAIL_WRITE_ACCESS 0
#define ELB_XDPICC_CSR_STA_CACHE_BIST_TAG_SRAM0_FAIL_FIELD_MASK 0x00000001
#define ELB_XDPICC_CSR_STA_CACHE_BIST_TAG_SRAM0_FAIL_GET(x) \
   ((x) & 0x00000001)
#define ELB_XDPICC_CSR_STA_CACHE_BIST_TAG_SRAM0_FAIL_SET(x) \
   ((x) & 0x00000001)
#define ELB_XDPICC_CSR_STA_CACHE_BIST_TAG_SRAM0_FAIL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_xdpicc_csr::csr_intr                                 */
/* Register template: elb_xdpicc_csr::csr_intr                             */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/xdpicc.gcsr, line: 111 */
/* Field member: elb_xdpicc_csr::csr_intr.dowstream_enable                 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_XDPICC_CSR_CSR_INTR_DOWSTREAM_ENABLE_MSB 1
#define ELB_XDPICC_CSR_CSR_INTR_DOWSTREAM_ENABLE_LSB 1
#define ELB_XDPICC_CSR_CSR_INTR_DOWSTREAM_ENABLE_WIDTH 1
#define ELB_XDPICC_CSR_CSR_INTR_DOWSTREAM_ENABLE_READ_ACCESS 1
#define ELB_XDPICC_CSR_CSR_INTR_DOWSTREAM_ENABLE_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_CSR_INTR_DOWSTREAM_ENABLE_RESET 0x0
#define ELB_XDPICC_CSR_CSR_INTR_DOWSTREAM_ENABLE_FIELD_MASK 0x00000002
#define ELB_XDPICC_CSR_CSR_INTR_DOWSTREAM_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_XDPICC_CSR_CSR_INTR_DOWSTREAM_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_XDPICC_CSR_CSR_INTR_DOWSTREAM_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_xdpicc_csr::csr_intr.dowstream                        */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 242 */
#define ELB_XDPICC_CSR_CSR_INTR_DOWSTREAM_MSB 0
#define ELB_XDPICC_CSR_CSR_INTR_DOWSTREAM_LSB 0
#define ELB_XDPICC_CSR_CSR_INTR_DOWSTREAM_WIDTH 1
#define ELB_XDPICC_CSR_CSR_INTR_DOWSTREAM_READ_ACCESS 1
#define ELB_XDPICC_CSR_CSR_INTR_DOWSTREAM_WRITE_ACCESS 0
#define ELB_XDPICC_CSR_CSR_INTR_DOWSTREAM_FIELD_MASK 0x00000001
#define ELB_XDPICC_CSR_CSR_INTR_DOWSTREAM_GET(x) ((x) & 0x00000001)
#define ELB_XDPICC_CSR_CSR_INTR_DOWSTREAM_SET(x) ((x) & 0x00000001)
#define ELB_XDPICC_CSR_CSR_INTR_DOWSTREAM_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: elb_xdpicc_csr::int_groups                                  */
/* Group template: elb_xdpicc_csr::intgrp_status                           */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/xdpicc.gcsr, line: 95 */
#define ELB_XDPICC_CSR_INT_GROUPS_SIZE 0x4
#define ELB_XDPICC_CSR_INT_GROUPS_BYTE_SIZE 0x10
/* Register member: elb_xdpicc_csr::intgrp_status.intreg                   */
/* Register type referenced: elb_xdpicc_csr::int_groups::intreg            */
/* Register template referenced: elb_xdpicc_csr::intreg_status             */
#define ELB_XDPICC_CSR_INT_GROUPS_INTREG_OFFSET 0x0
#define ELB_XDPICC_CSR_INT_GROUPS_INTREG_BYTE_OFFSET 0x0
#define ELB_XDPICC_CSR_INT_GROUPS_INTREG_READ_ACCESS 1
#define ELB_XDPICC_CSR_INT_GROUPS_INTREG_WRITE_ACCESS 0
#define ELB_XDPICC_CSR_INT_GROUPS_INTREG_RESET_VALUE 0x00000000
#define ELB_XDPICC_CSR_INT_GROUPS_INTREG_RESET_MASK 0xfffffffe
#define ELB_XDPICC_CSR_INT_GROUPS_INTREG_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_INT_GROUPS_INTREG_WRITE_MASK 0x00000000
/* Register member: elb_xdpicc_csr::intgrp_status.int_enable_rw_reg        */
/* Register type referenced: elb_xdpicc_csr::int_groups::int_enable_rw_reg */
/* Register template referenced: elb_xdpicc_csr::intreg_enable             */
#define ELB_XDPICC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_OFFSET 0x1
#define ELB_XDPICC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_OFFSET 0x4
#define ELB_XDPICC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_ACCESS 1
#define ELB_XDPICC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_VALUE 0x00000001
#define ELB_XDPICC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_MASK 0xffffffff
#define ELB_XDPICC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_MASK 0x00000001
/* Register member: elb_xdpicc_csr::intgrp_status.int_rw_reg               */
/* Register type referenced: elb_xdpicc_csr::int_groups::int_rw_reg        */
/* Register template referenced: elb_xdpicc_csr::intreg_status             */
#define ELB_XDPICC_CSR_INT_GROUPS_INT_RW_REG_OFFSET 0x2
#define ELB_XDPICC_CSR_INT_GROUPS_INT_RW_REG_BYTE_OFFSET 0x8
#define ELB_XDPICC_CSR_INT_GROUPS_INT_RW_REG_READ_ACCESS 1
#define ELB_XDPICC_CSR_INT_GROUPS_INT_RW_REG_WRITE_ACCESS 0
#define ELB_XDPICC_CSR_INT_GROUPS_INT_RW_REG_RESET_VALUE 0x00000000
#define ELB_XDPICC_CSR_INT_GROUPS_INT_RW_REG_RESET_MASK 0xfffffffe
#define ELB_XDPICC_CSR_INT_GROUPS_INT_RW_REG_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_INT_GROUPS_INT_RW_REG_WRITE_MASK 0x00000000

/* Register type: elb_xdpicc_csr::int_groups::intreg                       */
/* Register template: elb_xdpicc_csr::intreg_status                        */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/xdpicc.gcsr, line: 45 */
/* Field member: elb_xdpicc_csr::intreg_status.int_picc_interrupt          */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 242 */
#define ELB_XDPICC_CSR_INT_GROUPS_INTREG_INT_PICC_INTERRUPT_MSB 0
#define ELB_XDPICC_CSR_INT_GROUPS_INTREG_INT_PICC_INTERRUPT_LSB 0
#define ELB_XDPICC_CSR_INT_GROUPS_INTREG_INT_PICC_INTERRUPT_WIDTH 1
#define ELB_XDPICC_CSR_INT_GROUPS_INTREG_INT_PICC_INTERRUPT_READ_ACCESS 1
#define ELB_XDPICC_CSR_INT_GROUPS_INTREG_INT_PICC_INTERRUPT_WRITE_ACCESS 0
#define ELB_XDPICC_CSR_INT_GROUPS_INTREG_INT_PICC_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_XDPICC_CSR_INT_GROUPS_INTREG_INT_PICC_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define ELB_XDPICC_CSR_INT_GROUPS_INTREG_INT_PICC_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define ELB_XDPICC_CSR_INT_GROUPS_INTREG_INT_PICC_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_xdpicc_csr::int_groups::int_enable_rw_reg            */
/* Register template: elb_xdpicc_csr::intreg_enable                        */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/xdpicc.gcsr, line: 33 */
/* Field member: elb_xdpicc_csr::intreg_enable.int_picc_enable             */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_XDPICC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PICC_ENABLE_MSB 0
#define ELB_XDPICC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PICC_ENABLE_LSB 0
#define ELB_XDPICC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PICC_ENABLE_WIDTH 1
#define ELB_XDPICC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PICC_ENABLE_READ_ACCESS 1
#define ELB_XDPICC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PICC_ENABLE_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PICC_ENABLE_RESET 0x1
#define ELB_XDPICC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PICC_ENABLE_FIELD_MASK 0x00000001
#define ELB_XDPICC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PICC_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_XDPICC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PICC_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_XDPICC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PICC_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_xdpicc_csr::int_groups::int_rw_reg                   */
/* Register template: elb_xdpicc_csr::intreg_status                        */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/xdpicc.gcsr, line: 45 */
/* Field member: elb_xdpicc_csr::intreg_status.int_picc_interrupt          */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 242 */
#define ELB_XDPICC_CSR_INT_GROUPS_INT_RW_REG_INT_PICC_INTERRUPT_MSB 0
#define ELB_XDPICC_CSR_INT_GROUPS_INT_RW_REG_INT_PICC_INTERRUPT_LSB 0
#define ELB_XDPICC_CSR_INT_GROUPS_INT_RW_REG_INT_PICC_INTERRUPT_WIDTH 1
#define ELB_XDPICC_CSR_INT_GROUPS_INT_RW_REG_INT_PICC_INTERRUPT_READ_ACCESS 1
#define ELB_XDPICC_CSR_INT_GROUPS_INT_RW_REG_INT_PICC_INTERRUPT_WRITE_ACCESS 0
#define ELB_XDPICC_CSR_INT_GROUPS_INT_RW_REG_INT_PICC_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_XDPICC_CSR_INT_GROUPS_INT_RW_REG_INT_PICC_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define ELB_XDPICC_CSR_INT_GROUPS_INT_RW_REG_INT_PICC_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define ELB_XDPICC_CSR_INT_GROUPS_INT_RW_REG_INT_PICC_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: elb_xdpicc_csr::int_picc                                    */
/* Group template: elb_xdpicc_csr::intgrp                                  */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/xdpicc.gcsr, line: 74 */
#define ELB_XDPICC_CSR_INT_PICC_SIZE 0x4
#define ELB_XDPICC_CSR_INT_PICC_BYTE_SIZE 0x10
/* Register member: elb_xdpicc_csr::intgrp.intreg                          */
/* Register type referenced: elb_xdpicc_csr::int_picc::intreg              */
/* Register template referenced: elb_xdpicc_csr::intreg                    */
#define ELB_XDPICC_CSR_INT_PICC_INTREG_OFFSET 0x0
#define ELB_XDPICC_CSR_INT_PICC_INTREG_BYTE_OFFSET 0x0
#define ELB_XDPICC_CSR_INT_PICC_INTREG_READ_ACCESS 1
#define ELB_XDPICC_CSR_INT_PICC_INTREG_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_INT_PICC_INTREG_RESET_VALUE 0x00000000
#define ELB_XDPICC_CSR_INT_PICC_INTREG_RESET_MASK 0xffffffff
#define ELB_XDPICC_CSR_INT_PICC_INTREG_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_INT_PICC_INTREG_WRITE_MASK 0x0000003f
/* Register member: elb_xdpicc_csr::intgrp.int_test_set                    */
/* Register type referenced: elb_xdpicc_csr::int_picc::int_test_set        */
/* Register template referenced: elb_xdpicc_csr::intreg                    */
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_OFFSET 0x1
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_BYTE_OFFSET 0x4
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_READ_ACCESS 1
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_RESET_VALUE 0x00000000
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_RESET_MASK 0xffffffff
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_WRITE_MASK 0x0000003f
/* Register member: elb_xdpicc_csr::intgrp.int_enable_set                  */
/* Register type referenced: elb_xdpicc_csr::int_picc::int_enable_set      */
/* Register template referenced: elb_xdpicc_csr::intreg_enable             */
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_OFFSET 0x2
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_READ_ACCESS 1
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_RESET_VALUE 0x0000003f
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_WRITE_MASK 0x0000003f
/* Register member: elb_xdpicc_csr::intgrp.int_enable_clear                */
/* Register type referenced: elb_xdpicc_csr::int_picc::int_enable_clear    */
/* Register template referenced: elb_xdpicc_csr::intreg_enable             */
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_OFFSET 0x3
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_READ_ACCESS 1
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_RESET_VALUE 0x0000003f
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_WRITE_MASK 0x0000003f

/* Register type: elb_xdpicc_csr::int_picc::intreg                         */
/* Register template: elb_xdpicc_csr::intreg                               */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/xdpicc.gcsr, line: 10 */
/* Field member: elb_xdpicc_csr::intreg.cache_hbm_bresp_decerr_interrupt   */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_XDPICC_CSR_INT_PICC_INTREG_CACHE_HBM_BRESP_DECERR_INTERRUPT_MSB 5
#define ELB_XDPICC_CSR_INT_PICC_INTREG_CACHE_HBM_BRESP_DECERR_INTERRUPT_LSB 5
#define ELB_XDPICC_CSR_INT_PICC_INTREG_CACHE_HBM_BRESP_DECERR_INTERRUPT_WIDTH 1
#define ELB_XDPICC_CSR_INT_PICC_INTREG_CACHE_HBM_BRESP_DECERR_INTERRUPT_READ_ACCESS 1
#define ELB_XDPICC_CSR_INT_PICC_INTREG_CACHE_HBM_BRESP_DECERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_INT_PICC_INTREG_CACHE_HBM_BRESP_DECERR_INTERRUPT_RESET 0x0
#define ELB_XDPICC_CSR_INT_PICC_INTREG_CACHE_HBM_BRESP_DECERR_INTERRUPT_FIELD_MASK 0x00000020
#define ELB_XDPICC_CSR_INT_PICC_INTREG_CACHE_HBM_BRESP_DECERR_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define ELB_XDPICC_CSR_INT_PICC_INTREG_CACHE_HBM_BRESP_DECERR_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define ELB_XDPICC_CSR_INT_PICC_INTREG_CACHE_HBM_BRESP_DECERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: elb_xdpicc_csr::intreg.cache_hbm_bresp_slverr_interrupt   */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_XDPICC_CSR_INT_PICC_INTREG_CACHE_HBM_BRESP_SLVERR_INTERRUPT_MSB 4
#define ELB_XDPICC_CSR_INT_PICC_INTREG_CACHE_HBM_BRESP_SLVERR_INTERRUPT_LSB 4
#define ELB_XDPICC_CSR_INT_PICC_INTREG_CACHE_HBM_BRESP_SLVERR_INTERRUPT_WIDTH 1
#define ELB_XDPICC_CSR_INT_PICC_INTREG_CACHE_HBM_BRESP_SLVERR_INTERRUPT_READ_ACCESS 1
#define ELB_XDPICC_CSR_INT_PICC_INTREG_CACHE_HBM_BRESP_SLVERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_INT_PICC_INTREG_CACHE_HBM_BRESP_SLVERR_INTERRUPT_RESET 0x0
#define ELB_XDPICC_CSR_INT_PICC_INTREG_CACHE_HBM_BRESP_SLVERR_INTERRUPT_FIELD_MASK 0x00000010
#define ELB_XDPICC_CSR_INT_PICC_INTREG_CACHE_HBM_BRESP_SLVERR_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_XDPICC_CSR_INT_PICC_INTREG_CACHE_HBM_BRESP_SLVERR_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_XDPICC_CSR_INT_PICC_INTREG_CACHE_HBM_BRESP_SLVERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_xdpicc_csr::intreg.cache_hbm_rresp_decerr_interrupt   */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_XDPICC_CSR_INT_PICC_INTREG_CACHE_HBM_RRESP_DECERR_INTERRUPT_MSB 3
#define ELB_XDPICC_CSR_INT_PICC_INTREG_CACHE_HBM_RRESP_DECERR_INTERRUPT_LSB 3
#define ELB_XDPICC_CSR_INT_PICC_INTREG_CACHE_HBM_RRESP_DECERR_INTERRUPT_WIDTH 1
#define ELB_XDPICC_CSR_INT_PICC_INTREG_CACHE_HBM_RRESP_DECERR_INTERRUPT_READ_ACCESS 1
#define ELB_XDPICC_CSR_INT_PICC_INTREG_CACHE_HBM_RRESP_DECERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_INT_PICC_INTREG_CACHE_HBM_RRESP_DECERR_INTERRUPT_RESET 0x0
#define ELB_XDPICC_CSR_INT_PICC_INTREG_CACHE_HBM_RRESP_DECERR_INTERRUPT_FIELD_MASK 0x00000008
#define ELB_XDPICC_CSR_INT_PICC_INTREG_CACHE_HBM_RRESP_DECERR_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_XDPICC_CSR_INT_PICC_INTREG_CACHE_HBM_RRESP_DECERR_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_XDPICC_CSR_INT_PICC_INTREG_CACHE_HBM_RRESP_DECERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_xdpicc_csr::intreg.cache_hbm_rresp_slverr_interrupt   */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_XDPICC_CSR_INT_PICC_INTREG_CACHE_HBM_RRESP_SLVERR_INTERRUPT_MSB 2
#define ELB_XDPICC_CSR_INT_PICC_INTREG_CACHE_HBM_RRESP_SLVERR_INTERRUPT_LSB 2
#define ELB_XDPICC_CSR_INT_PICC_INTREG_CACHE_HBM_RRESP_SLVERR_INTERRUPT_WIDTH 1
#define ELB_XDPICC_CSR_INT_PICC_INTREG_CACHE_HBM_RRESP_SLVERR_INTERRUPT_READ_ACCESS 1
#define ELB_XDPICC_CSR_INT_PICC_INTREG_CACHE_HBM_RRESP_SLVERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_INT_PICC_INTREG_CACHE_HBM_RRESP_SLVERR_INTERRUPT_RESET 0x0
#define ELB_XDPICC_CSR_INT_PICC_INTREG_CACHE_HBM_RRESP_SLVERR_INTERRUPT_FIELD_MASK 0x00000004
#define ELB_XDPICC_CSR_INT_PICC_INTREG_CACHE_HBM_RRESP_SLVERR_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_XDPICC_CSR_INT_PICC_INTREG_CACHE_HBM_RRESP_SLVERR_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_XDPICC_CSR_INT_PICC_INTREG_CACHE_HBM_RRESP_SLVERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_xdpicc_csr::intreg.correctable_ecc_interrupt          */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_XDPICC_CSR_INT_PICC_INTREG_CORRECTABLE_ECC_INTERRUPT_MSB 1
#define ELB_XDPICC_CSR_INT_PICC_INTREG_CORRECTABLE_ECC_INTERRUPT_LSB 1
#define ELB_XDPICC_CSR_INT_PICC_INTREG_CORRECTABLE_ECC_INTERRUPT_WIDTH 1
#define ELB_XDPICC_CSR_INT_PICC_INTREG_CORRECTABLE_ECC_INTERRUPT_READ_ACCESS 1
#define ELB_XDPICC_CSR_INT_PICC_INTREG_CORRECTABLE_ECC_INTERRUPT_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_INT_PICC_INTREG_CORRECTABLE_ECC_INTERRUPT_RESET 0x0
#define ELB_XDPICC_CSR_INT_PICC_INTREG_CORRECTABLE_ECC_INTERRUPT_FIELD_MASK 0x00000002
#define ELB_XDPICC_CSR_INT_PICC_INTREG_CORRECTABLE_ECC_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_XDPICC_CSR_INT_PICC_INTREG_CORRECTABLE_ECC_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_XDPICC_CSR_INT_PICC_INTREG_CORRECTABLE_ECC_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_xdpicc_csr::intreg.uncorrectable_ecc_interrupt        */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_XDPICC_CSR_INT_PICC_INTREG_UNCORRECTABLE_ECC_INTERRUPT_MSB 0
#define ELB_XDPICC_CSR_INT_PICC_INTREG_UNCORRECTABLE_ECC_INTERRUPT_LSB 0
#define ELB_XDPICC_CSR_INT_PICC_INTREG_UNCORRECTABLE_ECC_INTERRUPT_WIDTH 1
#define ELB_XDPICC_CSR_INT_PICC_INTREG_UNCORRECTABLE_ECC_INTERRUPT_READ_ACCESS 1
#define ELB_XDPICC_CSR_INT_PICC_INTREG_UNCORRECTABLE_ECC_INTERRUPT_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_INT_PICC_INTREG_UNCORRECTABLE_ECC_INTERRUPT_RESET 0x0
#define ELB_XDPICC_CSR_INT_PICC_INTREG_UNCORRECTABLE_ECC_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_XDPICC_CSR_INT_PICC_INTREG_UNCORRECTABLE_ECC_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define ELB_XDPICC_CSR_INT_PICC_INTREG_UNCORRECTABLE_ECC_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define ELB_XDPICC_CSR_INT_PICC_INTREG_UNCORRECTABLE_ECC_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_xdpicc_csr::int_picc::int_test_set                   */
/* Register template: elb_xdpicc_csr::intreg                               */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/xdpicc.gcsr, line: 10 */
/* Field member: elb_xdpicc_csr::intreg.cache_hbm_bresp_decerr_interrupt   */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_BRESP_DECERR_INTERRUPT_MSB 5
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_BRESP_DECERR_INTERRUPT_LSB 5
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_BRESP_DECERR_INTERRUPT_WIDTH 1
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_BRESP_DECERR_INTERRUPT_READ_ACCESS 1
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_BRESP_DECERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_BRESP_DECERR_INTERRUPT_RESET 0x0
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_BRESP_DECERR_INTERRUPT_FIELD_MASK 0x00000020
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_BRESP_DECERR_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_BRESP_DECERR_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_BRESP_DECERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: elb_xdpicc_csr::intreg.cache_hbm_bresp_slverr_interrupt   */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_BRESP_SLVERR_INTERRUPT_MSB 4
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_BRESP_SLVERR_INTERRUPT_LSB 4
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_BRESP_SLVERR_INTERRUPT_WIDTH 1
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_BRESP_SLVERR_INTERRUPT_READ_ACCESS 1
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_BRESP_SLVERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_BRESP_SLVERR_INTERRUPT_RESET 0x0
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_BRESP_SLVERR_INTERRUPT_FIELD_MASK 0x00000010
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_BRESP_SLVERR_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_BRESP_SLVERR_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_BRESP_SLVERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_xdpicc_csr::intreg.cache_hbm_rresp_decerr_interrupt   */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_RRESP_DECERR_INTERRUPT_MSB 3
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_RRESP_DECERR_INTERRUPT_LSB 3
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_RRESP_DECERR_INTERRUPT_WIDTH 1
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_RRESP_DECERR_INTERRUPT_READ_ACCESS 1
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_RRESP_DECERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_RRESP_DECERR_INTERRUPT_RESET 0x0
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_RRESP_DECERR_INTERRUPT_FIELD_MASK 0x00000008
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_RRESP_DECERR_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_RRESP_DECERR_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_RRESP_DECERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_xdpicc_csr::intreg.cache_hbm_rresp_slverr_interrupt   */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_RRESP_SLVERR_INTERRUPT_MSB 2
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_RRESP_SLVERR_INTERRUPT_LSB 2
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_RRESP_SLVERR_INTERRUPT_WIDTH 1
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_RRESP_SLVERR_INTERRUPT_READ_ACCESS 1
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_RRESP_SLVERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_RRESP_SLVERR_INTERRUPT_RESET 0x0
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_RRESP_SLVERR_INTERRUPT_FIELD_MASK 0x00000004
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_RRESP_SLVERR_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_RRESP_SLVERR_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_CACHE_HBM_RRESP_SLVERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_xdpicc_csr::intreg.correctable_ecc_interrupt          */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_CORRECTABLE_ECC_INTERRUPT_MSB 1
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_CORRECTABLE_ECC_INTERRUPT_LSB 1
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_CORRECTABLE_ECC_INTERRUPT_WIDTH 1
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_CORRECTABLE_ECC_INTERRUPT_READ_ACCESS 1
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_CORRECTABLE_ECC_INTERRUPT_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_CORRECTABLE_ECC_INTERRUPT_RESET 0x0
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_CORRECTABLE_ECC_INTERRUPT_FIELD_MASK 0x00000002
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_CORRECTABLE_ECC_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_CORRECTABLE_ECC_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_CORRECTABLE_ECC_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_xdpicc_csr::intreg.uncorrectable_ecc_interrupt        */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_UNCORRECTABLE_ECC_INTERRUPT_MSB 0
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_UNCORRECTABLE_ECC_INTERRUPT_LSB 0
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_UNCORRECTABLE_ECC_INTERRUPT_WIDTH 1
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_UNCORRECTABLE_ECC_INTERRUPT_READ_ACCESS 1
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_UNCORRECTABLE_ECC_INTERRUPT_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_UNCORRECTABLE_ECC_INTERRUPT_RESET 0x0
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_UNCORRECTABLE_ECC_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_UNCORRECTABLE_ECC_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_UNCORRECTABLE_ECC_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define ELB_XDPICC_CSR_INT_PICC_INT_TEST_SET_UNCORRECTABLE_ECC_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_xdpicc_csr::int_picc::int_enable_set                 */
/* Register template: elb_xdpicc_csr::intreg_enable                        */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/xdpicc.gcsr, line: 33 */
/* Field member: elb_xdpicc_csr::intreg_enable.cache_hbm_bresp_decerr_enable */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_BRESP_DECERR_ENABLE_MSB 5
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_BRESP_DECERR_ENABLE_LSB 5
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_BRESP_DECERR_ENABLE_WIDTH 1
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_BRESP_DECERR_ENABLE_READ_ACCESS 1
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_BRESP_DECERR_ENABLE_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_BRESP_DECERR_ENABLE_RESET 0x1
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_BRESP_DECERR_ENABLE_FIELD_MASK 0x00000020
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_BRESP_DECERR_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_BRESP_DECERR_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_BRESP_DECERR_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: elb_xdpicc_csr::intreg_enable.cache_hbm_bresp_slverr_enable */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_BRESP_SLVERR_ENABLE_MSB 4
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_BRESP_SLVERR_ENABLE_LSB 4
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_BRESP_SLVERR_ENABLE_WIDTH 1
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_BRESP_SLVERR_ENABLE_READ_ACCESS 1
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_BRESP_SLVERR_ENABLE_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_BRESP_SLVERR_ENABLE_RESET 0x1
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_BRESP_SLVERR_ENABLE_FIELD_MASK 0x00000010
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_BRESP_SLVERR_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_BRESP_SLVERR_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_BRESP_SLVERR_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_xdpicc_csr::intreg_enable.cache_hbm_rresp_decerr_enable */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_RRESP_DECERR_ENABLE_MSB 3
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_RRESP_DECERR_ENABLE_LSB 3
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_RRESP_DECERR_ENABLE_WIDTH 1
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_RRESP_DECERR_ENABLE_READ_ACCESS 1
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_RRESP_DECERR_ENABLE_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_RRESP_DECERR_ENABLE_RESET 0x1
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_RRESP_DECERR_ENABLE_FIELD_MASK 0x00000008
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_RRESP_DECERR_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_RRESP_DECERR_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_RRESP_DECERR_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_xdpicc_csr::intreg_enable.cache_hbm_rresp_slverr_enable */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_RRESP_SLVERR_ENABLE_MSB 2
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_RRESP_SLVERR_ENABLE_LSB 2
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_RRESP_SLVERR_ENABLE_WIDTH 1
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_RRESP_SLVERR_ENABLE_READ_ACCESS 1
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_RRESP_SLVERR_ENABLE_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_RRESP_SLVERR_ENABLE_RESET 0x1
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_RRESP_SLVERR_ENABLE_FIELD_MASK 0x00000004
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_RRESP_SLVERR_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_RRESP_SLVERR_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_CACHE_HBM_RRESP_SLVERR_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_xdpicc_csr::intreg_enable.correctable_ecc_enable      */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_CORRECTABLE_ECC_ENABLE_MSB 1
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_CORRECTABLE_ECC_ENABLE_LSB 1
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_CORRECTABLE_ECC_ENABLE_WIDTH 1
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_CORRECTABLE_ECC_ENABLE_READ_ACCESS 1
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_CORRECTABLE_ECC_ENABLE_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_CORRECTABLE_ECC_ENABLE_RESET 0x1
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_CORRECTABLE_ECC_ENABLE_FIELD_MASK 0x00000002
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_CORRECTABLE_ECC_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_CORRECTABLE_ECC_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_CORRECTABLE_ECC_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_xdpicc_csr::intreg_enable.uncorrectable_ecc_enable    */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_UNCORRECTABLE_ECC_ENABLE_MSB 0
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_UNCORRECTABLE_ECC_ENABLE_LSB 0
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_UNCORRECTABLE_ECC_ENABLE_WIDTH 1
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_UNCORRECTABLE_ECC_ENABLE_READ_ACCESS 1
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_UNCORRECTABLE_ECC_ENABLE_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_UNCORRECTABLE_ECC_ENABLE_RESET 0x1
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_UNCORRECTABLE_ECC_ENABLE_FIELD_MASK 0x00000001
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_UNCORRECTABLE_ECC_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_UNCORRECTABLE_ECC_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_SET_UNCORRECTABLE_ECC_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_xdpicc_csr::int_picc::int_enable_clear               */
/* Register template: elb_xdpicc_csr::intreg_enable                        */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/xdpicc.gcsr, line: 33 */
/* Field member: elb_xdpicc_csr::intreg_enable.cache_hbm_bresp_decerr_enable */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_BRESP_DECERR_ENABLE_MSB 5
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_BRESP_DECERR_ENABLE_LSB 5
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_BRESP_DECERR_ENABLE_WIDTH 1
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_BRESP_DECERR_ENABLE_READ_ACCESS 1
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_BRESP_DECERR_ENABLE_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_BRESP_DECERR_ENABLE_RESET 0x1
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_BRESP_DECERR_ENABLE_FIELD_MASK 0x00000020
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_BRESP_DECERR_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_BRESP_DECERR_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_BRESP_DECERR_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: elb_xdpicc_csr::intreg_enable.cache_hbm_bresp_slverr_enable */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_BRESP_SLVERR_ENABLE_MSB 4
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_BRESP_SLVERR_ENABLE_LSB 4
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_BRESP_SLVERR_ENABLE_WIDTH 1
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_BRESP_SLVERR_ENABLE_READ_ACCESS 1
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_BRESP_SLVERR_ENABLE_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_BRESP_SLVERR_ENABLE_RESET 0x1
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_BRESP_SLVERR_ENABLE_FIELD_MASK 0x00000010
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_BRESP_SLVERR_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_BRESP_SLVERR_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_BRESP_SLVERR_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_xdpicc_csr::intreg_enable.cache_hbm_rresp_decerr_enable */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_RRESP_DECERR_ENABLE_MSB 3
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_RRESP_DECERR_ENABLE_LSB 3
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_RRESP_DECERR_ENABLE_WIDTH 1
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_RRESP_DECERR_ENABLE_READ_ACCESS 1
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_RRESP_DECERR_ENABLE_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_RRESP_DECERR_ENABLE_RESET 0x1
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_RRESP_DECERR_ENABLE_FIELD_MASK 0x00000008
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_RRESP_DECERR_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_RRESP_DECERR_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_RRESP_DECERR_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_xdpicc_csr::intreg_enable.cache_hbm_rresp_slverr_enable */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_RRESP_SLVERR_ENABLE_MSB 2
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_RRESP_SLVERR_ENABLE_LSB 2
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_RRESP_SLVERR_ENABLE_WIDTH 1
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_RRESP_SLVERR_ENABLE_READ_ACCESS 1
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_RRESP_SLVERR_ENABLE_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_RRESP_SLVERR_ENABLE_RESET 0x1
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_RRESP_SLVERR_ENABLE_FIELD_MASK 0x00000004
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_RRESP_SLVERR_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_RRESP_SLVERR_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CACHE_HBM_RRESP_SLVERR_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_xdpicc_csr::intreg_enable.correctable_ecc_enable      */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CORRECTABLE_ECC_ENABLE_MSB 1
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CORRECTABLE_ECC_ENABLE_LSB 1
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CORRECTABLE_ECC_ENABLE_WIDTH 1
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CORRECTABLE_ECC_ENABLE_READ_ACCESS 1
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CORRECTABLE_ECC_ENABLE_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CORRECTABLE_ECC_ENABLE_RESET 0x1
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CORRECTABLE_ECC_ENABLE_FIELD_MASK 0x00000002
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CORRECTABLE_ECC_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CORRECTABLE_ECC_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_CORRECTABLE_ECC_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_xdpicc_csr::intreg_enable.uncorrectable_ecc_enable    */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_UNCORRECTABLE_ECC_ENABLE_MSB 0
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_UNCORRECTABLE_ECC_ENABLE_LSB 0
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_UNCORRECTABLE_ECC_ENABLE_WIDTH 1
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_UNCORRECTABLE_ECC_ENABLE_READ_ACCESS 1
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_UNCORRECTABLE_ECC_ENABLE_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_UNCORRECTABLE_ECC_ENABLE_RESET 0x1
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_UNCORRECTABLE_ECC_ENABLE_FIELD_MASK 0x00000001
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_UNCORRECTABLE_ECC_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_UNCORRECTABLE_ECC_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_XDPICC_CSR_INT_PICC_INT_ENABLE_CLEAR_UNCORRECTABLE_ECC_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_xdpicc_csr::cfg_cache_bist                           */
/* Register template: elb_xdpicc_csr::cfg_cache_bist                       */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 159 */
/* Field member: elb_xdpicc_csr::cfg_cache_bist.data_sram3_run             */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_DATA_SRAM3_RUN_MSB 5
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_DATA_SRAM3_RUN_LSB 5
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_DATA_SRAM3_RUN_WIDTH 1
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_DATA_SRAM3_RUN_READ_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_DATA_SRAM3_RUN_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_DATA_SRAM3_RUN_RESET 0x0
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_DATA_SRAM3_RUN_FIELD_MASK 0x00000020
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_DATA_SRAM3_RUN_GET(x) \
   (((x) & 0x00000020) >> 5)
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_DATA_SRAM3_RUN_SET(x) \
   (((x) << 5) & 0x00000020)
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_DATA_SRAM3_RUN_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: elb_xdpicc_csr::cfg_cache_bist.data_sram2_run             */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_DATA_SRAM2_RUN_MSB 4
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_DATA_SRAM2_RUN_LSB 4
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_DATA_SRAM2_RUN_WIDTH 1
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_DATA_SRAM2_RUN_READ_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_DATA_SRAM2_RUN_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_DATA_SRAM2_RUN_RESET 0x0
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_DATA_SRAM2_RUN_FIELD_MASK 0x00000010
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_DATA_SRAM2_RUN_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_DATA_SRAM2_RUN_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_DATA_SRAM2_RUN_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_xdpicc_csr::cfg_cache_bist.data_sram1_run             */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_DATA_SRAM1_RUN_MSB 3
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_DATA_SRAM1_RUN_LSB 3
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_DATA_SRAM1_RUN_WIDTH 1
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_DATA_SRAM1_RUN_READ_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_DATA_SRAM1_RUN_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_DATA_SRAM1_RUN_RESET 0x0
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_DATA_SRAM1_RUN_FIELD_MASK 0x00000008
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_DATA_SRAM1_RUN_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_DATA_SRAM1_RUN_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_DATA_SRAM1_RUN_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_xdpicc_csr::cfg_cache_bist.data_sram0_run             */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_DATA_SRAM0_RUN_MSB 2
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_DATA_SRAM0_RUN_LSB 2
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_DATA_SRAM0_RUN_WIDTH 1
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_DATA_SRAM0_RUN_READ_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_DATA_SRAM0_RUN_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_DATA_SRAM0_RUN_RESET 0x0
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_DATA_SRAM0_RUN_FIELD_MASK 0x00000004
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_DATA_SRAM0_RUN_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_DATA_SRAM0_RUN_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_DATA_SRAM0_RUN_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_xdpicc_csr::cfg_cache_bist.tag_sram1_run              */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_TAG_SRAM1_RUN_MSB 1
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_TAG_SRAM1_RUN_LSB 1
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_TAG_SRAM1_RUN_WIDTH 1
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_TAG_SRAM1_RUN_READ_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_TAG_SRAM1_RUN_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_TAG_SRAM1_RUN_RESET 0x0
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_TAG_SRAM1_RUN_FIELD_MASK 0x00000002
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_TAG_SRAM1_RUN_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_TAG_SRAM1_RUN_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_TAG_SRAM1_RUN_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_xdpicc_csr::cfg_cache_bist.tag_sram0_run              */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_TAG_SRAM0_RUN_MSB 0
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_TAG_SRAM0_RUN_LSB 0
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_TAG_SRAM0_RUN_WIDTH 1
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_TAG_SRAM0_RUN_READ_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_TAG_SRAM0_RUN_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_TAG_SRAM0_RUN_RESET 0x0
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_TAG_SRAM0_RUN_FIELD_MASK 0x00000001
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_TAG_SRAM0_RUN_GET(x) ((x) & 0x00000001)
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_TAG_SRAM0_RUN_SET(x) ((x) & 0x00000001)
#define ELB_XDPICC_CSR_CFG_CACHE_BIST_TAG_SRAM0_RUN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_xdpicc_csr::cfg_cache_cnt_ctrl                       */
/* Register template: elb_xdpicc_csr::cfg_cache_cnt_ctrl                   */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 170 */
/* Field member: elb_xdpicc_csr::cfg_cache_cnt_ctrl.saturate_stop          */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_CTRL_SATURATE_STOP_MSB 1
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_CTRL_SATURATE_STOP_LSB 1
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_CTRL_SATURATE_STOP_WIDTH 1
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_CTRL_SATURATE_STOP_READ_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_CTRL_SATURATE_STOP_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_CTRL_SATURATE_STOP_RESET 0x1
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_CTRL_SATURATE_STOP_FIELD_MASK 0x00000002
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_CTRL_SATURATE_STOP_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_CTRL_SATURATE_STOP_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_CTRL_SATURATE_STOP_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_xdpicc_csr::cfg_cache_cnt_ctrl.clr_cnt                */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_CTRL_CLR_CNT_MSB 0
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_CTRL_CLR_CNT_LSB 0
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_CTRL_CLR_CNT_WIDTH 1
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_CTRL_CLR_CNT_READ_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_CTRL_CLR_CNT_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_CTRL_CLR_CNT_RESET 0x0
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_CTRL_CLR_CNT_FIELD_MASK 0x00000001
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_CTRL_CLR_CNT_GET(x) ((x) & 0x00000001)
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_CTRL_CLR_CNT_SET(x) ((x) & 0x00000001)
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_CTRL_CLR_CNT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Memory type: elb_xdpicc_csr::dhs_cache_cnt                              */
/* Memory template: elb_xdpicc_csr::dhs_cache_cnt                          */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 177 */
#define ELB_XDPICC_CSR_DHS_CACHE_CNT_SIZE 0x8
#define ELB_XDPICC_CSR_DHS_CACHE_CNT_BYTE_SIZE 0x20
#define ELB_XDPICC_CSR_DHS_CACHE_CNT_ENTRIES 0x6
#define ELB_XDPICC_CSR_DHS_CACHE_CNT_MSB 31
#define ELB_XDPICC_CSR_DHS_CACHE_CNT_LSB 0
#define ELB_XDPICC_CSR_DHS_CACHE_CNT_WIDTH 32
#define ELB_XDPICC_CSR_DHS_CACHE_CNT_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_CNT_GET(x) ((x) & 0xffffffff)
#define ELB_XDPICC_CSR_DHS_CACHE_CNT_SET(x) ((x) & 0xffffffff)
/* Register member: elb_xdpicc_csr::dhs_cache_cnt.entry                    */
/* Register type referenced: elb_xdpicc_csr::dhs_cache_cnt::entry          */
/* Register template referenced: elb_xdpicc_csr::dhs_cache_cnt::entry      */
#define ELB_XDPICC_CSR_DHS_CACHE_CNT_ENTRY_OFFSET 0x0
#define ELB_XDPICC_CSR_DHS_CACHE_CNT_ENTRY_BYTE_OFFSET 0x0
#define ELB_XDPICC_CSR_DHS_CACHE_CNT_ENTRY_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_CNT_ENTRY_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_CNT_ENTRY_READ_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_CNT_ENTRY_WRITE_MASK 0xffffffff

/* Register type: elb_xdpicc_csr::dhs_cache_cnt::entry                     */
/* Register template: elb_xdpicc_csr::dhs_cache_cnt::entry                 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 184 */
/* Field member: elb_xdpicc_csr::dhs_cache_cnt::entry.value                */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 195 */
#define ELB_XDPICC_CSR_DHS_CACHE_CNT_ENTRY_VALUE_MSB 31
#define ELB_XDPICC_CSR_DHS_CACHE_CNT_ENTRY_VALUE_LSB 0
#define ELB_XDPICC_CSR_DHS_CACHE_CNT_ENTRY_VALUE_WIDTH 32
#define ELB_XDPICC_CSR_DHS_CACHE_CNT_ENTRY_VALUE_READ_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_CNT_ENTRY_VALUE_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_DHS_CACHE_CNT_ENTRY_VALUE_FIELD_MASK 0xffffffff
#define ELB_XDPICC_CSR_DHS_CACHE_CNT_ENTRY_VALUE_GET(x) ((x) & 0xffffffff)
#define ELB_XDPICC_CSR_DHS_CACHE_CNT_ENTRY_VALUE_SET(x) ((x) & 0xffffffff)
#define ELB_XDPICC_CSR_DHS_CACHE_CNT_ENTRY_VALUE_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: elb_xdpicc_csr::cfg_cache_cnt_range                 */
/* Wide Register template: elb_xdpicc_csr::cfg_cache_cnt_range             */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 189 */
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_RANGE_SIZE 0x2
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_RANGE_BYTE_SIZE 0x8

/* Register type: elb_xdpicc_csr::cfg_cache_cnt_range::cfg_cache_cnt_range_0_2 */
/* Register template: elb_xdpicc_csr::cfg_cache_cnt_range::cfg_cache_cnt_range_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 189 */
/* Field member: elb_xdpicc_csr::cfg_cache_cnt_range::cfg_cache_cnt_range_0_2.addr_hi_0_0 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_RANGE_CFG_CACHE_CNT_RANGE_0_2_ADDR_HI_0_0_MSB 31
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_RANGE_CFG_CACHE_CNT_RANGE_0_2_ADDR_HI_0_0_LSB 31
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_RANGE_CFG_CACHE_CNT_RANGE_0_2_ADDR_HI_0_0_WIDTH 1
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_RANGE_CFG_CACHE_CNT_RANGE_0_2_ADDR_HI_0_0_READ_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_RANGE_CFG_CACHE_CNT_RANGE_0_2_ADDR_HI_0_0_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_RANGE_CFG_CACHE_CNT_RANGE_0_2_ADDR_HI_0_0_RESET 0x1
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_RANGE_CFG_CACHE_CNT_RANGE_0_2_ADDR_HI_0_0_FIELD_MASK 0x80000000
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_RANGE_CFG_CACHE_CNT_RANGE_0_2_ADDR_HI_0_0_GET(x) \
   (((x) & 0x80000000) >> 31)
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_RANGE_CFG_CACHE_CNT_RANGE_0_2_ADDR_HI_0_0_SET(x) \
   (((x) << 31) & 0x80000000)
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_RANGE_CFG_CACHE_CNT_RANGE_0_2_ADDR_HI_0_0_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: elb_xdpicc_csr::cfg_cache_cnt_range::cfg_cache_cnt_range_0_2.addr_lo */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_RANGE_CFG_CACHE_CNT_RANGE_0_2_ADDR_LO_MSB 30
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_RANGE_CFG_CACHE_CNT_RANGE_0_2_ADDR_LO_LSB 0
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_RANGE_CFG_CACHE_CNT_RANGE_0_2_ADDR_LO_WIDTH 31
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_RANGE_CFG_CACHE_CNT_RANGE_0_2_ADDR_LO_READ_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_RANGE_CFG_CACHE_CNT_RANGE_0_2_ADDR_LO_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_RANGE_CFG_CACHE_CNT_RANGE_0_2_ADDR_LO_RESET 0x00000000
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_RANGE_CFG_CACHE_CNT_RANGE_0_2_ADDR_LO_FIELD_MASK 0x7fffffff
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_RANGE_CFG_CACHE_CNT_RANGE_0_2_ADDR_LO_GET(x) \
   ((x) & 0x7fffffff)
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_RANGE_CFG_CACHE_CNT_RANGE_0_2_ADDR_LO_SET(x) \
   ((x) & 0x7fffffff)
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_RANGE_CFG_CACHE_CNT_RANGE_0_2_ADDR_LO_MODIFY(r, x) \
   (((x) & 0x7fffffff) | ((r) & 0x80000000))

/* Register type: elb_xdpicc_csr::cfg_cache_cnt_range::cfg_cache_cnt_range_1_2 */
/* Register template: elb_xdpicc_csr::cfg_cache_cnt_range::cfg_cache_cnt_range_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 189 */
/* Field member: elb_xdpicc_csr::cfg_cache_cnt_range::cfg_cache_cnt_range_1_2.addr_hi_30_1 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_RANGE_CFG_CACHE_CNT_RANGE_1_2_ADDR_HI_30_1_MSB 29
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_RANGE_CFG_CACHE_CNT_RANGE_1_2_ADDR_HI_30_1_LSB 0
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_RANGE_CFG_CACHE_CNT_RANGE_1_2_ADDR_HI_30_1_WIDTH 30
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_RANGE_CFG_CACHE_CNT_RANGE_1_2_ADDR_HI_30_1_READ_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_RANGE_CFG_CACHE_CNT_RANGE_1_2_ADDR_HI_30_1_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_RANGE_CFG_CACHE_CNT_RANGE_1_2_ADDR_HI_30_1_RESET 0x3fffffff
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_RANGE_CFG_CACHE_CNT_RANGE_1_2_ADDR_HI_30_1_FIELD_MASK 0x3fffffff
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_RANGE_CFG_CACHE_CNT_RANGE_1_2_ADDR_HI_30_1_GET(x) \
   ((x) & 0x3fffffff)
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_RANGE_CFG_CACHE_CNT_RANGE_1_2_ADDR_HI_30_1_SET(x) \
   ((x) & 0x3fffffff)
#define ELB_XDPICC_CSR_CFG_CACHE_CNT_RANGE_CFG_CACHE_CNT_RANGE_1_2_ADDR_HI_30_1_MODIFY(r, x) \
   (((x) & 0x3fffffff) | ((r) & 0xc0000000))

/* Register type: elb_xdpicc_csr::cfg_cache_debug                          */
/* Register template: elb_xdpicc_csr::cfg_cache_debug                      */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 196 */
/* Field member: elb_xdpicc_csr::cfg_cache_debug.sel                       */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_SEL_MSB 2
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_SEL_LSB 1
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_SEL_WIDTH 2
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_SEL_READ_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_SEL_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_SEL_RESET 0x0
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_SEL_FIELD_MASK 0x00000006
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_SEL_GET(x) (((x) & 0x00000006) >> 1)
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_SEL_SET(x) (((x) << 1) & 0x00000006)
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_SEL_MODIFY(r, x) \
   ((((x) << 1) & 0x00000006) | ((r) & 0xfffffff9))
/* Field member: elb_xdpicc_csr::cfg_cache_debug.enable                    */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_ENABLE_MSB 0
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_ENABLE_LSB 0
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_ENABLE_WIDTH 1
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_ENABLE_READ_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_ENABLE_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_ENABLE_RESET 0x0
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_ENABLE_FIELD_MASK 0x00000001
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_ENABLE_GET(x) ((x) & 0x00000001)
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_ENABLE_SET(x) ((x) & 0x00000001)
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: elb_xdpicc_csr::cfg_cache_debug_range               */
/* Wide Register template: elb_xdpicc_csr::cfg_cache_debug_range           */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 203 */
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_RANGE_SIZE 0x2
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_RANGE_BYTE_SIZE 0x8

/* Register type: elb_xdpicc_csr::cfg_cache_debug_range::cfg_cache_debug_range_0_2 */
/* Register template: elb_xdpicc_csr::cfg_cache_debug_range::cfg_cache_debug_range_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 203 */
/* Field member: elb_xdpicc_csr::cfg_cache_debug_range::cfg_cache_debug_range_0_2.addr_hi_0_0 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_0_2_ADDR_HI_0_0_MSB 31
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_0_2_ADDR_HI_0_0_LSB 31
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_0_2_ADDR_HI_0_0_WIDTH 1
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_0_2_ADDR_HI_0_0_READ_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_0_2_ADDR_HI_0_0_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_0_2_ADDR_HI_0_0_RESET 0x1
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_0_2_ADDR_HI_0_0_FIELD_MASK 0x80000000
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_0_2_ADDR_HI_0_0_GET(x) \
   (((x) & 0x80000000) >> 31)
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_0_2_ADDR_HI_0_0_SET(x) \
   (((x) << 31) & 0x80000000)
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_0_2_ADDR_HI_0_0_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: elb_xdpicc_csr::cfg_cache_debug_range::cfg_cache_debug_range_0_2.addr_lo */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_0_2_ADDR_LO_MSB 30
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_0_2_ADDR_LO_LSB 0
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_0_2_ADDR_LO_WIDTH 31
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_0_2_ADDR_LO_READ_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_0_2_ADDR_LO_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_0_2_ADDR_LO_RESET 0x00000000
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_0_2_ADDR_LO_FIELD_MASK 0x7fffffff
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_0_2_ADDR_LO_GET(x) \
   ((x) & 0x7fffffff)
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_0_2_ADDR_LO_SET(x) \
   ((x) & 0x7fffffff)
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_0_2_ADDR_LO_MODIFY(r, x) \
   (((x) & 0x7fffffff) | ((r) & 0x80000000))

/* Register type: elb_xdpicc_csr::cfg_cache_debug_range::cfg_cache_debug_range_1_2 */
/* Register template: elb_xdpicc_csr::cfg_cache_debug_range::cfg_cache_debug_range_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 203 */
/* Field member: elb_xdpicc_csr::cfg_cache_debug_range::cfg_cache_debug_range_1_2.addr_hi_30_1 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_1_2_ADDR_HI_30_1_MSB 29
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_1_2_ADDR_HI_30_1_LSB 0
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_1_2_ADDR_HI_30_1_WIDTH 30
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_1_2_ADDR_HI_30_1_READ_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_1_2_ADDR_HI_30_1_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_1_2_ADDR_HI_30_1_RESET 0x3fffffff
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_1_2_ADDR_HI_30_1_FIELD_MASK 0x3fffffff
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_1_2_ADDR_HI_30_1_GET(x) \
   ((x) & 0x3fffffff)
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_1_2_ADDR_HI_30_1_SET(x) \
   ((x) & 0x3fffffff)
#define ELB_XDPICC_CSR_CFG_CACHE_DEBUG_RANGE_CFG_CACHE_DEBUG_RANGE_1_2_ADDR_HI_30_1_MODIFY(r, x) \
   (((x) & 0x3fffffff) | ((r) & 0xc0000000))

/* Wide Register type: elb_xdpicc_csr::sta_cache_debug                     */
/* Wide Register template: elb_xdpicc_csr::sta_cache_debug                 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 210 */
#define ELB_XDPICC_CSR_STA_CACHE_DEBUG_SIZE 0x2
#define ELB_XDPICC_CSR_STA_CACHE_DEBUG_BYTE_SIZE 0x8

/* Register type: elb_xdpicc_csr::sta_cache_debug::sta_cache_debug_0_2     */
/* Register template: elb_xdpicc_csr::sta_cache_debug::sta_cache_debug_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 210 */
/* Field member: elb_xdpicc_csr::sta_cache_debug::sta_cache_debug_0_2.hit  */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_XDPICC_CSR_STA_CACHE_DEBUG_STA_CACHE_DEBUG_0_2_HIT_MSB 31
#define ELB_XDPICC_CSR_STA_CACHE_DEBUG_STA_CACHE_DEBUG_0_2_HIT_LSB 31
#define ELB_XDPICC_CSR_STA_CACHE_DEBUG_STA_CACHE_DEBUG_0_2_HIT_WIDTH 1
#define ELB_XDPICC_CSR_STA_CACHE_DEBUG_STA_CACHE_DEBUG_0_2_HIT_READ_ACCESS 1
#define ELB_XDPICC_CSR_STA_CACHE_DEBUG_STA_CACHE_DEBUG_0_2_HIT_WRITE_ACCESS 0
#define ELB_XDPICC_CSR_STA_CACHE_DEBUG_STA_CACHE_DEBUG_0_2_HIT_FIELD_MASK 0x80000000
#define ELB_XDPICC_CSR_STA_CACHE_DEBUG_STA_CACHE_DEBUG_0_2_HIT_GET(x) \
   (((x) & 0x80000000) >> 31)
#define ELB_XDPICC_CSR_STA_CACHE_DEBUG_STA_CACHE_DEBUG_0_2_HIT_SET(x) \
   (((x) << 31) & 0x80000000)
#define ELB_XDPICC_CSR_STA_CACHE_DEBUG_STA_CACHE_DEBUG_0_2_HIT_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: elb_xdpicc_csr::sta_cache_debug::sta_cache_debug_0_2.addr */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_XDPICC_CSR_STA_CACHE_DEBUG_STA_CACHE_DEBUG_0_2_ADDR_MSB 30
#define ELB_XDPICC_CSR_STA_CACHE_DEBUG_STA_CACHE_DEBUG_0_2_ADDR_LSB 0
#define ELB_XDPICC_CSR_STA_CACHE_DEBUG_STA_CACHE_DEBUG_0_2_ADDR_WIDTH 31
#define ELB_XDPICC_CSR_STA_CACHE_DEBUG_STA_CACHE_DEBUG_0_2_ADDR_READ_ACCESS 1
#define ELB_XDPICC_CSR_STA_CACHE_DEBUG_STA_CACHE_DEBUG_0_2_ADDR_WRITE_ACCESS 0
#define ELB_XDPICC_CSR_STA_CACHE_DEBUG_STA_CACHE_DEBUG_0_2_ADDR_FIELD_MASK 0x7fffffff
#define ELB_XDPICC_CSR_STA_CACHE_DEBUG_STA_CACHE_DEBUG_0_2_ADDR_GET(x) \
   ((x) & 0x7fffffff)
#define ELB_XDPICC_CSR_STA_CACHE_DEBUG_STA_CACHE_DEBUG_0_2_ADDR_SET(x) \
   ((x) & 0x7fffffff)
#define ELB_XDPICC_CSR_STA_CACHE_DEBUG_STA_CACHE_DEBUG_0_2_ADDR_MODIFY(r, x) \
   (((x) & 0x7fffffff) | ((r) & 0x80000000))

/* Register type: elb_xdpicc_csr::sta_cache_debug::sta_cache_debug_1_2     */
/* Register template: elb_xdpicc_csr::sta_cache_debug::sta_cache_debug_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 210 */
/* Field member: elb_xdpicc_csr::sta_cache_debug::sta_cache_debug_1_2.vld  */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_XDPICC_CSR_STA_CACHE_DEBUG_STA_CACHE_DEBUG_1_2_VLD_MSB 0
#define ELB_XDPICC_CSR_STA_CACHE_DEBUG_STA_CACHE_DEBUG_1_2_VLD_LSB 0
#define ELB_XDPICC_CSR_STA_CACHE_DEBUG_STA_CACHE_DEBUG_1_2_VLD_WIDTH 1
#define ELB_XDPICC_CSR_STA_CACHE_DEBUG_STA_CACHE_DEBUG_1_2_VLD_READ_ACCESS 1
#define ELB_XDPICC_CSR_STA_CACHE_DEBUG_STA_CACHE_DEBUG_1_2_VLD_WRITE_ACCESS 0
#define ELB_XDPICC_CSR_STA_CACHE_DEBUG_STA_CACHE_DEBUG_1_2_VLD_FIELD_MASK 0x00000001
#define ELB_XDPICC_CSR_STA_CACHE_DEBUG_STA_CACHE_DEBUG_1_2_VLD_GET(x) \
   ((x) & 0x00000001)
#define ELB_XDPICC_CSR_STA_CACHE_DEBUG_STA_CACHE_DEBUG_1_2_VLD_SET(x) \
   ((x) & 0x00000001)
#define ELB_XDPICC_CSR_STA_CACHE_DEBUG_STA_CACHE_DEBUG_1_2_VLD_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_xdpicc_csr::cfg_cache_ip_debug                       */
/* Register template: elb_xdpicc_csr::cfg_cache_ip_debug                   */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 217 */
/* Field member: elb_xdpicc_csr::cfg_cache_ip_debug.sel                    */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_XDPICC_CSR_CFG_CACHE_IP_DEBUG_SEL_MSB 1
#define ELB_XDPICC_CSR_CFG_CACHE_IP_DEBUG_SEL_LSB 1
#define ELB_XDPICC_CSR_CFG_CACHE_IP_DEBUG_SEL_WIDTH 1
#define ELB_XDPICC_CSR_CFG_CACHE_IP_DEBUG_SEL_READ_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_IP_DEBUG_SEL_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_IP_DEBUG_SEL_RESET 0x0
#define ELB_XDPICC_CSR_CFG_CACHE_IP_DEBUG_SEL_FIELD_MASK 0x00000002
#define ELB_XDPICC_CSR_CFG_CACHE_IP_DEBUG_SEL_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_XDPICC_CSR_CFG_CACHE_IP_DEBUG_SEL_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_XDPICC_CSR_CFG_CACHE_IP_DEBUG_SEL_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_xdpicc_csr::cfg_cache_ip_debug.enable                 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_XDPICC_CSR_CFG_CACHE_IP_DEBUG_ENABLE_MSB 0
#define ELB_XDPICC_CSR_CFG_CACHE_IP_DEBUG_ENABLE_LSB 0
#define ELB_XDPICC_CSR_CFG_CACHE_IP_DEBUG_ENABLE_WIDTH 1
#define ELB_XDPICC_CSR_CFG_CACHE_IP_DEBUG_ENABLE_READ_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_IP_DEBUG_ENABLE_WRITE_ACCESS 1
#define ELB_XDPICC_CSR_CFG_CACHE_IP_DEBUG_ENABLE_RESET 0x0
#define ELB_XDPICC_CSR_CFG_CACHE_IP_DEBUG_ENABLE_FIELD_MASK 0x00000001
#define ELB_XDPICC_CSR_CFG_CACHE_IP_DEBUG_ENABLE_GET(x) ((x) & 0x00000001)
#define ELB_XDPICC_CSR_CFG_CACHE_IP_DEBUG_ENABLE_SET(x) ((x) & 0x00000001)
#define ELB_XDPICC_CSR_CFG_CACHE_IP_DEBUG_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Addressmap type: elb_xdinvm_csr                                         */
/* Addressmap template: elb_xdinvm_csr                                     */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/xdinvm.gcsr, line: 2 */
#define ELB_XDINVM_CSR_SIZE 0x800
#define ELB_XDINVM_CSR_BYTE_SIZE 0x2000
/* Register member: elb_xdinvm_csr.CFG_inval_master                        */
/* Register type referenced: elb_xdinvm_csr::CFG_inval_master              */
/* Register template referenced: elb_xdinvm_csr::CFG_inval_master          */
#define ELB_XDINVM_CSR_CFG_INVAL_MASTER_OFFSET 0x0
#define ELB_XDINVM_CSR_CFG_INVAL_MASTER_BYTE_OFFSET 0x0
#define ELB_XDINVM_CSR_CFG_INVAL_MASTER_READ_ACCESS 1
#define ELB_XDINVM_CSR_CFG_INVAL_MASTER_WRITE_ACCESS 1
#define ELB_XDINVM_CSR_CFG_INVAL_MASTER_RESET_VALUE 0x00000000
#define ELB_XDINVM_CSR_CFG_INVAL_MASTER_RESET_MASK 0xffffffff
#define ELB_XDINVM_CSR_CFG_INVAL_MASTER_READ_MASK 0xffffffff
#define ELB_XDINVM_CSR_CFG_INVAL_MASTER_WRITE_MASK 0xffffffff
/* Register member: elb_xdinvm_csr.CFG_ring_fifo                           */
/* Register type referenced: elb_xdinvm_csr::CFG_ring_fifo                 */
/* Register template referenced: elb_xdinvm_csr::CFG_ring_fifo             */
#define ELB_XDINVM_CSR_CFG_RING_FIFO_OFFSET 0x1
#define ELB_XDINVM_CSR_CFG_RING_FIFO_BYTE_OFFSET 0x4
#define ELB_XDINVM_CSR_CFG_RING_FIFO_READ_ACCESS 1
#define ELB_XDINVM_CSR_CFG_RING_FIFO_WRITE_ACCESS 1
#define ELB_XDINVM_CSR_CFG_RING_FIFO_RESET_VALUE 0x00000003
#define ELB_XDINVM_CSR_CFG_RING_FIFO_RESET_MASK 0xffffffff
#define ELB_XDINVM_CSR_CFG_RING_FIFO_READ_MASK 0xffffffff
#define ELB_XDINVM_CSR_CFG_RING_FIFO_WRITE_MASK 0x0000001f
/* Wide Memory member: elb_xdinvm_csr.STA_inval_cam                        */
/* Wide Memory type referenced: elb_xdinvm_csr::STA_inval_cam              */
/* Wide Memory template referenced: elb_xdinvm_csr::STA_inval_cam          */
#define ELB_XDINVM_CSR_STA_INVAL_CAM_OFFSET 0x200
#define ELB_XDINVM_CSR_STA_INVAL_CAM_BYTE_OFFSET 0x800
#define ELB_XDINVM_CSR_STA_INVAL_CAM_READ_ACCESS 1
#define ELB_XDINVM_CSR_STA_INVAL_CAM_WRITE_ACCESS 0
/* Memory member: elb_xdinvm_csr.dhs_sw_invalidate                         */
/* Memory type referenced: elb_xdinvm_csr::dhs_sw_invalidate               */
/* Memory template referenced: elb_xdinvm_csr::dhs_sw_invalidate           */
#define ELB_XDINVM_CSR_DHS_SW_INVALIDATE_OFFSET 0x400
#define ELB_XDINVM_CSR_DHS_SW_INVALIDATE_BYTE_OFFSET 0x1000
#define ELB_XDINVM_CSR_DHS_SW_INVALIDATE_READ_ACCESS 1
#define ELB_XDINVM_CSR_DHS_SW_INVALIDATE_WRITE_ACCESS 1
#define ELB_XDINVM_CSR_DHS_SW_INVALIDATE_READ_MASK 0x7fffffff
#define ELB_XDINVM_CSR_DHS_SW_INVALIDATE_WRITE_MASK 0x7fffffff

/* Register type: elb_xdinvm_csr::CFG_inval_master                         */
/* Register template: elb_xdinvm_csr::CFG_inval_master                     */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_inval_master.gcsr, line: 1 */
/* Field member: elb_xdinvm_csr::CFG_inval_master.val                      */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_XDINVM_CSR_CFG_INVAL_MASTER_VAL_MSB 31
#define ELB_XDINVM_CSR_CFG_INVAL_MASTER_VAL_LSB 0
#define ELB_XDINVM_CSR_CFG_INVAL_MASTER_VAL_WIDTH 32
#define ELB_XDINVM_CSR_CFG_INVAL_MASTER_VAL_READ_ACCESS 1
#define ELB_XDINVM_CSR_CFG_INVAL_MASTER_VAL_WRITE_ACCESS 1
#define ELB_XDINVM_CSR_CFG_INVAL_MASTER_VAL_RESET 0x00000000
#define ELB_XDINVM_CSR_CFG_INVAL_MASTER_VAL_FIELD_MASK 0xffffffff
#define ELB_XDINVM_CSR_CFG_INVAL_MASTER_VAL_GET(x) ((x) & 0xffffffff)
#define ELB_XDINVM_CSR_CFG_INVAL_MASTER_VAL_SET(x) ((x) & 0xffffffff)
#define ELB_XDINVM_CSR_CFG_INVAL_MASTER_VAL_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: elb_xdinvm_csr::CFG_ring_fifo                            */
/* Register template: elb_xdinvm_csr::CFG_ring_fifo                        */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_inval_master.gcsr, line: 10 */
/* Field member: elb_xdinvm_csr::CFG_ring_fifo.threshold                   */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_XDINVM_CSR_CFG_RING_FIFO_THRESHOLD_MSB 4
#define ELB_XDINVM_CSR_CFG_RING_FIFO_THRESHOLD_LSB 0
#define ELB_XDINVM_CSR_CFG_RING_FIFO_THRESHOLD_WIDTH 5
#define ELB_XDINVM_CSR_CFG_RING_FIFO_THRESHOLD_READ_ACCESS 1
#define ELB_XDINVM_CSR_CFG_RING_FIFO_THRESHOLD_WRITE_ACCESS 1
#define ELB_XDINVM_CSR_CFG_RING_FIFO_THRESHOLD_RESET 0x03
#define ELB_XDINVM_CSR_CFG_RING_FIFO_THRESHOLD_FIELD_MASK 0x0000001f
#define ELB_XDINVM_CSR_CFG_RING_FIFO_THRESHOLD_GET(x) ((x) & 0x0000001f)
#define ELB_XDINVM_CSR_CFG_RING_FIFO_THRESHOLD_SET(x) ((x) & 0x0000001f)
#define ELB_XDINVM_CSR_CFG_RING_FIFO_THRESHOLD_MODIFY(r, x) \
   (((x) & 0x0000001f) | ((r) & 0xffffffe0))

/* Wide Memory type: elb_xdinvm_csr::STA_inval_cam                         */
/* Wide Memory template: elb_xdinvm_csr::STA_inval_cam                     */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_inval_master.gcsr, line: 20 */
#define ELB_XDINVM_CSR_STA_INVAL_CAM_SIZE 0x200
#define ELB_XDINVM_CSR_STA_INVAL_CAM_BYTE_SIZE 0x800
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRIES 0x43
#define ELB_XDINVM_CSR_STA_INVAL_CAM_MSB 127
#define ELB_XDINVM_CSR_STA_INVAL_CAM_LSB 0
#define ELB_XDINVM_CSR_STA_INVAL_CAM_WIDTH 128
/* Wide Register member: elb_xdinvm_csr::STA_inval_cam.entry               */
/* Wide Register type referenced: elb_xdinvm_csr::STA_inval_cam::entry     */
/* Wide Register template referenced: elb_xdinvm_csr::STA_inval_cam::entry */
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_OFFSET 0x0
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_BYTE_OFFSET 0x0
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_READ_ACCESS 1
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_WRITE_ACCESS 0
/* Register member: elb_xdinvm_csr::STA_inval_cam::entry.entry_0_4         */
/* Register type referenced: elb_xdinvm_csr::STA_inval_cam::entry::entry_0_4 */
/* Register template referenced: elb_xdinvm_csr::STA_inval_cam::entry::entry_0_4 */
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_4_OFFSET 0x0
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_4_BYTE_OFFSET 0x0
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_4_READ_ACCESS 1
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_4_WRITE_ACCESS 0
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_4_READ_MASK 0xffffffff
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_4_WRITE_MASK 0x00000000
/* Register member: elb_xdinvm_csr::STA_inval_cam::entry.entry_1_4         */
/* Register type referenced: elb_xdinvm_csr::STA_inval_cam::entry::entry_1_4 */
/* Register template referenced: elb_xdinvm_csr::STA_inval_cam::entry::entry_1_4 */
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_4_OFFSET 0x1
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_4_BYTE_OFFSET 0x4
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_4_READ_ACCESS 1
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_4_WRITE_ACCESS 0
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_4_READ_MASK 0xffffffff
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_4_WRITE_MASK 0x00000000
/* Register member: elb_xdinvm_csr::STA_inval_cam::entry.entry_2_4         */
/* Register type referenced: elb_xdinvm_csr::STA_inval_cam::entry::entry_2_4 */
/* Register template referenced: elb_xdinvm_csr::STA_inval_cam::entry::entry_2_4 */
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_2_4_OFFSET 0x2
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_2_4_BYTE_OFFSET 0x8
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_2_4_READ_ACCESS 1
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_2_4_WRITE_ACCESS 0
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_2_4_READ_MASK 0xffffffff
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_2_4_WRITE_MASK 0x00000000
/* Register member: elb_xdinvm_csr::STA_inval_cam::entry.entry_3_4         */
/* Register type referenced: elb_xdinvm_csr::STA_inval_cam::entry::entry_3_4 */
/* Register template referenced: elb_xdinvm_csr::STA_inval_cam::entry::entry_3_4 */
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_3_4_OFFSET 0x3
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_3_4_BYTE_OFFSET 0xc
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_3_4_READ_ACCESS 1
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_3_4_WRITE_ACCESS 0
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_3_4_READ_MASK 0xffffffff
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_3_4_WRITE_MASK 0x00000000

/* Wide Register type: elb_xdinvm_csr::STA_inval_cam::entry                */
/* Wide Register template: elb_xdinvm_csr::STA_inval_cam::entry            */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_inval_master.gcsr, line: 27 */
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_SIZE 0x1
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_BYTE_SIZE 0x10

/* Register type: elb_xdinvm_csr::STA_inval_cam::entry::entry_0_4          */
/* Register template: elb_xdinvm_csr::STA_inval_cam::entry::entry_0_4      */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_inval_master.gcsr, line: 27 */
/* Field member: elb_xdinvm_csr::STA_inval_cam::entry::entry_0_4.data_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_4_DATA_31_0_MSB 31
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_4_DATA_31_0_LSB 0
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_4_DATA_31_0_WIDTH 32
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_4_DATA_31_0_READ_ACCESS 1
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_4_DATA_31_0_WRITE_ACCESS 0
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_4_DATA_31_0_FIELD_MASK 0xffffffff
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_4_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_4_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_0_4_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_xdinvm_csr::STA_inval_cam::entry::entry_1_4          */
/* Register template: elb_xdinvm_csr::STA_inval_cam::entry::entry_1_4      */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_inval_master.gcsr, line: 27 */
/* Field member: elb_xdinvm_csr::STA_inval_cam::entry::entry_1_4.data_63_32 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_4_DATA_63_32_MSB 31
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_4_DATA_63_32_LSB 0
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_4_DATA_63_32_WIDTH 32
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_4_DATA_63_32_READ_ACCESS 1
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_4_DATA_63_32_WRITE_ACCESS 0
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_4_DATA_63_32_FIELD_MASK 0xffffffff
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_4_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_4_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_1_4_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_xdinvm_csr::STA_inval_cam::entry::entry_2_4          */
/* Register template: elb_xdinvm_csr::STA_inval_cam::entry::entry_2_4      */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_inval_master.gcsr, line: 27 */
/* Field member: elb_xdinvm_csr::STA_inval_cam::entry::entry_2_4.data_95_64 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_2_4_DATA_95_64_MSB 31
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_2_4_DATA_95_64_LSB 0
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_2_4_DATA_95_64_WIDTH 32
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_2_4_DATA_95_64_READ_ACCESS 1
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_2_4_DATA_95_64_WRITE_ACCESS 0
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_2_4_DATA_95_64_FIELD_MASK 0xffffffff
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_2_4_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_2_4_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_2_4_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_xdinvm_csr::STA_inval_cam::entry::entry_3_4          */
/* Register template: elb_xdinvm_csr::STA_inval_cam::entry::entry_3_4      */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_inval_master.gcsr, line: 27 */
/* Field member: elb_xdinvm_csr::STA_inval_cam::entry::entry_3_4.data_127_96 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_3_4_DATA_127_96_MSB 31
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_3_4_DATA_127_96_LSB 0
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_3_4_DATA_127_96_WIDTH 32
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_3_4_DATA_127_96_READ_ACCESS 1
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_3_4_DATA_127_96_WRITE_ACCESS 0
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_3_4_DATA_127_96_FIELD_MASK 0xffffffff
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_3_4_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_3_4_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define ELB_XDINVM_CSR_STA_INVAL_CAM_ENTRY_ENTRY_3_4_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Memory type: elb_xdinvm_csr::dhs_sw_invalidate                          */
/* Memory template: elb_xdinvm_csr::dhs_sw_invalidate                      */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_inval_master.gcsr, line: 32 */
#define ELB_XDINVM_CSR_DHS_SW_INVALIDATE_SIZE 0x1
#define ELB_XDINVM_CSR_DHS_SW_INVALIDATE_BYTE_SIZE 0x4
#define ELB_XDINVM_CSR_DHS_SW_INVALIDATE_ENTRIES 0x1
#define ELB_XDINVM_CSR_DHS_SW_INVALIDATE_MSB 30
#define ELB_XDINVM_CSR_DHS_SW_INVALIDATE_LSB 0
#define ELB_XDINVM_CSR_DHS_SW_INVALIDATE_WIDTH 31
#define ELB_XDINVM_CSR_DHS_SW_INVALIDATE_MASK 0x7fffffff
#define ELB_XDINVM_CSR_DHS_SW_INVALIDATE_GET(x) ((x) & 0x7fffffff)
#define ELB_XDINVM_CSR_DHS_SW_INVALIDATE_SET(x) ((x) & 0x7fffffff)
/* Register member: elb_xdinvm_csr::dhs_sw_invalidate.entry                */
/* Register type referenced: elb_xdinvm_csr::dhs_sw_invalidate::entry      */
/* Register template referenced: elb_xdinvm_csr::dhs_sw_invalidate::entry  */
#define ELB_XDINVM_CSR_DHS_SW_INVALIDATE_ENTRY_OFFSET 0x0
#define ELB_XDINVM_CSR_DHS_SW_INVALIDATE_ENTRY_BYTE_OFFSET 0x0
#define ELB_XDINVM_CSR_DHS_SW_INVALIDATE_ENTRY_READ_ACCESS 1
#define ELB_XDINVM_CSR_DHS_SW_INVALIDATE_ENTRY_WRITE_ACCESS 1
#define ELB_XDINVM_CSR_DHS_SW_INVALIDATE_ENTRY_RESET_VALUE 0x00000000
#define ELB_XDINVM_CSR_DHS_SW_INVALIDATE_ENTRY_RESET_MASK 0x80000000
#define ELB_XDINVM_CSR_DHS_SW_INVALIDATE_ENTRY_READ_MASK 0xffffffff
#define ELB_XDINVM_CSR_DHS_SW_INVALIDATE_ENTRY_WRITE_MASK 0x7fffffff

/* Register type: elb_xdinvm_csr::dhs_sw_invalidate::entry                 */
/* Register template: elb_xdinvm_csr::dhs_sw_invalidate::entry             */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_inval_master.gcsr, line: 38 */
/* Field member: elb_xdinvm_csr::dhs_sw_invalidate::entry.inval_addr       */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_XDINVM_CSR_DHS_SW_INVALIDATE_ENTRY_INVAL_ADDR_MSB 30
#define ELB_XDINVM_CSR_DHS_SW_INVALIDATE_ENTRY_INVAL_ADDR_LSB 0
#define ELB_XDINVM_CSR_DHS_SW_INVALIDATE_ENTRY_INVAL_ADDR_WIDTH 31
#define ELB_XDINVM_CSR_DHS_SW_INVALIDATE_ENTRY_INVAL_ADDR_READ_ACCESS 1
#define ELB_XDINVM_CSR_DHS_SW_INVALIDATE_ENTRY_INVAL_ADDR_WRITE_ACCESS 1
#define ELB_XDINVM_CSR_DHS_SW_INVALIDATE_ENTRY_INVAL_ADDR_FIELD_MASK 0x7fffffff
#define ELB_XDINVM_CSR_DHS_SW_INVALIDATE_ENTRY_INVAL_ADDR_GET(x) \
   ((x) & 0x7fffffff)
#define ELB_XDINVM_CSR_DHS_SW_INVALIDATE_ENTRY_INVAL_ADDR_SET(x) \
   ((x) & 0x7fffffff)
#define ELB_XDINVM_CSR_DHS_SW_INVALIDATE_ENTRY_INVAL_ADDR_MODIFY(r, x) \
   (((x) & 0x7fffffff) | ((r) & 0x80000000))

/* Addressmap type: elb_xdp4invf_csr                                       */
/* Addressmap template: elb_xdp4invf_csr                                   */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/xdp4invf.gcsr, line: 2 */
#define ELB_XDP4INVF_CSR_SIZE 0x400
#define ELB_XDP4INVF_CSR_BYTE_SIZE 0x1000
/* Memory member: elb_xdp4invf_csr.filter_addr_lo                          */
/* Memory type referenced: elb_xdp4invf_csr::filter_addr_lo                */
/* Memory template referenced: elb_xdp4invf_csr::filter_addr_lo            */
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LO_OFFSET 0x0
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LO_BYTE_OFFSET 0x0
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LO_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LO_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LO_READ_MASK 0x7fffffff
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LO_WRITE_MASK 0x7fffffff
/* Memory member: elb_xdp4invf_csr.filter_addr_hi                          */
/* Memory type referenced: elb_xdp4invf_csr::filter_addr_hi                */
/* Memory template referenced: elb_xdp4invf_csr::filter_addr_hi            */
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HI_OFFSET 0x40
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HI_BYTE_OFFSET 0x100
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HI_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HI_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HI_READ_MASK 0x7fffffff
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HI_WRITE_MASK 0x7fffffff
/* Memory member: elb_xdp4invf_csr.filter_addr_host                        */
/* Memory type referenced: elb_xdp4invf_csr::filter_addr_host              */
/* Memory template referenced: elb_xdp4invf_csr::filter_addr_host          */
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HOST_OFFSET 0x80
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HOST_BYTE_OFFSET 0x200
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HOST_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HOST_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HOST_READ_MASK 0x3
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HOST_WRITE_MASK 0x3
/* Memory member: elb_xdp4invf_csr.filter_addr_pic                         */
/* Memory type referenced: elb_xdp4invf_csr::filter_addr_pic               */
/* Memory template referenced: elb_xdp4invf_csr::filter_addr_pic           */
#define ELB_XDP4INVF_CSR_FILTER_ADDR_PIC_OFFSET 0xc0
#define ELB_XDP4INVF_CSR_FILTER_ADDR_PIC_BYTE_OFFSET 0x300
#define ELB_XDP4INVF_CSR_FILTER_ADDR_PIC_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_PIC_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_PIC_READ_MASK 0x3
#define ELB_XDP4INVF_CSR_FILTER_ADDR_PIC_WRITE_MASK 0x3
/* Memory member: elb_xdp4invf_csr.filter_addr_lif                         */
/* Memory type referenced: elb_xdp4invf_csr::filter_addr_lif               */
/* Memory template referenced: elb_xdp4invf_csr::filter_addr_lif           */
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LIF_OFFSET 0x100
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LIF_BYTE_OFFSET 0x400
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LIF_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LIF_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LIF_READ_MASK 0x3fffff
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LIF_WRITE_MASK 0x3fffff
/* Memory member: elb_xdp4invf_csr.filter_src                              */
/* Memory type referenced: elb_xdp4invf_csr::filter_src                    */
/* Memory template referenced: elb_xdp4invf_csr::filter_src                */
#define ELB_XDP4INVF_CSR_FILTER_SRC_OFFSET 0x140
#define ELB_XDP4INVF_CSR_FILTER_SRC_BYTE_OFFSET 0x500
#define ELB_XDP4INVF_CSR_FILTER_SRC_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_SRC_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_SRC_READ_MASK 0x3ffffff
#define ELB_XDP4INVF_CSR_FILTER_SRC_WRITE_MASK 0x3ffffff
/* Memory member: elb_xdp4invf_csr.filter_axi_prot                         */
/* Memory type referenced: elb_xdp4invf_csr::filter_axi_prot               */
/* Memory template referenced: elb_xdp4invf_csr::filter_axi_prot           */
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_OFFSET 0x180
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_BYTE_OFFSET 0x600
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_READ_MASK 0xfffff
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_WRITE_MASK 0xfffff
/* Memory member: elb_xdp4invf_csr.filter_axi_cache                        */
/* Memory type referenced: elb_xdp4invf_csr::filter_axi_cache              */
/* Memory template referenced: elb_xdp4invf_csr::filter_axi_cache          */
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_OFFSET 0x1c0
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_BYTE_OFFSET 0x700
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_READ_MASK 0x3ffffff
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_WRITE_MASK 0x3ffffff
/* Memory member: elb_xdp4invf_csr.filter_acp                              */
/* Memory type referenced: elb_xdp4invf_csr::filter_acp                    */
/* Memory template referenced: elb_xdp4invf_csr::filter_acp                */
#define ELB_XDP4INVF_CSR_FILTER_ACP_OFFSET 0x200
#define ELB_XDP4INVF_CSR_FILTER_ACP_BYTE_OFFSET 0x800
#define ELB_XDP4INVF_CSR_FILTER_ACP_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ACP_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ACP_READ_MASK 0x3ff
#define ELB_XDP4INVF_CSR_FILTER_ACP_WRITE_MASK 0x3ff
/* Memory member: elb_xdp4invf_csr.filter_addr_ctl                         */
/* Memory type referenced: elb_xdp4invf_csr::filter_addr_ctl               */
/* Memory template referenced: elb_xdp4invf_csr::filter_addr_ctl           */
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_OFFSET 0x240
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_BYTE_OFFSET 0x900
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_READ_MASK 0x3fff
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_WRITE_MASK 0x3fff
/* Register member: elb_xdp4invf_csr.filter_freeze_ctl                     */
/* Register type referenced: elb_xdp4invf_csr::filter_freeze_ctl           */
/* Register template referenced: elb_xdp4invf_csr::filter_freeze_ctl       */
#define ELB_XDP4INVF_CSR_FILTER_FREEZE_CTL_OFFSET 0x280
#define ELB_XDP4INVF_CSR_FILTER_FREEZE_CTL_BYTE_OFFSET 0xa00
#define ELB_XDP4INVF_CSR_FILTER_FREEZE_CTL_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_FREEZE_CTL_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_FREEZE_CTL_RESET_VALUE 0x00000000
#define ELB_XDP4INVF_CSR_FILTER_FREEZE_CTL_RESET_MASK 0xffffffff
#define ELB_XDP4INVF_CSR_FILTER_FREEZE_CTL_READ_MASK 0xffffffff
#define ELB_XDP4INVF_CSR_FILTER_FREEZE_CTL_WRITE_MASK 0x00000001
/* Memory member: elb_xdp4invf_csr.filter_hit_count                        */
/* Memory type referenced: elb_xdp4invf_csr::filter_hit_count              */
/* Memory template referenced: elb_xdp4invf_csr::filter_hit_count          */
#define ELB_XDP4INVF_CSR_FILTER_HIT_COUNT_OFFSET 0x2c0
#define ELB_XDP4INVF_CSR_FILTER_HIT_COUNT_BYTE_OFFSET 0xb00
#define ELB_XDP4INVF_CSR_FILTER_HIT_COUNT_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_HIT_COUNT_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_HIT_COUNT_READ_MASK 0xffffffff
#define ELB_XDP4INVF_CSR_FILTER_HIT_COUNT_WRITE_MASK 0xffffffff
/* Register member: elb_xdp4invf_csr.CNT_read_deny                         */
/* Register type referenced: elb_xdp4invf_csr::CNT_read_deny               */
/* Register template referenced: elb_xdp4invf_csr::CNT_read_deny           */
#define ELB_XDP4INVF_CSR_CNT_READ_DENY_OFFSET 0x300
#define ELB_XDP4INVF_CSR_CNT_READ_DENY_BYTE_OFFSET 0xc00
#define ELB_XDP4INVF_CSR_CNT_READ_DENY_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_CNT_READ_DENY_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_CNT_READ_DENY_RESET_VALUE 0x00000000
#define ELB_XDP4INVF_CSR_CNT_READ_DENY_RESET_MASK 0xffffffff
#define ELB_XDP4INVF_CSR_CNT_READ_DENY_READ_MASK 0xffffffff
#define ELB_XDP4INVF_CSR_CNT_READ_DENY_WRITE_MASK 0x0000ffff
/* Register member: elb_xdp4invf_csr.CNT_write_deny                        */
/* Register type referenced: elb_xdp4invf_csr::CNT_write_deny              */
/* Register template referenced: elb_xdp4invf_csr::CNT_write_deny          */
#define ELB_XDP4INVF_CSR_CNT_WRITE_DENY_OFFSET 0x301
#define ELB_XDP4INVF_CSR_CNT_WRITE_DENY_BYTE_OFFSET 0xc04
#define ELB_XDP4INVF_CSR_CNT_WRITE_DENY_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_CNT_WRITE_DENY_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_CNT_WRITE_DENY_RESET_VALUE 0x00000000
#define ELB_XDP4INVF_CSR_CNT_WRITE_DENY_RESET_MASK 0xffffffff
#define ELB_XDP4INVF_CSR_CNT_WRITE_DENY_READ_MASK 0xffffffff
#define ELB_XDP4INVF_CSR_CNT_WRITE_DENY_WRITE_MASK 0x0000ffff
/* Register member: elb_xdp4invf_csr.CFG_clear_filter                      */
/* Register type referenced: elb_xdp4invf_csr::CFG_clear_filter            */
/* Register template referenced: elb_xdp4invf_csr::CFG_clear_filter        */
#define ELB_XDP4INVF_CSR_CFG_CLEAR_FILTER_OFFSET 0x302
#define ELB_XDP4INVF_CSR_CFG_CLEAR_FILTER_BYTE_OFFSET 0xc08
#define ELB_XDP4INVF_CSR_CFG_CLEAR_FILTER_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_CFG_CLEAR_FILTER_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_CFG_CLEAR_FILTER_RESET_VALUE 0x00000000
#define ELB_XDP4INVF_CSR_CFG_CLEAR_FILTER_RESET_MASK 0xffffffff
#define ELB_XDP4INVF_CSR_CFG_CLEAR_FILTER_READ_MASK 0xffffffff
#define ELB_XDP4INVF_CSR_CFG_CLEAR_FILTER_WRITE_MASK 0x00000001
/* Register member: elb_xdp4invf_csr.STA_write_deny                        */
/* Register type referenced: elb_xdp4invf_csr::STA_write_deny              */
/* Register template referenced: elb_xdp4invf_csr::STA_write_deny          */
#define ELB_XDP4INVF_CSR_STA_WRITE_DENY_OFFSET 0x303
#define ELB_XDP4INVF_CSR_STA_WRITE_DENY_BYTE_OFFSET 0xc0c
#define ELB_XDP4INVF_CSR_STA_WRITE_DENY_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_STA_WRITE_DENY_WRITE_ACCESS 0
#define ELB_XDP4INVF_CSR_STA_WRITE_DENY_READ_MASK 0xffffffff
#define ELB_XDP4INVF_CSR_STA_WRITE_DENY_WRITE_MASK 0x00000000
/* Register member: elb_xdp4invf_csr.STA_read_deny                         */
/* Register type referenced: elb_xdp4invf_csr::STA_read_deny               */
/* Register template referenced: elb_xdp4invf_csr::STA_read_deny           */
#define ELB_XDP4INVF_CSR_STA_READ_DENY_OFFSET 0x304
#define ELB_XDP4INVF_CSR_STA_READ_DENY_BYTE_OFFSET 0xc10
#define ELB_XDP4INVF_CSR_STA_READ_DENY_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_STA_READ_DENY_WRITE_ACCESS 0
#define ELB_XDP4INVF_CSR_STA_READ_DENY_READ_MASK 0xffffffff
#define ELB_XDP4INVF_CSR_STA_READ_DENY_WRITE_MASK 0x00000000
/* Register member: elb_xdp4invf_csr.STA_reads                             */
/* Register type referenced: elb_xdp4invf_csr::STA_reads                   */
/* Register template referenced: elb_xdp4invf_csr::STA_reads               */
#define ELB_XDP4INVF_CSR_STA_READS_OFFSET 0x305
#define ELB_XDP4INVF_CSR_STA_READS_BYTE_OFFSET 0xc14
#define ELB_XDP4INVF_CSR_STA_READS_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_STA_READS_WRITE_ACCESS 0
#define ELB_XDP4INVF_CSR_STA_READS_RESET_VALUE 0x00000000
#define ELB_XDP4INVF_CSR_STA_READS_RESET_MASK 0xffffff00
#define ELB_XDP4INVF_CSR_STA_READS_READ_MASK 0xffffffff
#define ELB_XDP4INVF_CSR_STA_READS_WRITE_MASK 0x00000000
/* Register member: elb_xdp4invf_csr.STA_writes                            */
/* Register type referenced: elb_xdp4invf_csr::STA_writes                  */
/* Register template referenced: elb_xdp4invf_csr::STA_writes              */
#define ELB_XDP4INVF_CSR_STA_WRITES_OFFSET 0x306
#define ELB_XDP4INVF_CSR_STA_WRITES_BYTE_OFFSET 0xc18
#define ELB_XDP4INVF_CSR_STA_WRITES_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_STA_WRITES_WRITE_ACCESS 0
#define ELB_XDP4INVF_CSR_STA_WRITES_RESET_VALUE 0x00000000
#define ELB_XDP4INVF_CSR_STA_WRITES_RESET_MASK 0xffffff00
#define ELB_XDP4INVF_CSR_STA_WRITES_READ_MASK 0xffffffff
#define ELB_XDP4INVF_CSR_STA_WRITES_WRITE_MASK 0x00000000
/* Wide Register member: elb_xdp4invf_csr.STA_freeze                       */
/* Wide Register type referenced: elb_xdp4invf_csr::STA_freeze             */
/* Wide Register template referenced: elb_xdp4invf_csr::STA_freeze         */
#define ELB_XDP4INVF_CSR_STA_FREEZE_OFFSET 0x308
#define ELB_XDP4INVF_CSR_STA_FREEZE_BYTE_OFFSET 0xc20
#define ELB_XDP4INVF_CSR_STA_FREEZE_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_STA_FREEZE_WRITE_ACCESS 0
/* Register member: elb_xdp4invf_csr::STA_freeze.STA_freeze_0_3            */
/* Register type referenced: elb_xdp4invf_csr::STA_freeze::STA_freeze_0_3  */
/* Register template referenced: elb_xdp4invf_csr::STA_freeze::STA_freeze_0_3 */
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_0_3_OFFSET 0x308
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_0_3_BYTE_OFFSET 0xc20
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_0_3_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_0_3_WRITE_ACCESS 0
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_0_3_READ_MASK 0xffffffff
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_0_3_WRITE_MASK 0x00000000
/* Register member: elb_xdp4invf_csr::STA_freeze.STA_freeze_1_3            */
/* Register type referenced: elb_xdp4invf_csr::STA_freeze::STA_freeze_1_3  */
/* Register template referenced: elb_xdp4invf_csr::STA_freeze::STA_freeze_1_3 */
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_1_3_OFFSET 0x309
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_1_3_BYTE_OFFSET 0xc24
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_1_3_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_1_3_WRITE_ACCESS 0
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_1_3_READ_MASK 0xffffffff
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_1_3_WRITE_MASK 0x00000000
/* Register member: elb_xdp4invf_csr::STA_freeze.STA_freeze_2_3            */
/* Register type referenced: elb_xdp4invf_csr::STA_freeze::STA_freeze_2_3  */
/* Register template referenced: elb_xdp4invf_csr::STA_freeze::STA_freeze_2_3 */
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_2_3_OFFSET 0x30a
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_2_3_BYTE_OFFSET 0xc28
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_2_3_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_2_3_WRITE_ACCESS 0
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_2_3_RESET_VALUE 0x00000000
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_2_3_RESET_MASK 0xfffffff8
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_2_3_READ_MASK 0xffffffff
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_2_3_WRITE_MASK 0x00000000
/* Wide Register member: elb_xdp4invf_csr.STA_interrupt                    */
/* Wide Register type referenced: elb_xdp4invf_csr::STA_interrupt          */
/* Wide Register template referenced: elb_xdp4invf_csr::STA_interrupt      */
#define ELB_XDP4INVF_CSR_STA_INTERRUPT_OFFSET 0x30c
#define ELB_XDP4INVF_CSR_STA_INTERRUPT_BYTE_OFFSET 0xc30
#define ELB_XDP4INVF_CSR_STA_INTERRUPT_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_STA_INTERRUPT_WRITE_ACCESS 0
/* Register member: elb_xdp4invf_csr::STA_interrupt.STA_interrupt_0_3      */
/* Register type referenced: elb_xdp4invf_csr::STA_interrupt::STA_interrupt_0_3 */
/* Register template referenced: elb_xdp4invf_csr::STA_interrupt::STA_interrupt_0_3 */
#define ELB_XDP4INVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_OFFSET 0x30c
#define ELB_XDP4INVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_BYTE_OFFSET 0xc30
#define ELB_XDP4INVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_WRITE_ACCESS 0
#define ELB_XDP4INVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_READ_MASK 0xffffffff
#define ELB_XDP4INVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_WRITE_MASK 0x00000000
/* Register member: elb_xdp4invf_csr::STA_interrupt.STA_interrupt_1_3      */
/* Register type referenced: elb_xdp4invf_csr::STA_interrupt::STA_interrupt_1_3 */
/* Register template referenced: elb_xdp4invf_csr::STA_interrupt::STA_interrupt_1_3 */
#define ELB_XDP4INVF_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_OFFSET 0x30d
#define ELB_XDP4INVF_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_BYTE_OFFSET 0xc34
#define ELB_XDP4INVF_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_WRITE_ACCESS 0
#define ELB_XDP4INVF_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_READ_MASK 0xffffffff
#define ELB_XDP4INVF_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_WRITE_MASK 0x00000000
/* Register member: elb_xdp4invf_csr::STA_interrupt.STA_interrupt_2_3      */
/* Register type referenced: elb_xdp4invf_csr::STA_interrupt::STA_interrupt_2_3 */
/* Register template referenced: elb_xdp4invf_csr::STA_interrupt::STA_interrupt_2_3 */
#define ELB_XDP4INVF_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_OFFSET 0x30e
#define ELB_XDP4INVF_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_BYTE_OFFSET 0xc38
#define ELB_XDP4INVF_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_WRITE_ACCESS 0
#define ELB_XDP4INVF_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_RESET_VALUE 0x00000000
#define ELB_XDP4INVF_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_RESET_MASK 0xfffffffc
#define ELB_XDP4INVF_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_READ_MASK 0xffffffff
#define ELB_XDP4INVF_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_WRITE_MASK 0x00000000
/* Wide Register member: elb_xdp4invf_csr.filter_trace                     */
/* Wide Register type referenced: elb_xdp4invf_csr::filter_trace           */
/* Wide Register template referenced: elb_xdp4invf_csr::filter_trace       */
#define ELB_XDP4INVF_CSR_FILTER_TRACE_OFFSET 0x310
#define ELB_XDP4INVF_CSR_FILTER_TRACE_BYTE_OFFSET 0xc40
#define ELB_XDP4INVF_CSR_FILTER_TRACE_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_TRACE_WRITE_ACCESS 1
/* Register member: elb_xdp4invf_csr::filter_trace.filter_trace_0_3        */
/* Register type referenced: elb_xdp4invf_csr::filter_trace::filter_trace_0_3 */
/* Register template referenced: elb_xdp4invf_csr::filter_trace::filter_trace_0_3 */
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_OFFSET 0x310
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BYTE_OFFSET 0xc40
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESET_VALUE 0x000001e0
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESET_MASK 0xffffffff
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_READ_MASK 0xffffffff
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRITE_MASK 0xffffffff
/* Register member: elb_xdp4invf_csr::filter_trace.filter_trace_1_3        */
/* Register type referenced: elb_xdp4invf_csr::filter_trace::filter_trace_1_3 */
/* Register template referenced: elb_xdp4invf_csr::filter_trace::filter_trace_1_3 */
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_OFFSET 0x311
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BYTE_OFFSET 0xc44
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_RESET_VALUE 0x00000000
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_RESET_MASK 0x00001fff
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_READ_MASK 0xffffffff
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_WRITE_MASK 0x00001fff
/* Register member: elb_xdp4invf_csr::filter_trace.filter_trace_2_3        */
/* Register type referenced: elb_xdp4invf_csr::filter_trace::filter_trace_2_3 */
/* Register template referenced: elb_xdp4invf_csr::filter_trace::filter_trace_2_3 */
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_OFFSET 0x312
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_BYTE_OFFSET 0xc48
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_RESET_VALUE 0x00000000
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_RESET_MASK 0xfffff000
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_READ_MASK 0xffffffff
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_WRITE_MASK 0x00000000
/* Register member: elb_xdp4invf_csr.filter_timeout                        */
/* Register type referenced: elb_xdp4invf_csr::filter_timeout              */
/* Register template referenced: elb_xdp4invf_csr::filter_timeout          */
#define ELB_XDP4INVF_CSR_FILTER_TIMEOUT_OFFSET 0x314
#define ELB_XDP4INVF_CSR_FILTER_TIMEOUT_BYTE_OFFSET 0xc50
#define ELB_XDP4INVF_CSR_FILTER_TIMEOUT_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_TIMEOUT_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_TIMEOUT_RESET_VALUE 0x00000000
#define ELB_XDP4INVF_CSR_FILTER_TIMEOUT_RESET_MASK 0xffffffff
#define ELB_XDP4INVF_CSR_FILTER_TIMEOUT_READ_MASK 0xffffffff
#define ELB_XDP4INVF_CSR_FILTER_TIMEOUT_WRITE_MASK 0x0000ffff
/* Register member: elb_xdp4invf_csr.csr_intr                              */
/* Register type referenced: elb_xdp4invf_csr::csr_intr                    */
/* Register template referenced: elb_xdp4invf_csr::csr_intr                */
#define ELB_XDP4INVF_CSR_CSR_INTR_OFFSET 0x315
#define ELB_XDP4INVF_CSR_CSR_INTR_BYTE_OFFSET 0xc54
#define ELB_XDP4INVF_CSR_CSR_INTR_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_CSR_INTR_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_CSR_INTR_RESET_VALUE 0x00000000
#define ELB_XDP4INVF_CSR_CSR_INTR_RESET_MASK 0xfffffffe
#define ELB_XDP4INVF_CSR_CSR_INTR_READ_MASK 0xffffffff
#define ELB_XDP4INVF_CSR_CSR_INTR_WRITE_MASK 0x00000002
/* Group member: elb_xdp4invf_csr.int_groups                               */
/* Group type referenced: elb_xdp4invf_csr::int_groups                     */
/* Group template referenced: elb_xdp4invf_csr::intgrp_status              */
#define ELB_XDP4INVF_CSR_INT_GROUPS_OFFSET 0x318
#define ELB_XDP4INVF_CSR_INT_GROUPS_BYTE_OFFSET 0xc60
#define ELB_XDP4INVF_CSR_INT_GROUPS_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_INT_GROUPS_WRITE_ACCESS 1
/* Group member: elb_xdp4invf_csr.int_filter                               */
/* Group type referenced: elb_xdp4invf_csr::int_filter                     */
/* Group template referenced: elb_xdp4invf_csr::intgrp                     */
#define ELB_XDP4INVF_CSR_INT_FILTER_OFFSET 0x31c
#define ELB_XDP4INVF_CSR_INT_FILTER_BYTE_OFFSET 0xc70
#define ELB_XDP4INVF_CSR_INT_FILTER_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_INT_FILTER_WRITE_ACCESS 1

/* Memory type: elb_xdp4invf_csr::filter_addr_lo                           */
/* Memory template: elb_xdp4invf_csr::filter_addr_lo                       */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 1 */
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LO_SIZE 0x40
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LO_BYTE_SIZE 0x100
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LO_ENTRIES 0x40
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LO_MSB 30
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LO_LSB 0
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LO_WIDTH 31
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LO_MASK 0x7fffffff
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LO_GET(x) ((x) & 0x7fffffff)
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LO_SET(x) ((x) & 0x7fffffff)
/* Register member: elb_xdp4invf_csr::filter_addr_lo.data                  */
/* Register type referenced: elb_xdp4invf_csr::filter_addr_lo::data        */
/* Register template referenced: elb_xdp4invf_csr::filter_addr_lo::data    */
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LO_DATA_OFFSET 0x0
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LO_DATA_BYTE_OFFSET 0x0
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LO_DATA_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LO_DATA_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LO_DATA_RESET_VALUE 0x00000000
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LO_DATA_RESET_MASK 0x80000000
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LO_DATA_READ_MASK 0xffffffff
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LO_DATA_WRITE_MASK 0x7fffffff

/* Register type: elb_xdp4invf_csr::filter_addr_lo::data                   */
/* Register template: elb_xdp4invf_csr::filter_addr_lo::data               */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 10 */
/* Field member: elb_xdp4invf_csr::filter_addr_lo::data.value              */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LO_DATA_VALUE_MSB 30
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LO_DATA_VALUE_LSB 0
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LO_DATA_VALUE_WIDTH 31
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LO_DATA_VALUE_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LO_DATA_VALUE_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LO_DATA_VALUE_FIELD_MASK 0x7fffffff
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LO_DATA_VALUE_GET(x) ((x) & 0x7fffffff)
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LO_DATA_VALUE_SET(x) ((x) & 0x7fffffff)
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LO_DATA_VALUE_MODIFY(r, x) \
   (((x) & 0x7fffffff) | ((r) & 0x80000000))

/* Memory type: elb_xdp4invf_csr::filter_addr_hi                           */
/* Memory template: elb_xdp4invf_csr::filter_addr_hi                       */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 16 */
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HI_SIZE 0x40
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HI_BYTE_SIZE 0x100
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HI_ENTRIES 0x40
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HI_MSB 30
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HI_LSB 0
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HI_WIDTH 31
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HI_MASK 0x7fffffff
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HI_GET(x) ((x) & 0x7fffffff)
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HI_SET(x) ((x) & 0x7fffffff)
/* Register member: elb_xdp4invf_csr::filter_addr_hi.data                  */
/* Register type referenced: elb_xdp4invf_csr::filter_addr_hi::data        */
/* Register template referenced: elb_xdp4invf_csr::filter_addr_hi::data    */
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HI_DATA_OFFSET 0x0
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HI_DATA_BYTE_OFFSET 0x0
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HI_DATA_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HI_DATA_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HI_DATA_RESET_VALUE 0x00000000
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HI_DATA_RESET_MASK 0x80000000
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HI_DATA_READ_MASK 0xffffffff
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HI_DATA_WRITE_MASK 0x7fffffff

/* Register type: elb_xdp4invf_csr::filter_addr_hi::data                   */
/* Register template: elb_xdp4invf_csr::filter_addr_hi::data               */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 25 */
/* Field member: elb_xdp4invf_csr::filter_addr_hi::data.value              */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HI_DATA_VALUE_MSB 30
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HI_DATA_VALUE_LSB 0
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HI_DATA_VALUE_WIDTH 31
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HI_DATA_VALUE_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HI_DATA_VALUE_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HI_DATA_VALUE_FIELD_MASK 0x7fffffff
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HI_DATA_VALUE_GET(x) ((x) & 0x7fffffff)
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HI_DATA_VALUE_SET(x) ((x) & 0x7fffffff)
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HI_DATA_VALUE_MODIFY(r, x) \
   (((x) & 0x7fffffff) | ((r) & 0x80000000))

/* Memory type: elb_xdp4invf_csr::filter_addr_host                         */
/* Memory template: elb_xdp4invf_csr::filter_addr_host                     */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 31 */
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HOST_SIZE 0x40
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HOST_BYTE_SIZE 0x100
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HOST_ENTRIES 0x40
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HOST_MSB 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HOST_LSB 0
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HOST_WIDTH 2
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HOST_MASK 0x03
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HOST_GET(x) ((x) & 0x03)
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HOST_SET(x) ((x) & 0x03)
/* Register member: elb_xdp4invf_csr::filter_addr_host.data                */
/* Register type referenced: elb_xdp4invf_csr::filter_addr_host::data      */
/* Register template referenced: elb_xdp4invf_csr::filter_addr_host::data  */
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HOST_DATA_OFFSET 0x0
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HOST_DATA_BYTE_OFFSET 0x0
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HOST_DATA_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HOST_DATA_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HOST_DATA_RESET_VALUE 0x00
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HOST_DATA_RESET_MASK 0xfc
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HOST_DATA_READ_MASK 0xff
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HOST_DATA_WRITE_MASK 0x03

/* Register type: elb_xdp4invf_csr::filter_addr_host::data                 */
/* Register template: elb_xdp4invf_csr::filter_addr_host::data             */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 40 */
/* Field member: elb_xdp4invf_csr::filter_addr_host::data.match            */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HOST_DATA_MATCH_MSB 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HOST_DATA_MATCH_LSB 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HOST_DATA_MATCH_WIDTH 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HOST_DATA_MATCH_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HOST_DATA_MATCH_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HOST_DATA_MATCH_FIELD_MASK 0x02
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HOST_DATA_MATCH_GET(x) \
   (((x) & 0x02) >> 1)
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HOST_DATA_MATCH_SET(x) \
   (((x) << 1) & 0x02)
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HOST_DATA_MATCH_MODIFY(r, x) \
   ((((x) << 1) & 0x02) | ((r) & 0xfd))
/* Field member: elb_xdp4invf_csr::filter_addr_host::data.mask             */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HOST_DATA_MASK_MSB 0
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HOST_DATA_MASK_LSB 0
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HOST_DATA_MASK_WIDTH 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HOST_DATA_MASK_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HOST_DATA_MASK_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HOST_DATA_MASK_FIELD_MASK 0x01
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HOST_DATA_MASK_GET(x) ((x) & 0x01)
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HOST_DATA_MASK_SET(x) ((x) & 0x01)
#define ELB_XDP4INVF_CSR_FILTER_ADDR_HOST_DATA_MASK_MODIFY(r, x) \
   (((x) & 0x01) | ((r) & 0xfe))

/* Memory type: elb_xdp4invf_csr::filter_addr_pic                          */
/* Memory template: elb_xdp4invf_csr::filter_addr_pic                      */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 51 */
#define ELB_XDP4INVF_CSR_FILTER_ADDR_PIC_SIZE 0x40
#define ELB_XDP4INVF_CSR_FILTER_ADDR_PIC_BYTE_SIZE 0x100
#define ELB_XDP4INVF_CSR_FILTER_ADDR_PIC_ENTRIES 0x40
#define ELB_XDP4INVF_CSR_FILTER_ADDR_PIC_MSB 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_PIC_LSB 0
#define ELB_XDP4INVF_CSR_FILTER_ADDR_PIC_WIDTH 2
#define ELB_XDP4INVF_CSR_FILTER_ADDR_PIC_MASK 0x03
#define ELB_XDP4INVF_CSR_FILTER_ADDR_PIC_GET(x) ((x) & 0x03)
#define ELB_XDP4INVF_CSR_FILTER_ADDR_PIC_SET(x) ((x) & 0x03)
/* Register member: elb_xdp4invf_csr::filter_addr_pic.data                 */
/* Register type referenced: elb_xdp4invf_csr::filter_addr_pic::data       */
/* Register template referenced: elb_xdp4invf_csr::filter_addr_pic::data   */
#define ELB_XDP4INVF_CSR_FILTER_ADDR_PIC_DATA_OFFSET 0x0
#define ELB_XDP4INVF_CSR_FILTER_ADDR_PIC_DATA_BYTE_OFFSET 0x0
#define ELB_XDP4INVF_CSR_FILTER_ADDR_PIC_DATA_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_PIC_DATA_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_PIC_DATA_RESET_VALUE 0x00
#define ELB_XDP4INVF_CSR_FILTER_ADDR_PIC_DATA_RESET_MASK 0xfc
#define ELB_XDP4INVF_CSR_FILTER_ADDR_PIC_DATA_READ_MASK 0xff
#define ELB_XDP4INVF_CSR_FILTER_ADDR_PIC_DATA_WRITE_MASK 0x03

/* Register type: elb_xdp4invf_csr::filter_addr_pic::data                  */
/* Register template: elb_xdp4invf_csr::filter_addr_pic::data              */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 60 */
/* Field member: elb_xdp4invf_csr::filter_addr_pic::data.match             */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_XDP4INVF_CSR_FILTER_ADDR_PIC_DATA_MATCH_MSB 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_PIC_DATA_MATCH_LSB 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_PIC_DATA_MATCH_WIDTH 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_PIC_DATA_MATCH_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_PIC_DATA_MATCH_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_PIC_DATA_MATCH_FIELD_MASK 0x02
#define ELB_XDP4INVF_CSR_FILTER_ADDR_PIC_DATA_MATCH_GET(x) \
   (((x) & 0x02) >> 1)
#define ELB_XDP4INVF_CSR_FILTER_ADDR_PIC_DATA_MATCH_SET(x) \
   (((x) << 1) & 0x02)
#define ELB_XDP4INVF_CSR_FILTER_ADDR_PIC_DATA_MATCH_MODIFY(r, x) \
   ((((x) << 1) & 0x02) | ((r) & 0xfd))
/* Field member: elb_xdp4invf_csr::filter_addr_pic::data.mask              */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_XDP4INVF_CSR_FILTER_ADDR_PIC_DATA_MASK_MSB 0
#define ELB_XDP4INVF_CSR_FILTER_ADDR_PIC_DATA_MASK_LSB 0
#define ELB_XDP4INVF_CSR_FILTER_ADDR_PIC_DATA_MASK_WIDTH 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_PIC_DATA_MASK_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_PIC_DATA_MASK_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_PIC_DATA_MASK_FIELD_MASK 0x01
#define ELB_XDP4INVF_CSR_FILTER_ADDR_PIC_DATA_MASK_GET(x) ((x) & 0x01)
#define ELB_XDP4INVF_CSR_FILTER_ADDR_PIC_DATA_MASK_SET(x) ((x) & 0x01)
#define ELB_XDP4INVF_CSR_FILTER_ADDR_PIC_DATA_MASK_MODIFY(r, x) \
   (((x) & 0x01) | ((r) & 0xfe))

/* Memory type: elb_xdp4invf_csr::filter_addr_lif                          */
/* Memory template: elb_xdp4invf_csr::filter_addr_lif                      */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 71 */
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LIF_SIZE 0x40
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LIF_BYTE_SIZE 0x100
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LIF_ENTRIES 0x40
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LIF_MSB 21
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LIF_LSB 0
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LIF_WIDTH 22
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LIF_MASK 0x003fffff
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LIF_GET(x) ((x) & 0x003fffff)
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LIF_SET(x) ((x) & 0x003fffff)
/* Register member: elb_xdp4invf_csr::filter_addr_lif.data                 */
/* Register type referenced: elb_xdp4invf_csr::filter_addr_lif::data       */
/* Register template referenced: elb_xdp4invf_csr::filter_addr_lif::data   */
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LIF_DATA_OFFSET 0x0
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LIF_DATA_BYTE_OFFSET 0x0
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LIF_DATA_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LIF_DATA_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LIF_DATA_RESET_VALUE 0x00000000
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LIF_DATA_RESET_MASK 0xffc00000
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LIF_DATA_READ_MASK 0xffffffff
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LIF_DATA_WRITE_MASK 0x003fffff

/* Register type: elb_xdp4invf_csr::filter_addr_lif::data                  */
/* Register template: elb_xdp4invf_csr::filter_addr_lif::data              */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 80 */
/* Field member: elb_xdp4invf_csr::filter_addr_lif::data.match             */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LIF_DATA_MATCH_MSB 21
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LIF_DATA_MATCH_LSB 11
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LIF_DATA_MATCH_WIDTH 11
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LIF_DATA_MATCH_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LIF_DATA_MATCH_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LIF_DATA_MATCH_FIELD_MASK 0x003ff800
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LIF_DATA_MATCH_GET(x) \
   (((x) & 0x003ff800) >> 11)
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LIF_DATA_MATCH_SET(x) \
   (((x) << 11) & 0x003ff800)
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LIF_DATA_MATCH_MODIFY(r, x) \
   ((((x) << 11) & 0x003ff800) | ((r) & 0xffc007ff))
/* Field member: elb_xdp4invf_csr::filter_addr_lif::data.mask              */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LIF_DATA_MASK_MSB 10
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LIF_DATA_MASK_LSB 0
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LIF_DATA_MASK_WIDTH 11
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LIF_DATA_MASK_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LIF_DATA_MASK_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LIF_DATA_MASK_FIELD_MASK 0x000007ff
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LIF_DATA_MASK_GET(x) ((x) & 0x000007ff)
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LIF_DATA_MASK_SET(x) ((x) & 0x000007ff)
#define ELB_XDP4INVF_CSR_FILTER_ADDR_LIF_DATA_MASK_MODIFY(r, x) \
   (((x) & 0x000007ff) | ((r) & 0xfffff800))

/* Memory type: elb_xdp4invf_csr::filter_src                               */
/* Memory template: elb_xdp4invf_csr::filter_src                           */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 91 */
#define ELB_XDP4INVF_CSR_FILTER_SRC_SIZE 0x40
#define ELB_XDP4INVF_CSR_FILTER_SRC_BYTE_SIZE 0x100
#define ELB_XDP4INVF_CSR_FILTER_SRC_ENTRIES 0x40
#define ELB_XDP4INVF_CSR_FILTER_SRC_MSB 25
#define ELB_XDP4INVF_CSR_FILTER_SRC_LSB 0
#define ELB_XDP4INVF_CSR_FILTER_SRC_WIDTH 26
#define ELB_XDP4INVF_CSR_FILTER_SRC_MASK 0x03ffffff
#define ELB_XDP4INVF_CSR_FILTER_SRC_GET(x) ((x) & 0x03ffffff)
#define ELB_XDP4INVF_CSR_FILTER_SRC_SET(x) ((x) & 0x03ffffff)
/* Register member: elb_xdp4invf_csr::filter_src.data                      */
/* Register type referenced: elb_xdp4invf_csr::filter_src::data            */
/* Register template referenced: elb_xdp4invf_csr::filter_src::data        */
#define ELB_XDP4INVF_CSR_FILTER_SRC_DATA_OFFSET 0x0
#define ELB_XDP4INVF_CSR_FILTER_SRC_DATA_BYTE_OFFSET 0x0
#define ELB_XDP4INVF_CSR_FILTER_SRC_DATA_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_SRC_DATA_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_SRC_DATA_RESET_VALUE 0x00000000
#define ELB_XDP4INVF_CSR_FILTER_SRC_DATA_RESET_MASK 0xfc000000
#define ELB_XDP4INVF_CSR_FILTER_SRC_DATA_READ_MASK 0xffffffff
#define ELB_XDP4INVF_CSR_FILTER_SRC_DATA_WRITE_MASK 0x03ffffff

/* Register type: elb_xdp4invf_csr::filter_src::data                       */
/* Register template: elb_xdp4invf_csr::filter_src::data                   */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 100 */
/* Field member: elb_xdp4invf_csr::filter_src::data.id_match               */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_XDP4INVF_CSR_FILTER_SRC_DATA_ID_MATCH_MSB 25
#define ELB_XDP4INVF_CSR_FILTER_SRC_DATA_ID_MATCH_LSB 13
#define ELB_XDP4INVF_CSR_FILTER_SRC_DATA_ID_MATCH_WIDTH 13
#define ELB_XDP4INVF_CSR_FILTER_SRC_DATA_ID_MATCH_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_SRC_DATA_ID_MATCH_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_SRC_DATA_ID_MATCH_FIELD_MASK 0x03ffe000
#define ELB_XDP4INVF_CSR_FILTER_SRC_DATA_ID_MATCH_GET(x) \
   (((x) & 0x03ffe000) >> 13)
#define ELB_XDP4INVF_CSR_FILTER_SRC_DATA_ID_MATCH_SET(x) \
   (((x) << 13) & 0x03ffe000)
#define ELB_XDP4INVF_CSR_FILTER_SRC_DATA_ID_MATCH_MODIFY(r, x) \
   ((((x) << 13) & 0x03ffe000) | ((r) & 0xfc001fff))
/* Field member: elb_xdp4invf_csr::filter_src::data.id_mask                */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_XDP4INVF_CSR_FILTER_SRC_DATA_ID_MASK_MSB 12
#define ELB_XDP4INVF_CSR_FILTER_SRC_DATA_ID_MASK_LSB 0
#define ELB_XDP4INVF_CSR_FILTER_SRC_DATA_ID_MASK_WIDTH 13
#define ELB_XDP4INVF_CSR_FILTER_SRC_DATA_ID_MASK_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_SRC_DATA_ID_MASK_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_SRC_DATA_ID_MASK_FIELD_MASK 0x00001fff
#define ELB_XDP4INVF_CSR_FILTER_SRC_DATA_ID_MASK_GET(x) ((x) & 0x00001fff)
#define ELB_XDP4INVF_CSR_FILTER_SRC_DATA_ID_MASK_SET(x) ((x) & 0x00001fff)
#define ELB_XDP4INVF_CSR_FILTER_SRC_DATA_ID_MASK_MODIFY(r, x) \
   (((x) & 0x00001fff) | ((r) & 0xffffe000))

/* Memory type: elb_xdp4invf_csr::filter_axi_prot                          */
/* Memory template: elb_xdp4invf_csr::filter_axi_prot                      */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 111 */
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_SIZE 0x40
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_BYTE_SIZE 0x100
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_ENTRIES 0x40
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_MSB 19
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_LSB 0
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_WIDTH 20
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_MASK 0x000fffff
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_GET(x) ((x) & 0x000fffff)
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_SET(x) ((x) & 0x000fffff)
/* Register member: elb_xdp4invf_csr::filter_axi_prot.data                 */
/* Register type referenced: elb_xdp4invf_csr::filter_axi_prot::data       */
/* Register template referenced: elb_xdp4invf_csr::filter_axi_prot::data   */
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_DATA_OFFSET 0x0
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_DATA_BYTE_OFFSET 0x0
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_DATA_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_DATA_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_DATA_RESET_VALUE 0x00000000
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_DATA_RESET_MASK 0xfff00000
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_DATA_READ_MASK 0xffffffff
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_DATA_WRITE_MASK 0x000fffff

/* Register type: elb_xdp4invf_csr::filter_axi_prot::data                  */
/* Register template: elb_xdp4invf_csr::filter_axi_prot::data              */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 121 */
/* Field member: elb_xdp4invf_csr::filter_axi_prot::data.arprot_overwrite  */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_OVERWRITE_MSB 19
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_OVERWRITE_LSB 16
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_OVERWRITE_WIDTH 4
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_OVERWRITE_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_OVERWRITE_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_OVERWRITE_FIELD_MASK 0x000f0000
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_OVERWRITE_GET(x) \
   (((x) & 0x000f0000) >> 16)
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_OVERWRITE_SET(x) \
   (((x) << 16) & 0x000f0000)
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_OVERWRITE_MODIFY(r, x) \
   ((((x) << 16) & 0x000f0000) | ((r) & 0xfff0ffff))
/* Field member: elb_xdp4invf_csr::filter_axi_prot::data.awprot_overwrite  */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_OVERWRITE_MSB 15
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_OVERWRITE_LSB 12
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_OVERWRITE_WIDTH 4
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_OVERWRITE_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_OVERWRITE_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_OVERWRITE_FIELD_MASK 0x0000f000
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_OVERWRITE_GET(x) \
   (((x) & 0x0000f000) >> 12)
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_OVERWRITE_SET(x) \
   (((x) << 12) & 0x0000f000)
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_OVERWRITE_MODIFY(r, x) \
   ((((x) << 12) & 0x0000f000) | ((r) & 0xffff0fff))
/* Field member: elb_xdp4invf_csr::filter_axi_prot::data.arprot_match      */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_MATCH_MSB 11
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_MATCH_LSB 9
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_MATCH_WIDTH 3
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_MATCH_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_MATCH_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_MATCH_FIELD_MASK 0x00000e00
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_MATCH_GET(x) \
   (((x) & 0x00000e00) >> 9)
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_MATCH_SET(x) \
   (((x) << 9) & 0x00000e00)
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_MATCH_MODIFY(r, x) \
   ((((x) << 9) & 0x00000e00) | ((r) & 0xfffff1ff))
/* Field member: elb_xdp4invf_csr::filter_axi_prot::data.arprot_mask       */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_MASK_MSB 8
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_MASK_LSB 6
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_MASK_WIDTH 3
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_MASK_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_MASK_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_MASK_FIELD_MASK 0x000001c0
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_MASK_GET(x) \
   (((x) & 0x000001c0) >> 6)
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_MASK_SET(x) \
   (((x) << 6) & 0x000001c0)
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_DATA_ARPROT_MASK_MODIFY(r, x) \
   ((((x) << 6) & 0x000001c0) | ((r) & 0xfffffe3f))
/* Field member: elb_xdp4invf_csr::filter_axi_prot::data.awprot_match      */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_MATCH_MSB 5
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_MATCH_LSB 3
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_MATCH_WIDTH 3
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_MATCH_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_MATCH_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_MATCH_FIELD_MASK 0x00000038
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_MATCH_GET(x) \
   (((x) & 0x00000038) >> 3)
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_MATCH_SET(x) \
   (((x) << 3) & 0x00000038)
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_MATCH_MODIFY(r, x) \
   ((((x) << 3) & 0x00000038) | ((r) & 0xffffffc7))
/* Field member: elb_xdp4invf_csr::filter_axi_prot::data.awprot_mask       */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_MASK_MSB 2
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_MASK_LSB 0
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_MASK_WIDTH 3
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_MASK_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_MASK_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_MASK_FIELD_MASK 0x00000007
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_MASK_GET(x) \
   ((x) & 0x00000007)
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_MASK_SET(x) \
   ((x) & 0x00000007)
#define ELB_XDP4INVF_CSR_FILTER_AXI_PROT_DATA_AWPROT_MASK_MODIFY(r, x) \
   (((x) & 0x00000007) | ((r) & 0xfffffff8))

/* Memory type: elb_xdp4invf_csr::filter_axi_cache                         */
/* Memory template: elb_xdp4invf_csr::filter_axi_cache                     */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 144 */
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_SIZE 0x40
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_BYTE_SIZE 0x100
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_ENTRIES 0x40
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_MSB 25
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_LSB 0
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_WIDTH 26
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_MASK 0x03ffffff
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_GET(x) ((x) & 0x03ffffff)
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_SET(x) ((x) & 0x03ffffff)
/* Register member: elb_xdp4invf_csr::filter_axi_cache.data                */
/* Register type referenced: elb_xdp4invf_csr::filter_axi_cache::data      */
/* Register template referenced: elb_xdp4invf_csr::filter_axi_cache::data  */
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_DATA_OFFSET 0x0
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_DATA_BYTE_OFFSET 0x0
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_DATA_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_DATA_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_DATA_RESET_VALUE 0x00000000
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_DATA_RESET_MASK 0xfc000000
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_DATA_READ_MASK 0xffffffff
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_DATA_WRITE_MASK 0x03ffffff

/* Register type: elb_xdp4invf_csr::filter_axi_cache::data                 */
/* Register template: elb_xdp4invf_csr::filter_axi_cache::data             */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 154 */
/* Field member: elb_xdp4invf_csr::filter_axi_cache::data.arcache_overwrite */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_OVERWRITE_MSB 25
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_OVERWRITE_LSB 21
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_OVERWRITE_WIDTH 5
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_OVERWRITE_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_OVERWRITE_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_OVERWRITE_FIELD_MASK 0x03e00000
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_OVERWRITE_GET(x) \
   (((x) & 0x03e00000) >> 21)
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_OVERWRITE_SET(x) \
   (((x) << 21) & 0x03e00000)
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_OVERWRITE_MODIFY(r, x) \
   ((((x) << 21) & 0x03e00000) | ((r) & 0xfc1fffff))
/* Field member: elb_xdp4invf_csr::filter_axi_cache::data.awcache_overwrite */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_OVERWRITE_MSB 20
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_OVERWRITE_LSB 16
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_OVERWRITE_WIDTH 5
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_OVERWRITE_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_OVERWRITE_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_OVERWRITE_FIELD_MASK 0x001f0000
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_OVERWRITE_GET(x) \
   (((x) & 0x001f0000) >> 16)
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_OVERWRITE_SET(x) \
   (((x) << 16) & 0x001f0000)
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_OVERWRITE_MODIFY(r, x) \
   ((((x) << 16) & 0x001f0000) | ((r) & 0xffe0ffff))
/* Field member: elb_xdp4invf_csr::filter_axi_cache::data.arcache_match    */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MATCH_MSB 15
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MATCH_LSB 12
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MATCH_WIDTH 4
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MATCH_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MATCH_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MATCH_FIELD_MASK 0x0000f000
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MATCH_GET(x) \
   (((x) & 0x0000f000) >> 12)
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MATCH_SET(x) \
   (((x) << 12) & 0x0000f000)
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MATCH_MODIFY(r, x) \
   ((((x) << 12) & 0x0000f000) | ((r) & 0xffff0fff))
/* Field member: elb_xdp4invf_csr::filter_axi_cache::data.arcache_mask     */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MASK_MSB 11
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MASK_LSB 8
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MASK_WIDTH 4
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MASK_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MASK_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MASK_FIELD_MASK 0x00000f00
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MASK_GET(x) \
   (((x) & 0x00000f00) >> 8)
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MASK_SET(x) \
   (((x) << 8) & 0x00000f00)
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_DATA_ARCACHE_MASK_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00) | ((r) & 0xfffff0ff))
/* Field member: elb_xdp4invf_csr::filter_axi_cache::data.awcache_match    */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MATCH_MSB 7
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MATCH_LSB 4
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MATCH_WIDTH 4
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MATCH_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MATCH_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MATCH_FIELD_MASK 0x000000f0
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MATCH_GET(x) \
   (((x) & 0x000000f0) >> 4)
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MATCH_SET(x) \
   (((x) << 4) & 0x000000f0)
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MATCH_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: elb_xdp4invf_csr::filter_axi_cache::data.awcache_mask     */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MASK_MSB 3
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MASK_LSB 0
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MASK_WIDTH 4
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MASK_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MASK_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MASK_FIELD_MASK 0x0000000f
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MASK_GET(x) \
   ((x) & 0x0000000f)
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MASK_SET(x) \
   ((x) & 0x0000000f)
#define ELB_XDP4INVF_CSR_FILTER_AXI_CACHE_DATA_AWCACHE_MASK_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Memory type: elb_xdp4invf_csr::filter_acp                               */
/* Memory template: elb_xdp4invf_csr::filter_acp                           */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 177 */
#define ELB_XDP4INVF_CSR_FILTER_ACP_SIZE 0x40
#define ELB_XDP4INVF_CSR_FILTER_ACP_BYTE_SIZE 0x100
#define ELB_XDP4INVF_CSR_FILTER_ACP_ENTRIES 0x40
#define ELB_XDP4INVF_CSR_FILTER_ACP_MSB 9
#define ELB_XDP4INVF_CSR_FILTER_ACP_LSB 0
#define ELB_XDP4INVF_CSR_FILTER_ACP_WIDTH 10
#define ELB_XDP4INVF_CSR_FILTER_ACP_MASK 0x03ff
#define ELB_XDP4INVF_CSR_FILTER_ACP_GET(x) ((x) & 0x03ff)
#define ELB_XDP4INVF_CSR_FILTER_ACP_SET(x) ((x) & 0x03ff)
/* Register member: elb_xdp4invf_csr::filter_acp.data                      */
/* Register type referenced: elb_xdp4invf_csr::filter_acp::data            */
/* Register template referenced: elb_xdp4invf_csr::filter_acp::data        */
#define ELB_XDP4INVF_CSR_FILTER_ACP_DATA_OFFSET 0x0
#define ELB_XDP4INVF_CSR_FILTER_ACP_DATA_BYTE_OFFSET 0x0
#define ELB_XDP4INVF_CSR_FILTER_ACP_DATA_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ACP_DATA_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ACP_DATA_RESET_VALUE 0x0000
#define ELB_XDP4INVF_CSR_FILTER_ACP_DATA_RESET_MASK 0xfc00
#define ELB_XDP4INVF_CSR_FILTER_ACP_DATA_READ_MASK 0xffff
#define ELB_XDP4INVF_CSR_FILTER_ACP_DATA_WRITE_MASK 0x03ff

/* Register type: elb_xdp4invf_csr::filter_acp::data                       */
/* Register template: elb_xdp4invf_csr::filter_acp::data                   */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 186 */
/* Field member: elb_xdp4invf_csr::filter_acp::data.roverwrite             */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_XDP4INVF_CSR_FILTER_ACP_DATA_ROVERWRITE_MSB 9
#define ELB_XDP4INVF_CSR_FILTER_ACP_DATA_ROVERWRITE_LSB 5
#define ELB_XDP4INVF_CSR_FILTER_ACP_DATA_ROVERWRITE_WIDTH 5
#define ELB_XDP4INVF_CSR_FILTER_ACP_DATA_ROVERWRITE_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ACP_DATA_ROVERWRITE_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ACP_DATA_ROVERWRITE_FIELD_MASK 0x03e0
#define ELB_XDP4INVF_CSR_FILTER_ACP_DATA_ROVERWRITE_GET(x) \
   (((x) & 0x03e0) >> 5)
#define ELB_XDP4INVF_CSR_FILTER_ACP_DATA_ROVERWRITE_SET(x) \
   (((x) << 5) & 0x03e0)
#define ELB_XDP4INVF_CSR_FILTER_ACP_DATA_ROVERWRITE_MODIFY(r, x) \
   ((((x) << 5) & 0x03e0) | ((r) & 0xfc1f))
/* Field member: elb_xdp4invf_csr::filter_acp::data.woverwrite             */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_XDP4INVF_CSR_FILTER_ACP_DATA_WOVERWRITE_MSB 4
#define ELB_XDP4INVF_CSR_FILTER_ACP_DATA_WOVERWRITE_LSB 0
#define ELB_XDP4INVF_CSR_FILTER_ACP_DATA_WOVERWRITE_WIDTH 5
#define ELB_XDP4INVF_CSR_FILTER_ACP_DATA_WOVERWRITE_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ACP_DATA_WOVERWRITE_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ACP_DATA_WOVERWRITE_FIELD_MASK 0x001f
#define ELB_XDP4INVF_CSR_FILTER_ACP_DATA_WOVERWRITE_GET(x) ((x) & 0x001f)
#define ELB_XDP4INVF_CSR_FILTER_ACP_DATA_WOVERWRITE_SET(x) ((x) & 0x001f)
#define ELB_XDP4INVF_CSR_FILTER_ACP_DATA_WOVERWRITE_MODIFY(r, x) \
   (((x) & 0x001f) | ((r) & 0xffe0))

/* Memory type: elb_xdp4invf_csr::filter_addr_ctl                          */
/* Memory template: elb_xdp4invf_csr::filter_addr_ctl                      */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 197 */
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_SIZE 0x40
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_BYTE_SIZE 0x100
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_ENTRIES 0x40
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_MSB 13
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_LSB 0
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_WIDTH 14
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_MASK 0x3fff
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_GET(x) ((x) & 0x3fff)
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_SET(x) ((x) & 0x3fff)
/* Register member: elb_xdp4invf_csr::filter_addr_ctl.value                */
/* Register type referenced: elb_xdp4invf_csr::filter_addr_ctl::value      */
/* Register template referenced: elb_xdp4invf_csr::filter_addr_ctl::value  */
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_OFFSET 0x0
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_BYTE_OFFSET 0x0
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_RESET_VALUE 0x0000
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_RESET_MASK 0xc000
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_READ_MASK 0xffff
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_MASK 0x3fff

/* Register type: elb_xdp4invf_csr::filter_addr_ctl::value                 */
/* Register template: elb_xdp4invf_csr::filter_addr_ctl::value             */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 206 */
/* Field member: elb_xdp4invf_csr::filter_addr_ctl::value.round64          */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_ROUND64_MSB 13
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_ROUND64_LSB 13
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_ROUND64_WIDTH 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_ROUND64_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_ROUND64_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_ROUND64_FIELD_MASK 0x2000
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_ROUND64_GET(x) \
   (((x) & 0x2000) >> 13)
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_ROUND64_SET(x) \
   (((x) << 13) & 0x2000)
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_ROUND64_MODIFY(r, x) \
   ((((x) << 13) & 0x2000) | ((r) & 0xdfff))
/* Field member: elb_xdp4invf_csr::filter_addr_ctl::value.local_ack        */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_LOCAL_ACK_MSB 12
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_LOCAL_ACK_LSB 12
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_LOCAL_ACK_WIDTH 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_LOCAL_ACK_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_LOCAL_ACK_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_LOCAL_ACK_FIELD_MASK 0x1000
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_LOCAL_ACK_GET(x) \
   (((x) & 0x1000) >> 12)
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_LOCAL_ACK_SET(x) \
   (((x) << 12) & 0x1000)
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_LOCAL_ACK_MODIFY(r, x) \
   ((((x) << 12) & 0x1000) | ((r) & 0xefff))
/* Field member: elb_xdp4invf_csr::filter_addr_ctl::value.inval_receive    */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_INVAL_RECEIVE_MSB 11
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_INVAL_RECEIVE_LSB 11
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_INVAL_RECEIVE_WIDTH 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_INVAL_RECEIVE_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_INVAL_RECEIVE_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_INVAL_RECEIVE_FIELD_MASK 0x0800
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_INVAL_RECEIVE_GET(x) \
   (((x) & 0x0800) >> 11)
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_INVAL_RECEIVE_SET(x) \
   (((x) << 11) & 0x0800)
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_INVAL_RECEIVE_MODIFY(r, x) \
   ((((x) << 11) & 0x0800) | ((r) & 0xf7ff))
/* Field member: elb_xdp4invf_csr::filter_addr_ctl::value.inval_send       */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_INVAL_SEND_MSB 10
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_INVAL_SEND_LSB 10
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_INVAL_SEND_WIDTH 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_INVAL_SEND_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_INVAL_SEND_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_INVAL_SEND_FIELD_MASK 0x0400
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_INVAL_SEND_GET(x) \
   (((x) & 0x0400) >> 10)
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_INVAL_SEND_SET(x) \
   (((x) << 10) & 0x0400)
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_INVAL_SEND_MODIFY(r, x) \
   ((((x) << 10) & 0x0400) | ((r) & 0xfbff))
/* Field member: elb_xdp4invf_csr::filter_addr_ctl::value.use_cache        */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_USE_CACHE_MSB 9
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_USE_CACHE_LSB 9
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_USE_CACHE_WIDTH 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_USE_CACHE_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_USE_CACHE_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_USE_CACHE_FIELD_MASK 0x0200
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_USE_CACHE_GET(x) \
   (((x) & 0x0200) >> 9)
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_USE_CACHE_SET(x) \
   (((x) << 9) & 0x0200)
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_USE_CACHE_MODIFY(r, x) \
   ((((x) << 9) & 0x0200) | ((r) & 0xfdff))
/* Field member: elb_xdp4invf_csr::filter_addr_ctl::value.log_resp         */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_LOG_RESP_MSB 8
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_LOG_RESP_LSB 8
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_LOG_RESP_WIDTH 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_LOG_RESP_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_LOG_RESP_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_LOG_RESP_FIELD_MASK 0x0100
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_LOG_RESP_GET(x) \
   (((x) & 0x0100) >> 8)
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_LOG_RESP_SET(x) \
   (((x) << 8) & 0x0100)
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_LOG_RESP_MODIFY(r, x) \
   ((((x) << 8) & 0x0100) | ((r) & 0xfeff))
/* Field member: elb_xdp4invf_csr::filter_addr_ctl::value.log_req          */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_LOG_REQ_MSB 7
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_LOG_REQ_LSB 7
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_LOG_REQ_WIDTH 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_LOG_REQ_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_LOG_REQ_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_LOG_REQ_FIELD_MASK 0x0080
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_LOG_REQ_GET(x) \
   (((x) & 0x0080) >> 7)
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_LOG_REQ_SET(x) \
   (((x) << 7) & 0x0080)
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_LOG_REQ_MODIFY(r, x) \
   ((((x) << 7) & 0x0080) | ((r) & 0xff7f))
/* Field member: elb_xdp4invf_csr::filter_addr_ctl::value.write_interrupt  */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_INTERRUPT_MSB 6
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_INTERRUPT_LSB 6
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_INTERRUPT_WIDTH 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_INTERRUPT_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_INTERRUPT_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_INTERRUPT_FIELD_MASK 0x0040
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_INTERRUPT_GET(x) \
   (((x) & 0x0040) >> 6)
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_INTERRUPT_SET(x) \
   (((x) << 6) & 0x0040)
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x0040) | ((r) & 0xffbf))
/* Field member: elb_xdp4invf_csr::filter_addr_ctl::value.read_interrupt   */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_READ_INTERRUPT_MSB 5
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_READ_INTERRUPT_LSB 5
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_READ_INTERRUPT_WIDTH 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_READ_INTERRUPT_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_READ_INTERRUPT_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_READ_INTERRUPT_FIELD_MASK 0x0020
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_READ_INTERRUPT_GET(x) \
   (((x) & 0x0020) >> 5)
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_READ_INTERRUPT_SET(x) \
   (((x) << 5) & 0x0020)
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_READ_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x0020) | ((r) & 0xffdf))
/* Field member: elb_xdp4invf_csr::filter_addr_ctl::value.write_freeze     */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_FREEZE_MSB 4
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_FREEZE_LSB 4
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_FREEZE_WIDTH 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_FREEZE_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_FREEZE_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_FREEZE_FIELD_MASK 0x0010
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_FREEZE_GET(x) \
   (((x) & 0x0010) >> 4)
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_FREEZE_SET(x) \
   (((x) << 4) & 0x0010)
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_FREEZE_MODIFY(r, x) \
   ((((x) << 4) & 0x0010) | ((r) & 0xffef))
/* Field member: elb_xdp4invf_csr::filter_addr_ctl::value.read_freeze      */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_READ_FREEZE_MSB 3
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_READ_FREEZE_LSB 3
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_READ_FREEZE_WIDTH 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_READ_FREEZE_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_READ_FREEZE_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_READ_FREEZE_FIELD_MASK 0x0008
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_READ_FREEZE_GET(x) \
   (((x) & 0x0008) >> 3)
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_READ_FREEZE_SET(x) \
   (((x) << 3) & 0x0008)
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_READ_FREEZE_MODIFY(r, x) \
   ((((x) << 3) & 0x0008) | ((r) & 0xfff7))
/* Field member: elb_xdp4invf_csr::filter_addr_ctl::value.write_access     */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_ACCESS_MSB 2
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_ACCESS_LSB 2
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_ACCESS_WIDTH 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_ACCESS_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_ACCESS_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_ACCESS_FIELD_MASK 0x0004
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_ACCESS_GET(x) \
   (((x) & 0x0004) >> 2)
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_ACCESS_SET(x) \
   (((x) << 2) & 0x0004)
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_WRITE_ACCESS_MODIFY(r, x) \
   ((((x) << 2) & 0x0004) | ((r) & 0xfffb))
/* Field member: elb_xdp4invf_csr::filter_addr_ctl::value.read_access      */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_READ_ACCESS_MSB 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_READ_ACCESS_LSB 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_READ_ACCESS_WIDTH 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_READ_ACCESS_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_READ_ACCESS_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_READ_ACCESS_FIELD_MASK 0x0002
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_READ_ACCESS_GET(x) \
   (((x) & 0x0002) >> 1)
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_READ_ACCESS_SET(x) \
   (((x) << 1) & 0x0002)
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_READ_ACCESS_MODIFY(r, x) \
   ((((x) << 1) & 0x0002) | ((r) & 0xfffd))
/* Field member: elb_xdp4invf_csr::filter_addr_ctl::value.valid            */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_VALID_MSB 0
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_VALID_LSB 0
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_VALID_WIDTH 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_VALID_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_VALID_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_VALID_FIELD_MASK 0x0001
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_VALID_GET(x) ((x) & 0x0001)
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_VALID_SET(x) ((x) & 0x0001)
#define ELB_XDP4INVF_CSR_FILTER_ADDR_CTL_VALUE_VALID_MODIFY(r, x) \
   (((x) & 0x0001) | ((r) & 0xfffe))

/* Register type: elb_xdp4invf_csr::filter_freeze_ctl                      */
/* Register template: elb_xdp4invf_csr::filter_freeze_ctl                  */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 225 */
/* Field member: elb_xdp4invf_csr::filter_freeze_ctl.go                    */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 230 */
#define ELB_XDP4INVF_CSR_FILTER_FREEZE_CTL_GO_MSB 0
#define ELB_XDP4INVF_CSR_FILTER_FREEZE_CTL_GO_LSB 0
#define ELB_XDP4INVF_CSR_FILTER_FREEZE_CTL_GO_WIDTH 1
#define ELB_XDP4INVF_CSR_FILTER_FREEZE_CTL_GO_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_FREEZE_CTL_GO_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_FREEZE_CTL_GO_RESET 0x0
#define ELB_XDP4INVF_CSR_FILTER_FREEZE_CTL_GO_FIELD_MASK 0x00000001
#define ELB_XDP4INVF_CSR_FILTER_FREEZE_CTL_GO_GET(x) ((x) & 0x00000001)
#define ELB_XDP4INVF_CSR_FILTER_FREEZE_CTL_GO_SET(x) ((x) & 0x00000001)
#define ELB_XDP4INVF_CSR_FILTER_FREEZE_CTL_GO_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Memory type: elb_xdp4invf_csr::filter_hit_count                         */
/* Memory template: elb_xdp4invf_csr::filter_hit_count                     */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 240 */
#define ELB_XDP4INVF_CSR_FILTER_HIT_COUNT_SIZE 0x40
#define ELB_XDP4INVF_CSR_FILTER_HIT_COUNT_BYTE_SIZE 0x100
#define ELB_XDP4INVF_CSR_FILTER_HIT_COUNT_ENTRIES 0x40
#define ELB_XDP4INVF_CSR_FILTER_HIT_COUNT_MSB 31
#define ELB_XDP4INVF_CSR_FILTER_HIT_COUNT_LSB 0
#define ELB_XDP4INVF_CSR_FILTER_HIT_COUNT_WIDTH 32
#define ELB_XDP4INVF_CSR_FILTER_HIT_COUNT_MASK 0xffffffff
#define ELB_XDP4INVF_CSR_FILTER_HIT_COUNT_GET(x) ((x) & 0xffffffff)
#define ELB_XDP4INVF_CSR_FILTER_HIT_COUNT_SET(x) ((x) & 0xffffffff)
/* Register member: elb_xdp4invf_csr::filter_hit_count.value               */
/* Register type referenced: elb_xdp4invf_csr::filter_hit_count::value     */
/* Register template referenced: elb_xdp4invf_csr::filter_hit_count::value */
#define ELB_XDP4INVF_CSR_FILTER_HIT_COUNT_VALUE_OFFSET 0x0
#define ELB_XDP4INVF_CSR_FILTER_HIT_COUNT_VALUE_BYTE_OFFSET 0x0
#define ELB_XDP4INVF_CSR_FILTER_HIT_COUNT_VALUE_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_HIT_COUNT_VALUE_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_HIT_COUNT_VALUE_READ_MASK 0xffffffff
#define ELB_XDP4INVF_CSR_FILTER_HIT_COUNT_VALUE_WRITE_MASK 0xffffffff

/* Register type: elb_xdp4invf_csr::filter_hit_count::value                */
/* Register template: elb_xdp4invf_csr::filter_hit_count::value            */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 249 */
/* Field member: elb_xdp4invf_csr::filter_hit_count::value.wr_value        */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_XDP4INVF_CSR_FILTER_HIT_COUNT_VALUE_WR_VALUE_MSB 31
#define ELB_XDP4INVF_CSR_FILTER_HIT_COUNT_VALUE_WR_VALUE_LSB 16
#define ELB_XDP4INVF_CSR_FILTER_HIT_COUNT_VALUE_WR_VALUE_WIDTH 16
#define ELB_XDP4INVF_CSR_FILTER_HIT_COUNT_VALUE_WR_VALUE_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_HIT_COUNT_VALUE_WR_VALUE_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_HIT_COUNT_VALUE_WR_VALUE_FIELD_MASK 0xffff0000
#define ELB_XDP4INVF_CSR_FILTER_HIT_COUNT_VALUE_WR_VALUE_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define ELB_XDP4INVF_CSR_FILTER_HIT_COUNT_VALUE_WR_VALUE_SET(x) \
   (((x) << 16) & 0xffff0000)
#define ELB_XDP4INVF_CSR_FILTER_HIT_COUNT_VALUE_WR_VALUE_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: elb_xdp4invf_csr::filter_hit_count::value.rd_value        */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 112 */
#define ELB_XDP4INVF_CSR_FILTER_HIT_COUNT_VALUE_RD_VALUE_MSB 15
#define ELB_XDP4INVF_CSR_FILTER_HIT_COUNT_VALUE_RD_VALUE_LSB 0
#define ELB_XDP4INVF_CSR_FILTER_HIT_COUNT_VALUE_RD_VALUE_WIDTH 16
#define ELB_XDP4INVF_CSR_FILTER_HIT_COUNT_VALUE_RD_VALUE_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_HIT_COUNT_VALUE_RD_VALUE_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_HIT_COUNT_VALUE_RD_VALUE_FIELD_MASK 0x0000ffff
#define ELB_XDP4INVF_CSR_FILTER_HIT_COUNT_VALUE_RD_VALUE_GET(x) \
   ((x) & 0x0000ffff)
#define ELB_XDP4INVF_CSR_FILTER_HIT_COUNT_VALUE_RD_VALUE_SET(x) \
   ((x) & 0x0000ffff)
#define ELB_XDP4INVF_CSR_FILTER_HIT_COUNT_VALUE_RD_VALUE_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_xdp4invf_csr::CNT_read_deny                          */
/* Register template: elb_xdp4invf_csr::CNT_read_deny                      */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 256 */
/* Field member: elb_xdp4invf_csr::CNT_read_deny.counter                   */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 260 */
#define ELB_XDP4INVF_CSR_CNT_READ_DENY_COUNTER_MSB 15
#define ELB_XDP4INVF_CSR_CNT_READ_DENY_COUNTER_LSB 0
#define ELB_XDP4INVF_CSR_CNT_READ_DENY_COUNTER_WIDTH 16
#define ELB_XDP4INVF_CSR_CNT_READ_DENY_COUNTER_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_CNT_READ_DENY_COUNTER_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_CNT_READ_DENY_COUNTER_RESET 0x0000
#define ELB_XDP4INVF_CSR_CNT_READ_DENY_COUNTER_FIELD_MASK 0x0000ffff
#define ELB_XDP4INVF_CSR_CNT_READ_DENY_COUNTER_GET(x) ((x) & 0x0000ffff)
#define ELB_XDP4INVF_CSR_CNT_READ_DENY_COUNTER_SET(x) ((x) & 0x0000ffff)
#define ELB_XDP4INVF_CSR_CNT_READ_DENY_COUNTER_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_xdp4invf_csr::CNT_write_deny                         */
/* Register template: elb_xdp4invf_csr::CNT_write_deny                     */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 267 */
/* Field member: elb_xdp4invf_csr::CNT_write_deny.counter                  */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 271 */
#define ELB_XDP4INVF_CSR_CNT_WRITE_DENY_COUNTER_MSB 15
#define ELB_XDP4INVF_CSR_CNT_WRITE_DENY_COUNTER_LSB 0
#define ELB_XDP4INVF_CSR_CNT_WRITE_DENY_COUNTER_WIDTH 16
#define ELB_XDP4INVF_CSR_CNT_WRITE_DENY_COUNTER_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_CNT_WRITE_DENY_COUNTER_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_CNT_WRITE_DENY_COUNTER_RESET 0x0000
#define ELB_XDP4INVF_CSR_CNT_WRITE_DENY_COUNTER_FIELD_MASK 0x0000ffff
#define ELB_XDP4INVF_CSR_CNT_WRITE_DENY_COUNTER_GET(x) ((x) & 0x0000ffff)
#define ELB_XDP4INVF_CSR_CNT_WRITE_DENY_COUNTER_SET(x) ((x) & 0x0000ffff)
#define ELB_XDP4INVF_CSR_CNT_WRITE_DENY_COUNTER_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_xdp4invf_csr::CFG_clear_filter                       */
/* Register template: elb_xdp4invf_csr::CFG_clear_filter                   */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 278 */
/* Field member: elb_xdp4invf_csr::CFG_clear_filter.pulse                  */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 283 */
#define ELB_XDP4INVF_CSR_CFG_CLEAR_FILTER_PULSE_MSB 0
#define ELB_XDP4INVF_CSR_CFG_CLEAR_FILTER_PULSE_LSB 0
#define ELB_XDP4INVF_CSR_CFG_CLEAR_FILTER_PULSE_WIDTH 1
#define ELB_XDP4INVF_CSR_CFG_CLEAR_FILTER_PULSE_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_CFG_CLEAR_FILTER_PULSE_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_CFG_CLEAR_FILTER_PULSE_RESET 0x0
#define ELB_XDP4INVF_CSR_CFG_CLEAR_FILTER_PULSE_FIELD_MASK 0x00000001
#define ELB_XDP4INVF_CSR_CFG_CLEAR_FILTER_PULSE_GET(x) ((x) & 0x00000001)
#define ELB_XDP4INVF_CSR_CFG_CLEAR_FILTER_PULSE_SET(x) ((x) & 0x00000001)
#define ELB_XDP4INVF_CSR_CFG_CLEAR_FILTER_PULSE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_xdp4invf_csr::STA_write_deny                         */
/* Register template: elb_xdp4invf_csr::STA_write_deny                     */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 293 */
/* Field member: elb_xdp4invf_csr::STA_write_deny.address                  */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_XDP4INVF_CSR_STA_WRITE_DENY_ADDRESS_MSB 31
#define ELB_XDP4INVF_CSR_STA_WRITE_DENY_ADDRESS_LSB 0
#define ELB_XDP4INVF_CSR_STA_WRITE_DENY_ADDRESS_WIDTH 32
#define ELB_XDP4INVF_CSR_STA_WRITE_DENY_ADDRESS_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_STA_WRITE_DENY_ADDRESS_WRITE_ACCESS 0
#define ELB_XDP4INVF_CSR_STA_WRITE_DENY_ADDRESS_FIELD_MASK 0xffffffff
#define ELB_XDP4INVF_CSR_STA_WRITE_DENY_ADDRESS_GET(x) ((x) & 0xffffffff)
#define ELB_XDP4INVF_CSR_STA_WRITE_DENY_ADDRESS_SET(x) ((x) & 0xffffffff)
#define ELB_XDP4INVF_CSR_STA_WRITE_DENY_ADDRESS_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_xdp4invf_csr::STA_read_deny                          */
/* Register template: elb_xdp4invf_csr::STA_read_deny                      */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 301 */
/* Field member: elb_xdp4invf_csr::STA_read_deny.address                   */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_XDP4INVF_CSR_STA_READ_DENY_ADDRESS_MSB 31
#define ELB_XDP4INVF_CSR_STA_READ_DENY_ADDRESS_LSB 0
#define ELB_XDP4INVF_CSR_STA_READ_DENY_ADDRESS_WIDTH 32
#define ELB_XDP4INVF_CSR_STA_READ_DENY_ADDRESS_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_STA_READ_DENY_ADDRESS_WRITE_ACCESS 0
#define ELB_XDP4INVF_CSR_STA_READ_DENY_ADDRESS_FIELD_MASK 0xffffffff
#define ELB_XDP4INVF_CSR_STA_READ_DENY_ADDRESS_GET(x) ((x) & 0xffffffff)
#define ELB_XDP4INVF_CSR_STA_READ_DENY_ADDRESS_SET(x) ((x) & 0xffffffff)
#define ELB_XDP4INVF_CSR_STA_READ_DENY_ADDRESS_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_xdp4invf_csr::STA_reads                              */
/* Register template: elb_xdp4invf_csr::STA_reads                          */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 309 */
/* Field member: elb_xdp4invf_csr::STA_reads.pending                       */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_XDP4INVF_CSR_STA_READS_PENDING_MSB 7
#define ELB_XDP4INVF_CSR_STA_READS_PENDING_LSB 0
#define ELB_XDP4INVF_CSR_STA_READS_PENDING_WIDTH 8
#define ELB_XDP4INVF_CSR_STA_READS_PENDING_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_STA_READS_PENDING_WRITE_ACCESS 0
#define ELB_XDP4INVF_CSR_STA_READS_PENDING_FIELD_MASK 0x000000ff
#define ELB_XDP4INVF_CSR_STA_READS_PENDING_GET(x) ((x) & 0x000000ff)
#define ELB_XDP4INVF_CSR_STA_READS_PENDING_SET(x) ((x) & 0x000000ff)
#define ELB_XDP4INVF_CSR_STA_READS_PENDING_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: elb_xdp4invf_csr::STA_writes                             */
/* Register template: elb_xdp4invf_csr::STA_writes                         */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 317 */
/* Field member: elb_xdp4invf_csr::STA_writes.pending                      */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_XDP4INVF_CSR_STA_WRITES_PENDING_MSB 7
#define ELB_XDP4INVF_CSR_STA_WRITES_PENDING_LSB 0
#define ELB_XDP4INVF_CSR_STA_WRITES_PENDING_WIDTH 8
#define ELB_XDP4INVF_CSR_STA_WRITES_PENDING_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_STA_WRITES_PENDING_WRITE_ACCESS 0
#define ELB_XDP4INVF_CSR_STA_WRITES_PENDING_FIELD_MASK 0x000000ff
#define ELB_XDP4INVF_CSR_STA_WRITES_PENDING_GET(x) ((x) & 0x000000ff)
#define ELB_XDP4INVF_CSR_STA_WRITES_PENDING_SET(x) ((x) & 0x000000ff)
#define ELB_XDP4INVF_CSR_STA_WRITES_PENDING_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: elb_xdp4invf_csr::STA_freeze                        */
/* Wide Register template: elb_xdp4invf_csr::STA_freeze                    */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 325 */
#define ELB_XDP4INVF_CSR_STA_FREEZE_SIZE 0x4
#define ELB_XDP4INVF_CSR_STA_FREEZE_BYTE_SIZE 0x10

/* Register type: elb_xdp4invf_csr::STA_freeze::STA_freeze_0_3             */
/* Register template: elb_xdp4invf_csr::STA_freeze::STA_freeze_0_3         */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 325 */
/* Field member: elb_xdp4invf_csr::STA_freeze::STA_freeze_0_3.addr_29_0    */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_0_3_ADDR_29_0_MSB 31
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_0_3_ADDR_29_0_LSB 2
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_0_3_ADDR_29_0_WIDTH 30
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_0_3_ADDR_29_0_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_0_3_ADDR_29_0_WRITE_ACCESS 0
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_0_3_ADDR_29_0_FIELD_MASK 0xfffffffc
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_0_3_ADDR_29_0_GET(x) \
   (((x) & 0xfffffffc) >> 2)
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_0_3_ADDR_29_0_SET(x) \
   (((x) << 2) & 0xfffffffc)
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_0_3_ADDR_29_0_MODIFY(r, x) \
   ((((x) << 2) & 0xfffffffc) | ((r) & 0x00000003))
/* Field member: elb_xdp4invf_csr::STA_freeze::STA_freeze_0_3.wfreeze      */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_0_3_WFREEZE_MSB 1
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_0_3_WFREEZE_LSB 1
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_0_3_WFREEZE_WIDTH 1
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_0_3_WFREEZE_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_0_3_WFREEZE_WRITE_ACCESS 0
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_0_3_WFREEZE_FIELD_MASK 0x00000002
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_0_3_WFREEZE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_0_3_WFREEZE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_0_3_WFREEZE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_xdp4invf_csr::STA_freeze::STA_freeze_0_3.rfreeze      */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_0_3_RFREEZE_MSB 0
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_0_3_RFREEZE_LSB 0
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_0_3_RFREEZE_WIDTH 1
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_0_3_RFREEZE_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_0_3_RFREEZE_WRITE_ACCESS 0
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_0_3_RFREEZE_FIELD_MASK 0x00000001
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_0_3_RFREEZE_GET(x) \
   ((x) & 0x00000001)
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_0_3_RFREEZE_SET(x) \
   ((x) & 0x00000001)
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_0_3_RFREEZE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_xdp4invf_csr::STA_freeze::STA_freeze_1_3             */
/* Register template: elb_xdp4invf_csr::STA_freeze::STA_freeze_1_3         */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 325 */
/* Field member: elb_xdp4invf_csr::STA_freeze::STA_freeze_1_3.addr_61_30   */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_1_3_ADDR_61_30_MSB 31
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_1_3_ADDR_61_30_LSB 0
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_1_3_ADDR_61_30_WIDTH 32
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_1_3_ADDR_61_30_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_1_3_ADDR_61_30_WRITE_ACCESS 0
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_1_3_ADDR_61_30_FIELD_MASK 0xffffffff
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_1_3_ADDR_61_30_GET(x) \
   ((x) & 0xffffffff)
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_1_3_ADDR_61_30_SET(x) \
   ((x) & 0xffffffff)
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_1_3_ADDR_61_30_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_xdp4invf_csr::STA_freeze::STA_freeze_2_3             */
/* Register template: elb_xdp4invf_csr::STA_freeze::STA_freeze_2_3         */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 325 */
/* Field member: elb_xdp4invf_csr::STA_freeze::STA_freeze_2_3.addr_64_62   */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_2_3_ADDR_64_62_MSB 2
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_2_3_ADDR_64_62_LSB 0
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_2_3_ADDR_64_62_WIDTH 3
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_2_3_ADDR_64_62_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_2_3_ADDR_64_62_WRITE_ACCESS 0
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_2_3_ADDR_64_62_FIELD_MASK 0x00000007
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_2_3_ADDR_64_62_GET(x) \
   ((x) & 0x00000007)
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_2_3_ADDR_64_62_SET(x) \
   ((x) & 0x00000007)
#define ELB_XDP4INVF_CSR_STA_FREEZE_STA_FREEZE_2_3_ADDR_64_62_MODIFY(r, x) \
   (((x) & 0x00000007) | ((r) & 0xfffffff8))

/* Wide Register type: elb_xdp4invf_csr::STA_interrupt                     */
/* Wide Register template: elb_xdp4invf_csr::STA_interrupt                 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 335 */
#define ELB_XDP4INVF_CSR_STA_INTERRUPT_SIZE 0x4
#define ELB_XDP4INVF_CSR_STA_INTERRUPT_BYTE_SIZE 0x10

/* Register type: elb_xdp4invf_csr::STA_interrupt::STA_interrupt_0_3       */
/* Register template: elb_xdp4invf_csr::STA_interrupt::STA_interrupt_0_3   */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 335 */
/* Field member: elb_xdp4invf_csr::STA_interrupt::STA_interrupt_0_3.addr_30_0 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_XDP4INVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_ADDR_30_0_MSB 31
#define ELB_XDP4INVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_ADDR_30_0_LSB 1
#define ELB_XDP4INVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_ADDR_30_0_WIDTH 31
#define ELB_XDP4INVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_ADDR_30_0_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_ADDR_30_0_WRITE_ACCESS 0
#define ELB_XDP4INVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_ADDR_30_0_FIELD_MASK 0xfffffffe
#define ELB_XDP4INVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_ADDR_30_0_GET(x) \
   (((x) & 0xfffffffe) >> 1)
#define ELB_XDP4INVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_ADDR_30_0_SET(x) \
   (((x) << 1) & 0xfffffffe)
#define ELB_XDP4INVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_ADDR_30_0_MODIFY(r, x) \
   ((((x) << 1) & 0xfffffffe) | ((r) & 0x00000001))
/* Field member: elb_xdp4invf_csr::STA_interrupt::STA_interrupt_0_3.rwinterrupt */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_XDP4INVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_RWINTERRUPT_MSB 0
#define ELB_XDP4INVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_RWINTERRUPT_LSB 0
#define ELB_XDP4INVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_RWINTERRUPT_WIDTH 1
#define ELB_XDP4INVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_RWINTERRUPT_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_RWINTERRUPT_WRITE_ACCESS 0
#define ELB_XDP4INVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_RWINTERRUPT_FIELD_MASK 0x00000001
#define ELB_XDP4INVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_RWINTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define ELB_XDP4INVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_RWINTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define ELB_XDP4INVF_CSR_STA_INTERRUPT_STA_INTERRUPT_0_3_RWINTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_xdp4invf_csr::STA_interrupt::STA_interrupt_1_3       */
/* Register template: elb_xdp4invf_csr::STA_interrupt::STA_interrupt_1_3   */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 335 */
/* Field member: elb_xdp4invf_csr::STA_interrupt::STA_interrupt_1_3.addr_62_31 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_XDP4INVF_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_ADDR_62_31_MSB 31
#define ELB_XDP4INVF_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_ADDR_62_31_LSB 0
#define ELB_XDP4INVF_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_ADDR_62_31_WIDTH 32
#define ELB_XDP4INVF_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_ADDR_62_31_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_ADDR_62_31_WRITE_ACCESS 0
#define ELB_XDP4INVF_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_ADDR_62_31_FIELD_MASK 0xffffffff
#define ELB_XDP4INVF_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_ADDR_62_31_GET(x) \
   ((x) & 0xffffffff)
#define ELB_XDP4INVF_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_ADDR_62_31_SET(x) \
   ((x) & 0xffffffff)
#define ELB_XDP4INVF_CSR_STA_INTERRUPT_STA_INTERRUPT_1_3_ADDR_62_31_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: elb_xdp4invf_csr::STA_interrupt::STA_interrupt_2_3       */
/* Register template: elb_xdp4invf_csr::STA_interrupt::STA_interrupt_2_3   */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 335 */
/* Field member: elb_xdp4invf_csr::STA_interrupt::STA_interrupt_2_3.addr_64_63 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_XDP4INVF_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_ADDR_64_63_MSB 1
#define ELB_XDP4INVF_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_ADDR_64_63_LSB 0
#define ELB_XDP4INVF_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_ADDR_64_63_WIDTH 2
#define ELB_XDP4INVF_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_ADDR_64_63_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_ADDR_64_63_WRITE_ACCESS 0
#define ELB_XDP4INVF_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_ADDR_64_63_FIELD_MASK 0x00000003
#define ELB_XDP4INVF_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_ADDR_64_63_GET(x) \
   ((x) & 0x00000003)
#define ELB_XDP4INVF_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_ADDR_64_63_SET(x) \
   ((x) & 0x00000003)
#define ELB_XDP4INVF_CSR_STA_INTERRUPT_STA_INTERRUPT_2_3_ADDR_64_63_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Wide Register type: elb_xdp4invf_csr::filter_trace                      */
/* Wide Register template: elb_xdp4invf_csr::filter_trace                  */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 344 */
#define ELB_XDP4INVF_CSR_FILTER_TRACE_SIZE 0x4
#define ELB_XDP4INVF_CSR_FILTER_TRACE_BYTE_SIZE 0x10

/* Register type: elb_xdp4invf_csr::filter_trace::filter_trace_0_3         */
/* Register template: elb_xdp4invf_csr::filter_trace::filter_trace_0_3     */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 344 */
/* Field member: elb_xdp4invf_csr::filter_trace::filter_trace_0_3.base_addr_22_0 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BASE_ADDR_22_0_MSB 31
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BASE_ADDR_22_0_LSB 9
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BASE_ADDR_22_0_WIDTH 23
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BASE_ADDR_22_0_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BASE_ADDR_22_0_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BASE_ADDR_22_0_RESET 0x000000
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BASE_ADDR_22_0_FIELD_MASK 0xfffffe00
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BASE_ADDR_22_0_GET(x) \
   (((x) & 0xfffffe00) >> 9)
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BASE_ADDR_22_0_SET(x) \
   (((x) << 9) & 0xfffffe00)
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_BASE_ADDR_22_0_MODIFY(r, x) \
   ((((x) << 9) & 0xfffffe00) | ((r) & 0x000001ff))
/* Field member: elb_xdp4invf_csr::filter_trace::filter_trace_0_3.awcache  */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_AWCACHE_MSB 8
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_AWCACHE_LSB 5
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_AWCACHE_WIDTH 4
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_AWCACHE_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_AWCACHE_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_AWCACHE_RESET 0xf
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_AWCACHE_FIELD_MASK 0x000001e0
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_AWCACHE_GET(x) \
   (((x) & 0x000001e0) >> 5)
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_AWCACHE_SET(x) \
   (((x) << 5) & 0x000001e0)
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_AWCACHE_MODIFY(r, x) \
   ((((x) << 5) & 0x000001e0) | ((r) & 0xfffffe1f))
/* Field member: elb_xdp4invf_csr::filter_trace::filter_trace_0_3.rst      */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RST_MSB 4
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RST_LSB 4
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RST_WIDTH 1
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RST_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RST_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RST_RESET 0x0
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RST_FIELD_MASK 0x00000010
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RST_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RST_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RST_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_xdp4invf_csr::filter_trace::filter_trace_0_3.wrap     */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRAP_MSB 3
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRAP_LSB 3
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRAP_WIDTH 1
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRAP_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRAP_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRAP_RESET 0x0
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRAP_FIELD_MASK 0x00000008
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRAP_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRAP_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_WRAP_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_xdp4invf_csr::filter_trace::filter_trace_0_3.resp_err */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESP_ERR_MSB 2
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESP_ERR_LSB 2
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESP_ERR_WIDTH 1
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESP_ERR_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESP_ERR_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESP_ERR_RESET 0x0
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESP_ERR_FIELD_MASK 0x00000004
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESP_ERR_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESP_ERR_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_RESP_ERR_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_xdp4invf_csr::filter_trace::filter_trace_0_3.always_on */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ALWAYS_ON_MSB 1
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ALWAYS_ON_LSB 1
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ALWAYS_ON_WIDTH 1
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ALWAYS_ON_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ALWAYS_ON_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ALWAYS_ON_RESET 0x0
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ALWAYS_ON_FIELD_MASK 0x00000002
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ALWAYS_ON_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ALWAYS_ON_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ALWAYS_ON_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_xdp4invf_csr::filter_trace::filter_trace_0_3.enable   */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ENABLE_MSB 0
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ENABLE_LSB 0
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ENABLE_WIDTH 1
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ENABLE_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ENABLE_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ENABLE_RESET 0x0
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ENABLE_FIELD_MASK 0x00000001
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_0_3_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_xdp4invf_csr::filter_trace::filter_trace_1_3         */
/* Register template: elb_xdp4invf_csr::filter_trace::filter_trace_1_3     */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 344 */
/* Field member: elb_xdp4invf_csr::filter_trace::filter_trace_1_3.index_18_0 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_INDEX_18_0_MSB 31
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_INDEX_18_0_LSB 13
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_INDEX_18_0_WIDTH 19
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_INDEX_18_0_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_INDEX_18_0_WRITE_ACCESS 0
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_INDEX_18_0_FIELD_MASK 0xffffe000
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_INDEX_18_0_GET(x) \
   (((x) & 0xffffe000) >> 13)
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_INDEX_18_0_SET(x) \
   (((x) << 13) & 0xffffe000)
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_INDEX_18_0_MODIFY(r, x) \
   ((((x) << 13) & 0xffffe000) | ((r) & 0x00001fff))
/* Field member: elb_xdp4invf_csr::filter_trace::filter_trace_1_3.buf_size */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BUF_SIZE_MSB 12
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BUF_SIZE_LSB 8
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BUF_SIZE_WIDTH 5
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BUF_SIZE_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BUF_SIZE_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BUF_SIZE_RESET 0x00
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BUF_SIZE_FIELD_MASK 0x00001f00
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BUF_SIZE_GET(x) \
   (((x) & 0x00001f00) >> 8)
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BUF_SIZE_SET(x) \
   (((x) << 8) & 0x00001f00)
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BUF_SIZE_MODIFY(r, x) \
   ((((x) << 8) & 0x00001f00) | ((r) & 0xffffe0ff))
/* Field member: elb_xdp4invf_csr::filter_trace::filter_trace_1_3.base_addr_30_23 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BASE_ADDR_30_23_MSB 7
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BASE_ADDR_30_23_LSB 0
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BASE_ADDR_30_23_WIDTH 8
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BASE_ADDR_30_23_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BASE_ADDR_30_23_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BASE_ADDR_30_23_RESET 0x00
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BASE_ADDR_30_23_FIELD_MASK 0x000000ff
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BASE_ADDR_30_23_GET(x) \
   ((x) & 0x000000ff)
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BASE_ADDR_30_23_SET(x) \
   ((x) & 0x000000ff)
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_1_3_BASE_ADDR_30_23_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: elb_xdp4invf_csr::filter_trace::filter_trace_2_3         */
/* Register template: elb_xdp4invf_csr::filter_trace::filter_trace_2_3     */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 344 */
/* Field member: elb_xdp4invf_csr::filter_trace::filter_trace_2_3.generation */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_GENERATION_MSB 11
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_GENERATION_LSB 11
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_GENERATION_WIDTH 1
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_GENERATION_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_GENERATION_WRITE_ACCESS 0
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_GENERATION_FIELD_MASK 0x00000800
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_GENERATION_GET(x) \
   (((x) & 0x00000800) >> 11)
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_GENERATION_SET(x) \
   (((x) << 11) & 0x00000800)
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_GENERATION_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: elb_xdp4invf_csr::filter_trace::filter_trace_2_3.index_29_19 */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 74 */
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_INDEX_29_19_MSB 10
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_INDEX_29_19_LSB 0
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_INDEX_29_19_WIDTH 11
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_INDEX_29_19_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_INDEX_29_19_WRITE_ACCESS 0
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_INDEX_29_19_FIELD_MASK 0x000007ff
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_INDEX_29_19_GET(x) \
   ((x) & 0x000007ff)
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_INDEX_29_19_SET(x) \
   ((x) & 0x000007ff)
#define ELB_XDP4INVF_CSR_FILTER_TRACE_FILTER_TRACE_2_3_INDEX_29_19_MODIFY(r, x) \
   (((x) & 0x000007ff) | ((r) & 0xfffff800))

/* Register type: elb_xdp4invf_csr::filter_timeout                         */
/* Register template: elb_xdp4invf_csr::filter_timeout                     */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 379 */
/* Field member: elb_xdp4invf_csr::filter_timeout.cycles                   */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 13 */
#define ELB_XDP4INVF_CSR_FILTER_TIMEOUT_CYCLES_MSB 15
#define ELB_XDP4INVF_CSR_FILTER_TIMEOUT_CYCLES_LSB 0
#define ELB_XDP4INVF_CSR_FILTER_TIMEOUT_CYCLES_WIDTH 16
#define ELB_XDP4INVF_CSR_FILTER_TIMEOUT_CYCLES_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_TIMEOUT_CYCLES_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_FILTER_TIMEOUT_CYCLES_RESET 0x0000
#define ELB_XDP4INVF_CSR_FILTER_TIMEOUT_CYCLES_FIELD_MASK 0x0000ffff
#define ELB_XDP4INVF_CSR_FILTER_TIMEOUT_CYCLES_GET(x) ((x) & 0x0000ffff)
#define ELB_XDP4INVF_CSR_FILTER_TIMEOUT_CYCLES_SET(x) ((x) & 0x0000ffff)
#define ELB_XDP4INVF_CSR_FILTER_TIMEOUT_CYCLES_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: elb_xdp4invf_csr::csr_intr                               */
/* Register template: elb_xdp4invf_csr::csr_intr                           */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/xdp4invf.gcsr, line: 111 */
/* Field member: elb_xdp4invf_csr::csr_intr.dowstream_enable               */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_XDP4INVF_CSR_CSR_INTR_DOWSTREAM_ENABLE_MSB 1
#define ELB_XDP4INVF_CSR_CSR_INTR_DOWSTREAM_ENABLE_LSB 1
#define ELB_XDP4INVF_CSR_CSR_INTR_DOWSTREAM_ENABLE_WIDTH 1
#define ELB_XDP4INVF_CSR_CSR_INTR_DOWSTREAM_ENABLE_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_CSR_INTR_DOWSTREAM_ENABLE_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_CSR_INTR_DOWSTREAM_ENABLE_RESET 0x0
#define ELB_XDP4INVF_CSR_CSR_INTR_DOWSTREAM_ENABLE_FIELD_MASK 0x00000002
#define ELB_XDP4INVF_CSR_CSR_INTR_DOWSTREAM_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_XDP4INVF_CSR_CSR_INTR_DOWSTREAM_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_XDP4INVF_CSR_CSR_INTR_DOWSTREAM_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_xdp4invf_csr::csr_intr.dowstream                      */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 242 */
#define ELB_XDP4INVF_CSR_CSR_INTR_DOWSTREAM_MSB 0
#define ELB_XDP4INVF_CSR_CSR_INTR_DOWSTREAM_LSB 0
#define ELB_XDP4INVF_CSR_CSR_INTR_DOWSTREAM_WIDTH 1
#define ELB_XDP4INVF_CSR_CSR_INTR_DOWSTREAM_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_CSR_INTR_DOWSTREAM_WRITE_ACCESS 0
#define ELB_XDP4INVF_CSR_CSR_INTR_DOWSTREAM_FIELD_MASK 0x00000001
#define ELB_XDP4INVF_CSR_CSR_INTR_DOWSTREAM_GET(x) ((x) & 0x00000001)
#define ELB_XDP4INVF_CSR_CSR_INTR_DOWSTREAM_SET(x) ((x) & 0x00000001)
#define ELB_XDP4INVF_CSR_CSR_INTR_DOWSTREAM_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: elb_xdp4invf_csr::int_groups                                */
/* Group template: elb_xdp4invf_csr::intgrp_status                         */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/xdp4invf.gcsr, line: 95 */
#define ELB_XDP4INVF_CSR_INT_GROUPS_SIZE 0x4
#define ELB_XDP4INVF_CSR_INT_GROUPS_BYTE_SIZE 0x10
/* Register member: elb_xdp4invf_csr::intgrp_status.intreg                 */
/* Register type referenced: elb_xdp4invf_csr::int_groups::intreg          */
/* Register template referenced: elb_xdp4invf_csr::intreg_status           */
#define ELB_XDP4INVF_CSR_INT_GROUPS_INTREG_OFFSET 0x0
#define ELB_XDP4INVF_CSR_INT_GROUPS_INTREG_BYTE_OFFSET 0x0
#define ELB_XDP4INVF_CSR_INT_GROUPS_INTREG_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_INT_GROUPS_INTREG_WRITE_ACCESS 0
#define ELB_XDP4INVF_CSR_INT_GROUPS_INTREG_RESET_VALUE 0x00000000
#define ELB_XDP4INVF_CSR_INT_GROUPS_INTREG_RESET_MASK 0xfffffffe
#define ELB_XDP4INVF_CSR_INT_GROUPS_INTREG_READ_MASK 0xffffffff
#define ELB_XDP4INVF_CSR_INT_GROUPS_INTREG_WRITE_MASK 0x00000000
/* Register member: elb_xdp4invf_csr::intgrp_status.int_enable_rw_reg      */
/* Register type referenced: elb_xdp4invf_csr::int_groups::int_enable_rw_reg */
/* Register template referenced: elb_xdp4invf_csr::intreg_enable           */
#define ELB_XDP4INVF_CSR_INT_GROUPS_INT_ENABLE_RW_REG_OFFSET 0x1
#define ELB_XDP4INVF_CSR_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_OFFSET 0x4
#define ELB_XDP4INVF_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_VALUE 0x00000001
#define ELB_XDP4INVF_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_MASK 0xffffffff
#define ELB_XDP4INVF_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_MASK 0xffffffff
#define ELB_XDP4INVF_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_MASK 0x00000001
/* Register member: elb_xdp4invf_csr::intgrp_status.int_rw_reg             */
/* Register type referenced: elb_xdp4invf_csr::int_groups::int_rw_reg      */
/* Register template referenced: elb_xdp4invf_csr::intreg_status           */
#define ELB_XDP4INVF_CSR_INT_GROUPS_INT_RW_REG_OFFSET 0x2
#define ELB_XDP4INVF_CSR_INT_GROUPS_INT_RW_REG_BYTE_OFFSET 0x8
#define ELB_XDP4INVF_CSR_INT_GROUPS_INT_RW_REG_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_INT_GROUPS_INT_RW_REG_WRITE_ACCESS 0
#define ELB_XDP4INVF_CSR_INT_GROUPS_INT_RW_REG_RESET_VALUE 0x00000000
#define ELB_XDP4INVF_CSR_INT_GROUPS_INT_RW_REG_RESET_MASK 0xfffffffe
#define ELB_XDP4INVF_CSR_INT_GROUPS_INT_RW_REG_READ_MASK 0xffffffff
#define ELB_XDP4INVF_CSR_INT_GROUPS_INT_RW_REG_WRITE_MASK 0x00000000

/* Register type: elb_xdp4invf_csr::int_groups::intreg                     */
/* Register template: elb_xdp4invf_csr::intreg_status                      */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/xdp4invf.gcsr, line: 45 */
/* Field member: elb_xdp4invf_csr::intreg_status.int_filter_interrupt      */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 242 */
#define ELB_XDP4INVF_CSR_INT_GROUPS_INTREG_INT_FILTER_INTERRUPT_MSB 0
#define ELB_XDP4INVF_CSR_INT_GROUPS_INTREG_INT_FILTER_INTERRUPT_LSB 0
#define ELB_XDP4INVF_CSR_INT_GROUPS_INTREG_INT_FILTER_INTERRUPT_WIDTH 1
#define ELB_XDP4INVF_CSR_INT_GROUPS_INTREG_INT_FILTER_INTERRUPT_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_INT_GROUPS_INTREG_INT_FILTER_INTERRUPT_WRITE_ACCESS 0
#define ELB_XDP4INVF_CSR_INT_GROUPS_INTREG_INT_FILTER_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_XDP4INVF_CSR_INT_GROUPS_INTREG_INT_FILTER_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define ELB_XDP4INVF_CSR_INT_GROUPS_INTREG_INT_FILTER_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define ELB_XDP4INVF_CSR_INT_GROUPS_INTREG_INT_FILTER_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_xdp4invf_csr::int_groups::int_enable_rw_reg          */
/* Register template: elb_xdp4invf_csr::intreg_enable                      */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/xdp4invf.gcsr, line: 33 */
/* Field member: elb_xdp4invf_csr::intreg_enable.int_filter_enable         */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_XDP4INVF_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FILTER_ENABLE_MSB 0
#define ELB_XDP4INVF_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FILTER_ENABLE_LSB 0
#define ELB_XDP4INVF_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FILTER_ENABLE_WIDTH 1
#define ELB_XDP4INVF_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FILTER_ENABLE_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FILTER_ENABLE_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FILTER_ENABLE_RESET 0x1
#define ELB_XDP4INVF_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FILTER_ENABLE_FIELD_MASK 0x00000001
#define ELB_XDP4INVF_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FILTER_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_XDP4INVF_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FILTER_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_XDP4INVF_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FILTER_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_xdp4invf_csr::int_groups::int_rw_reg                 */
/* Register template: elb_xdp4invf_csr::intreg_status                      */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/xdp4invf.gcsr, line: 45 */
/* Field member: elb_xdp4invf_csr::intreg_status.int_filter_interrupt      */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 242 */
#define ELB_XDP4INVF_CSR_INT_GROUPS_INT_RW_REG_INT_FILTER_INTERRUPT_MSB 0
#define ELB_XDP4INVF_CSR_INT_GROUPS_INT_RW_REG_INT_FILTER_INTERRUPT_LSB 0
#define ELB_XDP4INVF_CSR_INT_GROUPS_INT_RW_REG_INT_FILTER_INTERRUPT_WIDTH 1
#define ELB_XDP4INVF_CSR_INT_GROUPS_INT_RW_REG_INT_FILTER_INTERRUPT_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_INT_GROUPS_INT_RW_REG_INT_FILTER_INTERRUPT_WRITE_ACCESS 0
#define ELB_XDP4INVF_CSR_INT_GROUPS_INT_RW_REG_INT_FILTER_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_XDP4INVF_CSR_INT_GROUPS_INT_RW_REG_INT_FILTER_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define ELB_XDP4INVF_CSR_INT_GROUPS_INT_RW_REG_INT_FILTER_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define ELB_XDP4INVF_CSR_INT_GROUPS_INT_RW_REG_INT_FILTER_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: elb_xdp4invf_csr::int_filter                                */
/* Group template: elb_xdp4invf_csr::intgrp                                */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/xdp4invf.gcsr, line: 74 */
#define ELB_XDP4INVF_CSR_INT_FILTER_SIZE 0x4
#define ELB_XDP4INVF_CSR_INT_FILTER_BYTE_SIZE 0x10
/* Register member: elb_xdp4invf_csr::intgrp.intreg                        */
/* Register type referenced: elb_xdp4invf_csr::int_filter::intreg          */
/* Register template referenced: elb_xdp4invf_csr::intreg                  */
#define ELB_XDP4INVF_CSR_INT_FILTER_INTREG_OFFSET 0x0
#define ELB_XDP4INVF_CSR_INT_FILTER_INTREG_BYTE_OFFSET 0x0
#define ELB_XDP4INVF_CSR_INT_FILTER_INTREG_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INTREG_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INTREG_RESET_VALUE 0x00000000
#define ELB_XDP4INVF_CSR_INT_FILTER_INTREG_RESET_MASK 0xffffffff
#define ELB_XDP4INVF_CSR_INT_FILTER_INTREG_READ_MASK 0xffffffff
#define ELB_XDP4INVF_CSR_INT_FILTER_INTREG_WRITE_MASK 0x0000001f
/* Register member: elb_xdp4invf_csr::intgrp.int_test_set                  */
/* Register type referenced: elb_xdp4invf_csr::int_filter::int_test_set    */
/* Register template referenced: elb_xdp4invf_csr::intreg                  */
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_TEST_SET_OFFSET 0x1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_TEST_SET_BYTE_OFFSET 0x4
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_TEST_SET_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_TEST_SET_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_TEST_SET_RESET_VALUE 0x00000000
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_TEST_SET_RESET_MASK 0xffffffff
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_TEST_SET_READ_MASK 0xffffffff
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_TEST_SET_WRITE_MASK 0x0000001f
/* Register member: elb_xdp4invf_csr::intgrp.int_enable_set                */
/* Register type referenced: elb_xdp4invf_csr::int_filter::int_enable_set  */
/* Register template referenced: elb_xdp4invf_csr::intreg_enable           */
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_SET_OFFSET 0x2
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_SET_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_SET_RESET_VALUE 0x0000001f
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_SET_READ_MASK 0xffffffff
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_MASK 0x0000001f
/* Register member: elb_xdp4invf_csr::intgrp.int_enable_clear              */
/* Register type referenced: elb_xdp4invf_csr::int_filter::int_enable_clear */
/* Register template referenced: elb_xdp4invf_csr::intreg_enable           */
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_OFFSET 0x3
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESET_VALUE 0x0000001f
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_MASK 0x0000001f

/* Register type: elb_xdp4invf_csr::int_filter::intreg                     */
/* Register template: elb_xdp4invf_csr::intreg                             */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/xdp4invf.gcsr, line: 10 */
/* Field member: elb_xdp4invf_csr::intreg.response_log_timeout_err_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_XDP4INVF_CSR_INT_FILTER_INTREG_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_MSB 4
#define ELB_XDP4INVF_CSR_INT_FILTER_INTREG_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_LSB 4
#define ELB_XDP4INVF_CSR_INT_FILTER_INTREG_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_WIDTH 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INTREG_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INTREG_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INTREG_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_RESET 0x0
#define ELB_XDP4INVF_CSR_INT_FILTER_INTREG_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_FIELD_MASK 0x00000010
#define ELB_XDP4INVF_CSR_INT_FILTER_INTREG_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_XDP4INVF_CSR_INT_FILTER_INTREG_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_XDP4INVF_CSR_INT_FILTER_INTREG_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_xdp4invf_csr::intreg.write_response_err_interrupt     */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_XDP4INVF_CSR_INT_FILTER_INTREG_WRITE_RESPONSE_ERR_INTERRUPT_MSB 3
#define ELB_XDP4INVF_CSR_INT_FILTER_INTREG_WRITE_RESPONSE_ERR_INTERRUPT_LSB 3
#define ELB_XDP4INVF_CSR_INT_FILTER_INTREG_WRITE_RESPONSE_ERR_INTERRUPT_WIDTH 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INTREG_WRITE_RESPONSE_ERR_INTERRUPT_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INTREG_WRITE_RESPONSE_ERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INTREG_WRITE_RESPONSE_ERR_INTERRUPT_RESET 0x0
#define ELB_XDP4INVF_CSR_INT_FILTER_INTREG_WRITE_RESPONSE_ERR_INTERRUPT_FIELD_MASK 0x00000008
#define ELB_XDP4INVF_CSR_INT_FILTER_INTREG_WRITE_RESPONSE_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_XDP4INVF_CSR_INT_FILTER_INTREG_WRITE_RESPONSE_ERR_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_XDP4INVF_CSR_INT_FILTER_INTREG_WRITE_RESPONSE_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_xdp4invf_csr::intreg.read_response_err_interrupt      */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_XDP4INVF_CSR_INT_FILTER_INTREG_READ_RESPONSE_ERR_INTERRUPT_MSB 2
#define ELB_XDP4INVF_CSR_INT_FILTER_INTREG_READ_RESPONSE_ERR_INTERRUPT_LSB 2
#define ELB_XDP4INVF_CSR_INT_FILTER_INTREG_READ_RESPONSE_ERR_INTERRUPT_WIDTH 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INTREG_READ_RESPONSE_ERR_INTERRUPT_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INTREG_READ_RESPONSE_ERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INTREG_READ_RESPONSE_ERR_INTERRUPT_RESET 0x0
#define ELB_XDP4INVF_CSR_INT_FILTER_INTREG_READ_RESPONSE_ERR_INTERRUPT_FIELD_MASK 0x00000004
#define ELB_XDP4INVF_CSR_INT_FILTER_INTREG_READ_RESPONSE_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_XDP4INVF_CSR_INT_FILTER_INTREG_READ_RESPONSE_ERR_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_XDP4INVF_CSR_INT_FILTER_INTREG_READ_RESPONSE_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_xdp4invf_csr::intreg.axi_freeze_interrupt             */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_XDP4INVF_CSR_INT_FILTER_INTREG_AXI_FREEZE_INTERRUPT_MSB 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INTREG_AXI_FREEZE_INTERRUPT_LSB 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INTREG_AXI_FREEZE_INTERRUPT_WIDTH 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INTREG_AXI_FREEZE_INTERRUPT_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INTREG_AXI_FREEZE_INTERRUPT_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INTREG_AXI_FREEZE_INTERRUPT_RESET 0x0
#define ELB_XDP4INVF_CSR_INT_FILTER_INTREG_AXI_FREEZE_INTERRUPT_FIELD_MASK 0x00000002
#define ELB_XDP4INVF_CSR_INT_FILTER_INTREG_AXI_FREEZE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_XDP4INVF_CSR_INT_FILTER_INTREG_AXI_FREEZE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_XDP4INVF_CSR_INT_FILTER_INTREG_AXI_FREEZE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_xdp4invf_csr::intreg.axi_int_filter_interrupt         */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_XDP4INVF_CSR_INT_FILTER_INTREG_AXI_INT_FILTER_INTERRUPT_MSB 0
#define ELB_XDP4INVF_CSR_INT_FILTER_INTREG_AXI_INT_FILTER_INTERRUPT_LSB 0
#define ELB_XDP4INVF_CSR_INT_FILTER_INTREG_AXI_INT_FILTER_INTERRUPT_WIDTH 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INTREG_AXI_INT_FILTER_INTERRUPT_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INTREG_AXI_INT_FILTER_INTERRUPT_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INTREG_AXI_INT_FILTER_INTERRUPT_RESET 0x0
#define ELB_XDP4INVF_CSR_INT_FILTER_INTREG_AXI_INT_FILTER_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_XDP4INVF_CSR_INT_FILTER_INTREG_AXI_INT_FILTER_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define ELB_XDP4INVF_CSR_INT_FILTER_INTREG_AXI_INT_FILTER_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define ELB_XDP4INVF_CSR_INT_FILTER_INTREG_AXI_INT_FILTER_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_xdp4invf_csr::int_filter::int_test_set               */
/* Register template: elb_xdp4invf_csr::intreg                             */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/xdp4invf.gcsr, line: 10 */
/* Field member: elb_xdp4invf_csr::intreg.response_log_timeout_err_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_TEST_SET_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_MSB 4
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_TEST_SET_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_LSB 4
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_TEST_SET_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_WIDTH 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_TEST_SET_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_TEST_SET_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_TEST_SET_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_RESET 0x0
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_TEST_SET_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_FIELD_MASK 0x00000010
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_TEST_SET_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_TEST_SET_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_TEST_SET_RESPONSE_LOG_TIMEOUT_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_xdp4invf_csr::intreg.write_response_err_interrupt     */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_TEST_SET_WRITE_RESPONSE_ERR_INTERRUPT_MSB 3
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_TEST_SET_WRITE_RESPONSE_ERR_INTERRUPT_LSB 3
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_TEST_SET_WRITE_RESPONSE_ERR_INTERRUPT_WIDTH 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_TEST_SET_WRITE_RESPONSE_ERR_INTERRUPT_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_TEST_SET_WRITE_RESPONSE_ERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_TEST_SET_WRITE_RESPONSE_ERR_INTERRUPT_RESET 0x0
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_TEST_SET_WRITE_RESPONSE_ERR_INTERRUPT_FIELD_MASK 0x00000008
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_TEST_SET_WRITE_RESPONSE_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_TEST_SET_WRITE_RESPONSE_ERR_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_TEST_SET_WRITE_RESPONSE_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_xdp4invf_csr::intreg.read_response_err_interrupt      */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_TEST_SET_READ_RESPONSE_ERR_INTERRUPT_MSB 2
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_TEST_SET_READ_RESPONSE_ERR_INTERRUPT_LSB 2
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_TEST_SET_READ_RESPONSE_ERR_INTERRUPT_WIDTH 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_TEST_SET_READ_RESPONSE_ERR_INTERRUPT_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_TEST_SET_READ_RESPONSE_ERR_INTERRUPT_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_TEST_SET_READ_RESPONSE_ERR_INTERRUPT_RESET 0x0
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_TEST_SET_READ_RESPONSE_ERR_INTERRUPT_FIELD_MASK 0x00000004
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_TEST_SET_READ_RESPONSE_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_TEST_SET_READ_RESPONSE_ERR_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_TEST_SET_READ_RESPONSE_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_xdp4invf_csr::intreg.axi_freeze_interrupt             */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_TEST_SET_AXI_FREEZE_INTERRUPT_MSB 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_TEST_SET_AXI_FREEZE_INTERRUPT_LSB 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_TEST_SET_AXI_FREEZE_INTERRUPT_WIDTH 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_TEST_SET_AXI_FREEZE_INTERRUPT_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_TEST_SET_AXI_FREEZE_INTERRUPT_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_TEST_SET_AXI_FREEZE_INTERRUPT_RESET 0x0
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_TEST_SET_AXI_FREEZE_INTERRUPT_FIELD_MASK 0x00000002
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_TEST_SET_AXI_FREEZE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_TEST_SET_AXI_FREEZE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_TEST_SET_AXI_FREEZE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_xdp4invf_csr::intreg.axi_int_filter_interrupt         */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 220 */
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_TEST_SET_AXI_INT_FILTER_INTERRUPT_MSB 0
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_TEST_SET_AXI_INT_FILTER_INTERRUPT_LSB 0
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_TEST_SET_AXI_INT_FILTER_INTERRUPT_WIDTH 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_TEST_SET_AXI_INT_FILTER_INTERRUPT_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_TEST_SET_AXI_INT_FILTER_INTERRUPT_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_TEST_SET_AXI_INT_FILTER_INTERRUPT_RESET 0x0
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_TEST_SET_AXI_INT_FILTER_INTERRUPT_FIELD_MASK 0x00000001
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_TEST_SET_AXI_INT_FILTER_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_TEST_SET_AXI_INT_FILTER_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_TEST_SET_AXI_INT_FILTER_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_xdp4invf_csr::int_filter::int_enable_set             */
/* Register template: elb_xdp4invf_csr::intreg_enable                      */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/xdp4invf.gcsr, line: 33 */
/* Field member: elb_xdp4invf_csr::intreg_enable.response_log_timeout_err_enable */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_SET_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_MSB 4
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_SET_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_LSB 4
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_SET_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_WIDTH 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_SET_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_SET_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_SET_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_RESET 0x1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_SET_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_FIELD_MASK 0x00000010
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_SET_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_SET_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_SET_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_xdp4invf_csr::intreg_enable.write_response_err_enable */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_RESPONSE_ERR_ENABLE_MSB 3
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_RESPONSE_ERR_ENABLE_LSB 3
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_RESPONSE_ERR_ENABLE_WIDTH 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_RESPONSE_ERR_ENABLE_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_RESPONSE_ERR_ENABLE_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_RESPONSE_ERR_ENABLE_RESET 0x1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_RESPONSE_ERR_ENABLE_FIELD_MASK 0x00000008
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_RESPONSE_ERR_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_RESPONSE_ERR_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_SET_WRITE_RESPONSE_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_xdp4invf_csr::intreg_enable.read_response_err_enable  */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_SET_READ_RESPONSE_ERR_ENABLE_MSB 2
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_SET_READ_RESPONSE_ERR_ENABLE_LSB 2
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_SET_READ_RESPONSE_ERR_ENABLE_WIDTH 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_SET_READ_RESPONSE_ERR_ENABLE_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_SET_READ_RESPONSE_ERR_ENABLE_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_SET_READ_RESPONSE_ERR_ENABLE_RESET 0x1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_SET_READ_RESPONSE_ERR_ENABLE_FIELD_MASK 0x00000004
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_SET_READ_RESPONSE_ERR_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_SET_READ_RESPONSE_ERR_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_SET_READ_RESPONSE_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_xdp4invf_csr::intreg_enable.axi_freeze_enable         */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_SET_AXI_FREEZE_ENABLE_MSB 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_SET_AXI_FREEZE_ENABLE_LSB 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_SET_AXI_FREEZE_ENABLE_WIDTH 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_SET_AXI_FREEZE_ENABLE_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_SET_AXI_FREEZE_ENABLE_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_SET_AXI_FREEZE_ENABLE_RESET 0x1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_SET_AXI_FREEZE_ENABLE_FIELD_MASK 0x00000002
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_SET_AXI_FREEZE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_SET_AXI_FREEZE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_SET_AXI_FREEZE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_xdp4invf_csr::intreg_enable.axi_int_filter_enable     */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_SET_AXI_INT_FILTER_ENABLE_MSB 0
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_SET_AXI_INT_FILTER_ENABLE_LSB 0
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_SET_AXI_INT_FILTER_ENABLE_WIDTH 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_SET_AXI_INT_FILTER_ENABLE_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_SET_AXI_INT_FILTER_ENABLE_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_SET_AXI_INT_FILTER_ENABLE_RESET 0x1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_SET_AXI_INT_FILTER_ENABLE_FIELD_MASK 0x00000001
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_SET_AXI_INT_FILTER_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_SET_AXI_INT_FILTER_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_SET_AXI_INT_FILTER_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: elb_xdp4invf_csr::int_filter::int_enable_clear           */
/* Register template: elb_xdp4invf_csr::intreg_enable                      */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/xdp4invf.gcsr, line: 33 */
/* Field member: elb_xdp4invf_csr::intreg_enable.response_log_timeout_err_enable */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_MSB 4
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_LSB 4
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_WIDTH 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_RESET 0x1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_FIELD_MASK 0x00000010
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_RESPONSE_LOG_TIMEOUT_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: elb_xdp4invf_csr::intreg_enable.write_response_err_enable */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_RESPONSE_ERR_ENABLE_MSB 3
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_RESPONSE_ERR_ENABLE_LSB 3
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_RESPONSE_ERR_ENABLE_WIDTH 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_RESPONSE_ERR_ENABLE_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_RESPONSE_ERR_ENABLE_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_RESPONSE_ERR_ENABLE_RESET 0x1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_RESPONSE_ERR_ENABLE_FIELD_MASK 0x00000008
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_RESPONSE_ERR_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_RESPONSE_ERR_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_WRITE_RESPONSE_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: elb_xdp4invf_csr::intreg_enable.read_response_err_enable  */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_RESPONSE_ERR_ENABLE_MSB 2
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_RESPONSE_ERR_ENABLE_LSB 2
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_RESPONSE_ERR_ENABLE_WIDTH 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_RESPONSE_ERR_ENABLE_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_RESPONSE_ERR_ENABLE_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_RESPONSE_ERR_ENABLE_RESET 0x1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_RESPONSE_ERR_ENABLE_FIELD_MASK 0x00000004
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_RESPONSE_ERR_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_RESPONSE_ERR_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_READ_RESPONSE_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: elb_xdp4invf_csr::intreg_enable.axi_freeze_enable         */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_FREEZE_ENABLE_MSB 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_FREEZE_ENABLE_LSB 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_FREEZE_ENABLE_WIDTH 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_FREEZE_ENABLE_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_FREEZE_ENABLE_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_FREEZE_ENABLE_RESET 0x1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_FREEZE_ENABLE_FIELD_MASK 0x00000002
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_FREEZE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_FREEZE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_FREEZE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: elb_xdp4invf_csr::intreg_enable.axi_int_filter_enable     */
/* Source filename: /home/kinjal/pen_src/asic/elba/design/common/elb_common.csr, line: 233 */
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_INT_FILTER_ENABLE_MSB 0
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_INT_FILTER_ENABLE_LSB 0
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_INT_FILTER_ENABLE_WIDTH 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_INT_FILTER_ENABLE_READ_ACCESS 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_INT_FILTER_ENABLE_WRITE_ACCESS 1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_INT_FILTER_ENABLE_RESET 0x1
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_INT_FILTER_ENABLE_FIELD_MASK 0x00000001
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_INT_FILTER_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_INT_FILTER_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define ELB_XDP4INVF_CSR_INT_FILTER_INT_ENABLE_CLEAR_AXI_INT_FILTER_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* ####################################################################### */
/*        TYPE DEFINITIONS                                                 */
/* ####################################################################### */
#ifndef __ASSEMBLY__

/* Typedef for Group: elb_xd_csr::int_groups                               */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/xd.gcsr, line: 134 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R) */
   volatile uint32_t int_enable_rw_reg; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_rw_reg; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Elb_xd_csr_int_groups, *PTR_Elb_xd_csr_int_groups;

/* Typedef for Group: elb_xd_csr::int_picc                                 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/xd.gcsr, line: 135 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Elb_xd_csr_int_picc, *PTR_Elb_xd_csr_int_picc;

/* Typedef for Group: elb_xd_csr::int_invf                                 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/xd.gcsr, line: 137 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Elb_xd_csr_int_invf, *PTR_Elb_xd_csr_int_invf;

/* Typedef for Memory: elb_xdpicc_csr::dhs_cache_invalidate                */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 23 */
typedef struct {
   volatile uint32_t entry; /**< Offset 0x0 (R/W) */
} Elb_xdpicc_csr_dhs_cache_invalidate, *PTR_Elb_xdpicc_csr_dhs_cache_invalidate;

/* Typedef for Wide Register: elb_xdpicc_csr::dhs_cache_tag_sram0::entry   */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 43 */
typedef struct {
   volatile uint32_t entry_0_4; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_4; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_4; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_4; /**< Offset 0xc (R/W) */
} Elb_xdpicc_csr_dhs_cache_tag_sram0_entry,
  *PTR_Elb_xdpicc_csr_dhs_cache_tag_sram0_entry;

/* Typedef for Wide Memory: elb_xdpicc_csr::dhs_cache_tag_sram0            */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 35 */
typedef struct {
   volatile Elb_xdpicc_csr_dhs_cache_tag_sram0_entry entry[0x200]; /**< Offset 0x0 (R/W) */
} Elb_xdpicc_csr_dhs_cache_tag_sram0, *PTR_Elb_xdpicc_csr_dhs_cache_tag_sram0;

/* Typedef for Wide Register: elb_xdpicc_csr::dhs_cache_tag_sram1::entry   */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 56 */
typedef struct {
   volatile uint32_t entry_0_4; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_4; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_4; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_4; /**< Offset 0xc (R/W) */
} Elb_xdpicc_csr_dhs_cache_tag_sram1_entry,
  *PTR_Elb_xdpicc_csr_dhs_cache_tag_sram1_entry;

/* Typedef for Wide Memory: elb_xdpicc_csr::dhs_cache_tag_sram1            */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 48 */
typedef struct {
   volatile Elb_xdpicc_csr_dhs_cache_tag_sram1_entry entry[0x200]; /**< Offset 0x0 (R/W) */
} Elb_xdpicc_csr_dhs_cache_tag_sram1, *PTR_Elb_xdpicc_csr_dhs_cache_tag_sram1;

/* Typedef for Wide Register: elb_xdpicc_csr::dhs_cache_data_sram0::entry  */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 69 */
typedef struct {
   volatile uint32_t entry_0_8; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_8; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_8; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_8; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_8; /**< Offset 0x10 (R/W) */
   uint32_t entry_5_8; /**< Offset 0x14 (R/W) */
   uint32_t entry_6_8; /**< Offset 0x18 (R/W) */
   uint32_t entry_7_8; /**< Offset 0x1c (R/W) */
} Elb_xdpicc_csr_dhs_cache_data_sram0_entry,
  *PTR_Elb_xdpicc_csr_dhs_cache_data_sram0_entry;

/* Typedef for Wide Memory: elb_xdpicc_csr::dhs_cache_data_sram0           */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 61 */
typedef struct {
   volatile Elb_xdpicc_csr_dhs_cache_data_sram0_entry entry[0x1000]; /**< Offset 0x0 (R/W) */
} Elb_xdpicc_csr_dhs_cache_data_sram0, *PTR_Elb_xdpicc_csr_dhs_cache_data_sram0;

/* Typedef for Wide Register: elb_xdpicc_csr::dhs_cache_data_sram1::entry  */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 83 */
typedef struct {
   volatile uint32_t entry_0_8; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_8; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_8; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_8; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_8; /**< Offset 0x10 (R/W) */
   uint32_t entry_5_8; /**< Offset 0x14 (R/W) */
   uint32_t entry_6_8; /**< Offset 0x18 (R/W) */
   uint32_t entry_7_8; /**< Offset 0x1c (R/W) */
} Elb_xdpicc_csr_dhs_cache_data_sram1_entry,
  *PTR_Elb_xdpicc_csr_dhs_cache_data_sram1_entry;

/* Typedef for Wide Memory: elb_xdpicc_csr::dhs_cache_data_sram1           */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 75 */
typedef struct {
   volatile Elb_xdpicc_csr_dhs_cache_data_sram1_entry entry[0x1000]; /**< Offset 0x0 (R/W) */
} Elb_xdpicc_csr_dhs_cache_data_sram1, *PTR_Elb_xdpicc_csr_dhs_cache_data_sram1;

/* Typedef for Wide Register: elb_xdpicc_csr::dhs_cache_data_sram2::entry  */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 97 */
typedef struct {
   volatile uint32_t entry_0_8; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_8; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_8; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_8; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_8; /**< Offset 0x10 (R/W) */
   uint32_t entry_5_8; /**< Offset 0x14 (R/W) */
   uint32_t entry_6_8; /**< Offset 0x18 (R/W) */
   uint32_t entry_7_8; /**< Offset 0x1c (R/W) */
} Elb_xdpicc_csr_dhs_cache_data_sram2_entry,
  *PTR_Elb_xdpicc_csr_dhs_cache_data_sram2_entry;

/* Typedef for Wide Memory: elb_xdpicc_csr::dhs_cache_data_sram2           */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 89 */
typedef struct {
   volatile Elb_xdpicc_csr_dhs_cache_data_sram2_entry entry[0x1000]; /**< Offset 0x0 (R/W) */
} Elb_xdpicc_csr_dhs_cache_data_sram2, *PTR_Elb_xdpicc_csr_dhs_cache_data_sram2;

/* Typedef for Wide Register: elb_xdpicc_csr::dhs_cache_data_sram3::entry  */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 111 */
typedef struct {
   volatile uint32_t entry_0_8; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_8; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_8; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_8; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_8; /**< Offset 0x10 (R/W) */
   uint32_t entry_5_8; /**< Offset 0x14 (R/W) */
   uint32_t entry_6_8; /**< Offset 0x18 (R/W) */
   uint32_t entry_7_8; /**< Offset 0x1c (R/W) */
} Elb_xdpicc_csr_dhs_cache_data_sram3_entry,
  *PTR_Elb_xdpicc_csr_dhs_cache_data_sram3_entry;

/* Typedef for Wide Memory: elb_xdpicc_csr::dhs_cache_data_sram3           */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 103 */
typedef struct {
   volatile Elb_xdpicc_csr_dhs_cache_data_sram3_entry entry[0x1000]; /**< Offset 0x0 (R/W) */
} Elb_xdpicc_csr_dhs_cache_data_sram3, *PTR_Elb_xdpicc_csr_dhs_cache_data_sram3;

/* Typedef for Group: elb_xdpicc_csr::int_groups                           */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 150 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R) */
   volatile uint32_t int_enable_rw_reg; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_rw_reg; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Elb_xdpicc_csr_int_groups, *PTR_Elb_xdpicc_csr_int_groups;

/* Typedef for Group: elb_xdpicc_csr::int_picc                             */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 151 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Elb_xdpicc_csr_int_picc, *PTR_Elb_xdpicc_csr_int_picc;

/* Typedef for Memory: elb_xdpicc_csr::dhs_cache_cnt                       */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 177 */
typedef struct {
   volatile uint32_t entry[0x6]; /**< Offset 0x0 (R/W) */
   uint8_t _pad0[0x8];
} Elb_xdpicc_csr_dhs_cache_cnt, *PTR_Elb_xdpicc_csr_dhs_cache_cnt;

/* Typedef for Wide Register: elb_xdpicc_csr::cfg_cache_cnt_range          */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 189 */
typedef struct {
   volatile uint32_t cfg_cache_cnt_range_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_cache_cnt_range_1_2; /**< Offset 0x4 (R/W) */
} Elb_xdpicc_csr_cfg_cache_cnt_range, *PTR_Elb_xdpicc_csr_cfg_cache_cnt_range;

/* Typedef for Wide Register: elb_xdpicc_csr::cfg_cache_debug_range        */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 203 */
typedef struct {
   volatile uint32_t cfg_cache_debug_range_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_cache_debug_range_1_2; /**< Offset 0x4 (R/W) */
} Elb_xdpicc_csr_cfg_cache_debug_range,
  *PTR_Elb_xdpicc_csr_cfg_cache_debug_range;

/* Typedef for Wide Register: elb_xdpicc_csr::sta_cache_debug              */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_picc.gcsr, line: 210 */
typedef struct {
   volatile uint32_t sta_cache_debug_0_2; /**< Offset 0x0 (R) */
   volatile uint32_t sta_cache_debug_1_2; /**< Offset 0x4 (R) */
} Elb_xdpicc_csr_sta_cache_debug, *PTR_Elb_xdpicc_csr_sta_cache_debug;

/* Typedef for Addressmap: elb_xdpicc_csr                                  */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/xdpicc.gcsr, line: 128 */
typedef struct {
   volatile uint32_t cfg_cache_global; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_cache_fill_axi; /**< Offset 0x4 (R/W) */
   Elb_xdpicc_csr_dhs_cache_invalidate dhs_cache_invalidate; /**< Offset 0x8 (R/W) */
   uint8_t _pad0[0x1ff4];
   Elb_xdpicc_csr_dhs_cache_tag_sram0 dhs_cache_tag_sram0; /**< Offset 0x2000 (R/W) */
   Elb_xdpicc_csr_dhs_cache_tag_sram1 dhs_cache_tag_sram1; /**< Offset 0x4000 (R/W) */
   uint8_t _pad1[0x1a000];
   Elb_xdpicc_csr_dhs_cache_data_sram0 dhs_cache_data_sram0; /**< Offset 0x20000 (R/W) */
   Elb_xdpicc_csr_dhs_cache_data_sram1 dhs_cache_data_sram1; /**< Offset 0x40000 (R/W) */
   Elb_xdpicc_csr_dhs_cache_data_sram2 dhs_cache_data_sram2; /**< Offset 0x60000 (R/W) */
   Elb_xdpicc_csr_dhs_cache_data_sram3 dhs_cache_data_sram3; /**< Offset 0x80000 (R/W) */
   volatile uint32_t cfg_cache_ecc; /**< Offset 0xa0000 (R/W) */
   volatile uint32_t sta_cache_ecc; /**< Offset 0xa0004 (R) */
   volatile uint32_t sta_cache_bist; /**< Offset 0xa0008 (R) */
   volatile uint32_t csr_intr; /**< Offset 0xa000c (R/W) */
   Elb_xdpicc_csr_int_groups int_groups; /**< Offset 0xa0010 (R/W) */
   Elb_xdpicc_csr_int_picc int_picc; /**< Offset 0xa0020 (R/W) */
   volatile uint32_t cfg_cache_bist; /**< Offset 0xa0030 (R/W) */
   volatile uint32_t cfg_cache_cnt_ctrl; /**< Offset 0xa0034 (R/W) */
   uint8_t _pad2[0x8];
   Elb_xdpicc_csr_dhs_cache_cnt dhs_cache_cnt; /**< Offset 0xa0040 (R/W) */
   volatile Elb_xdpicc_csr_cfg_cache_cnt_range cfg_cache_cnt_range; /**< Offset 0xa0060 (R/W) */
   volatile uint32_t cfg_cache_debug; /**< Offset 0xa0068 (R/W) */
   uint8_t _pad3[0x4];
   volatile Elb_xdpicc_csr_cfg_cache_debug_range cfg_cache_debug_range; /**< Offset 0xa0070 (R/W) */
   volatile Elb_xdpicc_csr_sta_cache_debug sta_cache_debug; /**< Offset 0xa0078 (R) */
   volatile uint32_t cfg_cache_ip_debug; /**< Offset 0xa0080 (R/W) */
   uint8_t _pad4[0x5ff7c];
} Elb_xdpicc_csr, *PTR_Elb_xdpicc_csr;

/* Typedef for Wide Register: elb_xdinvm_csr::STA_inval_cam::entry         */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_inval_master.gcsr, line: 27 */
typedef struct {
   volatile uint32_t entry_0_4; /**< Offset 0x0 (R) */
   volatile uint32_t entry_1_4; /**< Offset 0x4 (R) */
   volatile uint32_t entry_2_4; /**< Offset 0x8 (R) */
   volatile uint32_t entry_3_4; /**< Offset 0xc (R) */
} Elb_xdinvm_csr_STA_inval_cam_entry, *PTR_Elb_xdinvm_csr_STA_inval_cam_entry;

/* Typedef for Wide Memory: elb_xdinvm_csr::STA_inval_cam                  */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_inval_master.gcsr, line: 20 */
typedef struct {
   volatile Elb_xdinvm_csr_STA_inval_cam_entry entry[0x43]; /**< Offset 0x0 (R) */
} Elb_xdinvm_csr_STA_inval_cam, *PTR_Elb_xdinvm_csr_STA_inval_cam;

/* Typedef for Memory: elb_xdinvm_csr::dhs_sw_invalidate                   */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_inval_master.gcsr, line: 32 */
typedef struct {
   volatile uint32_t entry; /**< Offset 0x0 (R/W) */
} Elb_xdinvm_csr_dhs_sw_invalidate, *PTR_Elb_xdinvm_csr_dhs_sw_invalidate;

/* Typedef for Addressmap: elb_xdinvm_csr                                  */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/xdinvm.gcsr, line: 8 */
typedef struct {
   volatile uint32_t CFG_inval_master; /**< Offset 0x0 (R/W) */
   volatile uint32_t CFG_ring_fifo; /**< Offset 0x4 (R/W) */
   uint8_t _pad0[0x7f8];
   Elb_xdinvm_csr_STA_inval_cam STA_inval_cam; /**< Offset 0x800 (R) */
   Elb_xdinvm_csr_dhs_sw_invalidate dhs_sw_invalidate; /**< Offset 0x1000 (R/W) */
   uint8_t _pad1[0xffc];
} Elb_xdinvm_csr, *PTR_Elb_xdinvm_csr;

/* Typedef for Memory: elb_xdp4invf_csr::filter_addr_lo                    */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 1 */
typedef struct {
   volatile uint32_t data[0x40]; /**< Offset 0x0 (R/W) */
} Elb_xdp4invf_csr_filter_addr_lo, *PTR_Elb_xdp4invf_csr_filter_addr_lo;

/* Typedef for Memory: elb_xdp4invf_csr::filter_addr_hi                    */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 16 */
typedef struct {
   volatile uint32_t data[0x40]; /**< Offset 0x0 (R/W) */
} Elb_xdp4invf_csr_filter_addr_hi, *PTR_Elb_xdp4invf_csr_filter_addr_hi;

/* Typedef for Memory: elb_xdp4invf_csr::filter_addr_host                  */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 31 */
typedef struct {
   struct {
      volatile uint8_t data;
      uint8_t _pad[0x3];
   } data_t[0x40]; /**< Offset 0x0 (R/W) */
} Elb_xdp4invf_csr_filter_addr_host, *PTR_Elb_xdp4invf_csr_filter_addr_host;

/* Typedef for Memory: elb_xdp4invf_csr::filter_addr_pic                   */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 51 */
typedef struct {
   struct {
      volatile uint8_t data;
      uint8_t _pad[0x3];
   } data_t[0x40]; /**< Offset 0x0 (R/W) */
} Elb_xdp4invf_csr_filter_addr_pic, *PTR_Elb_xdp4invf_csr_filter_addr_pic;

/* Typedef for Memory: elb_xdp4invf_csr::filter_addr_lif                   */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 71 */
typedef struct {
   volatile uint32_t data[0x40]; /**< Offset 0x0 (R/W) */
} Elb_xdp4invf_csr_filter_addr_lif, *PTR_Elb_xdp4invf_csr_filter_addr_lif;

/* Typedef for Memory: elb_xdp4invf_csr::filter_src                        */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 91 */
typedef struct {
   volatile uint32_t data[0x40]; /**< Offset 0x0 (R/W) */
} Elb_xdp4invf_csr_filter_src, *PTR_Elb_xdp4invf_csr_filter_src;

/* Typedef for Memory: elb_xdp4invf_csr::filter_axi_prot                   */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 111 */
typedef struct {
   volatile uint32_t data[0x40]; /**< Offset 0x0 (R/W) */
} Elb_xdp4invf_csr_filter_axi_prot, *PTR_Elb_xdp4invf_csr_filter_axi_prot;

/* Typedef for Memory: elb_xdp4invf_csr::filter_axi_cache                  */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 144 */
typedef struct {
   volatile uint32_t data[0x40]; /**< Offset 0x0 (R/W) */
} Elb_xdp4invf_csr_filter_axi_cache, *PTR_Elb_xdp4invf_csr_filter_axi_cache;

/* Typedef for Memory: elb_xdp4invf_csr::filter_acp                        */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 177 */
typedef struct {
   struct {
      volatile uint16_t data;
      uint8_t _pad[0x2];
   } data_t[0x40]; /**< Offset 0x0 (R/W) */
} Elb_xdp4invf_csr_filter_acp, *PTR_Elb_xdp4invf_csr_filter_acp;

/* Typedef for Memory: elb_xdp4invf_csr::filter_addr_ctl                   */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 197 */
typedef struct {
   struct {
      volatile uint16_t value;
      uint8_t _pad[0x2];
   } value_t[0x40]; /**< Offset 0x0 (R/W) */
} Elb_xdp4invf_csr_filter_addr_ctl, *PTR_Elb_xdp4invf_csr_filter_addr_ctl;

/* Typedef for Memory: elb_xdp4invf_csr::filter_hit_count                  */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 240 */
typedef struct {
   volatile uint32_t value[0x40]; /**< Offset 0x0 (R/W) */
} Elb_xdp4invf_csr_filter_hit_count, *PTR_Elb_xdp4invf_csr_filter_hit_count;

/* Typedef for Wide Register: elb_xdp4invf_csr::STA_freeze                 */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 325 */
typedef struct {
   volatile uint32_t STA_freeze_0_3; /**< Offset 0x0 (R) */
   volatile uint32_t STA_freeze_1_3; /**< Offset 0x4 (R) */
   volatile uint32_t STA_freeze_2_3; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Elb_xdp4invf_csr_STA_freeze, *PTR_Elb_xdp4invf_csr_STA_freeze;

/* Typedef for Wide Register: elb_xdp4invf_csr::STA_interrupt              */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 335 */
typedef struct {
   volatile uint32_t STA_interrupt_0_3; /**< Offset 0x0 (R) */
   volatile uint32_t STA_interrupt_1_3; /**< Offset 0x4 (R) */
   volatile uint32_t STA_interrupt_2_3; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Elb_xdp4invf_csr_STA_interrupt, *PTR_Elb_xdp4invf_csr_STA_interrupt;

/* Typedef for Wide Register: elb_xdp4invf_csr::filter_trace               */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 344 */
typedef struct {
   volatile uint32_t filter_trace_0_3; /**< Offset 0x0 (R/W) */
   volatile uint32_t filter_trace_1_3; /**< Offset 0x4 (R/W) */
   volatile uint32_t filter_trace_2_3; /**< Offset 0x8 (R/W) */
   uint8_t _pad0[0x4];
} Elb_xdp4invf_csr_filter_trace, *PTR_Elb_xdp4invf_csr_filter_trace;

/* Typedef for Group: elb_xdp4invf_csr::int_groups                         */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 393 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R) */
   volatile uint32_t int_enable_rw_reg; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_rw_reg; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Elb_xdp4invf_csr_int_groups, *PTR_Elb_xdp4invf_csr_int_groups;

/* Typedef for Group: elb_xdp4invf_csr::int_filter                         */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/elb_axi_filter.gcsr, line: 394 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Elb_xdp4invf_csr_int_filter, *PTR_Elb_xdp4invf_csr_int_filter;

/* Typedef for Addressmap: elb_xdp4invf_csr                                */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/xdp4invf.gcsr, line: 130 */
typedef struct {
   Elb_xdp4invf_csr_filter_addr_lo filter_addr_lo; /**< Offset 0x0 (R/W) */
   Elb_xdp4invf_csr_filter_addr_hi filter_addr_hi; /**< Offset 0x100 (R/W) */
   Elb_xdp4invf_csr_filter_addr_host filter_addr_host; /**< Offset 0x200 (R/W) */
   Elb_xdp4invf_csr_filter_addr_pic filter_addr_pic; /**< Offset 0x300 (R/W) */
   Elb_xdp4invf_csr_filter_addr_lif filter_addr_lif; /**< Offset 0x400 (R/W) */
   Elb_xdp4invf_csr_filter_src filter_src; /**< Offset 0x500 (R/W) */
   Elb_xdp4invf_csr_filter_axi_prot filter_axi_prot; /**< Offset 0x600 (R/W) */
   Elb_xdp4invf_csr_filter_axi_cache filter_axi_cache; /**< Offset 0x700 (R/W) */
   Elb_xdp4invf_csr_filter_acp filter_acp; /**< Offset 0x800 (R/W) */
   Elb_xdp4invf_csr_filter_addr_ctl filter_addr_ctl; /**< Offset 0x900 (R/W) */
   volatile uint32_t filter_freeze_ctl; /**< Offset 0xa00 (R/W) */
   uint8_t _pad0[0xfc];
   Elb_xdp4invf_csr_filter_hit_count filter_hit_count; /**< Offset 0xb00 (R/W) */
   volatile uint32_t CNT_read_deny; /**< Offset 0xc00 (R/W) */
   volatile uint32_t CNT_write_deny; /**< Offset 0xc04 (R/W) */
   volatile uint32_t CFG_clear_filter; /**< Offset 0xc08 (R/W) */
   volatile uint32_t STA_write_deny; /**< Offset 0xc0c (R) */
   volatile uint32_t STA_read_deny; /**< Offset 0xc10 (R) */
   volatile uint32_t STA_reads; /**< Offset 0xc14 (R) */
   volatile uint32_t STA_writes; /**< Offset 0xc18 (R) */
   uint8_t _pad1[0x4];
   volatile Elb_xdp4invf_csr_STA_freeze STA_freeze; /**< Offset 0xc20 (R) */
   volatile Elb_xdp4invf_csr_STA_interrupt STA_interrupt; /**< Offset 0xc30 (R) */
   volatile Elb_xdp4invf_csr_filter_trace filter_trace; /**< Offset 0xc40 (R/W) */
   volatile uint32_t filter_timeout; /**< Offset 0xc50 (R/W) */
   volatile uint32_t csr_intr; /**< Offset 0xc54 (R/W) */
   uint8_t _pad2[0x8];
   Elb_xdp4invf_csr_int_groups int_groups; /**< Offset 0xc60 (R/W) */
   Elb_xdp4invf_csr_int_filter int_filter; /**< Offset 0xc70 (R/W) */
   uint8_t _pad3[0x380];
} Elb_xdp4invf_csr, *PTR_Elb_xdp4invf_csr;

/* Typedef for Addressmap: elb_xd_csr                                      */
/* Source filename: /home/kinjal/pen_src/asic/elba/verif/common/csr_gen/xd.gcsr, line: 144 */
typedef struct {
   volatile uint32_t base; /**< Offset 0x0 (R/W) */
   volatile uint32_t csr_intr; /**< Offset 0x4 (R/W) */
   uint8_t _pad0[0x8];
   Elb_xd_csr_int_groups int_groups; /**< Offset 0x10 (R/W) */
   Elb_xd_csr_int_picc int_picc; /**< Offset 0x20 (R/W) */
   Elb_xd_csr_int_invf int_invf; /**< Offset 0x30 (R/W) */
   uint8_t _pad1[0xfffc0];
   Elb_xdpicc_csr picc; /**< Offset 0x100000 (R/W) */
   Elb_xdinvm_csr invm; /**< Offset 0x200000 (R/W) */
   Elb_xdp4invf_csr p4invf; /**< Offset 0x202000 (R/W) */
   uint8_t _pad2[0x1fd000];
} Elb_xd_csr, *PTR_Elb_xd_csr;
#endif

#endif
