Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Jun 14 19:09:16 2021
| Host         : normandy running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing -max_paths 100 -nworst 100 -delay_type max -sort_by slack -file reports/pulpissimo-arty.timing_WORST_100.rpt
| Design       : xilinx_pulpissimo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.555ns  (required time - arrival time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/td_o_reg/C
                            (falling edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pad_jtag_tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        6.990ns  (logic 3.997ns (57.184%)  route 2.993ns (42.816%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -5.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    5.953ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    C15                                               0.000     0.000 f  pad_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         1.484     1.484 f  i_tck_iobuf/O
                         net (fo=1, routed)           2.744     4.228    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.324 f  tck_int_BUFG_inst/O
                         net (fo=661, routed)         1.629     5.953    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X28Y102        FDRE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.459     6.412 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/td_o_reg/Q
                         net (fo=1, routed)           2.993     9.405    pad_jtag_tdo_OBUF
    D15                  OBUF (Prop_obuf_I_O)         3.538    12.943 r  pad_jtag_tdo_OBUF_inst/O
                         net (fo=0)                   0.000    12.943    pad_jtag_tdo
    D15                                                               r  pad_jtag_tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -12.943    
  -------------------------------------------------------------------
                         slack                                  1.555    

Slack (MET) :             1.555ns  (required time - arrival time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/td_o_reg/C
                            (falling edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pad_jtag_tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        6.990ns  (logic 3.997ns (57.184%)  route 2.993ns (42.816%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -5.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    5.953ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    C15                                               0.000     0.000 f  pad_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         1.484     1.484 f  i_tck_iobuf/O
                         net (fo=1, routed)           2.744     4.228    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.324 f  tck_int_BUFG_inst/O
                         net (fo=661, routed)         1.629     5.953    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X28Y102        FDRE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.459     6.412 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/td_o_reg/Q
                         net (fo=1, routed)           2.993     9.405    pad_jtag_tdo_OBUF
    D15                  OBUF (Prop_obuf_I_O)         3.538    12.943 f  pad_jtag_tdo_OBUF_inst/O
                         net (fo=0)                   0.000    12.943    pad_jtag_tdo
    D15                                                               f  pad_jtag_tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -12.943    
  -------------------------------------------------------------------
                         slack                                  1.555    

Slack (MET) :             8.948ns  (required time - arrival time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/td_o_reg/C
                            (falling edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pad_jtag_tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Fast Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.937ns  (logic 1.621ns (55.199%)  route 1.316ns (44.801%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -2.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    C15                                               0.000     0.000 f  pad_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.440     0.440 f  i_tck_iobuf/O
                         net (fo=1, routed)           1.306     1.746    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.775 f  tck_int_BUFG_inst/O
                         net (fo=661, routed)         0.838     2.613    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X28Y102        FDRE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.182     2.795 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/td_o_reg/Q
                         net (fo=1, routed)           1.316     4.111    pad_jtag_tdo_OBUF
    D15                  OBUF (Prop_obuf_I_O)         1.439     5.551 r  pad_jtag_tdo_OBUF_inst/O
                         net (fo=0)                   0.000     5.551    pad_jtag_tdo
    D15                                                               r  pad_jtag_tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -5.551    
  -------------------------------------------------------------------
                         slack                                  8.948    

Slack (MET) :             8.948ns  (required time - arrival time)
  Source:                 i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/td_o_reg/C
                            (falling edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pad_jtag_tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Fast Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.937ns  (logic 1.621ns (55.199%)  route 1.316ns (44.801%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -2.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    C15                                               0.000     0.000 f  pad_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.440     0.440 f  i_tck_iobuf/O
                         net (fo=1, routed)           1.306     1.746    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.775 f  tck_int_BUFG_inst/O
                         net (fo=661, routed)         0.838     2.613    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X28Y102        FDRE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.182     2.795 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/td_o_reg/Q
                         net (fo=1, routed)           1.316     4.111    pad_jtag_tdo_OBUF
    D15                  OBUF (Prop_obuf_I_O)         1.439     5.551 f  pad_jtag_tdo_OBUF_inst/O
                         net (fo=0)                   0.000     5.551    pad_jtag_tdo
    D15                                                               f  pad_jtag_tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -5.551    
  -------------------------------------------------------------------
                         slack                                  8.948    

Slack (MET) :             13.239ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        6.705ns  (logic 1.986ns (29.616%)  route 4.719ns (70.384%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 r  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         1.480     6.480 r  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          3.680    10.160    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X28Y100        LUT5 (Prop_lut5_I4_O)        0.149    10.309 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr_i_2/O
                         net (fo=5, routed)           1.039    11.348    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr_i_2_n_0
    SLICE_X29Y101        LUT3 (Prop_lut3_I2_O)        0.357    11.705 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr_i_1/O
                         net (fo=1, routed)           0.000    11.705    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr
    SLICE_X29Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         1.414    21.414 r  i_tck_iobuf/O
                         net (fo=1, routed)           2.356    23.770    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.861 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         1.509    25.369    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X29Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr_reg/C
                         clock pessimism              0.000    25.369    
                         clock uncertainty           -0.501    24.868    
    SLICE_X29Y101        FDCE (Setup_fdce_C_D)        0.075    24.943    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr_reg
  -------------------------------------------------------------------
                         required time                         24.943    
                         arrival time                         -11.705    
  -------------------------------------------------------------------
                         slack                                 13.239    

Slack (MET) :             13.239ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        6.705ns  (logic 1.986ns (29.616%)  route 4.719ns (70.384%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 f  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         1.480     6.480 f  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          3.680    10.160    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X28Y100        LUT5 (Prop_lut5_I4_O)        0.149    10.309 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr_i_2/O
                         net (fo=5, routed)           1.039    11.348    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr_i_2_n_0
    SLICE_X29Y101        LUT3 (Prop_lut3_I2_O)        0.357    11.705 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr_i_1/O
                         net (fo=1, routed)           0.000    11.705    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr
    SLICE_X29Y101        FDCE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         1.414    21.414 r  i_tck_iobuf/O
                         net (fo=1, routed)           2.356    23.770    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.861 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         1.509    25.369    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X29Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr_reg/C
                         clock pessimism              0.000    25.369    
                         clock uncertainty           -0.501    24.868    
    SLICE_X29Y101        FDCE (Setup_fdce_C_D)        0.075    24.943    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr_reg
  -------------------------------------------------------------------
                         required time                         24.943    
                         arrival time                         -11.705    
  -------------------------------------------------------------------
                         slack                                 13.239    

Slack (MET) :             13.418ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit1_dr_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        6.481ns  (logic 1.961ns (30.253%)  route 4.520ns (69.747%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 r  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         1.480     6.480 r  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          3.680    10.160    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X28Y100        LUT5 (Prop_lut5_I4_O)        0.149    10.309 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr_i_2/O
                         net (fo=5, routed)           0.840    11.149    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr_i_2_n_0
    SLICE_X29Y101        LUT3 (Prop_lut3_I2_O)        0.332    11.481 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit1_dr_i_1/O
                         net (fo=1, routed)           0.000    11.481    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit1_dr
    SLICE_X29Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit1_dr_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         1.414    21.414 r  i_tck_iobuf/O
                         net (fo=1, routed)           2.356    23.770    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.861 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         1.509    25.369    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X29Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit1_dr_reg/C
                         clock pessimism              0.000    25.369    
                         clock uncertainty           -0.501    24.868    
    SLICE_X29Y101        FDCE (Setup_fdce_C_D)        0.031    24.899    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit1_dr_reg
  -------------------------------------------------------------------
                         required time                         24.899    
                         arrival time                         -11.481    
  -------------------------------------------------------------------
                         slack                                 13.418    

Slack (MET) :             13.418ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit1_dr_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        6.481ns  (logic 1.961ns (30.253%)  route 4.520ns (69.747%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 f  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         1.480     6.480 f  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          3.680    10.160    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X28Y100        LUT5 (Prop_lut5_I4_O)        0.149    10.309 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr_i_2/O
                         net (fo=5, routed)           0.840    11.149    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr_i_2_n_0
    SLICE_X29Y101        LUT3 (Prop_lut3_I2_O)        0.332    11.481 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit1_dr_i_1/O
                         net (fo=1, routed)           0.000    11.481    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit1_dr
    SLICE_X29Y101        FDCE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit1_dr_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         1.414    21.414 r  i_tck_iobuf/O
                         net (fo=1, routed)           2.356    23.770    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.861 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         1.509    25.369    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X29Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit1_dr_reg/C
                         clock pessimism              0.000    25.369    
                         clock uncertainty           -0.501    24.868    
    SLICE_X29Y101        FDCE (Setup_fdce_C_D)        0.031    24.899    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit1_dr_reg
  -------------------------------------------------------------------
                         required time                         24.899    
                         arrival time                         -11.481    
  -------------------------------------------------------------------
                         slack                                 13.418    

Slack (MET) :             13.513ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.994ns  (logic 0.629ns (21.018%)  route 2.365ns (78.982%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 r  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         0.435     5.435 r  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          1.897     7.332    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X28Y100        LUT5 (Prop_lut5_I4_O)        0.055     7.387 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr_i_2/O
                         net (fo=5, routed)           0.468     7.855    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr_i_2_n_0
    SLICE_X29Y101        LUT3 (Prop_lut3_I2_O)        0.139     7.994 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr_i_1/O
                         net (fo=1, routed)           0.000     7.994    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr
    SLICE_X29Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.252    20.252 r  i_tck_iobuf/O
                         net (fo=1, routed)           1.126    21.378    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.404 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         0.569    21.973    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X29Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr_reg/C
                         clock pessimism              0.000    21.973    
                         clock uncertainty           -0.501    21.472    
    SLICE_X29Y101        FDCE (Setup_fdce_C_D)        0.036    21.508    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr_reg
  -------------------------------------------------------------------
                         required time                         21.508    
                         arrival time                          -7.994    
  -------------------------------------------------------------------
                         slack                                 13.513    

Slack (MET) :             13.513ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.994ns  (logic 0.629ns (21.018%)  route 2.365ns (78.982%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 f  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         0.435     5.435 f  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          1.897     7.332    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X28Y100        LUT5 (Prop_lut5_I4_O)        0.055     7.387 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr_i_2/O
                         net (fo=5, routed)           0.468     7.855    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr_i_2_n_0
    SLICE_X29Y101        LUT3 (Prop_lut3_I2_O)        0.139     7.994 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr_i_1/O
                         net (fo=1, routed)           0.000     7.994    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr
    SLICE_X29Y101        FDCE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.252    20.252 r  i_tck_iobuf/O
                         net (fo=1, routed)           1.126    21.378    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.404 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         0.569    21.973    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X29Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr_reg/C
                         clock pessimism              0.000    21.973    
                         clock uncertainty           -0.501    21.472    
    SLICE_X29Y101        FDCE (Setup_fdce_C_D)        0.036    21.508    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr_reg
  -------------------------------------------------------------------
                         required time                         21.508    
                         arrival time                          -7.994    
  -------------------------------------------------------------------
                         slack                                 13.513    

Slack (MET) :             13.579ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit1_dr_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.906ns  (logic 0.630ns (21.688%)  route 2.276ns (78.313%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 r  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         0.435     5.435 r  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          1.897     7.332    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X28Y100        LUT5 (Prop_lut5_I4_O)        0.055     7.387 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr_i_2/O
                         net (fo=5, routed)           0.379     7.766    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr_i_2_n_0
    SLICE_X29Y101        LUT3 (Prop_lut3_I2_O)        0.140     7.906 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit1_dr_i_1/O
                         net (fo=1, routed)           0.000     7.906    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit1_dr
    SLICE_X29Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit1_dr_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.252    20.252 r  i_tck_iobuf/O
                         net (fo=1, routed)           1.126    21.378    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.404 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         0.569    21.973    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X29Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit1_dr_reg/C
                         clock pessimism              0.000    21.973    
                         clock uncertainty           -0.501    21.472    
    SLICE_X29Y101        FDCE (Setup_fdce_C_D)        0.014    21.486    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit1_dr_reg
  -------------------------------------------------------------------
                         required time                         21.486    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                 13.579    

Slack (MET) :             13.579ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit1_dr_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.906ns  (logic 0.630ns (21.688%)  route 2.276ns (78.313%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 f  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         0.435     5.435 f  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          1.897     7.332    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X28Y100        LUT5 (Prop_lut5_I4_O)        0.055     7.387 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr_i_2/O
                         net (fo=5, routed)           0.379     7.766    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr_i_2_n_0
    SLICE_X29Y101        LUT3 (Prop_lut3_I2_O)        0.140     7.906 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit1_dr_i_1/O
                         net (fo=1, routed)           0.000     7.906    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit1_dr
    SLICE_X29Y101        FDCE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit1_dr_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.252    20.252 r  i_tck_iobuf/O
                         net (fo=1, routed)           1.126    21.378    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.404 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         0.569    21.973    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X29Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit1_dr_reg/C
                         clock pessimism              0.000    21.973    
                         clock uncertainty           -0.501    21.472    
    SLICE_X29Y101        FDCE (Setup_fdce_C_D)        0.014    21.486    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit1_dr_reg
  -------------------------------------------------------------------
                         required time                         21.486    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                 13.579    

Slack (MET) :             13.739ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_ir_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.768ns  (logic 0.637ns (23.023%)  route 2.131ns (76.977%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 r  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         0.435     5.435 r  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          1.897     7.332    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X28Y100        LUT5 (Prop_lut5_I4_O)        0.055     7.387 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr_i_2/O
                         net (fo=5, routed)           0.234     7.621    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr_i_2_n_0
    SLICE_X28Y100        LUT3 (Prop_lut3_I2_O)        0.147     7.768 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_ir_i_1/O
                         net (fo=1, routed)           0.000     7.768    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_ir
    SLICE_X28Y100        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_ir_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.252    20.252 r  i_tck_iobuf/O
                         net (fo=1, routed)           1.126    21.378    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.404 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         0.569    21.973    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X28Y100        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_ir_reg/C
                         clock pessimism              0.000    21.973    
                         clock uncertainty           -0.501    21.472    
    SLICE_X28Y100        FDCE (Setup_fdce_C_D)        0.036    21.508    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_ir_reg
  -------------------------------------------------------------------
                         required time                         21.508    
                         arrival time                          -7.768    
  -------------------------------------------------------------------
                         slack                                 13.739    

Slack (MET) :             13.739ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_ir_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.768ns  (logic 0.637ns (23.023%)  route 2.131ns (76.977%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 f  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         0.435     5.435 f  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          1.897     7.332    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X28Y100        LUT5 (Prop_lut5_I4_O)        0.055     7.387 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr_i_2/O
                         net (fo=5, routed)           0.234     7.621    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr_i_2_n_0
    SLICE_X28Y100        LUT3 (Prop_lut3_I2_O)        0.147     7.768 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_ir_i_1/O
                         net (fo=1, routed)           0.000     7.768    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_ir
    SLICE_X28Y100        FDCE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_ir_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.252    20.252 r  i_tck_iobuf/O
                         net (fo=1, routed)           1.126    21.378    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.404 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         0.569    21.973    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X28Y100        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_ir_reg/C
                         clock pessimism              0.000    21.973    
                         clock uncertainty           -0.501    21.472    
    SLICE_X28Y100        FDCE (Setup_fdce_C_D)        0.036    21.508    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_ir_reg
  -------------------------------------------------------------------
                         required time                         21.508    
                         arrival time                          -7.768    
  -------------------------------------------------------------------
                         slack                                 13.739    

Slack (MET) :             13.746ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit1_ir_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.739ns  (logic 0.630ns (23.016%)  route 2.108ns (76.984%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 r  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         0.435     5.435 r  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          1.897     7.332    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X28Y100        LUT5 (Prop_lut5_I4_O)        0.055     7.387 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr_i_2/O
                         net (fo=5, routed)           0.211     7.599    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr_i_2_n_0
    SLICE_X28Y100        LUT3 (Prop_lut3_I2_O)        0.140     7.739 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit1_ir_i_1/O
                         net (fo=1, routed)           0.000     7.739    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit1_ir
    SLICE_X28Y100        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit1_ir_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.252    20.252 r  i_tck_iobuf/O
                         net (fo=1, routed)           1.126    21.378    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.404 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         0.569    21.973    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X28Y100        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit1_ir_reg/C
                         clock pessimism              0.000    21.973    
                         clock uncertainty           -0.501    21.472    
    SLICE_X28Y100        FDCE (Setup_fdce_C_D)        0.013    21.485    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit1_ir_reg
  -------------------------------------------------------------------
                         required time                         21.485    
                         arrival time                          -7.739    
  -------------------------------------------------------------------
                         slack                                 13.746    

Slack (MET) :             13.746ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit1_ir_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.739ns  (logic 0.630ns (23.016%)  route 2.108ns (76.984%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 f  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         0.435     5.435 f  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          1.897     7.332    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X28Y100        LUT5 (Prop_lut5_I4_O)        0.055     7.387 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr_i_2/O
                         net (fo=5, routed)           0.211     7.599    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr_i_2_n_0
    SLICE_X28Y100        LUT3 (Prop_lut3_I2_O)        0.140     7.739 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit1_ir_i_1/O
                         net (fo=1, routed)           0.000     7.739    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit1_ir
    SLICE_X28Y100        FDCE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit1_ir_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.252    20.252 r  i_tck_iobuf/O
                         net (fo=1, routed)           1.126    21.378    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.404 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         0.569    21.973    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X28Y100        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit1_ir_reg/C
                         clock pessimism              0.000    21.973    
                         clock uncertainty           -0.501    21.472    
    SLICE_X28Y100        FDCE (Setup_fdce_C_D)        0.013    21.485    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit1_ir_reg
  -------------------------------------------------------------------
                         required time                         21.485    
                         arrival time                          -7.739    
  -------------------------------------------------------------------
                         slack                                 13.746    

Slack (MET) :             13.777ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit1_ir_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        6.120ns  (logic 1.961ns (32.036%)  route 4.159ns (67.964%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 r  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         1.480     6.480 r  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          3.680    10.160    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X28Y100        LUT5 (Prop_lut5_I4_O)        0.149    10.309 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr_i_2/O
                         net (fo=5, routed)           0.479    10.788    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr_i_2_n_0
    SLICE_X28Y100        LUT3 (Prop_lut3_I2_O)        0.332    11.120 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit1_ir_i_1/O
                         net (fo=1, routed)           0.000    11.120    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit1_ir
    SLICE_X28Y100        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit1_ir_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         1.414    21.414 r  i_tck_iobuf/O
                         net (fo=1, routed)           2.356    23.770    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.861 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         1.509    25.369    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X28Y100        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit1_ir_reg/C
                         clock pessimism              0.000    25.369    
                         clock uncertainty           -0.501    24.868    
    SLICE_X28Y100        FDCE (Setup_fdce_C_D)        0.029    24.897    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit1_ir_reg
  -------------------------------------------------------------------
                         required time                         24.897    
                         arrival time                         -11.120    
  -------------------------------------------------------------------
                         slack                                 13.777    

Slack (MET) :             13.777ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit1_ir_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        6.120ns  (logic 1.961ns (32.036%)  route 4.159ns (67.964%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 f  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         1.480     6.480 f  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          3.680    10.160    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X28Y100        LUT5 (Prop_lut5_I4_O)        0.149    10.309 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr_i_2/O
                         net (fo=5, routed)           0.479    10.788    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr_i_2_n_0
    SLICE_X28Y100        LUT3 (Prop_lut3_I2_O)        0.332    11.120 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit1_ir_i_1/O
                         net (fo=1, routed)           0.000    11.120    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit1_ir
    SLICE_X28Y100        FDCE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit1_ir_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         1.414    21.414 r  i_tck_iobuf/O
                         net (fo=1, routed)           2.356    23.770    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.861 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         1.509    25.369    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X28Y100        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit1_ir_reg/C
                         clock pessimism              0.000    25.369    
                         clock uncertainty           -0.501    24.868    
    SLICE_X28Y100        FDCE (Setup_fdce_C_D)        0.029    24.897    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit1_ir_reg
  -------------------------------------------------------------------
                         required time                         24.897    
                         arrival time                         -11.120    
  -------------------------------------------------------------------
                         slack                                 13.777    

Slack (MET) :             13.782ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/sel_dr_scan_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.704ns  (logic 0.630ns (23.315%)  route 2.073ns (76.685%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 r  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         0.435     5.435 r  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          1.897     7.332    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X28Y100        LUT5 (Prop_lut5_I4_O)        0.055     7.387 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr_i_2/O
                         net (fo=5, routed)           0.176     7.564    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr_i_2_n_0
    SLICE_X29Y100        LUT4 (Prop_lut4_I3_O)        0.140     7.704 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/sel_dr_scan_i_1/O
                         net (fo=1, routed)           0.000     7.704    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/sel_dr_scan2_out
    SLICE_X29Y100        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/sel_dr_scan_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.252    20.252 r  i_tck_iobuf/O
                         net (fo=1, routed)           1.126    21.378    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.404 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         0.569    21.973    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X29Y100        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/sel_dr_scan_reg/C
                         clock pessimism              0.000    21.973    
                         clock uncertainty           -0.501    21.472    
    SLICE_X29Y100        FDCE (Setup_fdce_C_D)        0.014    21.486    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/sel_dr_scan_reg
  -------------------------------------------------------------------
                         required time                         21.486    
                         arrival time                          -7.704    
  -------------------------------------------------------------------
                         slack                                 13.782    

Slack (MET) :             13.782ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/sel_dr_scan_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.704ns  (logic 0.630ns (23.315%)  route 2.073ns (76.685%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 f  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         0.435     5.435 f  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          1.897     7.332    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X28Y100        LUT5 (Prop_lut5_I4_O)        0.055     7.387 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr_i_2/O
                         net (fo=5, routed)           0.176     7.564    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr_i_2_n_0
    SLICE_X29Y100        LUT4 (Prop_lut4_I3_O)        0.140     7.704 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/sel_dr_scan_i_1/O
                         net (fo=1, routed)           0.000     7.704    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/sel_dr_scan2_out
    SLICE_X29Y100        FDCE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/sel_dr_scan_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.252    20.252 r  i_tck_iobuf/O
                         net (fo=1, routed)           1.126    21.378    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.404 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         0.569    21.973    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X29Y100        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/sel_dr_scan_reg/C
                         clock pessimism              0.000    21.973    
                         clock uncertainty           -0.501    21.472    
    SLICE_X29Y100        FDCE (Setup_fdce_C_D)        0.014    21.486    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/sel_dr_scan_reg
  -------------------------------------------------------------------
                         required time                         21.486    
                         arrival time                          -7.704    
  -------------------------------------------------------------------
                         slack                                 13.782    

Slack (MET) :             13.791ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_ir_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        6.153ns  (logic 1.957ns (31.802%)  route 4.196ns (68.198%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 r  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         1.480     6.480 r  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          3.680    10.160    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X28Y100        LUT5 (Prop_lut5_I4_O)        0.149    10.309 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr_i_2/O
                         net (fo=5, routed)           0.516    10.825    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr_i_2_n_0
    SLICE_X28Y100        LUT3 (Prop_lut3_I2_O)        0.328    11.153 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_ir_i_1/O
                         net (fo=1, routed)           0.000    11.153    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_ir
    SLICE_X28Y100        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_ir_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         1.414    21.414 r  i_tck_iobuf/O
                         net (fo=1, routed)           2.356    23.770    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.861 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         1.509    25.369    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X28Y100        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_ir_reg/C
                         clock pessimism              0.000    25.369    
                         clock uncertainty           -0.501    24.868    
    SLICE_X28Y100        FDCE (Setup_fdce_C_D)        0.075    24.943    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_ir_reg
  -------------------------------------------------------------------
                         required time                         24.943    
                         arrival time                         -11.153    
  -------------------------------------------------------------------
                         slack                                 13.791    

Slack (MET) :             13.791ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_ir_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        6.153ns  (logic 1.957ns (31.802%)  route 4.196ns (68.198%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 f  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         1.480     6.480 f  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          3.680    10.160    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X28Y100        LUT5 (Prop_lut5_I4_O)        0.149    10.309 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr_i_2/O
                         net (fo=5, routed)           0.516    10.825    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr_i_2_n_0
    SLICE_X28Y100        LUT3 (Prop_lut3_I2_O)        0.328    11.153 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_ir_i_1/O
                         net (fo=1, routed)           0.000    11.153    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_ir
    SLICE_X28Y100        FDCE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_ir_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         1.414    21.414 r  i_tck_iobuf/O
                         net (fo=1, routed)           2.356    23.770    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.861 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         1.509    25.369    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X28Y100        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_ir_reg/C
                         clock pessimism              0.000    25.369    
                         clock uncertainty           -0.501    24.868    
    SLICE_X28Y100        FDCE (Setup_fdce_C_D)        0.075    24.943    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_ir_reg
  -------------------------------------------------------------------
                         required time                         24.943    
                         arrival time                         -11.153    
  -------------------------------------------------------------------
                         slack                                 13.791    

Slack (MET) :             13.871ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/sel_dr_scan_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        6.028ns  (logic 1.961ns (32.526%)  route 4.067ns (67.474%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 r  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         1.480     6.480 r  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          3.680    10.160    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X28Y100        LUT5 (Prop_lut5_I4_O)        0.149    10.309 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr_i_2/O
                         net (fo=5, routed)           0.387    10.696    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr_i_2_n_0
    SLICE_X29Y100        LUT4 (Prop_lut4_I3_O)        0.332    11.028 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/sel_dr_scan_i_1/O
                         net (fo=1, routed)           0.000    11.028    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/sel_dr_scan2_out
    SLICE_X29Y100        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/sel_dr_scan_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         1.414    21.414 r  i_tck_iobuf/O
                         net (fo=1, routed)           2.356    23.770    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.861 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         1.509    25.369    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X29Y100        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/sel_dr_scan_reg/C
                         clock pessimism              0.000    25.369    
                         clock uncertainty           -0.501    24.868    
    SLICE_X29Y100        FDCE (Setup_fdce_C_D)        0.031    24.899    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/sel_dr_scan_reg
  -------------------------------------------------------------------
                         required time                         24.899    
                         arrival time                         -11.028    
  -------------------------------------------------------------------
                         slack                                 13.871    

Slack (MET) :             13.871ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/sel_dr_scan_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        6.028ns  (logic 1.961ns (32.526%)  route 4.067ns (67.474%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 f  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         1.480     6.480 f  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          3.680    10.160    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X28Y100        LUT5 (Prop_lut5_I4_O)        0.149    10.309 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr_i_2/O
                         net (fo=5, routed)           0.387    10.696    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/update_dr_i_2_n_0
    SLICE_X29Y100        LUT4 (Prop_lut4_I3_O)        0.332    11.028 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/sel_dr_scan_i_1/O
                         net (fo=1, routed)           0.000    11.028    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/sel_dr_scan2_out
    SLICE_X29Y100        FDCE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/sel_dr_scan_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         1.414    21.414 r  i_tck_iobuf/O
                         net (fo=1, routed)           2.356    23.770    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.861 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         1.509    25.369    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X29Y100        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/sel_dr_scan_reg/C
                         clock pessimism              0.000    25.369    
                         clock uncertainty           -0.501    24.868    
    SLICE_X29Y100        FDCE (Setup_fdce_C_D)        0.031    24.899    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/sel_dr_scan_reg
  -------------------------------------------------------------------
                         required time                         24.899    
                         arrival time                         -11.028    
  -------------------------------------------------------------------
                         slack                                 13.871    

Slack (MET) :             13.878ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.536ns  (logic 0.491ns (19.375%)  route 2.045ns (80.625%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 r  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         0.435     5.435 r  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          1.798     7.233    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X28Y101        LUT6 (Prop_lut6_I1_O)        0.056     7.289 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[4]_i_1/O
                         net (fo=5, routed)           0.247     7.536    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[4]_i_1_n_0
    SLICE_X28Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.252    20.252 r  i_tck_iobuf/O
                         net (fo=1, routed)           1.126    21.378    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.404 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         0.569    21.973    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X28Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[0]/C
                         clock pessimism              0.000    21.973    
                         clock uncertainty           -0.501    21.472    
    SLICE_X28Y101        FDCE (Setup_fdce_C_CE)      -0.058    21.414    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[0]
  -------------------------------------------------------------------
                         required time                         21.414    
                         arrival time                          -7.536    
  -------------------------------------------------------------------
                         slack                                 13.878    

Slack (MET) :             13.878ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.536ns  (logic 0.491ns (19.375%)  route 2.045ns (80.625%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 f  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         0.435     5.435 f  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          1.798     7.233    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X28Y101        LUT6 (Prop_lut6_I1_O)        0.056     7.289 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[4]_i_1/O
                         net (fo=5, routed)           0.247     7.536    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[4]_i_1_n_0
    SLICE_X28Y101        FDCE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.252    20.252 r  i_tck_iobuf/O
                         net (fo=1, routed)           1.126    21.378    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.404 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         0.569    21.973    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X28Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[0]/C
                         clock pessimism              0.000    21.973    
                         clock uncertainty           -0.501    21.472    
    SLICE_X28Y101        FDCE (Setup_fdce_C_CE)      -0.058    21.414    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[0]
  -------------------------------------------------------------------
                         required time                         21.414    
                         arrival time                          -7.536    
  -------------------------------------------------------------------
                         slack                                 13.878    

Slack (MET) :             13.914ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/test_logic_reset_reg/D
                            (rising edge-triggered cell FDPE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.571ns  (logic 0.547ns (21.286%)  route 2.024ns (78.714%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 r  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         0.435     5.435 r  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          1.897     7.332    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X28Y100        LUT5 (Prop_lut5_I4_O)        0.056     7.388 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/test_logic_reset_i_2/O
                         net (fo=1, routed)           0.127     7.515    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/test_logic_reset_i_2_n_0
    SLICE_X29Y100        LUT4 (Prop_lut4_I0_O)        0.056     7.571 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/test_logic_reset_i_1/O
                         net (fo=1, routed)           0.000     7.571    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/test_logic_reset_i_1_n_0
    SLICE_X29Y100        FDPE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/test_logic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.252    20.252 r  i_tck_iobuf/O
                         net (fo=1, routed)           1.126    21.378    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.404 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         0.569    21.973    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X29Y100        FDPE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/test_logic_reset_reg/C
                         clock pessimism              0.000    21.973    
                         clock uncertainty           -0.501    21.472    
    SLICE_X29Y100        FDPE (Setup_fdpe_C_D)        0.014    21.486    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/test_logic_reset_reg
  -------------------------------------------------------------------
                         required time                         21.486    
                         arrival time                          -7.571    
  -------------------------------------------------------------------
                         slack                                 13.914    

Slack (MET) :             13.914ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/test_logic_reset_reg/D
                            (rising edge-triggered cell FDPE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.571ns  (logic 0.547ns (21.286%)  route 2.024ns (78.714%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 f  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         0.435     5.435 f  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          1.897     7.332    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X28Y100        LUT5 (Prop_lut5_I4_O)        0.056     7.388 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/test_logic_reset_i_2/O
                         net (fo=1, routed)           0.127     7.515    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/test_logic_reset_i_2_n_0
    SLICE_X29Y100        LUT4 (Prop_lut4_I0_O)        0.056     7.571 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/test_logic_reset_i_1/O
                         net (fo=1, routed)           0.000     7.571    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/test_logic_reset_i_1_n_0
    SLICE_X29Y100        FDPE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/test_logic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.252    20.252 r  i_tck_iobuf/O
                         net (fo=1, routed)           1.126    21.378    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.404 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         0.569    21.973    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X29Y100        FDPE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/test_logic_reset_reg/C
                         clock pessimism              0.000    21.973    
                         clock uncertainty           -0.501    21.472    
    SLICE_X29Y100        FDPE (Setup_fdpe_C_D)        0.014    21.486    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/test_logic_reset_reg
  -------------------------------------------------------------------
                         required time                         21.486    
                         arrival time                          -7.571    
  -------------------------------------------------------------------
                         slack                                 13.914    

Slack (MET) :             13.928ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.485ns  (logic 0.491ns (19.773%)  route 1.994ns (80.227%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 r  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         0.435     5.435 r  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          1.798     7.233    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X28Y101        LUT6 (Prop_lut6_I1_O)        0.056     7.289 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[4]_i_1/O
                         net (fo=5, routed)           0.196     7.485    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[4]_i_1_n_0
    SLICE_X31Y101        FDPE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.252    20.252 r  i_tck_iobuf/O
                         net (fo=1, routed)           1.126    21.378    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.404 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         0.568    21.972    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X31Y101        FDPE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[1]/C
                         clock pessimism              0.000    21.972    
                         clock uncertainty           -0.501    21.471    
    SLICE_X31Y101        FDPE (Setup_fdpe_C_CE)      -0.058    21.413    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[1]
  -------------------------------------------------------------------
                         required time                         21.413    
                         arrival time                          -7.485    
  -------------------------------------------------------------------
                         slack                                 13.928    

Slack (MET) :             13.928ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.485ns  (logic 0.491ns (19.773%)  route 1.994ns (80.227%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 f  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         0.435     5.435 f  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          1.798     7.233    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X28Y101        LUT6 (Prop_lut6_I1_O)        0.056     7.289 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[4]_i_1/O
                         net (fo=5, routed)           0.196     7.485    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[4]_i_1_n_0
    SLICE_X31Y101        FDPE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.252    20.252 r  i_tck_iobuf/O
                         net (fo=1, routed)           1.126    21.378    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.404 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         0.568    21.972    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X31Y101        FDPE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[1]/C
                         clock pessimism              0.000    21.972    
                         clock uncertainty           -0.501    21.471    
    SLICE_X31Y101        FDPE (Setup_fdpe_C_CE)      -0.058    21.413    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[1]
  -------------------------------------------------------------------
                         required time                         21.413    
                         arrival time                          -7.485    
  -------------------------------------------------------------------
                         slack                                 13.928    

Slack (MET) :             13.928ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.485ns  (logic 0.491ns (19.773%)  route 1.994ns (80.227%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 r  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         0.435     5.435 r  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          1.798     7.233    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X28Y101        LUT6 (Prop_lut6_I1_O)        0.056     7.289 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[4]_i_1/O
                         net (fo=5, routed)           0.196     7.485    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[4]_i_1_n_0
    SLICE_X31Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.252    20.252 r  i_tck_iobuf/O
                         net (fo=1, routed)           1.126    21.378    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.404 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         0.568    21.972    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X31Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[2]/C
                         clock pessimism              0.000    21.972    
                         clock uncertainty           -0.501    21.471    
    SLICE_X31Y101        FDCE (Setup_fdce_C_CE)      -0.058    21.413    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[2]
  -------------------------------------------------------------------
                         required time                         21.413    
                         arrival time                          -7.485    
  -------------------------------------------------------------------
                         slack                                 13.928    

Slack (MET) :             13.928ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.485ns  (logic 0.491ns (19.773%)  route 1.994ns (80.227%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 f  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         0.435     5.435 f  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          1.798     7.233    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X28Y101        LUT6 (Prop_lut6_I1_O)        0.056     7.289 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[4]_i_1/O
                         net (fo=5, routed)           0.196     7.485    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[4]_i_1_n_0
    SLICE_X31Y101        FDCE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.252    20.252 r  i_tck_iobuf/O
                         net (fo=1, routed)           1.126    21.378    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.404 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         0.568    21.972    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X31Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[2]/C
                         clock pessimism              0.000    21.972    
                         clock uncertainty           -0.501    21.471    
    SLICE_X31Y101        FDCE (Setup_fdce_C_CE)      -0.058    21.413    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[2]
  -------------------------------------------------------------------
                         required time                         21.413    
                         arrival time                          -7.485    
  -------------------------------------------------------------------
                         slack                                 13.928    

Slack (MET) :             13.928ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.485ns  (logic 0.491ns (19.773%)  route 1.994ns (80.227%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 r  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         0.435     5.435 r  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          1.798     7.233    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X28Y101        LUT6 (Prop_lut6_I1_O)        0.056     7.289 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[4]_i_1/O
                         net (fo=5, routed)           0.196     7.485    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[4]_i_1_n_0
    SLICE_X31Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.252    20.252 r  i_tck_iobuf/O
                         net (fo=1, routed)           1.126    21.378    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.404 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         0.568    21.972    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X31Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[3]/C
                         clock pessimism              0.000    21.972    
                         clock uncertainty           -0.501    21.471    
    SLICE_X31Y101        FDCE (Setup_fdce_C_CE)      -0.058    21.413    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[3]
  -------------------------------------------------------------------
                         required time                         21.413    
                         arrival time                          -7.485    
  -------------------------------------------------------------------
                         slack                                 13.928    

Slack (MET) :             13.928ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.485ns  (logic 0.491ns (19.773%)  route 1.994ns (80.227%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 f  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         0.435     5.435 f  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          1.798     7.233    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X28Y101        LUT6 (Prop_lut6_I1_O)        0.056     7.289 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[4]_i_1/O
                         net (fo=5, routed)           0.196     7.485    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[4]_i_1_n_0
    SLICE_X31Y101        FDCE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.252    20.252 r  i_tck_iobuf/O
                         net (fo=1, routed)           1.126    21.378    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.404 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         0.568    21.972    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X31Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[3]/C
                         clock pessimism              0.000    21.972    
                         clock uncertainty           -0.501    21.471    
    SLICE_X31Y101        FDCE (Setup_fdce_C_CE)      -0.058    21.413    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[3]
  -------------------------------------------------------------------
                         required time                         21.413    
                         arrival time                          -7.485    
  -------------------------------------------------------------------
                         slack                                 13.928    

Slack (MET) :             13.928ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.485ns  (logic 0.491ns (19.773%)  route 1.994ns (80.227%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 r  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         0.435     5.435 r  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          1.798     7.233    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X28Y101        LUT6 (Prop_lut6_I1_O)        0.056     7.289 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[4]_i_1/O
                         net (fo=5, routed)           0.196     7.485    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[4]_i_1_n_0
    SLICE_X31Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.252    20.252 r  i_tck_iobuf/O
                         net (fo=1, routed)           1.126    21.378    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.404 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         0.568    21.972    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X31Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[4]/C
                         clock pessimism              0.000    21.972    
                         clock uncertainty           -0.501    21.471    
    SLICE_X31Y101        FDCE (Setup_fdce_C_CE)      -0.058    21.413    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[4]
  -------------------------------------------------------------------
                         required time                         21.413    
                         arrival time                          -7.485    
  -------------------------------------------------------------------
                         slack                                 13.928    

Slack (MET) :             13.928ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.485ns  (logic 0.491ns (19.773%)  route 1.994ns (80.227%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 f  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         0.435     5.435 f  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          1.798     7.233    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X28Y101        LUT6 (Prop_lut6_I1_O)        0.056     7.289 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[4]_i_1/O
                         net (fo=5, routed)           0.196     7.485    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[4]_i_1_n_0
    SLICE_X31Y101        FDCE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.252    20.252 r  i_tck_iobuf/O
                         net (fo=1, routed)           1.126    21.378    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.404 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         0.568    21.972    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X31Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[4]/C
                         clock pessimism              0.000    21.972    
                         clock uncertainty           -0.501    21.471    
    SLICE_X31Y101        FDCE (Setup_fdce_C_CE)      -0.058    21.413    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[4]
  -------------------------------------------------------------------
                         required time                         21.413    
                         arrival time                          -7.485    
  -------------------------------------------------------------------
                         slack                                 13.928    

Slack (MET) :             13.961ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.702ns  (logic 1.604ns (28.123%)  route 4.099ns (71.877%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 r  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         1.480     6.480 r  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          3.492     9.971    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X28Y101        LUT6 (Prop_lut6_I1_O)        0.124    10.095 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[4]_i_1/O
                         net (fo=5, routed)           0.607    10.702    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[4]_i_1_n_0
    SLICE_X28Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         1.414    21.414 r  i_tck_iobuf/O
                         net (fo=1, routed)           2.356    23.770    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.861 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         1.509    25.369    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X28Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[0]/C
                         clock pessimism              0.000    25.369    
                         clock uncertainty           -0.501    24.868    
    SLICE_X28Y101        FDCE (Setup_fdce_C_CE)      -0.205    24.663    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[0]
  -------------------------------------------------------------------
                         required time                         24.663    
                         arrival time                         -10.702    
  -------------------------------------------------------------------
                         slack                                 13.961    

Slack (MET) :             13.961ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.702ns  (logic 1.604ns (28.123%)  route 4.099ns (71.877%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 f  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         1.480     6.480 f  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          3.492     9.971    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X28Y101        LUT6 (Prop_lut6_I1_O)        0.124    10.095 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[4]_i_1/O
                         net (fo=5, routed)           0.607    10.702    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[4]_i_1_n_0
    SLICE_X28Y101        FDCE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         1.414    21.414 r  i_tck_iobuf/O
                         net (fo=1, routed)           2.356    23.770    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.861 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         1.509    25.369    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X28Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[0]/C
                         clock pessimism              0.000    25.369    
                         clock uncertainty           -0.501    24.868    
    SLICE_X28Y101        FDCE (Setup_fdce_C_CE)      -0.205    24.663    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[0]
  -------------------------------------------------------------------
                         required time                         24.663    
                         arrival time                         -10.702    
  -------------------------------------------------------------------
                         slack                                 13.961    

Slack (MET) :             14.077ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.585ns  (logic 1.604ns (28.713%)  route 3.982ns (71.288%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.368ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 r  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         1.480     6.480 r  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          3.492     9.971    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X28Y101        LUT6 (Prop_lut6_I1_O)        0.124    10.095 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[4]_i_1/O
                         net (fo=5, routed)           0.490    10.585    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[4]_i_1_n_0
    SLICE_X31Y101        FDPE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         1.414    21.414 r  i_tck_iobuf/O
                         net (fo=1, routed)           2.356    23.770    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.861 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         1.508    25.368    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X31Y101        FDPE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[1]/C
                         clock pessimism              0.000    25.368    
                         clock uncertainty           -0.501    24.867    
    SLICE_X31Y101        FDPE (Setup_fdpe_C_CE)      -0.205    24.662    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[1]
  -------------------------------------------------------------------
                         required time                         24.662    
                         arrival time                         -10.585    
  -------------------------------------------------------------------
                         slack                                 14.077    

Slack (MET) :             14.077ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.585ns  (logic 1.604ns (28.713%)  route 3.982ns (71.288%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.368ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 f  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         1.480     6.480 f  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          3.492     9.971    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X28Y101        LUT6 (Prop_lut6_I1_O)        0.124    10.095 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[4]_i_1/O
                         net (fo=5, routed)           0.490    10.585    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[4]_i_1_n_0
    SLICE_X31Y101        FDPE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         1.414    21.414 r  i_tck_iobuf/O
                         net (fo=1, routed)           2.356    23.770    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.861 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         1.508    25.368    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X31Y101        FDPE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[1]/C
                         clock pessimism              0.000    25.368    
                         clock uncertainty           -0.501    24.867    
    SLICE_X31Y101        FDPE (Setup_fdpe_C_CE)      -0.205    24.662    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[1]
  -------------------------------------------------------------------
                         required time                         24.662    
                         arrival time                         -10.585    
  -------------------------------------------------------------------
                         slack                                 14.077    

Slack (MET) :             14.077ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.585ns  (logic 1.604ns (28.713%)  route 3.982ns (71.288%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.368ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 r  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         1.480     6.480 r  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          3.492     9.971    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X28Y101        LUT6 (Prop_lut6_I1_O)        0.124    10.095 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[4]_i_1/O
                         net (fo=5, routed)           0.490    10.585    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[4]_i_1_n_0
    SLICE_X31Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         1.414    21.414 r  i_tck_iobuf/O
                         net (fo=1, routed)           2.356    23.770    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.861 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         1.508    25.368    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X31Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[2]/C
                         clock pessimism              0.000    25.368    
                         clock uncertainty           -0.501    24.867    
    SLICE_X31Y101        FDCE (Setup_fdce_C_CE)      -0.205    24.662    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[2]
  -------------------------------------------------------------------
                         required time                         24.662    
                         arrival time                         -10.585    
  -------------------------------------------------------------------
                         slack                                 14.077    

Slack (MET) :             14.077ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.585ns  (logic 1.604ns (28.713%)  route 3.982ns (71.288%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.368ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 f  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         1.480     6.480 f  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          3.492     9.971    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X28Y101        LUT6 (Prop_lut6_I1_O)        0.124    10.095 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[4]_i_1/O
                         net (fo=5, routed)           0.490    10.585    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[4]_i_1_n_0
    SLICE_X31Y101        FDCE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         1.414    21.414 r  i_tck_iobuf/O
                         net (fo=1, routed)           2.356    23.770    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.861 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         1.508    25.368    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X31Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[2]/C
                         clock pessimism              0.000    25.368    
                         clock uncertainty           -0.501    24.867    
    SLICE_X31Y101        FDCE (Setup_fdce_C_CE)      -0.205    24.662    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[2]
  -------------------------------------------------------------------
                         required time                         24.662    
                         arrival time                         -10.585    
  -------------------------------------------------------------------
                         slack                                 14.077    

Slack (MET) :             14.077ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.585ns  (logic 1.604ns (28.713%)  route 3.982ns (71.288%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.368ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 r  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         1.480     6.480 r  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          3.492     9.971    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X28Y101        LUT6 (Prop_lut6_I1_O)        0.124    10.095 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[4]_i_1/O
                         net (fo=5, routed)           0.490    10.585    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[4]_i_1_n_0
    SLICE_X31Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         1.414    21.414 r  i_tck_iobuf/O
                         net (fo=1, routed)           2.356    23.770    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.861 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         1.508    25.368    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X31Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[3]/C
                         clock pessimism              0.000    25.368    
                         clock uncertainty           -0.501    24.867    
    SLICE_X31Y101        FDCE (Setup_fdce_C_CE)      -0.205    24.662    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[3]
  -------------------------------------------------------------------
                         required time                         24.662    
                         arrival time                         -10.585    
  -------------------------------------------------------------------
                         slack                                 14.077    

Slack (MET) :             14.077ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.585ns  (logic 1.604ns (28.713%)  route 3.982ns (71.288%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.368ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 f  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         1.480     6.480 f  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          3.492     9.971    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X28Y101        LUT6 (Prop_lut6_I1_O)        0.124    10.095 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[4]_i_1/O
                         net (fo=5, routed)           0.490    10.585    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[4]_i_1_n_0
    SLICE_X31Y101        FDCE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         1.414    21.414 r  i_tck_iobuf/O
                         net (fo=1, routed)           2.356    23.770    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.861 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         1.508    25.368    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X31Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[3]/C
                         clock pessimism              0.000    25.368    
                         clock uncertainty           -0.501    24.867    
    SLICE_X31Y101        FDCE (Setup_fdce_C_CE)      -0.205    24.662    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[3]
  -------------------------------------------------------------------
                         required time                         24.662    
                         arrival time                         -10.585    
  -------------------------------------------------------------------
                         slack                                 14.077    

Slack (MET) :             14.077ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.585ns  (logic 1.604ns (28.713%)  route 3.982ns (71.288%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.368ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 r  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         1.480     6.480 r  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          3.492     9.971    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X28Y101        LUT6 (Prop_lut6_I1_O)        0.124    10.095 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[4]_i_1/O
                         net (fo=5, routed)           0.490    10.585    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[4]_i_1_n_0
    SLICE_X31Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         1.414    21.414 r  i_tck_iobuf/O
                         net (fo=1, routed)           2.356    23.770    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.861 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         1.508    25.368    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X31Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[4]/C
                         clock pessimism              0.000    25.368    
                         clock uncertainty           -0.501    24.867    
    SLICE_X31Y101        FDCE (Setup_fdce_C_CE)      -0.205    24.662    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[4]
  -------------------------------------------------------------------
                         required time                         24.662    
                         arrival time                         -10.585    
  -------------------------------------------------------------------
                         slack                                 14.077    

Slack (MET) :             14.077ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.585ns  (logic 1.604ns (28.713%)  route 3.982ns (71.288%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.368ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 f  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         1.480     6.480 f  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          3.492     9.971    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X28Y101        LUT6 (Prop_lut6_I1_O)        0.124    10.095 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[4]_i_1/O
                         net (fo=5, routed)           0.490    10.585    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[4]_i_1_n_0
    SLICE_X31Y101        FDCE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         1.414    21.414 r  i_tck_iobuf/O
                         net (fo=1, routed)           2.356    23.770    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.861 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         1.508    25.368    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X31Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[4]/C
                         clock pessimism              0.000    25.368    
                         clock uncertainty           -0.501    24.867    
    SLICE_X31Y101        FDCE (Setup_fdce_C_CE)      -0.205    24.662    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[4]
  -------------------------------------------------------------------
                         required time                         24.662    
                         arrival time                         -10.585    
  -------------------------------------------------------------------
                         slack                                 14.077    

Slack (MET) :             14.094ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/pause_ir_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.391ns  (logic 0.491ns (20.549%)  route 1.900ns (79.451%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 f  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         0.435     5.435 f  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          1.900     7.335    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X28Y100        LUT3 (Prop_lut3_I1_O)        0.056     7.391 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/pause_ir_i_1/O
                         net (fo=1, routed)           0.000     7.391    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/pause_ir4_out
    SLICE_X28Y100        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/pause_ir_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.252    20.252 r  i_tck_iobuf/O
                         net (fo=1, routed)           1.126    21.378    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.404 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         0.569    21.973    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X28Y100        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/pause_ir_reg/C
                         clock pessimism              0.000    21.973    
                         clock uncertainty           -0.501    21.472    
    SLICE_X28Y100        FDCE (Setup_fdce_C_D)        0.014    21.486    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/pause_ir_reg
  -------------------------------------------------------------------
                         required time                         21.486    
                         arrival time                          -7.391    
  -------------------------------------------------------------------
                         slack                                 14.094    

Slack (MET) :             14.094ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/pause_ir_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.391ns  (logic 0.491ns (20.549%)  route 1.900ns (79.451%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 r  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         0.435     5.435 r  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          1.900     7.335    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X28Y100        LUT3 (Prop_lut3_I1_O)        0.056     7.391 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/pause_ir_i_1/O
                         net (fo=1, routed)           0.000     7.391    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/pause_ir4_out
    SLICE_X28Y100        FDCE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/pause_ir_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.252    20.252 r  i_tck_iobuf/O
                         net (fo=1, routed)           1.126    21.378    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.404 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         0.569    21.973    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X28Y100        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/pause_ir_reg/C
                         clock pessimism              0.000    21.973    
                         clock uncertainty           -0.501    21.472    
    SLICE_X28Y100        FDCE (Setup_fdce_C_D)        0.014    21.486    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/pause_ir_reg
  -------------------------------------------------------------------
                         required time                         21.486    
                         arrival time                          -7.391    
  -------------------------------------------------------------------
                         slack                                 14.094    

Slack (MET) :             14.193ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/shift_ir_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.314ns  (logic 0.487ns (21.057%)  route 1.827ns (78.943%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 f  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         0.435     5.435 f  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          1.827     7.262    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X28Y100        LUT4 (Prop_lut4_I1_O)        0.052     7.314 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/shift_ir_i_1/O
                         net (fo=1, routed)           0.000     7.314    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/shift_ir
    SLICE_X28Y100        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/shift_ir_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.252    20.252 r  i_tck_iobuf/O
                         net (fo=1, routed)           1.126    21.378    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.404 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         0.569    21.973    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X28Y100        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/shift_ir_reg/C
                         clock pessimism              0.000    21.973    
                         clock uncertainty           -0.501    21.472    
    SLICE_X28Y100        FDCE (Setup_fdce_C_D)        0.036    21.508    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/shift_ir_reg
  -------------------------------------------------------------------
                         required time                         21.508    
                         arrival time                          -7.314    
  -------------------------------------------------------------------
                         slack                                 14.193    

Slack (MET) :             14.193ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/shift_ir_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.314ns  (logic 0.487ns (21.057%)  route 1.827ns (78.943%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 r  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         0.435     5.435 r  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          1.827     7.262    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X28Y100        LUT4 (Prop_lut4_I1_O)        0.052     7.314 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/shift_ir_i_1/O
                         net (fo=1, routed)           0.000     7.314    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/shift_ir
    SLICE_X28Y100        FDCE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/shift_ir_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.252    20.252 r  i_tck_iobuf/O
                         net (fo=1, routed)           1.126    21.378    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.404 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         0.569    21.973    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X28Y100        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/shift_ir_reg/C
                         clock pessimism              0.000    21.973    
                         clock uncertainty           -0.501    21.472    
    SLICE_X28Y100        FDCE (Setup_fdce_C_D)        0.036    21.508    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/shift_ir_reg
  -------------------------------------------------------------------
                         required time                         21.508    
                         arrival time                          -7.314    
  -------------------------------------------------------------------
                         slack                                 14.193    

Slack (MET) :             14.196ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/test_logic_reset_reg/D
                            (rising edge-triggered cell FDPE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.704ns  (logic 1.728ns (30.290%)  route 3.976ns (69.710%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 r  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         1.480     6.480 r  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          3.680    10.160    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X28Y100        LUT5 (Prop_lut5_I4_O)        0.124    10.284 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/test_logic_reset_i_2/O
                         net (fo=1, routed)           0.296    10.580    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/test_logic_reset_i_2_n_0
    SLICE_X29Y100        LUT4 (Prop_lut4_I0_O)        0.124    10.704 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/test_logic_reset_i_1/O
                         net (fo=1, routed)           0.000    10.704    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/test_logic_reset_i_1_n_0
    SLICE_X29Y100        FDPE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/test_logic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         1.414    21.414 r  i_tck_iobuf/O
                         net (fo=1, routed)           2.356    23.770    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.861 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         1.509    25.369    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X29Y100        FDPE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/test_logic_reset_reg/C
                         clock pessimism              0.000    25.369    
                         clock uncertainty           -0.501    24.868    
    SLICE_X29Y100        FDPE (Setup_fdpe_C_D)        0.032    24.900    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/test_logic_reset_reg
  -------------------------------------------------------------------
                         required time                         24.900    
                         arrival time                         -10.704    
  -------------------------------------------------------------------
                         slack                                 14.196    

Slack (MET) :             14.196ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/test_logic_reset_reg/D
                            (rising edge-triggered cell FDPE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.704ns  (logic 1.728ns (30.290%)  route 3.976ns (69.710%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 f  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         1.480     6.480 f  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          3.680    10.160    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X28Y100        LUT5 (Prop_lut5_I4_O)        0.124    10.284 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/test_logic_reset_i_2/O
                         net (fo=1, routed)           0.296    10.580    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/test_logic_reset_i_2_n_0
    SLICE_X29Y100        LUT4 (Prop_lut4_I0_O)        0.124    10.704 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/test_logic_reset_i_1/O
                         net (fo=1, routed)           0.000    10.704    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/test_logic_reset_i_1_n_0
    SLICE_X29Y100        FDPE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/test_logic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         1.414    21.414 r  i_tck_iobuf/O
                         net (fo=1, routed)           2.356    23.770    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.861 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         1.509    25.369    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X29Y100        FDPE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/test_logic_reset_reg/C
                         clock pessimism              0.000    25.369    
                         clock uncertainty           -0.501    24.868    
    SLICE_X29Y100        FDPE (Setup_fdpe_C_D)        0.032    24.900    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/test_logic_reset_reg
  -------------------------------------------------------------------
                         required time                         24.900    
                         arrival time                         -10.704    
  -------------------------------------------------------------------
                         slack                                 14.196    

Slack (MET) :             14.205ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.280ns  (logic 0.491ns (21.550%)  route 1.789ns (78.450%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 r  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         0.435     5.435 r  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          1.789     7.224    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X31Y101        LUT6 (Prop_lut6_I1_O)        0.056     7.280 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[1]_i_1/O
                         net (fo=1, routed)           0.000     7.280    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[1]_i_1_n_0
    SLICE_X31Y101        FDPE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.252    20.252 r  i_tck_iobuf/O
                         net (fo=1, routed)           1.126    21.378    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.404 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         0.568    21.972    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X31Y101        FDPE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[1]/C
                         clock pessimism              0.000    21.972    
                         clock uncertainty           -0.501    21.471    
    SLICE_X31Y101        FDPE (Setup_fdpe_C_D)        0.014    21.485    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[1]
  -------------------------------------------------------------------
                         required time                         21.485    
                         arrival time                          -7.280    
  -------------------------------------------------------------------
                         slack                                 14.205    

Slack (MET) :             14.205ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.280ns  (logic 0.491ns (21.550%)  route 1.789ns (78.450%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 f  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         0.435     5.435 f  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          1.789     7.224    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X31Y101        LUT6 (Prop_lut6_I1_O)        0.056     7.280 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[1]_i_1/O
                         net (fo=1, routed)           0.000     7.280    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[1]_i_1_n_0
    SLICE_X31Y101        FDPE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.252    20.252 r  i_tck_iobuf/O
                         net (fo=1, routed)           1.126    21.378    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.404 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         0.568    21.972    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X31Y101        FDPE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[1]/C
                         clock pessimism              0.000    21.972    
                         clock uncertainty           -0.501    21.471    
    SLICE_X31Y101        FDPE (Setup_fdpe_C_D)        0.014    21.485    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[1]
  -------------------------------------------------------------------
                         required time                         21.485    
                         arrival time                          -7.280    
  -------------------------------------------------------------------
                         slack                                 14.205    

Slack (MET) :             14.255ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit2_ir_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.230ns  (logic 0.491ns (22.031%)  route 1.739ns (77.968%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 r  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         0.435     5.435 r  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          1.739     7.174    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X28Y100        LUT6 (Prop_lut6_I0_O)        0.056     7.230 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit2_ir_i_1/O
                         net (fo=1, routed)           0.000     7.230    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit2_ir
    SLICE_X28Y100        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit2_ir_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.252    20.252 r  i_tck_iobuf/O
                         net (fo=1, routed)           1.126    21.378    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.404 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         0.569    21.973    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X28Y100        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit2_ir_reg/C
                         clock pessimism              0.000    21.973    
                         clock uncertainty           -0.501    21.472    
    SLICE_X28Y100        FDCE (Setup_fdce_C_D)        0.014    21.486    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit2_ir_reg
  -------------------------------------------------------------------
                         required time                         21.486    
                         arrival time                          -7.230    
  -------------------------------------------------------------------
                         slack                                 14.255    

Slack (MET) :             14.255ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit2_ir_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.230ns  (logic 0.491ns (22.031%)  route 1.739ns (77.968%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 f  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         0.435     5.435 f  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          1.739     7.174    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X28Y100        LUT6 (Prop_lut6_I0_O)        0.056     7.230 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit2_ir_i_1/O
                         net (fo=1, routed)           0.000     7.230    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit2_ir
    SLICE_X28Y100        FDCE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit2_ir_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.252    20.252 r  i_tck_iobuf/O
                         net (fo=1, routed)           1.126    21.378    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.404 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         0.569    21.973    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X28Y100        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit2_ir_reg/C
                         clock pessimism              0.000    21.973    
                         clock uncertainty           -0.501    21.472    
    SLICE_X28Y100        FDCE (Setup_fdce_C_D)        0.014    21.486    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit2_ir_reg
  -------------------------------------------------------------------
                         required time                         21.486    
                         arrival time                          -7.230    
  -------------------------------------------------------------------
                         slack                                 14.255    

Slack (MET) :             14.270ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/run_test_idle_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.214ns  (logic 0.491ns (22.188%)  route 1.723ns (77.812%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 f  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         0.435     5.435 f  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          1.723     7.158    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X29Y100        LUT5 (Prop_lut5_I3_O)        0.056     7.214 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/run_test_idle_i_1/O
                         net (fo=1, routed)           0.000     7.214    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/run_test_idle
    SLICE_X29Y100        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/run_test_idle_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.252    20.252 r  i_tck_iobuf/O
                         net (fo=1, routed)           1.126    21.378    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.404 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         0.569    21.973    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X29Y100        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/run_test_idle_reg/C
                         clock pessimism              0.000    21.973    
                         clock uncertainty           -0.501    21.472    
    SLICE_X29Y100        FDCE (Setup_fdce_C_D)        0.013    21.485    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/run_test_idle_reg
  -------------------------------------------------------------------
                         required time                         21.485    
                         arrival time                          -7.214    
  -------------------------------------------------------------------
                         slack                                 14.270    

Slack (MET) :             14.270ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/run_test_idle_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.214ns  (logic 0.491ns (22.188%)  route 1.723ns (77.812%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 r  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         0.435     5.435 r  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          1.723     7.158    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X29Y100        LUT5 (Prop_lut5_I3_O)        0.056     7.214 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/run_test_idle_i_1/O
                         net (fo=1, routed)           0.000     7.214    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/run_test_idle
    SLICE_X29Y100        FDCE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/run_test_idle_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.252    20.252 r  i_tck_iobuf/O
                         net (fo=1, routed)           1.126    21.378    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.404 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         0.569    21.973    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X29Y100        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/run_test_idle_reg/C
                         clock pessimism              0.000    21.973    
                         clock uncertainty           -0.501    21.472    
    SLICE_X29Y100        FDCE (Setup_fdce_C_D)        0.013    21.485    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/run_test_idle_reg
  -------------------------------------------------------------------
                         required time                         21.485    
                         arrival time                          -7.214    
  -------------------------------------------------------------------
                         slack                                 14.270    

Slack (MET) :             14.278ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/sel_ir_scan_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.208ns  (logic 0.491ns (22.255%)  route 1.716ns (77.745%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 r  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         0.435     5.435 r  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          1.716     7.152    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X29Y100        LUT6 (Prop_lut6_I0_O)        0.056     7.208 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/sel_ir_scan_i_1/O
                         net (fo=1, routed)           0.000     7.208    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/sel_ir_scan5_out
    SLICE_X29Y100        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/sel_ir_scan_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.252    20.252 r  i_tck_iobuf/O
                         net (fo=1, routed)           1.126    21.378    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.404 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         0.569    21.973    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X29Y100        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/sel_ir_scan_reg/C
                         clock pessimism              0.000    21.973    
                         clock uncertainty           -0.501    21.472    
    SLICE_X29Y100        FDCE (Setup_fdce_C_D)        0.014    21.486    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/sel_ir_scan_reg
  -------------------------------------------------------------------
                         required time                         21.486    
                         arrival time                          -7.208    
  -------------------------------------------------------------------
                         slack                                 14.278    

Slack (MET) :             14.278ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/sel_ir_scan_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.208ns  (logic 0.491ns (22.255%)  route 1.716ns (77.745%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 f  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         0.435     5.435 f  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          1.716     7.152    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X29Y100        LUT6 (Prop_lut6_I0_O)        0.056     7.208 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/sel_ir_scan_i_1/O
                         net (fo=1, routed)           0.000     7.208    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/sel_ir_scan5_out
    SLICE_X29Y100        FDCE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/sel_ir_scan_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.252    20.252 r  i_tck_iobuf/O
                         net (fo=1, routed)           1.126    21.378    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.404 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         0.569    21.973    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X29Y100        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/sel_ir_scan_reg/C
                         clock pessimism              0.000    21.973    
                         clock uncertainty           -0.501    21.472    
    SLICE_X29Y100        FDCE (Setup_fdce_C_D)        0.014    21.486    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/sel_ir_scan_reg
  -------------------------------------------------------------------
                         required time                         21.486    
                         arrival time                          -7.208    
  -------------------------------------------------------------------
                         slack                                 14.278    

Slack (MET) :             14.327ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/shift_dr_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.180ns  (logic 0.491ns (22.536%)  route 1.689ns (77.464%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 f  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         0.435     5.435 f  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          1.689     7.124    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X29Y101        LUT4 (Prop_lut4_I1_O)        0.056     7.180 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/shift_dr_i_1/O
                         net (fo=1, routed)           0.000     7.180    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/shift_dr
    SLICE_X29Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/shift_dr_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.252    20.252 r  i_tck_iobuf/O
                         net (fo=1, routed)           1.126    21.378    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.404 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         0.569    21.973    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X29Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/shift_dr_reg/C
                         clock pessimism              0.000    21.973    
                         clock uncertainty           -0.501    21.472    
    SLICE_X29Y101        FDCE (Setup_fdce_C_D)        0.036    21.508    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/shift_dr_reg
  -------------------------------------------------------------------
                         required time                         21.508    
                         arrival time                          -7.180    
  -------------------------------------------------------------------
                         slack                                 14.327    

Slack (MET) :             14.327ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/shift_dr_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.180ns  (logic 0.491ns (22.536%)  route 1.689ns (77.464%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 r  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         0.435     5.435 r  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          1.689     7.124    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X29Y101        LUT4 (Prop_lut4_I1_O)        0.056     7.180 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/shift_dr_i_1/O
                         net (fo=1, routed)           0.000     7.180    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/shift_dr
    SLICE_X29Y101        FDCE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/shift_dr_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.252    20.252 r  i_tck_iobuf/O
                         net (fo=1, routed)           1.126    21.378    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.404 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         0.569    21.973    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X29Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/shift_dr_reg/C
                         clock pessimism              0.000    21.973    
                         clock uncertainty           -0.501    21.472    
    SLICE_X29Y101        FDCE (Setup_fdce_C_D)        0.036    21.508    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/shift_dr_reg
  -------------------------------------------------------------------
                         required time                         21.508    
                         arrival time                          -7.180    
  -------------------------------------------------------------------
                         slack                                 14.327    

Slack (MET) :             14.357ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.127ns  (logic 0.491ns (23.095%)  route 1.636ns (76.905%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 f  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         0.435     5.435 f  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          1.636     7.071    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X28Y101        LUT6 (Prop_lut6_I0_O)        0.056     7.127 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[0]_i_1/O
                         net (fo=1, routed)           0.000     7.127    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[0]_i_1_n_0
    SLICE_X28Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.252    20.252 r  i_tck_iobuf/O
                         net (fo=1, routed)           1.126    21.378    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.404 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         0.569    21.973    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X28Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[0]/C
                         clock pessimism              0.000    21.973    
                         clock uncertainty           -0.501    21.472    
    SLICE_X28Y101        FDCE (Setup_fdce_C_D)        0.013    21.485    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[0]
  -------------------------------------------------------------------
                         required time                         21.485    
                         arrival time                          -7.127    
  -------------------------------------------------------------------
                         slack                                 14.357    

Slack (MET) :             14.357ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.127ns  (logic 0.491ns (23.095%)  route 1.636ns (76.905%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 r  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         0.435     5.435 r  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          1.636     7.071    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X28Y101        LUT6 (Prop_lut6_I0_O)        0.056     7.127 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[0]_i_1/O
                         net (fo=1, routed)           0.000     7.127    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[0]_i_1_n_0
    SLICE_X28Y101        FDCE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.252    20.252 r  i_tck_iobuf/O
                         net (fo=1, routed)           1.126    21.378    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.404 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         0.569    21.973    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X28Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[0]/C
                         clock pessimism              0.000    21.973    
                         clock uncertainty           -0.501    21.472    
    SLICE_X28Y101        FDCE (Setup_fdce_C_D)        0.013    21.485    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[0]
  -------------------------------------------------------------------
                         required time                         21.485    
                         arrival time                          -7.127    
  -------------------------------------------------------------------
                         slack                                 14.357    

Slack (MET) :             14.364ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.121ns  (logic 0.491ns (23.166%)  route 1.630ns (76.834%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 f  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         0.435     5.435 f  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          1.630     7.065    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X31Y101        LUT6 (Prop_lut6_I0_O)        0.056     7.121 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[3]_i_1/O
                         net (fo=1, routed)           0.000     7.121    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[3]_i_1_n_0
    SLICE_X31Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.252    20.252 r  i_tck_iobuf/O
                         net (fo=1, routed)           1.126    21.378    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.404 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         0.568    21.972    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X31Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[3]/C
                         clock pessimism              0.000    21.972    
                         clock uncertainty           -0.501    21.471    
    SLICE_X31Y101        FDCE (Setup_fdce_C_D)        0.014    21.485    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[3]
  -------------------------------------------------------------------
                         required time                         21.485    
                         arrival time                          -7.121    
  -------------------------------------------------------------------
                         slack                                 14.364    

Slack (MET) :             14.364ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.121ns  (logic 0.491ns (23.166%)  route 1.630ns (76.834%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 r  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         0.435     5.435 r  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          1.630     7.065    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X31Y101        LUT6 (Prop_lut6_I0_O)        0.056     7.121 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[3]_i_1/O
                         net (fo=1, routed)           0.000     7.121    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[3]_i_1_n_0
    SLICE_X31Y101        FDCE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.252    20.252 r  i_tck_iobuf/O
                         net (fo=1, routed)           1.126    21.378    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.404 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         0.568    21.972    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X31Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[3]/C
                         clock pessimism              0.000    21.972    
                         clock uncertainty           -0.501    21.471    
    SLICE_X31Y101        FDCE (Setup_fdce_C_D)        0.014    21.485    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[3]
  -------------------------------------------------------------------
                         required time                         21.485    
                         arrival time                          -7.121    
  -------------------------------------------------------------------
                         slack                                 14.364    

Slack (MET) :             14.366ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.118ns  (logic 0.491ns (23.198%)  route 1.627ns (76.801%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 f  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         0.435     5.435 f  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          1.627     7.062    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X31Y101        LUT6 (Prop_lut6_I0_O)        0.056     7.118 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[2]_i_1/O
                         net (fo=1, routed)           0.000     7.118    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[2]_i_1_n_0
    SLICE_X31Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.252    20.252 r  i_tck_iobuf/O
                         net (fo=1, routed)           1.126    21.378    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.404 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         0.568    21.972    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X31Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[2]/C
                         clock pessimism              0.000    21.972    
                         clock uncertainty           -0.501    21.471    
    SLICE_X31Y101        FDCE (Setup_fdce_C_D)        0.013    21.484    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[2]
  -------------------------------------------------------------------
                         required time                         21.484    
                         arrival time                          -7.118    
  -------------------------------------------------------------------
                         slack                                 14.366    

Slack (MET) :             14.366ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.118ns  (logic 0.491ns (23.198%)  route 1.627ns (76.801%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 r  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         0.435     5.435 r  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          1.627     7.062    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X31Y101        LUT6 (Prop_lut6_I0_O)        0.056     7.118 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[2]_i_1/O
                         net (fo=1, routed)           0.000     7.118    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[2]_i_1_n_0
    SLICE_X31Y101        FDCE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.252    20.252 r  i_tck_iobuf/O
                         net (fo=1, routed)           1.126    21.378    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.404 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         0.568    21.972    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X31Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[2]/C
                         clock pessimism              0.000    21.972    
                         clock uncertainty           -0.501    21.471    
    SLICE_X31Y101        FDCE (Setup_fdce_C_D)        0.013    21.484    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[2]
  -------------------------------------------------------------------
                         required time                         21.484    
                         arrival time                          -7.118    
  -------------------------------------------------------------------
                         slack                                 14.366    

Slack (MET) :             14.369ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/capture_dr_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.115ns  (logic 0.491ns (23.229%)  route 1.624ns (76.771%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 f  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         0.435     5.435 f  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          1.624     7.059    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X29Y101        LUT2 (Prop_lut2_I0_O)        0.056     7.115 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/capture_dr_i_1/O
                         net (fo=1, routed)           0.000     7.115    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/capture_dr
    SLICE_X29Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/capture_dr_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.252    20.252 r  i_tck_iobuf/O
                         net (fo=1, routed)           1.126    21.378    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.404 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         0.569    21.973    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X29Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/capture_dr_reg/C
                         clock pessimism              0.000    21.973    
                         clock uncertainty           -0.501    21.472    
    SLICE_X29Y101        FDCE (Setup_fdce_C_D)        0.013    21.485    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/capture_dr_reg
  -------------------------------------------------------------------
                         required time                         21.485    
                         arrival time                          -7.115    
  -------------------------------------------------------------------
                         slack                                 14.369    

Slack (MET) :             14.369ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/capture_dr_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.115ns  (logic 0.491ns (23.229%)  route 1.624ns (76.771%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 r  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         0.435     5.435 r  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          1.624     7.059    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X29Y101        LUT2 (Prop_lut2_I0_O)        0.056     7.115 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/capture_dr_i_1/O
                         net (fo=1, routed)           0.000     7.115    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/capture_dr
    SLICE_X29Y101        FDCE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/capture_dr_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.252    20.252 r  i_tck_iobuf/O
                         net (fo=1, routed)           1.126    21.378    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.404 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         0.569    21.973    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X29Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/capture_dr_reg/C
                         clock pessimism              0.000    21.973    
                         clock uncertainty           -0.501    21.472    
    SLICE_X29Y101        FDCE (Setup_fdce_C_D)        0.013    21.485    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/capture_dr_reg
  -------------------------------------------------------------------
                         required time                         21.485    
                         arrival time                          -7.115    
  -------------------------------------------------------------------
                         slack                                 14.369    

Slack (MET) :             14.373ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/test_logic_reset_reg/D
                            (rising edge-triggered cell FDPE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.113ns  (logic 0.491ns (23.256%)  route 1.621ns (76.744%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 r  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         0.435     5.435 r  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          1.621     7.057    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X29Y100        LUT4 (Prop_lut4_I2_O)        0.056     7.113 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/test_logic_reset_i_1/O
                         net (fo=1, routed)           0.000     7.113    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/test_logic_reset_i_1_n_0
    SLICE_X29Y100        FDPE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/test_logic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.252    20.252 r  i_tck_iobuf/O
                         net (fo=1, routed)           1.126    21.378    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.404 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         0.569    21.973    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X29Y100        FDPE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/test_logic_reset_reg/C
                         clock pessimism              0.000    21.973    
                         clock uncertainty           -0.501    21.472    
    SLICE_X29Y100        FDPE (Setup_fdpe_C_D)        0.014    21.486    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/test_logic_reset_reg
  -------------------------------------------------------------------
                         required time                         21.486    
                         arrival time                          -7.113    
  -------------------------------------------------------------------
                         slack                                 14.373    

Slack (MET) :             14.373ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/test_logic_reset_reg/D
                            (rising edge-triggered cell FDPE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.113ns  (logic 0.491ns (23.256%)  route 1.621ns (76.744%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 f  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         0.435     5.435 f  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          1.621     7.057    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X29Y100        LUT4 (Prop_lut4_I2_O)        0.056     7.113 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/test_logic_reset_i_1/O
                         net (fo=1, routed)           0.000     7.113    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/test_logic_reset_i_1_n_0
    SLICE_X29Y100        FDPE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/test_logic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.252    20.252 r  i_tck_iobuf/O
                         net (fo=1, routed)           1.126    21.378    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.404 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         0.569    21.973    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X29Y100        FDPE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/test_logic_reset_reg/C
                         clock pessimism              0.000    21.973    
                         clock uncertainty           -0.501    21.472    
    SLICE_X29Y100        FDPE (Setup_fdpe_C_D)        0.014    21.486    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/test_logic_reset_reg
  -------------------------------------------------------------------
                         required time                         21.486    
                         arrival time                          -7.113    
  -------------------------------------------------------------------
                         slack                                 14.373    

Slack (MET) :             14.388ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/capture_ir_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.119ns  (logic 0.495ns (23.374%)  route 1.624ns (76.626%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 f  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         0.435     5.435 f  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          1.624     7.059    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X29Y101        LUT2 (Prop_lut2_I0_O)        0.060     7.119 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/capture_ir_i_1/O
                         net (fo=1, routed)           0.000     7.119    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/capture_ir
    SLICE_X29Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/capture_ir_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.252    20.252 r  i_tck_iobuf/O
                         net (fo=1, routed)           1.126    21.378    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.404 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         0.569    21.973    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X29Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/capture_ir_reg/C
                         clock pessimism              0.000    21.973    
                         clock uncertainty           -0.501    21.472    
    SLICE_X29Y101        FDCE (Setup_fdce_C_D)        0.036    21.508    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/capture_ir_reg
  -------------------------------------------------------------------
                         required time                         21.508    
                         arrival time                          -7.119    
  -------------------------------------------------------------------
                         slack                                 14.388    

Slack (MET) :             14.388ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/capture_ir_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.119ns  (logic 0.495ns (23.374%)  route 1.624ns (76.626%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 r  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         0.435     5.435 r  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          1.624     7.059    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X29Y101        LUT2 (Prop_lut2_I0_O)        0.060     7.119 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/capture_ir_i_1/O
                         net (fo=1, routed)           0.000     7.119    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/capture_ir
    SLICE_X29Y101        FDCE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/capture_ir_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.252    20.252 r  i_tck_iobuf/O
                         net (fo=1, routed)           1.126    21.378    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.404 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         0.569    21.973    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X29Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/capture_ir_reg/C
                         clock pessimism              0.000    21.973    
                         clock uncertainty           -0.501    21.472    
    SLICE_X29Y101        FDCE (Setup_fdce_C_D)        0.036    21.508    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/capture_ir_reg
  -------------------------------------------------------------------
                         required time                         21.508    
                         arrival time                          -7.119    
  -------------------------------------------------------------------
                         slack                                 14.388    

Slack (MET) :             14.412ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit2_dr_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.073ns  (logic 0.491ns (23.699%)  route 1.582ns (76.301%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 r  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         0.435     5.435 r  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          1.582     7.017    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X29Y101        LUT6 (Prop_lut6_I0_O)        0.056     7.073 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit2_dr_i_1/O
                         net (fo=1, routed)           0.000     7.073    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit2_dr
    SLICE_X29Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit2_dr_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.252    20.252 r  i_tck_iobuf/O
                         net (fo=1, routed)           1.126    21.378    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.404 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         0.569    21.973    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X29Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit2_dr_reg/C
                         clock pessimism              0.000    21.973    
                         clock uncertainty           -0.501    21.472    
    SLICE_X29Y101        FDCE (Setup_fdce_C_D)        0.014    21.486    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit2_dr_reg
  -------------------------------------------------------------------
                         required time                         21.486    
                         arrival time                          -7.073    
  -------------------------------------------------------------------
                         slack                                 14.412    

Slack (MET) :             14.412ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit2_dr_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.073ns  (logic 0.491ns (23.699%)  route 1.582ns (76.301%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 f  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         0.435     5.435 f  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          1.582     7.017    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X29Y101        LUT6 (Prop_lut6_I0_O)        0.056     7.073 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit2_dr_i_1/O
                         net (fo=1, routed)           0.000     7.073    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit2_dr
    SLICE_X29Y101        FDCE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit2_dr_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.252    20.252 r  i_tck_iobuf/O
                         net (fo=1, routed)           1.126    21.378    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.404 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         0.569    21.973    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X29Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit2_dr_reg/C
                         clock pessimism              0.000    21.973    
                         clock uncertainty           -0.501    21.472    
    SLICE_X29Y101        FDCE (Setup_fdce_C_D)        0.014    21.486    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit2_dr_reg
  -------------------------------------------------------------------
                         required time                         21.486    
                         arrival time                          -7.073    
  -------------------------------------------------------------------
                         slack                                 14.412    

Slack (MET) :             14.418ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.067ns  (logic 0.491ns (23.771%)  route 1.576ns (76.229%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 f  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         0.435     5.435 f  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          1.576     7.011    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X31Y101        LUT6 (Prop_lut6_I0_O)        0.056     7.067 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[4]_i_2/O
                         net (fo=1, routed)           0.000     7.067    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[4]_i_2_n_0
    SLICE_X31Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.252    20.252 r  i_tck_iobuf/O
                         net (fo=1, routed)           1.126    21.378    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.404 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         0.568    21.972    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X31Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[4]/C
                         clock pessimism              0.000    21.972    
                         clock uncertainty           -0.501    21.471    
    SLICE_X31Y101        FDCE (Setup_fdce_C_D)        0.014    21.485    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[4]
  -------------------------------------------------------------------
                         required time                         21.485    
                         arrival time                          -7.067    
  -------------------------------------------------------------------
                         slack                                 14.418    

Slack (MET) :             14.418ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.067ns  (logic 0.491ns (23.771%)  route 1.576ns (76.229%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 r  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         0.435     5.435 r  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          1.576     7.011    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X31Y101        LUT6 (Prop_lut6_I0_O)        0.056     7.067 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[4]_i_2/O
                         net (fo=1, routed)           0.000     7.067    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[4]_i_2_n_0
    SLICE_X31Y101        FDCE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.252    20.252 r  i_tck_iobuf/O
                         net (fo=1, routed)           1.126    21.378    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.404 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         0.568    21.972    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X31Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[4]/C
                         clock pessimism              0.000    21.972    
                         clock uncertainty           -0.501    21.471    
    SLICE_X31Y101        FDCE (Setup_fdce_C_D)        0.014    21.485    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[4]
  -------------------------------------------------------------------
                         required time                         21.485    
                         arrival time                          -7.067    
  -------------------------------------------------------------------
                         slack                                 14.418    

Slack (MET) :             14.472ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/pause_dr_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.013ns  (logic 0.491ns (24.406%)  route 1.522ns (75.594%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 f  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         0.435     5.435 f  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          1.522     6.957    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X29Y101        LUT3 (Prop_lut3_I1_O)        0.056     7.013 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/pause_dr_i_1/O
                         net (fo=1, routed)           0.000     7.013    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/pause_dr1_out
    SLICE_X29Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/pause_dr_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.252    20.252 r  i_tck_iobuf/O
                         net (fo=1, routed)           1.126    21.378    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.404 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         0.569    21.973    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X29Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/pause_dr_reg/C
                         clock pessimism              0.000    21.973    
                         clock uncertainty           -0.501    21.472    
    SLICE_X29Y101        FDCE (Setup_fdce_C_D)        0.014    21.486    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/pause_dr_reg
  -------------------------------------------------------------------
                         required time                         21.486    
                         arrival time                          -7.013    
  -------------------------------------------------------------------
                         slack                                 14.472    

Slack (MET) :             14.472ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/pause_dr_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.013ns  (logic 0.491ns (24.406%)  route 1.522ns (75.594%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 r  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         0.435     5.435 r  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          1.522     6.957    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X29Y101        LUT3 (Prop_lut3_I1_O)        0.056     7.013 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/pause_dr_i_1/O
                         net (fo=1, routed)           0.000     7.013    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/pause_dr1_out
    SLICE_X29Y101        FDCE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/pause_dr_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.252    20.252 r  i_tck_iobuf/O
                         net (fo=1, routed)           1.126    21.378    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.404 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         0.569    21.973    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X29Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/pause_dr_reg/C
                         clock pessimism              0.000    21.973    
                         clock uncertainty           -0.501    21.472    
    SLICE_X29Y101        FDCE (Setup_fdce_C_D)        0.014    21.486    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/pause_dr_reg
  -------------------------------------------------------------------
                         required time                         21.486    
                         arrival time                          -7.013    
  -------------------------------------------------------------------
                         slack                                 14.472    

Slack (MET) :             14.617ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/pause_ir_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.282ns  (logic 1.604ns (30.358%)  route 3.679ns (69.642%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 f  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         1.480     6.480 f  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          3.679    10.158    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X28Y100        LUT3 (Prop_lut3_I1_O)        0.124    10.282 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/pause_ir_i_1/O
                         net (fo=1, routed)           0.000    10.282    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/pause_ir4_out
    SLICE_X28Y100        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/pause_ir_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         1.414    21.414 r  i_tck_iobuf/O
                         net (fo=1, routed)           2.356    23.770    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.861 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         1.509    25.369    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X28Y100        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/pause_ir_reg/C
                         clock pessimism              0.000    25.369    
                         clock uncertainty           -0.501    24.868    
    SLICE_X28Y100        FDCE (Setup_fdce_C_D)        0.031    24.899    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/pause_ir_reg
  -------------------------------------------------------------------
                         required time                         24.899    
                         arrival time                         -10.282    
  -------------------------------------------------------------------
                         slack                                 14.617    

Slack (MET) :             14.617ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/pause_ir_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.282ns  (logic 1.604ns (30.358%)  route 3.679ns (69.642%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 r  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         1.480     6.480 r  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          3.679    10.158    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X28Y100        LUT3 (Prop_lut3_I1_O)        0.124    10.282 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/pause_ir_i_1/O
                         net (fo=1, routed)           0.000    10.282    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/pause_ir4_out
    SLICE_X28Y100        FDCE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/pause_ir_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         1.414    21.414 r  i_tck_iobuf/O
                         net (fo=1, routed)           2.356    23.770    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.861 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         1.509    25.369    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X28Y100        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/pause_ir_reg/C
                         clock pessimism              0.000    25.369    
                         clock uncertainty           -0.501    24.868    
    SLICE_X28Y100        FDCE (Setup_fdce_C_D)        0.031    24.899    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/pause_ir_reg
  -------------------------------------------------------------------
                         required time                         24.899    
                         arrival time                         -10.282    
  -------------------------------------------------------------------
                         slack                                 14.617    

Slack (MET) :             14.680ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_q1_reg/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.776ns  (logic 0.435ns (24.511%)  route 1.341ns (75.489%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 r  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         0.435     5.435 r  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          1.341     6.776    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X28Y103        FDRE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_q1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.252    20.252 r  i_tck_iobuf/O
                         net (fo=1, routed)           1.126    21.378    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.404 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         0.568    21.972    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X28Y103        FDRE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_q1_reg/C
                         clock pessimism              0.000    21.972    
                         clock uncertainty           -0.501    21.471    
    SLICE_X28Y103        FDRE (Setup_fdre_C_D)       -0.014    21.457    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_q1_reg
  -------------------------------------------------------------------
                         required time                         21.457    
                         arrival time                          -6.776    
  -------------------------------------------------------------------
                         slack                                 14.680    

Slack (MET) :             14.680ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_q1_reg/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.776ns  (logic 0.435ns (24.511%)  route 1.341ns (75.489%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 f  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         0.435     5.435 f  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          1.341     6.776    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X28Y103        FDRE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_q1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.252    20.252 r  i_tck_iobuf/O
                         net (fo=1, routed)           1.126    21.378    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.404 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         0.568    21.972    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X28Y103        FDRE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_q1_reg/C
                         clock pessimism              0.000    21.972    
                         clock uncertainty           -0.501    21.471    
    SLICE_X28Y103        FDRE (Setup_fdre_C_D)       -0.014    21.457    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_q1_reg
  -------------------------------------------------------------------
                         required time                         21.457    
                         arrival time                          -6.776    
  -------------------------------------------------------------------
                         slack                                 14.680    

Slack (MET) :             14.773ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.126ns  (logic 1.604ns (31.283%)  route 3.523ns (68.717%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.368ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 r  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         1.480     6.480 r  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          3.523    10.002    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X31Y101        LUT6 (Prop_lut6_I1_O)        0.124    10.126 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[1]_i_1/O
                         net (fo=1, routed)           0.000    10.126    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[1]_i_1_n_0
    SLICE_X31Y101        FDPE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         1.414    21.414 r  i_tck_iobuf/O
                         net (fo=1, routed)           2.356    23.770    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.861 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         1.508    25.368    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X31Y101        FDPE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[1]/C
                         clock pessimism              0.000    25.368    
                         clock uncertainty           -0.501    24.867    
    SLICE_X31Y101        FDPE (Setup_fdpe_C_D)        0.032    24.899    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[1]
  -------------------------------------------------------------------
                         required time                         24.899    
                         arrival time                         -10.126    
  -------------------------------------------------------------------
                         slack                                 14.773    

Slack (MET) :             14.773ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.126ns  (logic 1.604ns (31.283%)  route 3.523ns (68.717%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.368ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 f  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         1.480     6.480 f  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          3.523    10.002    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X31Y101        LUT6 (Prop_lut6_I1_O)        0.124    10.126 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[1]_i_1/O
                         net (fo=1, routed)           0.000    10.126    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[1]_i_1_n_0
    SLICE_X31Y101        FDPE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         1.414    21.414 r  i_tck_iobuf/O
                         net (fo=1, routed)           2.356    23.770    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.861 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         1.508    25.368    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X31Y101        FDPE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[1]/C
                         clock pessimism              0.000    25.368    
                         clock uncertainty           -0.501    24.867    
    SLICE_X31Y101        FDPE (Setup_fdpe_C_D)        0.032    24.899    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir_reg[1]
  -------------------------------------------------------------------
                         required time                         24.899    
                         arrival time                         -10.126    
  -------------------------------------------------------------------
                         slack                                 14.773    

Slack (MET) :             14.798ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/shift_ir_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.145ns  (logic 1.630ns (31.677%)  route 3.515ns (68.323%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 f  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         1.480     6.480 f  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          3.515     9.995    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X28Y100        LUT4 (Prop_lut4_I1_O)        0.150    10.145 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/shift_ir_i_1/O
                         net (fo=1, routed)           0.000    10.145    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/shift_ir
    SLICE_X28Y100        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/shift_ir_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         1.414    21.414 r  i_tck_iobuf/O
                         net (fo=1, routed)           2.356    23.770    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.861 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         1.509    25.369    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X28Y100        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/shift_ir_reg/C
                         clock pessimism              0.000    25.369    
                         clock uncertainty           -0.501    24.868    
    SLICE_X28Y100        FDCE (Setup_fdce_C_D)        0.075    24.943    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/shift_ir_reg
  -------------------------------------------------------------------
                         required time                         24.943    
                         arrival time                         -10.145    
  -------------------------------------------------------------------
                         slack                                 14.798    

Slack (MET) :             14.798ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/shift_ir_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.145ns  (logic 1.630ns (31.677%)  route 3.515ns (68.323%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 r  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         1.480     6.480 r  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          3.515     9.995    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X28Y100        LUT4 (Prop_lut4_I1_O)        0.150    10.145 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/shift_ir_i_1/O
                         net (fo=1, routed)           0.000    10.145    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/shift_ir
    SLICE_X28Y100        FDCE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/shift_ir_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         1.414    21.414 r  i_tck_iobuf/O
                         net (fo=1, routed)           2.356    23.770    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.861 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         1.509    25.369    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X28Y100        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/shift_ir_reg/C
                         clock pessimism              0.000    25.369    
                         clock uncertainty           -0.501    24.868    
    SLICE_X28Y100        FDCE (Setup_fdce_C_D)        0.075    24.943    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/shift_ir_reg
  -------------------------------------------------------------------
                         required time                         24.943    
                         arrival time                         -10.145    
  -------------------------------------------------------------------
                         slack                                 14.798    

Slack (MET) :             14.964ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/sel_ir_scan_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.935ns  (logic 1.604ns (32.495%)  route 3.331ns (67.505%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 r  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         1.480     6.480 r  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          3.331     9.811    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X29Y100        LUT6 (Prop_lut6_I0_O)        0.124     9.935 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/sel_ir_scan_i_1/O
                         net (fo=1, routed)           0.000     9.935    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/sel_ir_scan5_out
    SLICE_X29Y100        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/sel_ir_scan_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         1.414    21.414 r  i_tck_iobuf/O
                         net (fo=1, routed)           2.356    23.770    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.861 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         1.509    25.369    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X29Y100        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/sel_ir_scan_reg/C
                         clock pessimism              0.000    25.369    
                         clock uncertainty           -0.501    24.868    
    SLICE_X29Y100        FDCE (Setup_fdce_C_D)        0.031    24.899    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/sel_ir_scan_reg
  -------------------------------------------------------------------
                         required time                         24.899    
                         arrival time                          -9.935    
  -------------------------------------------------------------------
                         slack                                 14.964    

Slack (MET) :             14.964ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/sel_ir_scan_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.935ns  (logic 1.604ns (32.495%)  route 3.331ns (67.505%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 f  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         1.480     6.480 f  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          3.331     9.811    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X29Y100        LUT6 (Prop_lut6_I0_O)        0.124     9.935 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/sel_ir_scan_i_1/O
                         net (fo=1, routed)           0.000     9.935    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/sel_ir_scan5_out
    SLICE_X29Y100        FDCE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/sel_ir_scan_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         1.414    21.414 r  i_tck_iobuf/O
                         net (fo=1, routed)           2.356    23.770    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.861 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         1.509    25.369    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X29Y100        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/sel_ir_scan_reg/C
                         clock pessimism              0.000    25.369    
                         clock uncertainty           -0.501    24.868    
    SLICE_X29Y100        FDCE (Setup_fdce_C_D)        0.031    24.899    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/sel_ir_scan_reg
  -------------------------------------------------------------------
                         required time                         24.899    
                         arrival time                          -9.935    
  -------------------------------------------------------------------
                         slack                                 14.964    

Slack (MET) :             15.007ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit2_ir_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.892ns  (logic 1.604ns (32.778%)  route 3.289ns (67.222%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 r  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         1.480     6.480 r  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          3.289     9.768    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X28Y100        LUT6 (Prop_lut6_I0_O)        0.124     9.892 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit2_ir_i_1/O
                         net (fo=1, routed)           0.000     9.892    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit2_ir
    SLICE_X28Y100        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit2_ir_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         1.414    21.414 r  i_tck_iobuf/O
                         net (fo=1, routed)           2.356    23.770    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.861 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         1.509    25.369    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X28Y100        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit2_ir_reg/C
                         clock pessimism              0.000    25.369    
                         clock uncertainty           -0.501    24.868    
    SLICE_X28Y100        FDCE (Setup_fdce_C_D)        0.031    24.899    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit2_ir_reg
  -------------------------------------------------------------------
                         required time                         24.899    
                         arrival time                          -9.892    
  -------------------------------------------------------------------
                         slack                                 15.007    

Slack (MET) :             15.007ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit2_ir_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.892ns  (logic 1.604ns (32.778%)  route 3.289ns (67.222%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 f  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         1.480     6.480 f  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          3.289     9.768    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X28Y100        LUT6 (Prop_lut6_I0_O)        0.124     9.892 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit2_ir_i_1/O
                         net (fo=1, routed)           0.000     9.892    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit2_ir
    SLICE_X28Y100        FDCE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit2_ir_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         1.414    21.414 r  i_tck_iobuf/O
                         net (fo=1, routed)           2.356    23.770    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.861 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         1.509    25.369    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X28Y100        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit2_ir_reg/C
                         clock pessimism              0.000    25.369    
                         clock uncertainty           -0.501    24.868    
    SLICE_X28Y100        FDCE (Setup_fdce_C_D)        0.031    24.899    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/exit2_ir_reg
  -------------------------------------------------------------------
                         required time                         24.899    
                         arrival time                          -9.892    
  -------------------------------------------------------------------
                         slack                                 15.007    

Slack (MET) :             15.023ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/run_test_idle_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.874ns  (logic 1.604ns (32.904%)  route 3.270ns (67.096%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 f  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         1.480     6.480 f  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          3.270     9.750    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X29Y100        LUT5 (Prop_lut5_I3_O)        0.124     9.874 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/run_test_idle_i_1/O
                         net (fo=1, routed)           0.000     9.874    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/run_test_idle
    SLICE_X29Y100        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/run_test_idle_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         1.414    21.414 r  i_tck_iobuf/O
                         net (fo=1, routed)           2.356    23.770    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.861 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         1.509    25.369    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X29Y100        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/run_test_idle_reg/C
                         clock pessimism              0.000    25.369    
                         clock uncertainty           -0.501    24.868    
    SLICE_X29Y100        FDCE (Setup_fdce_C_D)        0.029    24.897    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/run_test_idle_reg
  -------------------------------------------------------------------
                         required time                         24.897    
                         arrival time                          -9.874    
  -------------------------------------------------------------------
                         slack                                 15.023    

Slack (MET) :             15.023ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/run_test_idle_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.874ns  (logic 1.604ns (32.904%)  route 3.270ns (67.096%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 r  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         1.480     6.480 r  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          3.270     9.750    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X29Y100        LUT5 (Prop_lut5_I3_O)        0.124     9.874 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/run_test_idle_i_1/O
                         net (fo=1, routed)           0.000     9.874    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/run_test_idle
    SLICE_X29Y100        FDCE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/run_test_idle_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         1.414    21.414 r  i_tck_iobuf/O
                         net (fo=1, routed)           2.356    23.770    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.861 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         1.509    25.369    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X29Y100        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/run_test_idle_reg/C
                         clock pessimism              0.000    25.369    
                         clock uncertainty           -0.501    24.868    
    SLICE_X29Y100        FDCE (Setup_fdce_C_D)        0.029    24.897    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/run_test_idle_reg
  -------------------------------------------------------------------
                         required time                         24.897    
                         arrival time                          -9.874    
  -------------------------------------------------------------------
                         slack                                 15.023    

Slack (MET) :             15.050ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/shift_dr_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.894ns  (logic 1.630ns (33.302%)  route 3.264ns (66.698%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 f  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         1.480     6.480 f  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          3.264     9.744    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X29Y101        LUT4 (Prop_lut4_I1_O)        0.150     9.894 r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/shift_dr_i_1/O
                         net (fo=1, routed)           0.000     9.894    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/shift_dr
    SLICE_X29Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/shift_dr_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         1.414    21.414 r  i_tck_iobuf/O
                         net (fo=1, routed)           2.356    23.770    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.861 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         1.509    25.369    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X29Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/shift_dr_reg/C
                         clock pessimism              0.000    25.369    
                         clock uncertainty           -0.501    24.868    
    SLICE_X29Y101        FDCE (Setup_fdce_C_D)        0.075    24.943    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/shift_dr_reg
  -------------------------------------------------------------------
                         required time                         24.943    
                         arrival time                          -9.894    
  -------------------------------------------------------------------
                         slack                                 15.050    

Slack (MET) :             15.050ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/shift_dr_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.894ns  (logic 1.630ns (33.302%)  route 3.264ns (66.698%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 r  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         1.480     6.480 r  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          3.264     9.744    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tms_i
    SLICE_X29Y101        LUT4 (Prop_lut4_I1_O)        0.150     9.894 f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/shift_dr_i_1/O
                         net (fo=1, routed)           0.000     9.894    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/shift_dr
    SLICE_X29Y101        FDCE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/shift_dr_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         1.414    21.414 r  i_tck_iobuf/O
                         net (fo=1, routed)           2.356    23.770    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.861 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         1.509    25.369    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/tck_i
    SLICE_X29Y101        FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/shift_dr_reg/C
                         clock pessimism              0.000    25.369    
                         clock uncertainty           -0.501    24.868    
    SLICE_X29Y101        FDCE (Setup_fdce_C_D)        0.075    24.943    i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/shift_dr_reg
  -------------------------------------------------------------------
                         required time                         24.943    
                         arrival time                          -9.894    
  -------------------------------------------------------------------
                         slack                                 15.050    

Slack (MET) :             15.109ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.393ns  (logic 0.491ns (35.264%)  route 0.902ns (64.735%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 r  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         0.435     5.435 r  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          0.902     6.337    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/tms_i
    SLICE_X4Y125         LUT2 (Prop_lut2_I1_O)        0.056     6.393 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[14]_i_1/O
                         net (fo=1, routed)           0.000     6.393    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[14]_i_1_n_0
    SLICE_X4Y125         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.252    20.252 r  i_tck_iobuf/O
                         net (fo=1, routed)           1.126    21.378    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.404 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         0.586    21.990    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/tck_i
    SLICE_X4Y125         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[14]/C
                         clock pessimism              0.000    21.990    
                         clock uncertainty           -0.501    21.489    
    SLICE_X4Y125         FDCE (Setup_fdce_C_D)        0.014    21.503    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[14]
  -------------------------------------------------------------------
                         required time                         21.503    
                         arrival time                          -6.393    
  -------------------------------------------------------------------
                         slack                                 15.109    

Slack (MET) :             15.109ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.393ns  (logic 0.491ns (35.264%)  route 0.902ns (64.735%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 f  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         0.435     5.435 f  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          0.902     6.337    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/tms_i
    SLICE_X4Y125         LUT2 (Prop_lut2_I1_O)        0.056     6.393 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[14]_i_1/O
                         net (fo=1, routed)           0.000     6.393    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[14]_i_1_n_0
    SLICE_X4Y125         FDCE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.252    20.252 r  i_tck_iobuf/O
                         net (fo=1, routed)           1.126    21.378    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.404 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         0.586    21.990    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/tck_i
    SLICE_X4Y125         FDCE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[14]/C
                         clock pessimism              0.000    21.990    
                         clock uncertainty           -0.501    21.489    
    SLICE_X4Y125         FDCE (Setup_fdce_C_D)        0.014    21.503    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[14]
  -------------------------------------------------------------------
                         required time                         21.503    
                         arrival time                          -6.393    
  -------------------------------------------------------------------
                         slack                                 15.109    

Slack (MET) :             15.117ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.386ns  (logic 0.491ns (35.452%)  route 0.895ns (64.548%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 f  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         0.435     5.435 f  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          0.895     6.330    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/tms_i
    SLICE_X4Y125         LUT5 (Prop_lut5_I3_O)        0.056     6.386 r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[0]_i_1/O
                         net (fo=1, routed)           0.000     6.386    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[0]_i_1_n_0
    SLICE_X4Y125         FDPE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.252    20.252 r  i_tck_iobuf/O
                         net (fo=1, routed)           1.126    21.378    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.404 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         0.586    21.990    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/tck_i
    SLICE_X4Y125         FDPE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[0]/C
                         clock pessimism              0.000    21.990    
                         clock uncertainty           -0.501    21.489    
    SLICE_X4Y125         FDPE (Setup_fdpe_C_D)        0.014    21.503    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         21.503    
                         arrival time                          -6.386    
  -------------------------------------------------------------------
                         slack                                 15.117    

Slack (MET) :             15.117ns  (required time - arrival time)
  Source:                 pad_jtag_tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.386ns  (logic 0.491ns (35.452%)  route 0.895ns (64.548%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    E15                                               0.000     5.000 r  pad_jtag_tms (IN)
                         net (fo=0)                   0.000     5.000    pad_jtag_tms
    E15                  IBUF (Prop_ibuf_I_O)         0.435     5.435 r  pad_jtag_tms_IBUF_inst/O
                         net (fo=36, routed)          0.895     6.330    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/tms_i
    SLICE_X4Y125         LUT5 (Prop_lut5_I3_O)        0.056     6.386 f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[0]_i_1/O
                         net (fo=1, routed)           0.000     6.386    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[0]_i_1_n_0
    SLICE_X4Y125         FDPE                                         f  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    C15                                               0.000    20.000 r  pad_jtag_tck (IN)
                         net (fo=0)                   0.000    20.000    pad_jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.252    20.252 r  i_tck_iobuf/O
                         net (fo=1, routed)           1.126    21.378    tck_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.404 r  tck_int_BUFG_inst/O
                         net (fo=661, routed)         0.586    21.990    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/tck_i
    SLICE_X4Y125         FDPE                                         r  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[0]/C
                         clock pessimism              0.000    21.990    
                         clock uncertainty           -0.501    21.489    
    SLICE_X4Y125         FDPE (Setup_fdpe_C_D)        0.014    21.503    i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         21.503    
                         arrival time                          -6.386    
  -------------------------------------------------------------------
                         slack                                 15.117    




