TimeQuest Timing Analyzer report for DE0_NANO
Thu Feb 16 20:25:06 2017
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 17. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Hold: 'comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Recovery: 'comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 21. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 23. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 24. Slow 1200mV 85C Model Removal: 'comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Slow 1200mV 85C Model Metastability Summary
 33. Slow 1200mV 0C Model Fmax Summary
 34. Slow 1200mV 0C Model Setup Summary
 35. Slow 1200mV 0C Model Hold Summary
 36. Slow 1200mV 0C Model Recovery Summary
 37. Slow 1200mV 0C Model Removal Summary
 38. Slow 1200mV 0C Model Minimum Pulse Width Summary
 39. Slow 1200mV 0C Model Setup: 'comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 41. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 42. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 43. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 44. Slow 1200mV 0C Model Hold: 'comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 45. Slow 1200mV 0C Model Recovery: 'comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 46. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 47. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 48. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 49. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 50. Slow 1200mV 0C Model Removal: 'comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 51. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 52. Slow 1200mV 0C Model Minimum Pulse Width: 'comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 53. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Slow 1200mV 0C Model Metastability Summary
 59. Fast 1200mV 0C Model Setup Summary
 60. Fast 1200mV 0C Model Hold Summary
 61. Fast 1200mV 0C Model Recovery Summary
 62. Fast 1200mV 0C Model Removal Summary
 63. Fast 1200mV 0C Model Minimum Pulse Width Summary
 64. Fast 1200mV 0C Model Setup: 'comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 65. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 66. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 67. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 68. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 69. Fast 1200mV 0C Model Hold: 'comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 70. Fast 1200mV 0C Model Recovery: 'comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 71. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 72. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 73. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 74. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 75. Fast 1200mV 0C Model Removal: 'comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 76. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 77. Fast 1200mV 0C Model Minimum Pulse Width: 'comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 78. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 79. Setup Times
 80. Hold Times
 81. Clock to Output Times
 82. Minimum Clock to Output Times
 83. Fast 1200mV 0C Model Metastability Summary
 84. Multicorner Timing Analysis Summary
 85. Setup Times
 86. Hold Times
 87. Clock to Output Times
 88. Minimum Clock to Output Times
 89. Board Trace Model Assignments
 90. Input Transition Times
 91. Signal Integrity Metrics (Slow 1200mv 0c Model)
 92. Signal Integrity Metrics (Slow 1200mv 85c Model)
 93. Signal Integrity Metrics (Fast 1200mv 0c Model)
 94. Setup Transfers
 95. Hold Transfers
 96. Recovery Transfers
 97. Removal Transfers
 98. Report TCCS
 99. Report RSKM
100. Unconstrained Paths
101. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name      ; DE0_NANO                                           ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE22F17C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; DE0_NANO.sdc  ; OK     ; Thu Feb 16 20:25:03 2017 ;
+---------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------------------+---------------------------------------------------------------------+
; Clock Name                                                      ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                            ; Targets                                                             ;
+-----------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------------------+---------------------------------------------------------------------+
; altera_reserved_tck                                             ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                   ; { altera_reserved_tck }                                             ;
; CLOCK_50                                                        ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                   ; { CLOCK_50 }                                                        ;
; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 30.303  ; 33.0 MHz  ; 0.000  ; 15.151 ; 50.00      ; 50        ; 33          ;       ;        ;           ;            ; false    ; CLOCK_50 ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 30.303  ; 33.0 MHz  ; 10.101 ; 25.252 ; 50.00      ; 50        ; 33          ; 120.0 ;        ;           ;            ; false    ; CLOCK_50 ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] } ;
+-----------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------------------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                    ;
+------------+-----------------+-----------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                      ; Note ;
+------------+-----------------+-----------------------------------------------------------------+------+
; 45.02 MHz  ; 45.02 MHz       ; CLOCK_50                                                        ;      ;
; 55.82 MHz  ; 55.82 MHz       ; altera_reserved_tck                                             ;      ;
; 146.39 MHz ; 146.39 MHz      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-----------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                      ;
+-----------------------------------------------------------------+--------+---------------+
; Clock                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------+--------+---------------+
; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -3.723 ; -59.082       ;
; CLOCK_50                                                        ; -2.212 ; -22.097       ;
; altera_reserved_tck                                             ; 41.042 ; 0.000         ;
+-----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                      ;
+-----------------------------------------------------------------+-------+---------------+
; Clock                                                           ; Slack ; End Point TNS ;
+-----------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                        ; 0.229 ; 0.000         ;
; altera_reserved_tck                                             ; 0.358 ; 0.000         ;
; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.458 ; 0.000         ;
+-----------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                   ;
+-----------------------------------------------------------------+--------+---------------+
; Clock                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------+--------+---------------+
; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -4.507 ; -211.664      ;
; CLOCK_50                                                        ; 17.125 ; 0.000         ;
; altera_reserved_tck                                             ; 48.631 ; 0.000         ;
+-----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                   ;
+-----------------------------------------------------------------+-------+---------------+
; Clock                                                           ; Slack ; End Point TNS ;
+-----------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                             ; 1.113 ; 0.000         ;
; CLOCK_50                                                        ; 1.971 ; 0.000         ;
; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.769 ; 0.000         ;
+-----------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                        ;
+-----------------------------------------------------------------+--------+---------------+
; Clock                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                        ; 9.484  ; 0.000         ;
; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.897 ; 0.000         ;
; altera_reserved_tck                                             ; 49.495 ; 0.000         ;
+-----------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                         ; To Node                                                                                ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; -3.723 ; reset_delay:reset_delay_inst|cont[26]                                             ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.938     ; 2.346      ;
; -3.593 ; reset_delay:reset_delay_inst|cont[26]                                             ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.938     ; 2.216      ;
; -3.574 ; reset_delay:reset_delay_inst|cont[26]                                             ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.938     ; 2.197      ;
; -3.573 ; reset_delay:reset_delay_inst|cont[26]                                             ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.938     ; 2.196      ;
; -3.573 ; reset_delay:reset_delay_inst|cont[26]                                             ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.938     ; 2.196      ;
; -3.546 ; reset_delay:reset_delay_inst|cont[26]                                             ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.938     ; 2.169      ;
; -3.418 ; reset_delay:reset_delay_inst|cont[26]                                             ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.938     ; 2.041      ;
; -3.418 ; reset_delay:reset_delay_inst|cont[26]                                             ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.938     ; 2.041      ;
; -3.418 ; reset_delay:reset_delay_inst|cont[26]                                             ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.938     ; 2.041      ;
; -3.417 ; reset_delay:reset_delay_inst|cont[26]                                             ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.938     ; 2.040      ;
; -3.415 ; reset_delay:reset_delay_inst|cont[26]                                             ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.938     ; 2.038      ;
; -3.415 ; reset_delay:reset_delay_inst|cont[26]                                             ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.938     ; 2.038      ;
; -3.413 ; reset_delay:reset_delay_inst|cont[26]                                             ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[2]  ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.938     ; 2.036      ;
; -3.413 ; reset_delay:reset_delay_inst|cont[26]                                             ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.938     ; 2.036      ;
; -3.412 ; reset_delay:reset_delay_inst|cont[26]                                             ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.938     ; 2.035      ;
; -3.385 ; reset_delay:reset_delay_inst|cont[26]                                             ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.938     ; 2.008      ;
; -3.376 ; reset_delay:reset_delay_inst|cont[26]                                             ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.938     ; 1.999      ;
; -3.061 ; mtl_controller:comb_5|ColorData[10]                                               ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.933     ; 1.689      ;
; -2.988 ; mtl_controller:comb_5|ColorData[0]                                                ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.933     ; 1.616      ;
; -2.987 ; mtl_controller:comb_5|ColorData[0]                                                ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.933     ; 1.615      ;
; -2.944 ; mtl_controller:comb_5|ColorData[0]                                                ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.933     ; 1.572      ;
; -2.910 ; mtl_controller:comb_5|ColorData[15]                                               ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.933     ; 1.538      ;
; -2.842 ; mtl_controller:comb_5|ColorData[0]                                                ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.933     ; 1.470      ;
; -2.817 ; mtl_controller:comb_5|ColorData[19]                                               ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.933     ; 1.445      ;
; -2.805 ; mtl_controller:comb_5|ColorData[15]                                               ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.933     ; 1.433      ;
; -2.774 ; mtl_controller:comb_5|ColorData[18]                                               ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.933     ; 1.402      ;
; -2.768 ; mtl_controller:comb_5|ColorData[16]                                               ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.933     ; 1.396      ;
; -2.759 ; mtl_controller:comb_5|ColorData[8]                                                ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.933     ; 1.387      ;
; -2.756 ; mtl_controller:comb_5|ColorData[10]                                               ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.933     ; 1.384      ;
; -2.753 ; mtl_controller:comb_5|ColorData[10]                                               ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.933     ; 1.381      ;
; -2.746 ; mtl_controller:comb_5|ColorData[1]                                                ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[2]  ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.933     ; 1.374      ;
; -2.745 ; mtl_controller:comb_5|ColorData[1]                                                ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.933     ; 1.373      ;
; -2.725 ; mtl_controller:comb_5|ColorData[7]                                                ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.933     ; 1.353      ;
; -2.638 ; mtl_controller:comb_5|ColorData[16]                                               ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.933     ; 1.266      ;
; 23.472 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 7.151      ;
; 23.473 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 7.150      ;
; 23.474 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 7.149      ;
; 23.474 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 7.149      ;
; 23.502 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 7.121      ;
; 23.503 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 7.120      ;
; 23.504 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 7.119      ;
; 23.504 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 7.119      ;
; 23.532 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 7.091      ;
; 23.551 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 7.072      ;
; 23.552 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 7.071      ;
; 23.552 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 7.071      ;
; 23.711 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 6.912      ;
; 23.712 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 6.911      ;
; 23.715 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 6.908      ;
; 23.717 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 6.906      ;
; 23.730 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 6.893      ;
; 23.731 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 6.892      ;
; 23.731 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 6.892      ;
; 23.742 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 6.881      ;
; 23.745 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 6.878      ;
; 23.747 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 6.876      ;
; 23.802 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 6.821      ;
; 23.821 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 6.802      ;
; 23.822 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 6.801      ;
; 23.822 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 6.801      ;
; 23.835 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 6.788      ;
; 23.836 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 6.787      ;
; 23.842 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 6.781      ;
; 23.860 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 6.763      ;
; 23.867 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 6.756      ;
; 23.869 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 6.754      ;
; 23.870 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 6.753      ;
; 23.871 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 6.752      ;
; 23.871 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 6.752      ;
; 23.886 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 6.737      ;
; 23.887 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 6.736      ;
; 23.887 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 6.736      ;
; 23.890 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 6.733      ;
; 24.014 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 6.609      ;
; 24.014 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 6.609      ;
; 24.015 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 6.608      ;
; 24.021 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 6.602      ;
; 24.033 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 6.590      ;
; 24.034 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 6.589      ;
; 24.034 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 6.589      ;
; 24.041 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 6.582      ;
; 24.045 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 6.578      ;
; 24.105 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 6.518      ;
; 24.106 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 6.517      ;
; 24.109 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 6.514      ;
; 24.112 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 6.511      ;
; 24.112 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 6.511      ;
; 24.114 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 6.509      ;
; 24.124 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 6.499      ;
; 24.125 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 6.498      ;
; 24.126 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 6.497      ;
; 24.126 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 6.497      ;
; 24.158 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[2]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 6.465      ;
; 24.162 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 6.461      ;
; 24.162 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 6.461      ;
; 24.163 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 6.460      ;
; 24.163 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 6.460      ;
; 24.163 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 6.460      ;
; 24.170 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 6.453      ;
; 24.171 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.325      ; 6.452      ;
+--------+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                                                                                                ; Launch Clock                                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.212 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][3] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; CLOCK_50                                                        ; CLOCK_50    ; 20.000       ; 0.282      ; 22.489     ;
; -1.950 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][1] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; CLOCK_50                                                        ; CLOCK_50    ; 20.000       ; 0.282      ; 22.227     ;
; -1.932 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][2] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; CLOCK_50                                                        ; CLOCK_50    ; 20.000       ; 0.282      ; 22.209     ;
; -1.929 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]                                           ; mtl_controller:comb_5|ColorData[10]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.831      ; 4.292      ;
; -1.929 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]                                           ; mtl_controller:comb_5|ColorData[15]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.831      ; 4.292      ;
; -1.929 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]                                           ; mtl_controller:comb_5|ColorData[1]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.831      ; 4.292      ;
; -1.927 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]                                           ; mtl_controller:comb_5|ColorData[10]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.831      ; 4.290      ;
; -1.927 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]                                           ; mtl_controller:comb_5|ColorData[15]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.831      ; 4.290      ;
; -1.927 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]                                           ; mtl_controller:comb_5|ColorData[1]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.831      ; 4.290      ;
; -1.899 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]                                           ; mtl_controller:comb_5|ColorData[10]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.831      ; 4.262      ;
; -1.899 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]                                           ; mtl_controller:comb_5|ColorData[15]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.831      ; 4.262      ;
; -1.899 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]                                           ; mtl_controller:comb_5|ColorData[1]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.831      ; 4.262      ;
; -1.892 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]                                           ; mtl_controller:comb_5|ColorData[16]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.256      ;
; -1.892 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]                                           ; mtl_controller:comb_5|ColorData[18]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.256      ;
; -1.892 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]                                           ; mtl_controller:comb_5|ColorData[19]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.256      ;
; -1.892 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]                                           ; mtl_controller:comb_5|ColorData[0]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.256      ;
; -1.892 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]                                           ; mtl_controller:comb_5|ColorData[8]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.256      ;
; -1.892 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]                                           ; mtl_controller:comb_5|ColorData[7]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.256      ;
; -1.890 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]                                           ; mtl_controller:comb_5|ColorData[10]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.831      ; 4.253      ;
; -1.890 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]                                           ; mtl_controller:comb_5|ColorData[15]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.831      ; 4.253      ;
; -1.890 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]                                           ; mtl_controller:comb_5|ColorData[1]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.831      ; 4.253      ;
; -1.890 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]                                           ; mtl_controller:comb_5|ColorData[16]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.254      ;
; -1.890 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]                                           ; mtl_controller:comb_5|ColorData[18]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.254      ;
; -1.890 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]                                           ; mtl_controller:comb_5|ColorData[19]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.254      ;
; -1.890 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]                                           ; mtl_controller:comb_5|ColorData[0]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.254      ;
; -1.890 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]                                           ; mtl_controller:comb_5|ColorData[8]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.254      ;
; -1.890 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]                                           ; mtl_controller:comb_5|ColorData[7]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.254      ;
; -1.862 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]                                           ; mtl_controller:comb_5|ColorData[16]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.226      ;
; -1.862 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]                                           ; mtl_controller:comb_5|ColorData[18]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.226      ;
; -1.862 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]                                           ; mtl_controller:comb_5|ColorData[19]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.226      ;
; -1.862 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]                                           ; mtl_controller:comb_5|ColorData[0]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.226      ;
; -1.862 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]                                           ; mtl_controller:comb_5|ColorData[8]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.226      ;
; -1.862 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]                                           ; mtl_controller:comb_5|ColorData[7]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.226      ;
; -1.853 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]                                           ; mtl_controller:comb_5|ColorData[16]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.217      ;
; -1.853 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]                                           ; mtl_controller:comb_5|ColorData[18]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.217      ;
; -1.853 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]                                           ; mtl_controller:comb_5|ColorData[19]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.217      ;
; -1.853 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]                                           ; mtl_controller:comb_5|ColorData[0]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.217      ;
; -1.853 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]                                           ; mtl_controller:comb_5|ColorData[8]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.217      ;
; -1.853 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]                                           ; mtl_controller:comb_5|ColorData[7]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.217      ;
; -1.726 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]                                           ; mtl_controller:comb_5|ColorData[10]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.831      ; 4.089      ;
; -1.726 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]                                           ; mtl_controller:comb_5|ColorData[15]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.831      ; 4.089      ;
; -1.726 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]                                           ; mtl_controller:comb_5|ColorData[1]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.831      ; 4.089      ;
; -1.723 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]                                           ; mtl_controller:comb_5|ColorData[10]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.831      ; 4.086      ;
; -1.723 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]                                           ; mtl_controller:comb_5|ColorData[15]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.831      ; 4.086      ;
; -1.723 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]                                           ; mtl_controller:comb_5|ColorData[1]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.831      ; 4.086      ;
; -1.718 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]                                           ; mtl_controller:comb_5|ColorData[10]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.831      ; 4.081      ;
; -1.718 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]                                           ; mtl_controller:comb_5|ColorData[15]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.831      ; 4.081      ;
; -1.718 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]                                           ; mtl_controller:comb_5|ColorData[1]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.831      ; 4.081      ;
; -1.689 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]                                           ; mtl_controller:comb_5|ColorData[16]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.053      ;
; -1.689 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]                                           ; mtl_controller:comb_5|ColorData[18]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.053      ;
; -1.689 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]                                           ; mtl_controller:comb_5|ColorData[19]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.053      ;
; -1.689 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]                                           ; mtl_controller:comb_5|ColorData[0]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.053      ;
; -1.689 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]                                           ; mtl_controller:comb_5|ColorData[8]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.053      ;
; -1.689 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]                                           ; mtl_controller:comb_5|ColorData[7]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.053      ;
; -1.686 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]                                           ; mtl_controller:comb_5|ColorData[16]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.050      ;
; -1.686 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]                                           ; mtl_controller:comb_5|ColorData[18]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.050      ;
; -1.686 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]                                           ; mtl_controller:comb_5|ColorData[19]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.050      ;
; -1.686 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]                                           ; mtl_controller:comb_5|ColorData[0]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.050      ;
; -1.686 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]                                           ; mtl_controller:comb_5|ColorData[8]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.050      ;
; -1.686 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]                                           ; mtl_controller:comb_5|ColorData[7]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.050      ;
; -1.681 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]                                           ; mtl_controller:comb_5|ColorData[16]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.045      ;
; -1.681 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]                                           ; mtl_controller:comb_5|ColorData[18]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.045      ;
; -1.681 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]                                           ; mtl_controller:comb_5|ColorData[19]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.045      ;
; -1.681 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]                                           ; mtl_controller:comb_5|ColorData[0]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.045      ;
; -1.681 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]                                           ; mtl_controller:comb_5|ColorData[8]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.045      ;
; -1.681 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]                                           ; mtl_controller:comb_5|ColorData[7]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.045      ;
; -1.677 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]                                          ; mtl_controller:comb_5|ColorData[10]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.831      ; 4.040      ;
; -1.677 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]                                          ; mtl_controller:comb_5|ColorData[15]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.831      ; 4.040      ;
; -1.677 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]                                          ; mtl_controller:comb_5|ColorData[1]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.831      ; 4.040      ;
; -1.656 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]                                           ; mtl_controller:comb_5|ColorData[10]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.831      ; 4.019      ;
; -1.656 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]                                           ; mtl_controller:comb_5|ColorData[15]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.831      ; 4.019      ;
; -1.656 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]                                           ; mtl_controller:comb_5|ColorData[1]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.831      ; 4.019      ;
; -1.652 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]                                           ; mtl_controller:comb_5|ColorData[10]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.465      ; 3.649      ;
; -1.652 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]                                           ; mtl_controller:comb_5|ColorData[15]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.465      ; 3.649      ;
; -1.652 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]                                           ; mtl_controller:comb_5|ColorData[1]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.465      ; 3.649      ;
; -1.634 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]                                          ; mtl_controller:comb_5|ColorData[16]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 3.998      ;
; -1.634 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]                                          ; mtl_controller:comb_5|ColorData[18]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 3.998      ;
; -1.634 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]                                          ; mtl_controller:comb_5|ColorData[19]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 3.998      ;
; -1.634 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]                                          ; mtl_controller:comb_5|ColorData[0]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 3.998      ;
; -1.634 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]                                          ; mtl_controller:comb_5|ColorData[8]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 3.998      ;
; -1.634 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]                                          ; mtl_controller:comb_5|ColorData[7]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 3.998      ;
; -1.619 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]                                           ; mtl_controller:comb_5|ColorData[16]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 3.983      ;
; -1.619 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]                                           ; mtl_controller:comb_5|ColorData[18]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 3.983      ;
; -1.619 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]                                           ; mtl_controller:comb_5|ColorData[19]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 3.983      ;
; -1.619 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]                                           ; mtl_controller:comb_5|ColorData[0]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 3.983      ;
; -1.619 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]                                           ; mtl_controller:comb_5|ColorData[8]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 3.983      ;
; -1.619 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]                                           ; mtl_controller:comb_5|ColorData[7]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 3.983      ;
; -1.611 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]                                           ; mtl_controller:comb_5|ColorData[10]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.831      ; 3.974      ;
; -1.611 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]                                           ; mtl_controller:comb_5|ColorData[15]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.831      ; 3.974      ;
; -1.611 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]                                           ; mtl_controller:comb_5|ColorData[1]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.831      ; 3.974      ;
; -1.609 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]                                           ; mtl_controller:comb_5|ColorData[16]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.466      ; 3.607      ;
; -1.609 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]                                           ; mtl_controller:comb_5|ColorData[18]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.466      ; 3.607      ;
; -1.609 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]                                           ; mtl_controller:comb_5|ColorData[19]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.466      ; 3.607      ;
; -1.609 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]                                           ; mtl_controller:comb_5|ColorData[0]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.466      ; 3.607      ;
; -1.609 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]                                           ; mtl_controller:comb_5|ColorData[8]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.466      ; 3.607      ;
; -1.609 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]                                           ; mtl_controller:comb_5|ColorData[7]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.466      ; 3.607      ;
; -1.587 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]                                           ; mtl_controller:comb_5|ColorData[10]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.831      ; 3.950      ;
; -1.587 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]                                           ; mtl_controller:comb_5|ColorData[15]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.831      ; 3.950      ;
; -1.587 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]                                           ; mtl_controller:comb_5|ColorData[1]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.831      ; 3.950      ;
; -1.568 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]                                           ; mtl_controller:comb_5|ColorData[16]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 3.932      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 41.042 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 9.145      ;
; 41.106 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 9.081      ;
; 41.460 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 8.729      ;
; 41.632 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 8.555      ;
; 42.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 7.836      ;
; 42.505 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 7.685      ;
; 42.865 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 7.321      ;
; 43.035 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 7.155      ;
; 43.487 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 6.699      ;
; 43.610 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 6.580      ;
; 43.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 6.536      ;
; 43.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 6.454      ;
; 44.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 5.999      ;
; 44.573 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 5.618      ;
; 44.689 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 5.501      ;
; 44.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 5.431      ;
; 45.208 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.198      ; 4.985      ;
; 45.501 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 4.689      ;
; 45.680 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 4.510      ;
; 46.099 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 4.097      ;
; 46.475 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 3.711      ;
; 46.968 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 3.222      ;
; 47.088 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 3.102      ;
; 47.236 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 2.954      ;
; 47.414 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 2.775      ;
; 47.574 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 2.613      ;
; 48.017 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 2.170      ;
; 49.280 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 0.907      ;
; 92.701 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 7.224      ;
; 92.765 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 7.160      ;
; 92.974 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.951      ;
; 92.978 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.947      ;
; 93.038 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.887      ;
; 93.042 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.883      ;
; 93.119 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.808      ;
; 93.291 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.634      ;
; 93.392 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.535      ;
; 93.396 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.531      ;
; 93.564 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.361      ;
; 93.568 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.357      ;
; 94.014 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.915      ;
; 94.164 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.764      ;
; 94.287 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.642      ;
; 94.291 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.638      ;
; 94.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.614      ;
; 94.314 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.612      ;
; 94.315 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.611      ;
; 94.316 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.610      ;
; 94.316 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.610      ;
; 94.317 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.609      ;
; 94.326 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.600      ;
; 94.437 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.491      ;
; 94.441 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.487      ;
; 94.455 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.473      ;
; 94.455 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.473      ;
; 94.455 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.473      ;
; 94.455 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.473      ;
; 94.455 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.473      ;
; 94.455 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.473      ;
; 94.455 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.473      ;
; 94.455 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.473      ;
; 94.455 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.473      ;
; 94.455 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.473      ;
; 94.455 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.473      ;
; 94.455 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.473      ;
; 94.455 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.473      ;
; 94.455 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.473      ;
; 94.455 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.473      ;
; 94.455 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.473      ;
; 94.464 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.462      ;
; 94.465 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.461      ;
; 94.465 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.461      ;
; 94.466 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.460      ;
; 94.469 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.457      ;
; 94.471 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.455      ;
; 94.472 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.454      ;
; 94.474 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.452      ;
; 94.474 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.452      ;
; 94.510 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.420      ;
; 94.510 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.420      ;
; 94.510 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.420      ;
; 94.510 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.420      ;
; 94.510 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.420      ;
; 94.510 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.420      ;
; 94.510 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.420      ;
; 94.510 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.420      ;
; 94.510 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.420      ;
; 94.510 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.420      ;
; 94.510 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.420      ;
; 94.510 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.420      ;
; 94.510 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.420      ;
; 94.510 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.420      ;
; 94.510 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.420      ;
; 94.510 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.420      ;
; 94.524 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.400      ;
; 94.563 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.363      ;
; 94.576 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.350      ;
; 94.578 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.348      ;
; 94.584 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.342      ;
; 94.586 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.340      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a4~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.797      ;
; 0.293 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a28~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.861      ;
; 0.295 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a40~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 0.865      ;
; 0.296 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][32]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a32~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.867      ;
; 0.296 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][57]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a56~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.864      ;
; 0.297 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][86]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a84~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.866      ;
; 0.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a36~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.871      ;
; 0.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a36~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.868      ;
; 0.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a16~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.870      ;
; 0.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][73]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a72~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.870      ;
; 0.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][74]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a72~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.870      ;
; 0.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a28~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.871      ;
; 0.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][85]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a84~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.875      ;
; 0.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][76]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a76~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.874      ;
; 0.306 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a28~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.870      ;
; 0.306 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][77]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a76~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.875      ;
; 0.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][93]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a92~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.877      ;
; 0.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][72]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a72~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.877      ;
; 0.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][62]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a60~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.880      ;
; 0.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][82]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a80~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.878      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a8~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.880      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a4~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.379      ; 0.877      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a24~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.880      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a16~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.880      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][34]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a32~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.881      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][75]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a72~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.880      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][64]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a64~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.880      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][83]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a80~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.881      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][87]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a84~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.880      ;
; 0.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a36~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.883      ;
; 0.315 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][66]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a64~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.886      ;
; 0.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a20~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 0.886      ;
; 0.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a16~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.884      ;
; 0.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][67]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a64~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.884      ;
; 0.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][59]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a56~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.884      ;
; 0.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][63]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a60~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.887      ;
; 0.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a36~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.889      ;
; 0.321 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][61]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a60~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.892      ;
; 0.321 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.890      ;
; 0.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a32~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.891      ;
; 0.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a16~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.891      ;
; 0.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a8~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.891      ;
; 0.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][65]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a64~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.891      ;
; 0.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a4~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.893      ;
; 0.325 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][81]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a80~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.894      ;
; 0.326 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][55]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a52~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.895      ;
; 0.326 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.895      ;
; 0.327 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a12~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.386      ; 0.900      ;
; 0.327 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a20~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 0.897      ;
; 0.327 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][90]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a88~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.386      ; 0.900      ;
; 0.327 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][84]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a84~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.899      ;
; 0.328 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][92]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a92~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.897      ;
; 0.328 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][95]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a92~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 0.903      ;
; 0.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][79]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a76~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.898      ;
; 0.332 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a12~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.900      ;
; 0.332 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a44~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.398      ; 0.917      ;
; 0.333 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][91]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a88~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.386      ; 0.906      ;
; 0.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][71]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a68~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.386      ; 0.907      ;
; 0.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a24~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.903      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a12~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.386      ; 0.913      ;
; 0.342 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a8~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.913      ;
; 0.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a8~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.917      ;
; 0.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.374      ; 0.907      ;
; 0.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.374      ; 0.909      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][89]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a88~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.920      ;
; 0.356 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|pulseGenerator:generator|touch_count_actual[2]                                                                                                      ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|pulseGenerator:generator|pulse2to1                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.628      ; 1.141      ;
; 0.357 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a28~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.928      ;
; 0.357 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|touch_buffer:touch_buffer_west|active                                                                                                               ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|touch_buffer:touch_buffer_west|active                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|touch_buffer:touch_buffer_south|active                                                                                                              ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|touch_buffer:touch_buffer_south|active                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|pulseGenerator:generator|touch_count_actual[2]                                                                                                      ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|pulseGenerator:generator|pulse1to2                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.628      ; 1.142      ;
; 0.357 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[0]                                                                                                        ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[0]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                                                 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                                 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                                                 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                                                 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                                                 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|txr[0]                                                                                                       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|txr[0]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|txr[4]                                                                                                       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|txr[4]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                                                    ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|touch_buffer:touch_buffer_north|active                                                                                                              ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|touch_buffer:touch_buffer_north|active                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|touch_buffer:touch_buffer_east|active                                                                                                               ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|touch_buffer:touch_buffer_east|active                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[5]                                                                                                        ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[5]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                                                 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[6]                                                                                                        ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[6]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[4]                                                                                                        ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[4]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[7]                                                                                                        ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[7]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|flag                                                                                                         ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|flag                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                                                 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                        ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                             ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                                         ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.362 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.580      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_292|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_292|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.590      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_187|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_187|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_150|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_150|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_28|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_28|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_289|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_289|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_208|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_208|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_205|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_205|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_314|dffs[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_314|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_196|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_196|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_173|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_173|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_164|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_164|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_144|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_144|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_74|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_74|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_71|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_71|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_54|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_54|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_266|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_266|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_257|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_257|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_219|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_219|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_123|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_123|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_94|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_94|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.458 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd           ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oVD           ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.692      ;
; 0.500 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[0]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.735      ;
; 0.501 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.736      ;
; 0.510 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.745      ;
; 0.653 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mhd           ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oHD           ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.872      ;
; 0.756 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[4]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.314     ; 0.599      ;
; 0.757 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[0]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.314     ; 0.600      ;
; 0.762 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.993      ;
; 0.764 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[4]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.995      ;
; 0.771 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[7]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.002      ;
; 0.789 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[0]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.020      ;
; 0.868 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd           ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.455      ;
; 0.889 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd           ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.476      ;
; 0.968 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[6]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.197      ;
; 0.977 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[2]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.206      ;
; 1.004 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[3]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.202      ;
; 1.007 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.226      ;
; 1.080 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd           ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.667      ;
; 1.177 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.762      ;
; 1.185 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd           ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.772      ;
; 1.188 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[1]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.387      ;
; 1.192 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.411      ;
; 1.244 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[2]  ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[4]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.443      ;
; 1.275 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[7]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.479      ;
; 1.302 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[5]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.506      ;
; 1.303 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[5]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.507      ;
; 1.304 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[1]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.508      ;
; 1.313 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.532      ;
; 1.316 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.535      ;
; 1.318 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.537      ;
; 1.369 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.954      ;
; 1.392 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.611      ;
; 1.402 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[1]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.606      ;
; 1.414 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.633      ;
; 1.436 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[6]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.640      ;
; 1.493 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.465      ; 2.115      ;
; 1.518 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.737      ;
; 1.540 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.759      ;
; 1.544 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd           ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.131      ;
; 1.561 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.780      ;
; 1.570 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[2]  ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[6]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.774      ;
; 1.570 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.789      ;
; 1.571 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[2]  ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.775      ;
; 1.578 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.797      ;
; 1.585 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[3]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.791      ;
; 1.595 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.814      ;
; 1.595 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.814      ;
; 1.595 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.814      ;
; 1.595 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.814      ;
; 1.595 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.814      ;
; 1.595 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.814      ;
; 1.595 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.814      ;
; 1.595 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.814      ;
; 1.595 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.814      ;
; 1.608 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.465      ; 2.230      ;
; 1.608 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.465      ; 2.230      ;
; 1.608 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.465      ; 2.230      ;
; 1.608 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.827      ;
; 1.616 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.835      ;
; 1.616 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.835      ;
; 1.643 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.465      ; 2.265      ;
; 1.644 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.863      ;
; 1.649 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.465      ; 2.271      ;
; 1.661 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd           ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.248      ;
; 1.662 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.881      ;
; 1.666 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mhd           ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.885      ;
; 1.684 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.903      ;
; 1.690 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.909      ;
; 1.697 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.916      ;
; 1.711 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.465      ; 2.333      ;
; 1.719 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.938      ;
; 1.719 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.938      ;
; 1.732 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.951      ;
; 1.734 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.465      ; 2.356      ;
; 1.737 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd           ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.973      ;
; 1.745 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.964      ;
; 1.754 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.973      ;
; 1.757 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.976      ;
; 1.767 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.465      ; 2.389      ;
; 1.767 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.465      ; 2.389      ;
; 1.768 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[2]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.465      ; 2.390      ;
; 1.769 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.465      ; 2.391      ;
; 1.770 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.465      ; 2.392      ;
; 1.770 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.465      ; 2.392      ;
; 1.771 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.990      ;
; 1.771 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.990      ;
; 1.772 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.465      ; 2.394      ;
; 1.773 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.465      ; 2.395      ;
; 1.773 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.465      ; 2.395      ;
; 1.773 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.992      ;
; 1.780 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.999      ;
; 1.780 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.999      ;
; 1.780 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.999      ;
; 1.780 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.999      ;
; 1.780 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.999      ;
; 1.780 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.999      ;
; 1.780 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.999      ;
; 1.780 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.999      ;
; 1.780 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.999      ;
; 1.781 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.000      ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                             ;
+--------+---------------------------------------+------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                            ; Launch Clock ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; -4.507 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.325     ; 2.743      ;
; -4.507 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.325     ; 2.743      ;
; -4.507 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.325     ; 2.743      ;
; -4.507 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.325     ; 2.743      ;
; -4.507 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.325     ; 2.743      ;
; -4.507 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.325     ; 2.743      ;
; -4.507 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.325     ; 2.743      ;
; -4.507 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.325     ; 2.743      ;
; -4.507 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.325     ; 2.743      ;
; -4.507 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.325     ; 2.743      ;
; -4.507 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.325     ; 2.743      ;
; -4.507 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.325     ; 2.743      ;
; -4.507 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.325     ; 2.743      ;
; -4.507 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.325     ; 2.743      ;
; -4.507 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.325     ; 2.743      ;
; -4.507 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.325     ; 2.743      ;
; -4.507 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.325     ; 2.743      ;
; -4.507 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.325     ; 2.743      ;
; -4.507 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.325     ; 2.743      ;
; -4.507 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.325     ; 2.743      ;
; -4.507 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mhd       ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.325     ; 2.743      ;
; -4.507 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oHD       ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.325     ; 2.743      ;
; -4.499 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[0] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.314     ; 2.746      ;
; -4.499 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[4] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.314     ; 2.746      ;
; -4.159 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd       ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.972     ; 2.748      ;
; -4.159 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oVD       ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.972     ; 2.748      ;
; -4.159 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[7] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.976     ; 2.744      ;
; -4.155 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.974     ; 2.742      ;
; -4.148 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[1] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.968     ; 2.741      ;
; -4.148 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[1] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.973     ; 2.736      ;
; -4.148 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[4] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.973     ; 2.736      ;
; -4.148 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[5] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.968     ; 2.741      ;
; -4.148 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[6] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.968     ; 2.741      ;
; -4.148 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[7] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.968     ; 2.741      ;
; -4.148 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[1] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.968     ; 2.741      ;
; -4.148 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.968     ; 2.741      ;
; -4.148 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[3] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.967     ; 2.742      ;
; -4.148 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[5] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.968     ; 2.741      ;
; -4.148 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[6] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.968     ; 2.741      ;
; -4.147 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[3] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.973     ; 2.735      ;
; -4.123 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[0] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.942     ; 2.742      ;
; -4.123 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.938     ; 2.746      ;
; -4.123 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[4] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.942     ; 2.742      ;
; -4.123 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.938     ; 2.746      ;
; -4.123 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[7] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.942     ; 2.742      ;
; -4.123 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[0] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.938     ; 2.746      ;
; -4.123 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.942     ; 2.742      ;
; -4.122 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[2] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.944     ; 2.739      ;
; -4.122 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[6] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.944     ; 2.739      ;
+--------+---------------------------------------+------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.125 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREADY                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 2.750      ;
; 17.168 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.756      ;
; 17.169 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[12]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.749      ;
; 17.169 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[4]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.752      ;
; 17.169 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[2]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.752      ;
; 17.169 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[14]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.749      ;
; 17.169 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[8]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.752      ;
; 17.169 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[6]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.752      ;
; 17.169 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.752      ;
; 17.169 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[11]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.749      ;
; 17.169 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[16]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.749      ;
; 17.169 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.749      ;
; 17.169 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 2.750      ;
; 17.169 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|clk_en        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 2.750      ;
; 17.169 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sto_condition ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 2.750      ;
; 17.169 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 2.750      ;
; 17.169 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSDA          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 2.750      ;
; 17.169 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[3]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 2.725      ;
; 17.169 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 2.725      ;
; 17.169 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[5]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 2.725      ;
; 17.169 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[6]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 2.725      ;
; 17.169 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[7]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 2.725      ;
; 17.169 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[8]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 2.725      ;
; 17.169 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[9]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 2.725      ;
; 17.170 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.748      ;
; 17.170 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.748      ;
; 17.170 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.748      ;
; 17.170 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[15]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.748      ;
; 17.170 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[3]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.748      ;
; 17.170 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.748      ;
; 17.170 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_ack       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.748      ;
; 17.177 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 2.737      ;
; 17.177 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 2.737      ;
; 17.177 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.751      ;
; 17.177 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[2]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.751      ;
; 17.177 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[3]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.751      ;
; 17.177 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[4]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.751      ;
; 17.177 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[2]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.743      ;
; 17.177 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[0]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.743      ;
; 17.177 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[1]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.743      ;
; 17.177 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[6]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 2.737      ;
; 17.177 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[7]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 2.737      ;
; 17.177 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[8]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 2.737      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.743      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.743      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.744      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.744      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_START                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.744      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.744      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.744      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|ld                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.743      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[3]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.743      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[2]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.743      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_txd                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.743      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|shift                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.743      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.743      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|cmd_ack                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.744      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[7]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.754      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[6]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.754      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[5]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.754      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[4]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.754      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[3]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.754      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[2]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.754      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.754      ;
; 17.179 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[3]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.738      ;
; 17.179 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[4]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.738      ;
; 17.179 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[5]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.738      ;
; 17.179 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[6]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.738      ;
; 17.179 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[7]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.738      ;
; 17.179 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[8]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.738      ;
; 17.179 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[9]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.738      ;
; 17.179 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[3]                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 2.747      ;
; 17.179 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[2]                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 2.747      ;
; 17.179 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[1]                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 2.747      ;
; 17.179 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 2.747      ;
; 17.179 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[6]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 2.747      ;
; 17.179 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[7]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 2.747      ;
; 17.179 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[8]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 2.747      ;
; 17.179 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 2.747      ;
; 17.180 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[1]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.740      ;
; 17.180 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[5]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.740      ;
; 17.180 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[3]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.740      ;
; 17.180 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[2]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.740      ;
; 17.180 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[4]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.740      ;
; 17.180 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[0]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.740      ;
; 17.180 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[0]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.743      ;
; 17.180 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[1]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.743      ;
; 17.180 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.743      ;
; 17.181 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0111                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.749      ;
; 17.181 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1000                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.749      ;
; 17.181 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.749      ;
; 17.181 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.749      ;
; 17.181 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.750      ;
; 17.181 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.749      ;
; 17.181 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.750      ;
; 17.181 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.749      ;
; 17.181 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.749      ;
; 17.181 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.749      ;
; 17.181 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[13]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.746      ;
; 17.181 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.746      ;
+--------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.631 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 1.556      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.858      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.858      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.858      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.858      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.858      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.858      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.858      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.858      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.858      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.858      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.858      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.858      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.858      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.858      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.858      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.858      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.862      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.862      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.862      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.862      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.862      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.862      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.862      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.862      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.862      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.862      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.862      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.862      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.841      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.841      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_5|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.841      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_25|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.848      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_25|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.848      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_26|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.848      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_28|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.848      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_28|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.848      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_28|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.848      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_29|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.848      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_33|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.849      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_33|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.849      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_33|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.849      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_34|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.849      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_36|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.849      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_36|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.849      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_36|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.849      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_37|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.849      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_39|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.849      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_45|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.852      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_45|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.852      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_46|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.852      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_48|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.849      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_48|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.849      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_48|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.849      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_49|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.849      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_51|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.849      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_51|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.849      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_51|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.849      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_52|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.849      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_54|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.849      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_54|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.850      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_54|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.850      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_55|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.850      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_57|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.850      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_57|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.850      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_57|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.850      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_58|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.850      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.849      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.849      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.849      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_62|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.849      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_62|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.853      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_62|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.853      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_63|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.853      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.853      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.853      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.853      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_66|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.853      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_68|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.853      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_68|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.853      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_68|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.853      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_69|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.853      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_71|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.853      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_71|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.853      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_71|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.853      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_72|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.853      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_74|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.853      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_74|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.853      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_74|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.853      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_75|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.853      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_77|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.853      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_77|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.854      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_77|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.854      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_78|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.854      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_80|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.854      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_80|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.854      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_80|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.854      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_81|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.854      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_83|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.854      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_91|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.840      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.113 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.330      ;
; 1.279 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.498      ;
; 1.281 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.501      ;
; 1.296 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.512      ;
; 1.296 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.512      ;
; 1.296 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.512      ;
; 1.296 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.512      ;
; 1.296 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.512      ;
; 1.296 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.512      ;
; 1.296 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.512      ;
; 1.296 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.512      ;
; 1.296 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.512      ;
; 1.296 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.512      ;
; 1.296 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.512      ;
; 1.296 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.512      ;
; 1.296 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.512      ;
; 1.296 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.512      ;
; 1.296 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.512      ;
; 1.296 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.512      ;
; 1.327 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.544      ;
; 1.327 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.542      ;
; 1.327 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.542      ;
; 1.327 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.542      ;
; 1.327 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.542      ;
; 1.327 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.542      ;
; 1.327 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.547      ;
; 1.327 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.547      ;
; 1.327 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.547      ;
; 1.327 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.547      ;
; 1.327 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.547      ;
; 1.327 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.547      ;
; 1.327 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.547      ;
; 1.327 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.547      ;
; 1.327 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.547      ;
; 1.327 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.547      ;
; 1.327 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.547      ;
; 1.327 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.547      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.648      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.648      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.648      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.645      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 3.645      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.648      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.648      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.648      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.648      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.648      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.648      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.648      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.648      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.648      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.648      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.648      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.648      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.652      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.652      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.652      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.652      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.652      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.652      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.652      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.652      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.652      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.652      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 3.653      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.652      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.652      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.652      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.652      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.652      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.652      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_54|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 3.640      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_54|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 3.640      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_55|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 3.640      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_57|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 3.640      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_57|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 3.640      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_57|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 3.640      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_58|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 3.640      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_77|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.644      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_77|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.644      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_78|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.644      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_80|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.644      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_80|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.644      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_80|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.644      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_81|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.644      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_83|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.644      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_144|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.647      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_144|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.647      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_145|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.647      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_147|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.647      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_147|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.647      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_147|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.647      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_148|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.647      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_150|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.647      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_150|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.647      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_150|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.647      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_151|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.647      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_173|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.646      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_173|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.646      ;
; 3.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_173|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.646      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.971 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.460      ; 2.588      ;
; 1.999 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.426      ; 2.582      ;
; 2.337 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 2.580      ;
; 2.337 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 2.580      ;
; 2.337 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 2.580      ;
; 2.338 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.577      ;
; 2.338 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[5]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.577      ;
; 2.338 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[3]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.577      ;
; 2.338 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[2]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.577      ;
; 2.338 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[4]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.577      ;
; 2.338 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.577      ;
; 2.338 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.575      ;
; 2.338 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.575      ;
; 2.338 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.575      ;
; 2.338 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[6]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.575      ;
; 2.338 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[7]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.575      ;
; 2.338 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[8]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.575      ;
; 2.338 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[9]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.575      ;
; 2.338 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[3]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 2.584      ;
; 2.338 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[2]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 2.584      ;
; 2.338 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[1]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 2.584      ;
; 2.338 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[0]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 2.584      ;
; 2.338 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[6]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 2.584      ;
; 2.338 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[7]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 2.584      ;
; 2.338 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[8]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 2.584      ;
; 2.338 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 2.584      ;
; 2.339 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 2.587      ;
; 2.339 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 2.587      ;
; 2.339 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 2.587      ;
; 2.340 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.574      ;
; 2.340 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.574      ;
; 2.340 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 2.588      ;
; 2.340 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.580      ;
; 2.340 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.580      ;
; 2.340 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.580      ;
; 2.340 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[6]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.574      ;
; 2.340 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[7]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.574      ;
; 2.340 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[8]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.574      ;
; 2.350 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.563      ;
; 2.350 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.563      ;
; 2.350 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.563      ;
; 2.350 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[6]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.563      ;
; 2.350 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[7]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.563      ;
; 2.350 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[8]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.563      ;
; 2.350 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[9]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.563      ;
; 2.357 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.572      ;
; 2.357 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.572      ;
; 2.357 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.572      ;
; 2.357 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.572      ;
; 2.357 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.572      ;
; 2.357 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.572      ;
; 2.357 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.572      ;
; 2.357 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.572      ;
; 2.357 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.572      ;
; 2.357 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.572      ;
; 2.357 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.572      ;
; 2.357 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.572      ;
; 2.357 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.572      ;
; 2.357 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.572      ;
; 2.357 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.572      ;
; 2.357 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.572      ;
; 2.365 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.582      ;
; 2.365 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.582      ;
; 2.365 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0111                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.583      ;
; 2.365 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1000                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.583      ;
; 2.365 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.579      ;
; 2.365 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.579      ;
; 2.365 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.579      ;
; 2.365 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.579      ;
; 2.365 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.579      ;
; 2.365 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.579      ;
; 2.365 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.579      ;
; 2.365 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.583      ;
; 2.365 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.583      ;
; 2.365 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.583      ;
; 2.365 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|flag                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.579      ;
; 2.365 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.583      ;
; 2.365 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.583      ;
; 2.365 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.583      ;
; 2.365 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.583      ;
; 2.365 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.583      ;
; 2.365 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.574      ;
; 2.365 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.574      ;
; 2.365 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_START                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.574      ;
; 2.365 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.574      ;
; 2.365 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.574      ;
; 2.365 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|cmd_ack                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.574      ;
; 2.365 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[7]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.585      ;
; 2.365 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[6]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.585      ;
; 2.365 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[5]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.585      ;
; 2.365 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[4]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.585      ;
; 2.365 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[3]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.585      ;
; 2.365 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[2]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.585      ;
; 2.365 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.585      ;
; 2.365 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.585      ;
; 2.365 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.585      ;
; 2.365 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.585      ;
; 2.365 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.585      ;
; 2.365 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|pre_touch_int_n                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.579      ;
; 2.365 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.582      ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                             ;
+-------+---------------------------------------+------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                            ; Launch Clock ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; 3.769 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.433     ; 2.582      ;
; 3.769 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.433     ; 2.582      ;
; 3.769 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[0] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.433     ; 2.582      ;
; 3.770 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[0] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.437     ; 2.579      ;
; 3.770 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[2] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.439     ; 2.577      ;
; 3.770 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[4] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.437     ; 2.579      ;
; 3.770 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[6] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.439     ; 2.577      ;
; 3.770 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[7] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.437     ; 2.579      ;
; 3.770 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.437     ; 2.579      ;
; 3.795 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[3] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.462     ; 2.579      ;
; 3.796 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[1] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.464     ; 2.578      ;
; 3.796 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[1] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.469     ; 2.573      ;
; 3.796 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[3] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.470     ; 2.572      ;
; 3.796 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[4] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.469     ; 2.573      ;
; 3.796 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[5] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.464     ; 2.578      ;
; 3.796 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[6] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.464     ; 2.578      ;
; 3.796 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[7] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.464     ; 2.578      ;
; 3.796 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[1] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.464     ; 2.578      ;
; 3.796 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.464     ; 2.578      ;
; 3.796 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[5] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.464     ; 2.578      ;
; 3.796 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[6] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.464     ; 2.578      ;
; 3.804 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.470     ; 2.580      ;
; 3.804 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd       ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.468     ; 2.582      ;
; 3.804 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oVD       ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.468     ; 2.582      ;
; 3.804 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[7] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.472     ; 2.578      ;
; 4.161 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[0] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.825     ; 2.582      ;
; 4.161 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[4] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.825     ; 2.582      ;
; 4.170 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.836     ; 2.580      ;
; 4.170 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.836     ; 2.580      ;
; 4.170 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.836     ; 2.580      ;
; 4.170 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.836     ; 2.580      ;
; 4.170 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.836     ; 2.580      ;
; 4.170 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.836     ; 2.580      ;
; 4.170 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.836     ; 2.580      ;
; 4.170 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.836     ; 2.580      ;
; 4.170 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.836     ; 2.580      ;
; 4.170 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.836     ; 2.580      ;
; 4.170 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.836     ; 2.580      ;
; 4.170 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.836     ; 2.580      ;
; 4.170 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.836     ; 2.580      ;
; 4.170 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.836     ; 2.580      ;
; 4.170 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.836     ; 2.580      ;
; 4.170 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.836     ; 2.580      ;
; 4.170 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.836     ; 2.580      ;
; 4.170 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.836     ; 2.580      ;
; 4.170 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.836     ; 2.580      ;
; 4.170 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.836     ; 2.580      ;
; 4.170 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mhd       ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.836     ; 2.580      ;
; 4.170 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oHD       ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.836     ; 2.580      ;
+-------+---------------------------------------+------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+-----------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+-------+--------------+----------------+-----------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.484 ; 9.714        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a76~porta_address_reg0 ;
; 9.484 ; 9.714        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a76~porta_datain_reg0  ;
; 9.484 ; 9.714        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a76~porta_we_reg       ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a40~porta_address_reg0 ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a40~porta_datain_reg0  ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a40~porta_we_reg       ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a48~porta_address_reg0 ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a48~porta_datain_reg0  ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a48~porta_we_reg       ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a56~porta_address_reg0 ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a56~porta_datain_reg0  ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a56~porta_we_reg       ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a64~porta_address_reg0 ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a64~porta_datain_reg0  ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a64~porta_we_reg       ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a68~porta_address_reg0 ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a68~porta_datain_reg0  ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a68~porta_we_reg       ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a72~porta_address_reg0 ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a72~porta_datain_reg0  ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a72~porta_we_reg       ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a80~porta_address_reg0 ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a80~porta_datain_reg0  ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a80~porta_we_reg       ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a84~porta_address_reg0 ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a84~porta_datain_reg0  ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a84~porta_we_reg       ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a28~porta_address_reg0 ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a28~porta_datain_reg0  ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a28~porta_we_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a12~porta_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a12~porta_we_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a16~porta_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a16~porta_we_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a20~porta_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a20~porta_we_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a24~porta_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a24~porta_datain_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a24~porta_we_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a36~porta_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a36~porta_datain_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a36~porta_we_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a44~porta_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a44~porta_datain_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a44~porta_we_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a4~porta_address_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a4~porta_we_reg        ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a0~porta_we_reg        ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a32~porta_address_reg0 ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a32~porta_datain_reg0  ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a32~porta_we_reg       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a52~porta_address_reg0 ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a52~porta_datain_reg0  ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a52~porta_we_reg       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a60~porta_address_reg0 ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a60~porta_datain_reg0  ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a60~porta_we_reg       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a8~porta_address_reg0  ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a8~porta_we_reg        ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a92~porta_address_reg0 ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a92~porta_datain_reg0  ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a92~porta_we_reg       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a96~porta_address_reg0 ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a96~porta_datain_reg0  ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a96~porta_we_reg       ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a88~porta_address_reg0 ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a88~porta_datain_reg0  ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a88~porta_we_reg       ;
; 9.585 ; 9.769        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[12][5]                                                                                                ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                                                      ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0]                                                                                                      ;
; 9.588 ; 9.772        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[12][1]                                                                                                ;
; 9.588 ; 9.772        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[12][2]                                                                                                ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                             ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                                            ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                           ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[2]                                                                ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[3]                                                                ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_txd                                                                   ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|ld                                                                         ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|shift                                                                      ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[9][6]                                                                                                 ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[46]                                                                                                                                                                          ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[48]                                                                                                                                                                          ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[51]                                                                                                                                                                          ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[53]                                                                                                                                                                          ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[72]                                                                                                                                                                          ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[76]                                                                                                                                                                          ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[77]                                                                                                                                                                          ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87]                                                                                                                                                                          ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[97]                                                                                                                                                                          ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]                                                                                                                                                                       ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]                                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                      ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------+------------+----------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                           ; Clock Edge ; Target                                                                                 ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------+------------+----------------------------------------------------------------------------------------+
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mhd           ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oHD           ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]      ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]      ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]      ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]      ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]      ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]      ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]      ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]      ;
; 14.901 ; 15.117       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[0]     ;
; 14.901 ; 15.117       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[4]     ;
; 14.909 ; 15.125       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd           ;
; 14.909 ; 15.125       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oVD           ;
; 14.910 ; 15.126       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[1]     ;
; 14.910 ; 15.126       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2]     ;
; 14.910 ; 15.126       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[5]     ;
; 14.910 ; 15.126       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[6]     ;
; 14.910 ; 15.126       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[7]     ;
; 14.910 ; 15.126       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[1]     ;
; 14.910 ; 15.126       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[3]     ;
; 14.910 ; 15.126       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[4]     ;
; 14.910 ; 15.126       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[5]     ;
; 14.910 ; 15.126       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[6]     ;
; 14.910 ; 15.126       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[7]     ;
; 14.910 ; 15.126       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[1]     ;
; 14.911 ; 15.127       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[3]     ;
; 14.912 ; 15.128       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[0]     ;
; 14.912 ; 15.128       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2]     ;
; 14.912 ; 15.128       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[0]     ;
; 14.912 ; 15.128       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[2]     ;
; 14.912 ; 15.128       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3]     ;
; 14.912 ; 15.128       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[4]     ;
; 14.912 ; 15.128       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5]     ;
; 14.912 ; 15.128       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[6]     ;
; 14.912 ; 15.128       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[7]     ;
; 14.912 ; 15.128       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ;
; 14.912 ; 15.128       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ;
; 14.912 ; 15.128       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[2]  ;
; 14.912 ; 15.128       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ;
; 14.912 ; 15.128       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ;
; 14.912 ; 15.128       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[0] ;
; 14.912 ; 15.128       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[2] ;
; 14.912 ; 15.128       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[3] ;
; 14.912 ; 15.128       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[7] ;
; 14.912 ; 15.128       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ;
; 14.912 ; 15.128       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ;
; 14.912 ; 15.128       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ;
; 14.912 ; 15.128       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ;
; 14.912 ; 15.128       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ;
; 14.912 ; 15.128       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ;
; 14.912 ; 15.128       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ;
; 14.912 ; 15.128       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ;
; 14.914 ; 15.130       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]      ;
; 14.987 ; 15.171       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]      ;
; 14.989 ; 15.173       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[0]     ;
; 14.989 ; 15.173       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2]     ;
; 14.989 ; 15.173       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[0]     ;
; 14.989 ; 15.173       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[2]     ;
; 14.989 ; 15.173       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3]     ;
; 14.989 ; 15.173       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[4]     ;
; 14.989 ; 15.173       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5]     ;
; 14.989 ; 15.173       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[6]     ;
; 14.989 ; 15.173       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[7]     ;
; 14.989 ; 15.173       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ;
; 14.989 ; 15.173       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ;
; 14.989 ; 15.173       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[2]  ;
; 14.989 ; 15.173       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ;
; 14.989 ; 15.173       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ;
; 14.989 ; 15.173       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[0] ;
; 14.989 ; 15.173       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[2] ;
; 14.989 ; 15.173       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[3] ;
; 14.989 ; 15.173       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[7] ;
; 14.989 ; 15.173       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ;
; 14.989 ; 15.173       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ;
; 14.989 ; 15.173       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ;
; 14.989 ; 15.173       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ;
; 14.989 ; 15.173       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ;
; 14.989 ; 15.173       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ;
; 14.989 ; 15.173       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ;
; 14.989 ; 15.173       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ;
; 14.991 ; 15.175       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[1]     ;
; 14.991 ; 15.175       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2]     ;
; 14.991 ; 15.175       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[3]     ;
; 14.991 ; 15.175       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[5]     ;
; 14.991 ; 15.175       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[6]     ;
; 14.991 ; 15.175       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[1]     ;
; 14.991 ; 15.175       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[3]     ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------+------------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.495 ; 49.725       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a16~portb_address_reg0                                                                                                                           ;
; 49.495 ; 49.725       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a28~portb_address_reg0                                                                                                                           ;
; 49.495 ; 49.725       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a36~portb_address_reg0                                                                                                                           ;
; 49.495 ; 49.725       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a48~portb_address_reg0                                                                                                                           ;
; 49.495 ; 49.725       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a56~portb_address_reg0                                                                                                                           ;
; 49.495 ; 49.725       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a72~portb_address_reg0                                                                                                                           ;
; 49.495 ; 49.725       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a76~portb_address_reg0                                                                                                                           ;
; 49.495 ; 49.725       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a80~portb_address_reg0                                                                                                                           ;
; 49.495 ; 49.725       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a84~portb_address_reg0                                                                                                                           ;
; 49.495 ; 49.725       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a88~portb_address_reg0                                                                                                                           ;
; 49.496 ; 49.726       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                            ;
; 49.496 ; 49.726       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a12~portb_address_reg0                                                                                                                           ;
; 49.496 ; 49.726       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a20~portb_address_reg0                                                                                                                           ;
; 49.496 ; 49.726       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a24~portb_address_reg0                                                                                                                           ;
; 49.496 ; 49.726       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a32~portb_address_reg0                                                                                                                           ;
; 49.496 ; 49.726       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a40~portb_address_reg0                                                                                                                           ;
; 49.496 ; 49.726       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a44~portb_address_reg0                                                                                                                           ;
; 49.496 ; 49.726       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a4~portb_address_reg0                                                                                                                            ;
; 49.496 ; 49.726       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a52~portb_address_reg0                                                                                                                           ;
; 49.496 ; 49.726       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a60~portb_address_reg0                                                                                                                           ;
; 49.496 ; 49.726       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a64~portb_address_reg0                                                                                                                           ;
; 49.496 ; 49.726       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a68~portb_address_reg0                                                                                                                           ;
; 49.496 ; 49.726       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a8~portb_address_reg0                                                                                                                            ;
; 49.496 ; 49.726       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a92~portb_address_reg0                                                                                                                           ;
; 49.496 ; 49.726       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a96~portb_address_reg0                                                                                                                           ;
; 49.541 ; 49.757       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                         ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                                    ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                                    ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                                    ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                                    ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_138|dffs[0] ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_138|dffs[1] ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_138|dffs[2] ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_139|dffs[0] ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_141|dffs[2] ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_240|dffs[0] ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_240|dffs[1] ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_241|dffs[0] ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_277|dffs[0] ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_277|dffs[1] ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_278|dffs[0] ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_280|dffs[0] ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_280|dffs[1] ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_280|dffs[2] ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_281|dffs[0] ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[0]   ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[1]   ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_5|dffs[0]   ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                 ;
; 49.588 ; 49.772       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                                                                                                ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                     ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                             ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                                                                                               ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                                                                               ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                                                                                               ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                                                                                               ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                                                                                               ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                                                                                               ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                                                                                               ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                 ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                 ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                 ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                 ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                 ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                 ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                                                                                                 ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                                                                                                 ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                                                                                                 ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                              ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                              ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                              ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                              ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                              ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                              ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                              ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                              ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                              ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                              ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                                  ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                  ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                                  ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                                  ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                  ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                          ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                          ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                          ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                          ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                     ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                     ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                     ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                     ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                     ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                          ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                         ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                         ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                         ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                         ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                         ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                         ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 1.517 ; 1.994 ; Rise       ; CLOCK_50            ;
; MTL_TOUCH_INT_n     ; CLOCK_50            ; 5.280 ; 5.817 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 3.552 ; 3.746 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 5.910 ; 6.179 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; -1.139 ; -1.615 ; Rise       ; CLOCK_50            ;
; MTL_TOUCH_INT_n     ; CLOCK_50            ; -1.630 ; -2.131 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.246  ; 0.120  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.182 ; -1.396 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                      ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                 ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------+
; MTL_TOUCH_I2C_SCL   ; CLOCK_50            ; 5.979  ; 6.031  ; Rise       ; CLOCK_50                                                        ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 6.054  ; 6.126  ; Rise       ; CLOCK_50                                                        ;
; altera_reserved_tdo ; altera_reserved_tck ; 10.887 ; 11.397 ; Fall       ; altera_reserved_tck                                             ;
; MTL_B[*]            ; CLOCK_50            ; 5.832  ; 5.516  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 4.853  ; 4.845  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 4.400  ; 4.391  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 4.503  ; 4.480  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 3.828  ; 3.761  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 5.102  ; 5.142  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 4.679  ; 4.659  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]           ; CLOCK_50            ; 4.217  ; 4.129  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 5.832  ; 5.516  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 5.843  ; 5.499  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 4.357  ; 4.278  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 5.843  ; 5.499  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 3.855  ; 3.792  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 4.331  ; 4.266  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 3.838  ; 3.777  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]           ; CLOCK_50            ; 4.746  ; 4.729  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 4.913  ; 4.896  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 4.763  ; 4.760  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 4.505  ; 4.433  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 4.465  ; 4.423  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 4.371  ; 4.322  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 3.828  ; 3.761  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 4.116  ; 4.041  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 4.465  ; 4.423  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 4.085  ; 4.008  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 4.363  ; 4.287  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 3.856  ; 3.793  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 3.876  ; 3.805  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 4.571  ; 4.570  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 12.530 ;        ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 12.454 ; Fall       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                              ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                 ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------+
; MTL_TOUCH_I2C_SCL   ; CLOCK_50            ; 5.779  ; 5.832  ; Rise       ; CLOCK_50                                                        ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 5.850  ; 5.923  ; Rise       ; CLOCK_50                                                        ;
; altera_reserved_tdo ; altera_reserved_tck ; 8.658  ; 9.170  ; Fall       ; altera_reserved_tck                                             ;
; MTL_B[*]            ; CLOCK_50            ; 3.316  ; 3.248  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 4.305  ; 4.294  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 3.863  ; 3.852  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 3.967  ; 3.942  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 3.316  ; 3.248  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 4.543  ; 4.579  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 4.136  ; 4.114  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]           ; CLOCK_50            ; 3.690  ; 3.602  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 5.319  ; 5.001  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 3.326  ; 3.264  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 3.825  ; 3.746  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 5.331  ; 4.986  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 3.343  ; 3.278  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 3.800  ; 3.734  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 3.326  ; 3.264  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]           ; CLOCK_50            ; 4.201  ; 4.182  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 4.361  ; 4.341  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 4.217  ; 4.211  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 3.967  ; 3.894  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 3.317  ; 3.249  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 3.838  ; 3.787  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 3.317  ; 3.249  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 3.593  ; 3.517  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 3.928  ; 3.885  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 3.564  ; 3.486  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 3.830  ; 3.754  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 3.343  ; 3.279  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 3.363  ; 3.291  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 4.033  ; 4.028  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 12.082 ;        ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 12.006 ; Fall       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                     ;
+------------+-----------------+-----------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                      ; Note ;
+------------+-----------------+-----------------------------------------------------------------+------+
; 50.44 MHz  ; 50.44 MHz       ; CLOCK_50                                                        ;      ;
; 63.22 MHz  ; 63.22 MHz       ; altera_reserved_tck                                             ;      ;
; 162.28 MHz ; 162.28 MHz      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-----------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                       ;
+-----------------------------------------------------------------+--------+---------------+
; Clock                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------+--------+---------------+
; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -3.215 ; -50.935       ;
; CLOCK_50                                                        ; -1.727 ; -15.363       ;
; altera_reserved_tck                                             ; 42.091 ; 0.000         ;
+-----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                       ;
+-----------------------------------------------------------------+-------+---------------+
; Clock                                                           ; Slack ; End Point TNS ;
+-----------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                        ; 0.226 ; 0.000         ;
; altera_reserved_tck                                             ; 0.311 ; 0.000         ;
; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.407 ; 0.000         ;
+-----------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                    ;
+-----------------------------------------------------------------+--------+---------------+
; Clock                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------+--------+---------------+
; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -3.916 ; -183.597      ;
; CLOCK_50                                                        ; 17.463 ; 0.000         ;
; altera_reserved_tck                                             ; 48.845 ; 0.000         ;
+-----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                    ;
+-----------------------------------------------------------------+-------+---------------+
; Clock                                                           ; Slack ; End Point TNS ;
+-----------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                             ; 1.017 ; 0.000         ;
; CLOCK_50                                                        ; 1.753 ; 0.000         ;
; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.312 ; 0.000         ;
+-----------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                         ;
+-----------------------------------------------------------------+--------+---------------+
; Clock                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                        ; 9.484  ; 0.000         ;
; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.894 ; 0.000         ;
; altera_reserved_tck                                             ; 49.444 ; 0.000         ;
+-----------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                         ; To Node                                                                                ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; -3.215 ; reset_delay:reset_delay_inst|cont[26]                                             ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.685     ; 2.091      ;
; -3.100 ; reset_delay:reset_delay_inst|cont[26]                                             ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.685     ; 1.976      ;
; -3.084 ; reset_delay:reset_delay_inst|cont[26]                                             ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.685     ; 1.960      ;
; -3.083 ; reset_delay:reset_delay_inst|cont[26]                                             ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.685     ; 1.959      ;
; -3.082 ; reset_delay:reset_delay_inst|cont[26]                                             ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.685     ; 1.958      ;
; -3.053 ; reset_delay:reset_delay_inst|cont[26]                                             ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.685     ; 1.929      ;
; -2.946 ; reset_delay:reset_delay_inst|cont[26]                                             ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.685     ; 1.822      ;
; -2.944 ; reset_delay:reset_delay_inst|cont[26]                                             ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.685     ; 1.820      ;
; -2.944 ; reset_delay:reset_delay_inst|cont[26]                                             ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.685     ; 1.820      ;
; -2.944 ; reset_delay:reset_delay_inst|cont[26]                                             ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.685     ; 1.820      ;
; -2.942 ; reset_delay:reset_delay_inst|cont[26]                                             ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.685     ; 1.818      ;
; -2.942 ; reset_delay:reset_delay_inst|cont[26]                                             ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.685     ; 1.818      ;
; -2.941 ; reset_delay:reset_delay_inst|cont[26]                                             ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.685     ; 1.817      ;
; -2.941 ; reset_delay:reset_delay_inst|cont[26]                                             ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.685     ; 1.817      ;
; -2.940 ; reset_delay:reset_delay_inst|cont[26]                                             ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[2]  ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.685     ; 1.816      ;
; -2.917 ; reset_delay:reset_delay_inst|cont[26]                                             ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.685     ; 1.793      ;
; -2.917 ; reset_delay:reset_delay_inst|cont[26]                                             ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.685     ; 1.793      ;
; -2.609 ; mtl_controller:comb_5|ColorData[10]                                               ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.680     ; 1.490      ;
; -2.540 ; mtl_controller:comb_5|ColorData[0]                                                ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.680     ; 1.421      ;
; -2.539 ; mtl_controller:comb_5|ColorData[0]                                                ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.680     ; 1.420      ;
; -2.522 ; mtl_controller:comb_5|ColorData[0]                                                ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.680     ; 1.403      ;
; -2.482 ; mtl_controller:comb_5|ColorData[15]                                               ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.680     ; 1.363      ;
; -2.440 ; mtl_controller:comb_5|ColorData[0]                                                ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.680     ; 1.321      ;
; -2.395 ; mtl_controller:comb_5|ColorData[19]                                               ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.680     ; 1.276      ;
; -2.394 ; mtl_controller:comb_5|ColorData[15]                                               ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.680     ; 1.275      ;
; -2.357 ; mtl_controller:comb_5|ColorData[18]                                               ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.680     ; 1.238      ;
; -2.357 ; mtl_controller:comb_5|ColorData[16]                                               ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.680     ; 1.238      ;
; -2.341 ; mtl_controller:comb_5|ColorData[8]                                                ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.680     ; 1.222      ;
; -2.339 ; mtl_controller:comb_5|ColorData[10]                                               ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.680     ; 1.220      ;
; -2.335 ; mtl_controller:comb_5|ColorData[10]                                               ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.680     ; 1.216      ;
; -2.330 ; mtl_controller:comb_5|ColorData[1]                                                ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[2]  ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.680     ; 1.211      ;
; -2.329 ; mtl_controller:comb_5|ColorData[1]                                                ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.680     ; 1.210      ;
; -2.309 ; mtl_controller:comb_5|ColorData[7]                                                ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.680     ; 1.190      ;
; -2.239 ; mtl_controller:comb_5|ColorData[16]                                               ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.680     ; 1.120      ;
; 24.141 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 6.452      ;
; 24.141 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 6.452      ;
; 24.142 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 6.451      ;
; 24.148 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 6.445      ;
; 24.192 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 6.401      ;
; 24.192 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 6.401      ;
; 24.193 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 6.400      ;
; 24.199 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 6.394      ;
; 24.236 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 6.357      ;
; 24.252 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 6.341      ;
; 24.253 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 6.340      ;
; 24.254 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 6.339      ;
; 24.355 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 6.238      ;
; 24.357 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 6.236      ;
; 24.359 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 6.234      ;
; 24.386 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 6.207      ;
; 24.402 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 6.191      ;
; 24.403 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 6.190      ;
; 24.404 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 6.189      ;
; 24.406 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 6.187      ;
; 24.408 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 6.185      ;
; 24.410 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 6.183      ;
; 24.470 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 6.123      ;
; 24.479 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 6.114      ;
; 24.486 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 6.107      ;
; 24.487 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 6.106      ;
; 24.488 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 6.105      ;
; 24.497 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 6.096      ;
; 24.497 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 6.096      ;
; 24.498 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 6.095      ;
; 24.504 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 6.089      ;
; 24.504 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 6.089      ;
; 24.505 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 6.088      ;
; 24.511 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 6.082      ;
; 24.530 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 6.063      ;
; 24.542 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 6.051      ;
; 24.558 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 6.035      ;
; 24.559 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 6.034      ;
; 24.560 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 6.033      ;
; 24.654 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 5.939      ;
; 24.655 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 5.938      ;
; 24.656 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 5.937      ;
; 24.657 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 5.936      ;
; 24.661 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 5.932      ;
; 24.673 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 5.920      ;
; 24.674 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 5.919      ;
; 24.675 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 5.918      ;
; 24.711 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 5.882      ;
; 24.713 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 5.880      ;
; 24.713 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 5.880      ;
; 24.715 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 5.878      ;
; 24.738 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 5.855      ;
; 24.739 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 5.854      ;
; 24.743 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 5.850      ;
; 24.743 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 5.850      ;
; 24.744 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 5.849      ;
; 24.745 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 5.848      ;
; 24.750 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 5.843      ;
; 24.755 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 5.838      ;
; 24.755 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 5.838      ;
; 24.756 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[2]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 5.837      ;
; 24.757 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 5.836      ;
; 24.758 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 5.835      ;
; 24.760 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 5.833      ;
; 24.806 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 5.787      ;
; 24.806 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.295      ; 5.787      ;
+--------+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------+-------------------------------------+-----------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                          ; To Node                             ; Launch Clock                                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------+-------------------------------------+-----------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.727 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; mtl_controller:comb_5|ColorData[10] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.857      ;
; -1.727 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; mtl_controller:comb_5|ColorData[15] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.857      ;
; -1.727 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; mtl_controller:comb_5|ColorData[1]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.857      ;
; -1.725 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; mtl_controller:comb_5|ColorData[10] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.855      ;
; -1.725 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; mtl_controller:comb_5|ColorData[15] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.855      ;
; -1.725 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; mtl_controller:comb_5|ColorData[1]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.855      ;
; -1.697 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; mtl_controller:comb_5|ColorData[16] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.827      ;
; -1.697 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; mtl_controller:comb_5|ColorData[18] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.827      ;
; -1.697 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; mtl_controller:comb_5|ColorData[19] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.827      ;
; -1.697 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; mtl_controller:comb_5|ColorData[0]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.827      ;
; -1.697 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; mtl_controller:comb_5|ColorData[8]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.827      ;
; -1.697 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; mtl_controller:comb_5|ColorData[7]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.827      ;
; -1.694 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; mtl_controller:comb_5|ColorData[10] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.824      ;
; -1.694 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; mtl_controller:comb_5|ColorData[15] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.824      ;
; -1.694 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; mtl_controller:comb_5|ColorData[1]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.824      ;
; -1.693 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; mtl_controller:comb_5|ColorData[16] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.823      ;
; -1.693 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; mtl_controller:comb_5|ColorData[18] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.823      ;
; -1.693 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; mtl_controller:comb_5|ColorData[19] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.823      ;
; -1.693 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; mtl_controller:comb_5|ColorData[0]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.823      ;
; -1.693 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; mtl_controller:comb_5|ColorData[8]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.823      ;
; -1.693 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; mtl_controller:comb_5|ColorData[7]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.823      ;
; -1.687 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; mtl_controller:comb_5|ColorData[10] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.817      ;
; -1.687 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; mtl_controller:comb_5|ColorData[15] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.817      ;
; -1.687 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; mtl_controller:comb_5|ColorData[1]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.817      ;
; -1.639 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; mtl_controller:comb_5|ColorData[16] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.769      ;
; -1.639 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; mtl_controller:comb_5|ColorData[18] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.769      ;
; -1.639 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; mtl_controller:comb_5|ColorData[19] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.769      ;
; -1.639 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; mtl_controller:comb_5|ColorData[0]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.769      ;
; -1.639 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; mtl_controller:comb_5|ColorData[8]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.769      ;
; -1.639 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; mtl_controller:comb_5|ColorData[7]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.769      ;
; -1.632 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; mtl_controller:comb_5|ColorData[16] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.762      ;
; -1.632 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; mtl_controller:comb_5|ColorData[18] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.762      ;
; -1.632 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; mtl_controller:comb_5|ColorData[19] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.762      ;
; -1.632 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; mtl_controller:comb_5|ColorData[0]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.762      ;
; -1.632 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; mtl_controller:comb_5|ColorData[8]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.762      ;
; -1.632 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; mtl_controller:comb_5|ColorData[7]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.762      ;
; -1.538 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; mtl_controller:comb_5|ColorData[10] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.668      ;
; -1.538 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; mtl_controller:comb_5|ColorData[15] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.668      ;
; -1.538 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; mtl_controller:comb_5|ColorData[1]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.668      ;
; -1.538 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; mtl_controller:comb_5|ColorData[10] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.668      ;
; -1.538 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; mtl_controller:comb_5|ColorData[15] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.668      ;
; -1.538 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; mtl_controller:comb_5|ColorData[1]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.668      ;
; -1.533 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; mtl_controller:comb_5|ColorData[10] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.663      ;
; -1.533 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; mtl_controller:comb_5|ColorData[15] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.663      ;
; -1.533 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; mtl_controller:comb_5|ColorData[1]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.663      ;
; -1.533 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; mtl_controller:comb_5|ColorData[10] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.663      ;
; -1.533 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; mtl_controller:comb_5|ColorData[15] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.663      ;
; -1.533 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; mtl_controller:comb_5|ColorData[1]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.663      ;
; -1.509 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; mtl_controller:comb_5|ColorData[16] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.639      ;
; -1.509 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; mtl_controller:comb_5|ColorData[18] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.639      ;
; -1.509 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; mtl_controller:comb_5|ColorData[19] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.639      ;
; -1.509 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; mtl_controller:comb_5|ColorData[0]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.639      ;
; -1.509 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; mtl_controller:comb_5|ColorData[8]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.639      ;
; -1.509 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; mtl_controller:comb_5|ColorData[7]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.639      ;
; -1.484 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]  ; mtl_controller:comb_5|ColorData[10] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.269      ; 3.285      ;
; -1.484 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]  ; mtl_controller:comb_5|ColorData[15] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.269      ; 3.285      ;
; -1.484 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]  ; mtl_controller:comb_5|ColorData[1]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.269      ; 3.285      ;
; -1.483 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; mtl_controller:comb_5|ColorData[16] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.613      ;
; -1.483 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; mtl_controller:comb_5|ColorData[18] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.613      ;
; -1.483 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; mtl_controller:comb_5|ColorData[19] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.613      ;
; -1.483 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; mtl_controller:comb_5|ColorData[0]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.613      ;
; -1.483 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; mtl_controller:comb_5|ColorData[8]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.613      ;
; -1.483 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; mtl_controller:comb_5|ColorData[7]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.613      ;
; -1.480 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; mtl_controller:comb_5|ColorData[10] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.610      ;
; -1.480 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; mtl_controller:comb_5|ColorData[15] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.610      ;
; -1.480 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; mtl_controller:comb_5|ColorData[1]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.610      ;
; -1.478 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; mtl_controller:comb_5|ColorData[10] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.608      ;
; -1.478 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; mtl_controller:comb_5|ColorData[15] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.608      ;
; -1.478 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; mtl_controller:comb_5|ColorData[1]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.608      ;
; -1.478 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; mtl_controller:comb_5|ColorData[16] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.608      ;
; -1.478 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; mtl_controller:comb_5|ColorData[18] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.608      ;
; -1.478 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; mtl_controller:comb_5|ColorData[19] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.608      ;
; -1.478 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; mtl_controller:comb_5|ColorData[0]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.608      ;
; -1.478 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; mtl_controller:comb_5|ColorData[8]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.608      ;
; -1.478 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; mtl_controller:comb_5|ColorData[7]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.608      ;
; -1.478 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; mtl_controller:comb_5|ColorData[16] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.608      ;
; -1.478 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; mtl_controller:comb_5|ColorData[18] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.608      ;
; -1.478 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; mtl_controller:comb_5|ColorData[19] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.608      ;
; -1.478 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; mtl_controller:comb_5|ColorData[0]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.608      ;
; -1.478 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; mtl_controller:comb_5|ColorData[8]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.608      ;
; -1.478 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; mtl_controller:comb_5|ColorData[7]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.608      ;
; -1.455 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]  ; mtl_controller:comb_5|ColorData[16] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.269      ; 3.256      ;
; -1.455 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]  ; mtl_controller:comb_5|ColorData[18] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.269      ; 3.256      ;
; -1.455 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]  ; mtl_controller:comb_5|ColorData[19] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.269      ; 3.256      ;
; -1.455 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]  ; mtl_controller:comb_5|ColorData[0]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.269      ; 3.256      ;
; -1.455 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]  ; mtl_controller:comb_5|ColorData[8]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.269      ; 3.256      ;
; -1.455 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]  ; mtl_controller:comb_5|ColorData[7]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.269      ; 3.256      ;
; -1.449 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; mtl_controller:comb_5|ColorData[16] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.579      ;
; -1.449 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; mtl_controller:comb_5|ColorData[18] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.579      ;
; -1.449 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; mtl_controller:comb_5|ColorData[19] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.579      ;
; -1.449 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; mtl_controller:comb_5|ColorData[0]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.579      ;
; -1.449 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; mtl_controller:comb_5|ColorData[8]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.579      ;
; -1.449 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; mtl_controller:comb_5|ColorData[7]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.579      ;
; -1.430 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; mtl_controller:comb_5|ColorData[10] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.560      ;
; -1.430 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; mtl_controller:comb_5|ColorData[15] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.560      ;
; -1.430 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; mtl_controller:comb_5|ColorData[1]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.560      ;
; -1.425 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; mtl_controller:comb_5|ColorData[16] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.555      ;
; -1.425 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; mtl_controller:comb_5|ColorData[18] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.555      ;
; -1.425 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; mtl_controller:comb_5|ColorData[19] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.555      ;
; -1.425 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; mtl_controller:comb_5|ColorData[0]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.598      ; 3.555      ;
+--------+------------------------------------------------------------------------------------+-------------------------------------+-----------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 42.091 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 8.143      ;
; 42.151 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 8.083      ;
; 42.468 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 7.768      ;
; 42.559 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 7.674      ;
; 43.269 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 6.968      ;
; 43.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 6.836      ;
; 43.716 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 6.517      ;
; 43.840 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 6.396      ;
; 44.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 5.963      ;
; 44.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 5.825      ;
; 44.392 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 5.844      ;
; 44.490 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 5.743      ;
; 44.889 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 5.344      ;
; 45.242 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 4.995      ;
; 45.333 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 4.903      ;
; 45.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 4.834      ;
; 45.775 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 4.465      ;
; 46.043 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 4.193      ;
; 46.210 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 4.026      ;
; 46.601 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 3.641      ;
; 46.937 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 3.296      ;
; 47.352 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.884      ;
; 47.481 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.755      ;
; 47.604 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.632      ;
; 47.734 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 2.501      ;
; 47.898 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 2.336      ;
; 48.300 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 1.934      ;
; 49.423 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 0.811      ;
; 93.508 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.424      ;
; 93.568 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.364      ;
; 93.742 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.190      ;
; 93.746 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.186      ;
; 93.802 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.130      ;
; 93.806 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.126      ;
; 93.885 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.049      ;
; 93.976 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.955      ;
; 94.119 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.815      ;
; 94.123 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.811      ;
; 94.210 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.721      ;
; 94.214 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.717      ;
; 94.686 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.249      ;
; 94.817 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.117      ;
; 94.894 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.041      ;
; 94.895 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.040      ;
; 94.895 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.040      ;
; 94.896 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.039      ;
; 94.897 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.038      ;
; 94.897 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.038      ;
; 94.905 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.030      ;
; 94.920 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.015      ;
; 94.924 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.011      ;
; 94.959 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.975      ;
; 94.959 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.975      ;
; 94.959 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.975      ;
; 94.959 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.975      ;
; 94.959 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.975      ;
; 94.959 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.975      ;
; 94.959 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.975      ;
; 94.959 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.975      ;
; 94.959 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.975      ;
; 94.959 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.975      ;
; 94.959 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.975      ;
; 94.959 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.975      ;
; 94.959 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.975      ;
; 94.959 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.975      ;
; 94.959 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.975      ;
; 94.959 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.975      ;
; 94.992 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.945      ;
; 94.992 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.945      ;
; 94.992 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.945      ;
; 94.992 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.945      ;
; 94.992 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.945      ;
; 94.992 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.945      ;
; 94.992 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.945      ;
; 94.992 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.945      ;
; 94.992 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.945      ;
; 94.992 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.945      ;
; 94.992 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.945      ;
; 94.992 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.945      ;
; 94.992 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.945      ;
; 94.992 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.945      ;
; 94.992 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.945      ;
; 94.992 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.945      ;
; 95.029 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.906      ;
; 95.031 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.904      ;
; 95.031 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.904      ;
; 95.031 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.904      ;
; 95.031 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.904      ;
; 95.035 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.900      ;
; 95.035 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.900      ;
; 95.038 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.897      ;
; 95.039 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.896      ;
; 95.051 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.883      ;
; 95.055 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.879      ;
; 95.111 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.824      ;
; 95.115 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.820      ;
; 95.118 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.817      ;
; 95.120 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.815      ;
; 95.122 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.813      ;
; 95.123 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.812      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.226 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a4~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.736      ;
; 0.287 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a40~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.343      ; 0.799      ;
; 0.288 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][86]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a84~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.343      ; 0.800      ;
; 0.288 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|pulseGenerator:generator|touch_count_actual[2]                                                                                                      ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|pulseGenerator:generator|pulse2to1                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.590      ; 1.022      ;
; 0.289 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|pulseGenerator:generator|touch_count_actual[2]                                                                                                      ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|pulseGenerator:generator|pulse1to2                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.590      ; 1.023      ;
; 0.290 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a36~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.801      ;
; 0.294 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a28~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.804      ;
; 0.296 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][32]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a32~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.809      ;
; 0.296 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][57]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a56~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.806      ;
; 0.297 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][82]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a80~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.343      ; 0.809      ;
; 0.297 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][93]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a92~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.808      ;
; 0.298 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a36~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.812      ;
; 0.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a4~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 0.805      ;
; 0.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][73]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a72~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.810      ;
; 0.300 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a16~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.811      ;
; 0.300 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][74]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a72~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.811      ;
; 0.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][34]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a32~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.812      ;
; 0.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a8~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.811      ;
; 0.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][83]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a80~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.343      ; 0.813      ;
; 0.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][85]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a84~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.815      ;
; 0.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a28~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.812      ;
; 0.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a36~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.813      ;
; 0.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][62]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a60~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.815      ;
; 0.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][72]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a72~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.813      ;
; 0.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][77]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a76~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.812      ;
; 0.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a20~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.816      ;
; 0.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][66]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a64~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.817      ;
; 0.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a28~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 0.810      ;
; 0.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][87]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a84~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.815      ;
; 0.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a16~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.816      ;
; 0.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][76]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a76~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.815      ;
; 0.306 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a24~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.816      ;
; 0.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][63]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a60~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.821      ;
; 0.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][75]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a72~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.819      ;
; 0.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.820      ;
; 0.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][64]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a64~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.820      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a32~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.821      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                                                 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                                                 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                                                    ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|touch_buffer:touch_buffer_north|active                                                                                                              ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|touch_buffer:touch_buffer_north|active                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|touch_buffer:touch_buffer_south|active                                                                                                              ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|touch_buffer:touch_buffer_south|active                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|touch_buffer:touch_buffer_east|active                                                                                                               ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|touch_buffer:touch_buffer_east|active                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][61]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a60~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.825      ;
; 0.312 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[0]                                                                                                        ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[0]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[5]                                                                                                        ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[5]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                                                 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[6]                                                                                                        ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[6]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[4]                                                                                                        ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[4]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[7]                                                                                                        ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[7]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|flag                                                                                                         ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|flag                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                                 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                                                 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                                                 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                                                 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|txr[0]                                                                                                       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|txr[0]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|txr[4]                                                                                                       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|txr[4]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                        ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                             ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                                         ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                         ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                             ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                              ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                              ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                          ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                             ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|touch_buffer:touch_buffer_west|active                                                                                                               ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|touch_buffer:touch_buffer_west|active                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a16~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.825      ;
; 0.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][67]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a64~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.825      ;
; 0.315 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a20~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.828      ;
; 0.315 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a36~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.829      ;
; 0.315 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][59]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a56~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.825      ;
; 0.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][81]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a80~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.343      ; 0.828      ;
; 0.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][92]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a92~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.828      ;
; 0.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.828      ;
; 0.318 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a12~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.346      ; 0.833      ;
; 0.318 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a4~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.828      ;
; 0.318 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][95]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a92~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.348      ; 0.835      ;
; 0.318 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][90]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a88~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.346      ; 0.833      ;
; 0.319 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a16~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.830      ;
; 0.319 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a8~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.340      ; 0.828      ;
; 0.319 ; reset_delay:reset_delay_inst|cont[0]                                                                                                                                                                                     ; reset_delay:reset_delay_inst|cont[0]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]                           ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                                                 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][65]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a64~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.831      ;
; 0.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][71]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a68~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.347      ; 0.838      ;
; 0.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][55]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a52~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.834      ;
; 0.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][91]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a88~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.346      ; 0.838      ;
; 0.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][84]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a84~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.837      ;
; 0.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a44~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.356      ; 0.848      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.330 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.529      ;
; 0.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.534      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_196|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_196|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_199|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_199|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_176|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_176|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_164|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_164|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_150|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_150|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_28|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_28|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_292|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_292|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_257|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_257|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_237|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_237|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_123|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_123|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_94|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_94|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_208|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_208|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_205|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_205|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_314|dffs[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_314|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_190|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_190|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_187|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_187|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_147|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_147|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_144|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_144|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_74|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_74|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_71|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_71|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_54|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_54|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_45|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_45|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_42|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_42|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_39|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_39|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.407 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd           ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oVD           ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.619      ;
; 0.450 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[0]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.664      ;
; 0.452 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.666      ;
; 0.467 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.681      ;
; 0.602 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mhd           ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oHD           ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.801      ;
; 0.683 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[4]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.283     ; 0.544      ;
; 0.684 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[0]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.283     ; 0.545      ;
; 0.703 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.913      ;
; 0.710 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[7]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.920      ;
; 0.710 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[4]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.920      ;
; 0.724 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[0]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.934      ;
; 0.798 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd           ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 1.326      ;
; 0.804 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd           ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 1.332      ;
; 0.886 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[6]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.094      ;
; 0.895 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[2]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.103      ;
; 0.907 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.106      ;
; 0.910 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[3]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.088      ;
; 1.004 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd           ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 1.532      ;
; 1.049 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 1.577      ;
; 1.083 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd           ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 1.611      ;
; 1.095 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.294      ;
; 1.097 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[1]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.275      ;
; 1.130 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[2]  ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[4]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.308      ;
; 1.175 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[7]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.359      ;
; 1.185 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.384      ;
; 1.198 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.397      ;
; 1.201 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.400      ;
; 1.206 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[5]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.390      ;
; 1.207 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[5]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.391      ;
; 1.208 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[1]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.392      ;
; 1.245 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 1.773      ;
; 1.246 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.445      ;
; 1.267 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[1]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.451      ;
; 1.291 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.490      ;
; 1.293 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[6]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.477      ;
; 1.342 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.906      ;
; 1.347 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.546      ;
; 1.376 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.575      ;
; 1.397 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd           ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 1.925      ;
; 1.400 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.599      ;
; 1.419 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[3]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.604      ;
; 1.419 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.618      ;
; 1.425 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.624      ;
; 1.425 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.624      ;
; 1.425 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.624      ;
; 1.425 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.624      ;
; 1.425 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.624      ;
; 1.425 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.624      ;
; 1.425 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.624      ;
; 1.425 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.624      ;
; 1.425 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.624      ;
; 1.429 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.628      ;
; 1.436 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.635      ;
; 1.438 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[2]  ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.622      ;
; 1.440 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[2]  ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[6]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.624      ;
; 1.451 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 2.015      ;
; 1.451 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 2.015      ;
; 1.452 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 2.016      ;
; 1.461 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.660      ;
; 1.465 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.664      ;
; 1.484 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 2.048      ;
; 1.489 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 2.053      ;
; 1.489 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.688      ;
; 1.496 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mhd           ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.695      ;
; 1.517 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.716      ;
; 1.521 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd           ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 2.049      ;
; 1.525 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.724      ;
; 1.527 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.726      ;
; 1.529 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.728      ;
; 1.535 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 2.099      ;
; 1.541 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.740      ;
; 1.546 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.745      ;
; 1.558 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.757      ;
; 1.564 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 2.128      ;
; 1.580 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.779      ;
; 1.584 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.783      ;
; 1.588 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 2.152      ;
; 1.589 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 2.153      ;
; 1.589 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd           ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.801      ;
; 1.590 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 2.154      ;
; 1.593 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[2]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 2.157      ;
; 1.593 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.792      ;
; 1.593 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.792      ;
; 1.594 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 2.158      ;
; 1.594 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 2.158      ;
; 1.597 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 2.161      ;
; 1.597 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 2.161      ;
; 1.597 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 2.161      ;
; 1.598 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.797      ;
; 1.599 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.798      ;
; 1.607 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.806      ;
; 1.616 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.815      ;
; 1.619 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.818      ;
; 1.619 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.818      ;
; 1.619 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.818      ;
; 1.619 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.818      ;
; 1.619 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.818      ;
; 1.619 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.818      ;
; 1.619 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.818      ;
; 1.619 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.818      ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                              ;
+--------+---------------------------------------+------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                            ; Launch Clock ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; -3.916 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.035     ; 2.442      ;
; -3.916 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.035     ; 2.442      ;
; -3.916 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.035     ; 2.442      ;
; -3.916 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.035     ; 2.442      ;
; -3.916 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.035     ; 2.442      ;
; -3.916 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.035     ; 2.442      ;
; -3.916 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.035     ; 2.442      ;
; -3.916 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.035     ; 2.442      ;
; -3.916 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.035     ; 2.442      ;
; -3.916 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.035     ; 2.442      ;
; -3.916 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.035     ; 2.442      ;
; -3.916 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.035     ; 2.442      ;
; -3.916 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.035     ; 2.442      ;
; -3.916 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.035     ; 2.442      ;
; -3.916 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.035     ; 2.442      ;
; -3.916 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.035     ; 2.442      ;
; -3.916 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.035     ; 2.442      ;
; -3.916 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.035     ; 2.442      ;
; -3.916 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.035     ; 2.442      ;
; -3.916 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.035     ; 2.442      ;
; -3.916 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mhd       ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.035     ; 2.442      ;
; -3.916 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oHD       ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.035     ; 2.442      ;
; -3.907 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[0] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.024     ; 2.444      ;
; -3.907 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[4] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.024     ; 2.444      ;
; -3.601 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd       ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.719     ; 2.443      ;
; -3.601 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oVD       ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.719     ; 2.443      ;
; -3.601 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[7] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.723     ; 2.439      ;
; -3.600 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.719     ; 2.442      ;
; -3.593 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[1] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.714     ; 2.440      ;
; -3.593 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[1] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.719     ; 2.435      ;
; -3.593 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[4] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.719     ; 2.435      ;
; -3.593 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[5] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.714     ; 2.440      ;
; -3.593 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[6] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.714     ; 2.440      ;
; -3.593 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[7] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.714     ; 2.440      ;
; -3.593 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[1] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.714     ; 2.440      ;
; -3.593 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.714     ; 2.440      ;
; -3.593 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[5] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.714     ; 2.440      ;
; -3.593 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[6] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.714     ; 2.440      ;
; -3.592 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[3] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.719     ; 2.434      ;
; -3.592 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[3] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.712     ; 2.441      ;
; -3.569 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.685     ; 2.445      ;
; -3.569 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[0] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.685     ; 2.445      ;
; -3.568 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[0] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.688     ; 2.441      ;
; -3.568 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[2] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.691     ; 2.438      ;
; -3.568 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.685     ; 2.444      ;
; -3.568 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[4] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.688     ; 2.441      ;
; -3.568 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[6] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.691     ; 2.438      ;
; -3.568 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[7] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.688     ; 2.441      ;
; -3.568 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.688     ; 2.441      ;
+--------+---------------------------------------+------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.463 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREADY                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.445      ;
; 17.479 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[3]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 2.425      ;
; 17.479 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 2.425      ;
; 17.479 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[5]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 2.425      ;
; 17.479 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[6]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 2.425      ;
; 17.479 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[7]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 2.425      ;
; 17.479 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[8]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 2.425      ;
; 17.479 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[9]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 2.425      ;
; 17.484 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[12]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.441      ;
; 17.484 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[4]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.444      ;
; 17.484 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[2]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.444      ;
; 17.484 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[14]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.441      ;
; 17.484 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[8]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.444      ;
; 17.484 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[6]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.444      ;
; 17.484 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.444      ;
; 17.484 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[11]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.441      ;
; 17.484 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[16]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.441      ;
; 17.484 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.441      ;
; 17.484 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 2.442      ;
; 17.484 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|clk_en        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 2.442      ;
; 17.484 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sto_condition ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 2.442      ;
; 17.484 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 2.442      ;
; 17.484 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSDA          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 2.442      ;
; 17.485 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.440      ;
; 17.485 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.440      ;
; 17.485 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.440      ;
; 17.485 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[15]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.440      ;
; 17.485 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[3]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.440      ;
; 17.485 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.440      ;
; 17.485 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_ack       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.440      ;
; 17.485 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.447      ;
; 17.488 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.436      ;
; 17.488 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.436      ;
; 17.488 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[3]                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.446      ;
; 17.488 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[2]                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.446      ;
; 17.488 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[1]                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.446      ;
; 17.488 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.446      ;
; 17.488 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.449      ;
; 17.488 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[2]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.449      ;
; 17.488 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[3]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.449      ;
; 17.488 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[4]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.449      ;
; 17.488 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[6]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.446      ;
; 17.488 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[7]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.447      ;
; 17.488 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[8]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.446      ;
; 17.488 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[2]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.441      ;
; 17.488 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[0]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.441      ;
; 17.488 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[1]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.441      ;
; 17.488 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[0]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.443      ;
; 17.488 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[1]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.443      ;
; 17.488 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.443      ;
; 17.488 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.447      ;
; 17.488 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[6]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.436      ;
; 17.488 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[7]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.436      ;
; 17.488 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[8]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.436      ;
; 17.489 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[1]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.439      ;
; 17.489 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[5]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.439      ;
; 17.489 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[3]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.439      ;
; 17.489 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[2]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.439      ;
; 17.489 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[4]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.439      ;
; 17.489 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[0]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.439      ;
; 17.489 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[3]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.436      ;
; 17.489 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[4]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.436      ;
; 17.489 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[5]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.436      ;
; 17.489 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[6]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.436      ;
; 17.489 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[7]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.436      ;
; 17.489 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[8]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.436      ;
; 17.489 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[9]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.436      ;
; 17.492 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.445      ;
; 17.492 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[6]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.441      ;
; 17.492 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[5]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.441      ;
; 17.492 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.441      ;
; 17.492 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[1]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.441      ;
; 17.492 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[2]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.441      ;
; 17.492 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[3]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.441      ;
; 17.492 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[4]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.441      ;
; 17.492 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.445      ;
; 17.492 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|flag                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.441      ;
; 17.492 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.445      ;
; 17.492 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[7]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.446      ;
; 17.492 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[6]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.446      ;
; 17.492 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[5]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.446      ;
; 17.492 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[4]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.446      ;
; 17.492 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[3]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.446      ;
; 17.492 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[2]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.446      ;
; 17.492 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.446      ;
; 17.492 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.447      ;
; 17.492 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.447      ;
; 17.492 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.447      ;
; 17.492 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.447      ;
; 17.492 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|pre_touch_int_n                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.441      ;
; 17.493 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.444      ;
; 17.493 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0111                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.444      ;
; 17.493 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1000                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.444      ;
; 17.493 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.444      ;
; 17.493 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.444      ;
; 17.493 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.444      ;
; 17.493 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.444      ;
; 17.493 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.444      ;
; 17.493 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.444      ;
; 17.493 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.435      ;
+--------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.845 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 1.389      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.459      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.459      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.459      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.459      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.459      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.459      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.459      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.459      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.459      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.459      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.459      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.459      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.459      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.459      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.459      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.459      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.463      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.463      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.463      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_20|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.463      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.463      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.463      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.463      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.463      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_25|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.463      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_48|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.463      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_48|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.463      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_48|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.463      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_49|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.463      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_51|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.463      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_51|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.463      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_51|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.463      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_52|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.463      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_54|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.463      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_91|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.455      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_91|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.455      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_91|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.455      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_92|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.455      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_94|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.455      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_94|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.455      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_94|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.455      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_95|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.455      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_138|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.456      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_138|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.456      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_138|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.456      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_139|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.456      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_141|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.456      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_176|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.465      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_176|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.465      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_177|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.465      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_179|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.465      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_179|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.465      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_179|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.465      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_180|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.465      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_182|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.465      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_190|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.470      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_190|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.470      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_191|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.470      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_193|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.470      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_193|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.470      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_193|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.470      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_194|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.470      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_196|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.470      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_199|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.470      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_211|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.470      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_211|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.470      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_212|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.470      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_213|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.470      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_213|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.470      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_213|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.470      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_216|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.470      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.456      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.456      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.456      ;
; 96.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.456      ;
; 96.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.477      ;
; 96.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.477      ;
; 96.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.477      ;
; 96.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.477      ;
; 96.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.477      ;
; 96.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.477      ;
; 96.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.477      ;
; 96.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.477      ;
; 96.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.477      ;
; 96.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.461      ;
; 96.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.469      ;
; 96.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.469      ;
; 96.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.469      ;
; 96.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_11|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.469      ;
; 96.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_13|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.469      ;
; 96.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_25|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.462      ;
; 96.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_25|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.462      ;
; 96.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_26|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.462      ;
; 96.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_28|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.462      ;
; 96.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_28|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.462      ;
; 96.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_28|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.462      ;
; 96.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_29|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.462      ;
; 96.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_33|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.463      ;
; 96.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_33|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.463      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.017 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.216      ;
; 1.158 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.359      ;
; 1.161 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.361      ;
; 1.173 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.371      ;
; 1.173 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.371      ;
; 1.173 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.371      ;
; 1.173 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.371      ;
; 1.173 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.371      ;
; 1.173 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.371      ;
; 1.173 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.371      ;
; 1.173 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.371      ;
; 1.173 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.371      ;
; 1.173 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.371      ;
; 1.173 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.371      ;
; 1.173 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.371      ;
; 1.173 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.371      ;
; 1.173 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.371      ;
; 1.173 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.371      ;
; 1.173 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.371      ;
; 1.199 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.396      ;
; 1.199 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.396      ;
; 1.199 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.396      ;
; 1.199 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.396      ;
; 1.199 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.396      ;
; 1.200 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.398      ;
; 1.205 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.407      ;
; 1.205 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.407      ;
; 1.205 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.407      ;
; 1.205 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.407      ;
; 1.205 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.407      ;
; 1.205 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.407      ;
; 1.205 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.407      ;
; 1.205 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.407      ;
; 1.205 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.407      ;
; 1.205 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.407      ;
; 1.205 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.407      ;
; 1.205 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.407      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.289      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.289      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.289      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.286      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.286      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.289      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.289      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.289      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.289      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.289      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.289      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.289      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.289      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.289      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.289      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.289      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.289      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.289      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.289      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.289      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.289      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.289      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.289      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.289      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.289      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.289      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.289      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.289      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.289      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.289      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.289      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.289      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.289      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.293      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.293      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.293      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.293      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.293      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.293      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.293      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.293      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.293      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.293      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.293      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.293      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.293      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.293      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.293      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.293      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.293      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.293      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.293      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 3.293      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_39|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.285      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_39|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.285      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_40|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.285      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_42|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.285      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_42|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.285      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_42|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.285      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_43|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.285      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_45|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.285      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 3.284      ;
; 3.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 3.284      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.753 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.415      ; 2.312      ;
; 1.782 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 2.308      ;
; 2.085 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.305      ;
; 2.085 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.305      ;
; 2.085 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.305      ;
; 2.086 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[1]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.302      ;
; 2.086 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[5]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.302      ;
; 2.086 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[3]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.302      ;
; 2.086 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[2]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.302      ;
; 2.086 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[4]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.302      ;
; 2.086 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.302      ;
; 2.086 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.299      ;
; 2.086 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.299      ;
; 2.086 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.299      ;
; 2.086 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.299      ;
; 2.086 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.299      ;
; 2.086 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.299      ;
; 2.086 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[9]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.299      ;
; 2.086 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[3]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.309      ;
; 2.086 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[2]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.309      ;
; 2.086 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.309      ;
; 2.086 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[0]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.309      ;
; 2.086 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.312      ;
; 2.086 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.312      ;
; 2.086 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.312      ;
; 2.086 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.312      ;
; 2.086 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.309      ;
; 2.086 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.309      ;
; 2.086 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.309      ;
; 2.086 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.304      ;
; 2.086 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.304      ;
; 2.086 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.304      ;
; 2.086 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.309      ;
; 2.087 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.300      ;
; 2.087 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.300      ;
; 2.087 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.300      ;
; 2.087 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.300      ;
; 2.087 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.300      ;
; 2.098 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 2.289      ;
; 2.098 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 2.289      ;
; 2.098 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 2.289      ;
; 2.098 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 2.289      ;
; 2.098 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 2.289      ;
; 2.098 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 2.289      ;
; 2.098 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[9]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 2.289      ;
; 2.101 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.297      ;
; 2.101 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.297      ;
; 2.101 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.297      ;
; 2.101 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.297      ;
; 2.101 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.297      ;
; 2.101 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.297      ;
; 2.101 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.297      ;
; 2.101 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.297      ;
; 2.101 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.297      ;
; 2.101 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.297      ;
; 2.101 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.297      ;
; 2.101 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.297      ;
; 2.101 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.297      ;
; 2.101 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.297      ;
; 2.101 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.297      ;
; 2.101 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.297      ;
; 2.104 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREADY                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.310      ;
; 2.111 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 2.308      ;
; 2.111 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 2.308      ;
; 2.111 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 2.308      ;
; 2.112 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.310      ;
; 2.112 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.310      ;
; 2.113 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0111                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 2.310      ;
; 2.113 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1000                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 2.310      ;
; 2.113 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[6]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.306      ;
; 2.113 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[5]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.306      ;
; 2.113 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.306      ;
; 2.113 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.306      ;
; 2.113 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[2]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.306      ;
; 2.113 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[3]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.306      ;
; 2.113 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[4]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.306      ;
; 2.113 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 2.310      ;
; 2.113 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 2.310      ;
; 2.113 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|flag                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.306      ;
; 2.113 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 2.310      ;
; 2.113 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 2.310      ;
; 2.113 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 2.310      ;
; 2.113 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 2.310      ;
; 2.113 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.307      ;
; 2.113 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.307      ;
; 2.113 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.307      ;
; 2.113 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.307      ;
; 2.113 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.307      ;
; 2.113 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.312      ;
; 2.113 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.307      ;
; 2.113 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.312      ;
; 2.113 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.312      ;
; 2.113 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.312      ;
; 2.113 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|pre_touch_int_n                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.306      ;
; 2.114 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 2.302      ;
; 2.114 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 2.302      ;
; 2.114 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|ld                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 2.302      ;
; 2.114 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[3]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 2.302      ;
; 2.114 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[2]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 2.302      ;
; 2.114 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_txd                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 2.302      ;
+-------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                              ;
+-------+---------------------------------------+------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                            ; Launch Clock ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; 3.312 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[0] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.241     ; 2.304      ;
; 3.312 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[2] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.243     ; 2.302      ;
; 3.312 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.237     ; 2.308      ;
; 3.312 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[4] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.241     ; 2.304      ;
; 3.312 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.237     ; 2.308      ;
; 3.312 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[6] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.243     ; 2.302      ;
; 3.312 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[7] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.241     ; 2.304      ;
; 3.312 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[0] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.237     ; 2.308      ;
; 3.312 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.241     ; 2.304      ;
; 3.337 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[1] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.267     ; 2.303      ;
; 3.337 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[5] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.267     ; 2.303      ;
; 3.337 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[6] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.267     ; 2.303      ;
; 3.337 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[7] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.267     ; 2.303      ;
; 3.337 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[1] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.267     ; 2.303      ;
; 3.337 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.267     ; 2.303      ;
; 3.337 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[5] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.267     ; 2.303      ;
; 3.337 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[6] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.267     ; 2.303      ;
; 3.338 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[1] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.273     ; 2.298      ;
; 3.338 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[3] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.273     ; 2.298      ;
; 3.338 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[4] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.273     ; 2.298      ;
; 3.338 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[3] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.266     ; 2.305      ;
; 3.344 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.273     ; 2.304      ;
; 3.350 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd       ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.273     ; 2.310      ;
; 3.350 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oVD       ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.273     ; 2.310      ;
; 3.351 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[7] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.277     ; 2.307      ;
; 3.665 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[0] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.590     ; 2.308      ;
; 3.665 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[4] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.590     ; 2.308      ;
; 3.673 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.602     ; 2.304      ;
; 3.673 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.602     ; 2.304      ;
; 3.673 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.602     ; 2.304      ;
; 3.673 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.602     ; 2.304      ;
; 3.673 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.602     ; 2.304      ;
; 3.673 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.602     ; 2.304      ;
; 3.673 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.602     ; 2.304      ;
; 3.673 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.602     ; 2.304      ;
; 3.673 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.602     ; 2.304      ;
; 3.673 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.602     ; 2.304      ;
; 3.673 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.602     ; 2.304      ;
; 3.673 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.602     ; 2.304      ;
; 3.673 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.602     ; 2.304      ;
; 3.673 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.602     ; 2.304      ;
; 3.673 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.602     ; 2.304      ;
; 3.673 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.602     ; 2.304      ;
; 3.673 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.602     ; 2.304      ;
; 3.673 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.602     ; 2.304      ;
; 3.673 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.602     ; 2.304      ;
; 3.673 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.602     ; 2.304      ;
; 3.673 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mhd       ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.602     ; 2.304      ;
; 3.673 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oHD       ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.602     ; 2.304      ;
+-------+---------------------------------------+------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+-------+--------------+----------------+-----------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.484 ; 9.714        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a72~porta_address_reg0 ;
; 9.484 ; 9.714        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a72~porta_we_reg       ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a48~porta_address_reg0 ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a48~porta_we_reg       ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a56~porta_address_reg0 ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a56~porta_we_reg       ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a68~porta_address_reg0 ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a68~porta_we_reg       ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a84~porta_address_reg0 ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a84~porta_we_reg       ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a64~porta_address_reg0 ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a64~porta_we_reg       ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a72~porta_datain_reg0  ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a76~porta_address_reg0 ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a76~porta_we_reg       ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a48~porta_datain_reg0  ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a56~porta_datain_reg0  ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a68~porta_datain_reg0  ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a80~porta_address_reg0 ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a80~porta_we_reg       ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a84~porta_datain_reg0  ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a64~porta_datain_reg0  ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a76~porta_datain_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a12~porta_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a12~porta_we_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a28~porta_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a28~porta_we_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a4~porta_address_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a4~porta_we_reg        ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a80~porta_datain_reg0  ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a0~porta_we_reg        ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a16~porta_address_reg0 ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a16~porta_we_reg       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a20~porta_address_reg0 ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a20~porta_we_reg       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a40~porta_address_reg0 ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a40~porta_we_reg       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a52~porta_address_reg0 ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a52~porta_we_reg       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a60~porta_address_reg0 ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a60~porta_we_reg       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a8~porta_address_reg0  ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a8~porta_we_reg        ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a92~porta_address_reg0 ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a92~porta_we_reg       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a96~porta_address_reg0 ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a96~porta_we_reg       ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a24~porta_address_reg0 ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a24~porta_we_reg       ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a28~porta_datain_reg0  ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a32~porta_address_reg0 ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a32~porta_we_reg       ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a36~porta_address_reg0 ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a36~porta_we_reg       ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a44~porta_address_reg0 ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a44~porta_we_reg       ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a88~porta_address_reg0 ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a88~porta_we_reg       ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a40~porta_datain_reg0  ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a52~porta_datain_reg0  ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a60~porta_datain_reg0  ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a92~porta_datain_reg0  ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a96~porta_datain_reg0  ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a24~porta_datain_reg0  ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a32~porta_datain_reg0  ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a36~porta_datain_reg0  ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a44~porta_datain_reg0  ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a88~porta_datain_reg0  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREADY                                                                                                          ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[21][0]                                                                                                ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[21][1]                                                                                                ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[21][2]                                                                                                ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[21][3]                                                                                                ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[21][4]                                                                                                ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[21][5]                                                                                                ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[21][6]                                                                                                ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[21][7]                                                                                                ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[31][0]                                                                                                ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[31][1]                                                                                                ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[31][2]                                                                                                ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[31][3]                                                                                                ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[31][4]                                                                                                ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[31][5]                                                                                                ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[31][6]                                                                                                ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[31][7]                                                                                                ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[73]                                                                                                                                                                          ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[74]                                                                                                                                                                          ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[75]                                                                                                                                                                          ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]                                                                                                                                                                       ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]                                                                                                                                                                       ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                                                                                                       ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18]                                                                                                                                                                       ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                        ;
+-------+--------------+----------------+-----------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                       ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------+------------+----------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                           ; Clock Edge ; Target                                                                                 ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------+------------+----------------------------------------------------------------------------------------+
; 14.894 ; 15.110       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mhd           ;
; 14.894 ; 15.110       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oHD           ;
; 14.894 ; 15.110       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ;
; 14.894 ; 15.110       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ;
; 14.894 ; 15.110       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ;
; 14.894 ; 15.110       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ;
; 14.894 ; 15.110       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ;
; 14.894 ; 15.110       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ;
; 14.894 ; 15.110       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ;
; 14.894 ; 15.110       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ;
; 14.894 ; 15.110       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ;
; 14.894 ; 15.110       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]      ;
; 14.894 ; 15.110       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]      ;
; 14.894 ; 15.110       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]      ;
; 14.894 ; 15.110       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]      ;
; 14.894 ; 15.110       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ;
; 14.894 ; 15.110       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ;
; 14.894 ; 15.110       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ;
; 14.894 ; 15.110       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]      ;
; 14.894 ; 15.110       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]      ;
; 14.894 ; 15.110       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]      ;
; 14.894 ; 15.110       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]      ;
; 14.900 ; 15.116       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[0]     ;
; 14.900 ; 15.116       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[4]     ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd           ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[7]     ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[2]     ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[6]     ;
; 14.902 ; 15.118       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oVD           ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[1]     ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2]     ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[3]     ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[5]     ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[6]     ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[0]     ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[1]     ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2]     ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[3]     ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[4]     ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[5]     ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[6]     ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[7]     ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[0]     ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[1]     ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3]     ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[4]     ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5]     ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[7]     ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[2]  ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[0] ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[2] ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[3] ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[7] ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ;
; 14.903 ; 15.119       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]      ;
; 14.999 ; 15.183       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[1]     ;
; 14.999 ; 15.183       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2]     ;
; 14.999 ; 15.183       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[5]     ;
; 14.999 ; 15.183       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[6]     ;
; 14.999 ; 15.183       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[1]     ;
; 14.999 ; 15.183       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[4]     ;
; 14.999 ; 15.183       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[5]     ;
; 14.999 ; 15.183       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[6]     ;
; 14.999 ; 15.183       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[7]     ;
; 14.999 ; 15.183       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[1]     ;
; 15.000 ; 15.184       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[3]     ;
; 15.000 ; 15.184       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[7]     ;
; 15.000 ; 15.184       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[0]     ;
; 15.000 ; 15.184       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2]     ;
; 15.000 ; 15.184       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[3]     ;
; 15.000 ; 15.184       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[0]     ;
; 15.000 ; 15.184       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[2]     ;
; 15.000 ; 15.184       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3]     ;
; 15.000 ; 15.184       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[4]     ;
; 15.000 ; 15.184       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5]     ;
; 15.000 ; 15.184       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[6]     ;
; 15.000 ; 15.184       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[7]     ;
; 15.000 ; 15.184       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ;
; 15.000 ; 15.184       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ;
; 15.000 ; 15.184       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[2]  ;
; 15.000 ; 15.184       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ;
; 15.000 ; 15.184       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ;
; 15.000 ; 15.184       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[0] ;
; 15.000 ; 15.184       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[2] ;
; 15.000 ; 15.184       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[3] ;
; 15.000 ; 15.184       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[7] ;
; 15.000 ; 15.184       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ;
; 15.000 ; 15.184       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ;
; 15.000 ; 15.184       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------+------------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.444 ; 49.674       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                            ;
; 49.444 ; 49.674       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a48~portb_address_reg0                                                                                                                           ;
; 49.444 ; 49.674       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a56~portb_address_reg0                                                                                                                           ;
; 49.445 ; 49.675       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a16~portb_address_reg0                                                                                                                           ;
; 49.445 ; 49.675       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a28~portb_address_reg0                                                                                                                           ;
; 49.445 ; 49.675       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a52~portb_address_reg0                                                                                                                           ;
; 49.445 ; 49.675       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a60~portb_address_reg0                                                                                                                           ;
; 49.445 ; 49.675       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a64~portb_address_reg0                                                                                                                           ;
; 49.445 ; 49.675       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a76~portb_address_reg0                                                                                                                           ;
; 49.445 ; 49.675       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a88~portb_address_reg0                                                                                                                           ;
; 49.445 ; 49.675       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a96~portb_address_reg0                                                                                                                           ;
; 49.446 ; 49.676       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a12~portb_address_reg0                                                                                                                           ;
; 49.446 ; 49.676       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a20~portb_address_reg0                                                                                                                           ;
; 49.446 ; 49.676       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a24~portb_address_reg0                                                                                                                           ;
; 49.446 ; 49.676       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a36~portb_address_reg0                                                                                                                           ;
; 49.446 ; 49.676       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a40~portb_address_reg0                                                                                                                           ;
; 49.446 ; 49.676       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a44~portb_address_reg0                                                                                                                           ;
; 49.446 ; 49.676       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a4~portb_address_reg0                                                                                                                            ;
; 49.446 ; 49.676       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a68~portb_address_reg0                                                                                                                           ;
; 49.446 ; 49.676       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a72~portb_address_reg0                                                                                                                           ;
; 49.446 ; 49.676       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a80~portb_address_reg0                                                                                                                           ;
; 49.446 ; 49.676       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a84~portb_address_reg0                                                                                                                           ;
; 49.446 ; 49.676       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a8~portb_address_reg0                                                                                                                            ;
; 49.447 ; 49.677       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a32~portb_address_reg0                                                                                                                           ;
; 49.447 ; 49.677       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a92~portb_address_reg0                                                                                                                           ;
; 49.501 ; 49.717       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                         ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                                    ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                                    ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                                    ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                                    ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                                    ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                                                                                    ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                                                                                    ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[0]  ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[1]  ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[2]  ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_11|dffs[0]  ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_129|dffs[0] ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_129|dffs[1] ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_129|dffs[2] ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_130|dffs[0] ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_132|dffs[0] ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_132|dffs[1] ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_132|dffs[2] ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_133|dffs[0] ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_138|dffs[0] ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_138|dffs[1] ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_138|dffs[2] ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_139|dffs[0] ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_13|dffs[2]  ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_141|dffs[0] ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_141|dffs[1] ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_141|dffs[2] ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_142|dffs[0] ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_144|dffs[2] ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_187|dffs[0] ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_187|dffs[1] ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_187|dffs[2] ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_188|dffs[0] ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[0]  ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[1]  ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[2]  ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_20|dffs[0]  ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[0]  ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[1]  ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[2]  ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[0]  ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_25|dffs[2]  ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_36|dffs[0]  ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_36|dffs[1]  ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_36|dffs[2]  ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_37|dffs[0]  ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_39|dffs[2]  ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[2]   ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_91|dffs[0]  ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_91|dffs[1]  ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_91|dffs[2]  ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_92|dffs[0]  ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_94|dffs[0]  ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_94|dffs[1]  ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_94|dffs[2]  ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_95|dffs[0]  ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                                                                                                 ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                                                 ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                                                                                                 ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                                                                                                 ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                                                                                                 ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                                                                                                 ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                                                                                                 ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                                                                                 ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                                                                                                 ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                                                 ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                                                                                                 ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                                                 ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                                                 ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                                                                                                 ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                                                 ;
; 49.540 ; 49.724       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                                                 ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                        ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 1.285 ; 1.682 ; Rise       ; CLOCK_50            ;
; MTL_TOUCH_INT_n     ; CLOCK_50            ; 4.782 ; 5.075 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 3.451 ; 3.679 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 5.932 ; 6.175 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; -0.953 ; -1.349 ; Rise       ; CLOCK_50            ;
; MTL_TOUCH_INT_n     ; CLOCK_50            ; -1.391 ; -1.812 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.100  ; -0.079 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.386 ; -1.636 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                      ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                 ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------+
; MTL_TOUCH_I2C_SCL   ; CLOCK_50            ; 5.311  ; 5.408  ; Rise       ; CLOCK_50                                                        ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 5.383  ; 5.502  ; Rise       ; CLOCK_50                                                        ;
; altera_reserved_tdo ; altera_reserved_tck ; 10.150 ; 10.543 ; Fall       ; altera_reserved_tck                                             ;
; MTL_B[*]            ; CLOCK_50            ; 5.243  ; 4.835  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 4.425  ; 4.317  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 4.022  ; 3.959  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 4.090  ; 4.003  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 3.498  ; 3.415  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 4.655  ; 4.612  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 4.252  ; 4.156  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]           ; CLOCK_50            ; 3.860  ; 3.743  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 5.243  ; 4.835  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 5.259  ; 4.837  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 3.985  ; 3.891  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 5.259  ; 4.837  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 3.521  ; 3.441  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 3.959  ; 3.862  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 3.502  ; 3.424  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]           ; CLOCK_50            ; 4.314  ; 4.235  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 4.467  ; 4.361  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 4.325  ; 4.255  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 4.135  ; 4.017  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 4.092  ; 4.000  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 4.002  ; 3.920  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 3.499  ; 3.415  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 3.768  ; 3.680  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 4.092  ; 4.000  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 3.734  ; 3.633  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 3.996  ; 3.879  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 3.521  ; 3.441  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 3.545  ; 3.456  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 4.152  ; 4.090  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 12.322 ;        ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 12.239 ; Fall       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                              ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                 ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------+
; MTL_TOUCH_I2C_SCL   ; CLOCK_50            ; 5.120  ; 5.217  ; Rise       ; CLOCK_50                                                        ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 5.189  ; 5.307  ; Rise       ; CLOCK_50                                                        ;
; altera_reserved_tdo ; altera_reserved_tck ; 7.934  ; 8.329  ; Fall       ; altera_reserved_tck                                             ;
; MTL_B[*]            ; CLOCK_50            ; 3.032  ; 2.949  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 3.923  ; 3.815  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 3.532  ; 3.468  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 3.600  ; 3.513  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 3.032  ; 2.949  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 4.144  ; 4.099  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 3.756  ; 3.660  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]           ; CLOCK_50            ; 3.378  ; 3.263  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 4.776  ; 4.367  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 3.036  ; 2.957  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 3.499  ; 3.406  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 4.793  ; 4.371  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 3.054  ; 2.974  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 3.474  ; 3.378  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 3.036  ; 2.957  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]           ; CLOCK_50            ; 3.816  ; 3.737  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 3.963  ; 3.857  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 3.826  ; 3.755  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 3.643  ; 3.527  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 3.032  ; 2.948  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 3.516  ; 3.434  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 3.032  ; 2.948  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 3.290  ; 3.203  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 3.602  ; 3.510  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 3.259  ; 3.158  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 3.509  ; 3.394  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 3.053  ; 2.973  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 3.077  ; 2.988  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 3.661  ; 3.598  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 11.912 ;        ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 11.831 ; Fall       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                       ;
+-----------------------------------------------------------------+--------+---------------+
; Clock                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------+--------+---------------+
; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.937 ; -30.523       ;
; CLOCK_50                                                        ; -0.856 ; -7.536        ;
; altera_reserved_tck                                             ; 45.193 ; 0.000         ;
+-----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                       ;
+-----------------------------------------------------------------+-------+---------------+
; Clock                                                           ; Slack ; End Point TNS ;
+-----------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                        ; 0.086 ; 0.000         ;
; altera_reserved_tck                                             ; 0.187 ; 0.000         ;
; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.243 ; 0.000         ;
+-----------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                    ;
+-----------------------------------------------------------------+--------+---------------+
; Clock                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------+--------+---------------+
; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.441 ; -114.629      ;
; CLOCK_50                                                        ; 18.325 ; 0.000         ;
; altera_reserved_tck                                             ; 49.547 ; 0.000         ;
+-----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                    ;
+-----------------------------------------------------------------+-------+---------------+
; Clock                                                           ; Slack ; End Point TNS ;
+-----------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                             ; 0.603 ; 0.000         ;
; CLOCK_50                                                        ; 1.142 ; 0.000         ;
; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.175 ; 0.000         ;
+-----------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                         ;
+-----------------------------------------------------------------+--------+---------------+
; Clock                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                        ; 9.206  ; 0.000         ;
; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.933 ; 0.000         ;
; altera_reserved_tck                                             ; 49.297 ; 0.000         ;
+-----------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                         ; To Node                                                                                ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; -1.937 ; reset_delay:reset_delay_inst|cont[26]                                             ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.176     ; 1.314      ;
; -1.863 ; reset_delay:reset_delay_inst|cont[26]                                             ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.176     ; 1.240      ;
; -1.851 ; reset_delay:reset_delay_inst|cont[26]                                             ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.176     ; 1.228      ;
; -1.850 ; reset_delay:reset_delay_inst|cont[26]                                             ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.176     ; 1.227      ;
; -1.850 ; reset_delay:reset_delay_inst|cont[26]                                             ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.176     ; 1.227      ;
; -1.834 ; reset_delay:reset_delay_inst|cont[26]                                             ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.176     ; 1.211      ;
; -1.767 ; reset_delay:reset_delay_inst|cont[26]                                             ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[2]  ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.176     ; 1.144      ;
; -1.767 ; reset_delay:reset_delay_inst|cont[26]                                             ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.176     ; 1.144      ;
; -1.767 ; reset_delay:reset_delay_inst|cont[26]                                             ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.176     ; 1.144      ;
; -1.766 ; reset_delay:reset_delay_inst|cont[26]                                             ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.176     ; 1.143      ;
; -1.766 ; reset_delay:reset_delay_inst|cont[26]                                             ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.176     ; 1.143      ;
; -1.765 ; reset_delay:reset_delay_inst|cont[26]                                             ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.176     ; 1.142      ;
; -1.758 ; reset_delay:reset_delay_inst|cont[26]                                             ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.176     ; 1.135      ;
; -1.756 ; reset_delay:reset_delay_inst|cont[26]                                             ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.176     ; 1.133      ;
; -1.756 ; reset_delay:reset_delay_inst|cont[26]                                             ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.176     ; 1.133      ;
; -1.738 ; reset_delay:reset_delay_inst|cont[26]                                             ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.176     ; 1.115      ;
; -1.732 ; reset_delay:reset_delay_inst|cont[26]                                             ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.176     ; 1.109      ;
; -1.585 ; mtl_controller:comb_5|ColorData[10]                                               ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.172     ; 0.966      ;
; -1.551 ; mtl_controller:comb_5|ColorData[0]                                                ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.172     ; 0.932      ;
; -1.550 ; mtl_controller:comb_5|ColorData[0]                                                ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.172     ; 0.931      ;
; -1.529 ; mtl_controller:comb_5|ColorData[0]                                                ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.172     ; 0.910      ;
; -1.514 ; mtl_controller:comb_5|ColorData[15]                                               ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.172     ; 0.895      ;
; -1.464 ; mtl_controller:comb_5|ColorData[0]                                                ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.172     ; 0.845      ;
; -1.451 ; mtl_controller:comb_5|ColorData[15]                                               ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.172     ; 0.832      ;
; -1.449 ; mtl_controller:comb_5|ColorData[19]                                               ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.172     ; 0.830      ;
; -1.423 ; mtl_controller:comb_5|ColorData[16]                                               ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.172     ; 0.804      ;
; -1.417 ; mtl_controller:comb_5|ColorData[18]                                               ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.172     ; 0.798      ;
; -1.415 ; mtl_controller:comb_5|ColorData[10]                                               ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.172     ; 0.796      ;
; -1.414 ; mtl_controller:comb_5|ColorData[10]                                               ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.172     ; 0.795      ;
; -1.414 ; mtl_controller:comb_5|ColorData[8]                                                ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.172     ; 0.795      ;
; -1.409 ; mtl_controller:comb_5|ColorData[1]                                                ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[2]  ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.172     ; 0.790      ;
; -1.408 ; mtl_controller:comb_5|ColorData[1]                                                ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.172     ; 0.789      ;
; -1.392 ; mtl_controller:comb_5|ColorData[7]                                                ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.172     ; 0.773      ;
; -1.341 ; mtl_controller:comb_5|ColorData[16]                                               ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.172     ; 0.722      ;
; 26.343 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 4.120      ;
; 26.345 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 4.118      ;
; 26.346 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 4.117      ;
; 26.346 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 4.117      ;
; 26.383 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 4.080      ;
; 26.385 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 4.078      ;
; 26.386 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 4.077      ;
; 26.386 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 4.077      ;
; 26.445 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 4.018      ;
; 26.457 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 4.006      ;
; 26.458 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 4.005      ;
; 26.458 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 4.005      ;
; 26.479 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 3.984      ;
; 26.482 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 3.981      ;
; 26.483 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 3.980      ;
; 26.519 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 3.944      ;
; 26.522 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 3.941      ;
; 26.523 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 3.940      ;
; 26.562 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 3.901      ;
; 26.571 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 3.892      ;
; 26.573 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 3.890      ;
; 26.574 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 3.889      ;
; 26.575 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 3.888      ;
; 26.575 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 3.888      ;
; 26.585 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 3.878      ;
; 26.586 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 3.877      ;
; 26.586 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 3.877      ;
; 26.598 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 3.865      ;
; 26.600 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 3.863      ;
; 26.601 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 3.862      ;
; 26.601 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 3.862      ;
; 26.602 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 3.861      ;
; 26.605 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 3.858      ;
; 26.606 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 3.857      ;
; 26.611 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 3.852      ;
; 26.624 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 3.839      ;
; 26.636 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 3.827      ;
; 26.637 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 3.826      ;
; 26.637 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 3.826      ;
; 26.657 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 3.806      ;
; 26.694 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 3.769      ;
; 26.712 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 3.751      ;
; 26.715 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 3.748      ;
; 26.716 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 3.747      ;
; 26.729 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 3.734      ;
; 26.729 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 3.734      ;
; 26.730 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 3.733      ;
; 26.730 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[2]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 3.733      ;
; 26.730 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 3.733      ;
; 26.731 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 3.732      ;
; 26.732 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 3.731      ;
; 26.734 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 3.729      ;
; 26.737 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 3.726      ;
; 26.738 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 3.725      ;
; 26.740 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 3.723      ;
; 26.744 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 3.719      ;
; 26.745 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 3.718      ;
; 26.745 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 3.718      ;
; 26.745 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 3.718      ;
; 26.745 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 3.718      ;
; 26.747 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 3.716      ;
; 26.748 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 3.715      ;
; 26.748 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 3.715      ;
; 26.749 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 3.714      ;
; 26.751 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 3.712      ;
; 26.752 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 3.711      ;
+--------+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------+-------------------------------------+-----------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                          ; To Node                             ; Launch Clock                                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------+-------------------------------------+-----------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.856 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; mtl_controller:comb_5|ColorData[10] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.086      ; 2.466      ;
; -0.856 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; mtl_controller:comb_5|ColorData[15] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.086      ; 2.466      ;
; -0.856 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; mtl_controller:comb_5|ColorData[1]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.086      ; 2.466      ;
; -0.854 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; mtl_controller:comb_5|ColorData[10] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.086      ; 2.464      ;
; -0.854 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; mtl_controller:comb_5|ColorData[15] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.086      ; 2.464      ;
; -0.854 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; mtl_controller:comb_5|ColorData[1]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.086      ; 2.464      ;
; -0.838 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; mtl_controller:comb_5|ColorData[10] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.086      ; 2.448      ;
; -0.838 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; mtl_controller:comb_5|ColorData[15] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.086      ; 2.448      ;
; -0.838 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; mtl_controller:comb_5|ColorData[1]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.086      ; 2.448      ;
; -0.836 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; mtl_controller:comb_5|ColorData[10] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.086      ; 2.446      ;
; -0.836 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; mtl_controller:comb_5|ColorData[15] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.086      ; 2.446      ;
; -0.836 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; mtl_controller:comb_5|ColorData[1]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.086      ; 2.446      ;
; -0.828 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; mtl_controller:comb_5|ColorData[16] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.439      ;
; -0.828 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; mtl_controller:comb_5|ColorData[18] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.439      ;
; -0.828 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; mtl_controller:comb_5|ColorData[19] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.439      ;
; -0.828 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; mtl_controller:comb_5|ColorData[0]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.439      ;
; -0.828 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; mtl_controller:comb_5|ColorData[8]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.439      ;
; -0.828 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; mtl_controller:comb_5|ColorData[7]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.439      ;
; -0.826 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; mtl_controller:comb_5|ColorData[16] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.437      ;
; -0.826 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; mtl_controller:comb_5|ColorData[18] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.437      ;
; -0.826 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; mtl_controller:comb_5|ColorData[19] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.437      ;
; -0.826 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; mtl_controller:comb_5|ColorData[0]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.437      ;
; -0.826 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; mtl_controller:comb_5|ColorData[8]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.437      ;
; -0.826 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; mtl_controller:comb_5|ColorData[7]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.437      ;
; -0.810 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; mtl_controller:comb_5|ColorData[16] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.421      ;
; -0.810 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; mtl_controller:comb_5|ColorData[18] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.421      ;
; -0.810 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; mtl_controller:comb_5|ColorData[19] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.421      ;
; -0.810 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; mtl_controller:comb_5|ColorData[0]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.421      ;
; -0.810 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; mtl_controller:comb_5|ColorData[8]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.421      ;
; -0.810 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; mtl_controller:comb_5|ColorData[7]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.421      ;
; -0.808 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; mtl_controller:comb_5|ColorData[16] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.419      ;
; -0.808 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; mtl_controller:comb_5|ColorData[18] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.419      ;
; -0.808 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; mtl_controller:comb_5|ColorData[19] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.419      ;
; -0.808 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; mtl_controller:comb_5|ColorData[0]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.419      ;
; -0.808 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; mtl_controller:comb_5|ColorData[8]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.419      ;
; -0.808 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; mtl_controller:comb_5|ColorData[7]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.419      ;
; -0.752 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; mtl_controller:comb_5|ColorData[10] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.086      ; 2.362      ;
; -0.752 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; mtl_controller:comb_5|ColorData[15] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.086      ; 2.362      ;
; -0.752 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; mtl_controller:comb_5|ColorData[1]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.086      ; 2.362      ;
; -0.742 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; mtl_controller:comb_5|ColorData[10] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.086      ; 2.352      ;
; -0.742 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; mtl_controller:comb_5|ColorData[15] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.086      ; 2.352      ;
; -0.742 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; mtl_controller:comb_5|ColorData[1]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.086      ; 2.352      ;
; -0.741 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; mtl_controller:comb_5|ColorData[10] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.086      ; 2.351      ;
; -0.741 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; mtl_controller:comb_5|ColorData[15] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.086      ; 2.351      ;
; -0.741 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; mtl_controller:comb_5|ColorData[1]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.086      ; 2.351      ;
; -0.724 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; mtl_controller:comb_5|ColorData[16] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.335      ;
; -0.724 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; mtl_controller:comb_5|ColorData[18] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.335      ;
; -0.724 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; mtl_controller:comb_5|ColorData[19] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.335      ;
; -0.724 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; mtl_controller:comb_5|ColorData[0]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.335      ;
; -0.724 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; mtl_controller:comb_5|ColorData[8]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.335      ;
; -0.724 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; mtl_controller:comb_5|ColorData[7]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.335      ;
; -0.714 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; mtl_controller:comb_5|ColorData[16] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.325      ;
; -0.714 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; mtl_controller:comb_5|ColorData[18] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.325      ;
; -0.714 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; mtl_controller:comb_5|ColorData[19] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.325      ;
; -0.714 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; mtl_controller:comb_5|ColorData[0]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.325      ;
; -0.714 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; mtl_controller:comb_5|ColorData[8]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.325      ;
; -0.714 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; mtl_controller:comb_5|ColorData[7]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.325      ;
; -0.713 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; mtl_controller:comb_5|ColorData[16] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.324      ;
; -0.713 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; mtl_controller:comb_5|ColorData[18] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.324      ;
; -0.713 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; mtl_controller:comb_5|ColorData[19] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.324      ;
; -0.713 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; mtl_controller:comb_5|ColorData[0]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.324      ;
; -0.713 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; mtl_controller:comb_5|ColorData[8]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.324      ;
; -0.713 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; mtl_controller:comb_5|ColorData[7]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.324      ;
; -0.702 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; mtl_controller:comb_5|ColorData[10] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.086      ; 2.312      ;
; -0.702 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; mtl_controller:comb_5|ColorData[15] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.086      ; 2.312      ;
; -0.702 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; mtl_controller:comb_5|ColorData[1]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.086      ; 2.312      ;
; -0.674 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; mtl_controller:comb_5|ColorData[16] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.285      ;
; -0.674 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; mtl_controller:comb_5|ColorData[18] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.285      ;
; -0.674 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; mtl_controller:comb_5|ColorData[19] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.285      ;
; -0.674 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; mtl_controller:comb_5|ColorData[0]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.285      ;
; -0.674 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; mtl_controller:comb_5|ColorData[8]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.285      ;
; -0.674 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; mtl_controller:comb_5|ColorData[7]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.285      ;
; -0.668 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; mtl_controller:comb_5|ColorData[10] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.086      ; 2.278      ;
; -0.668 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; mtl_controller:comb_5|ColorData[15] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.086      ; 2.278      ;
; -0.668 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; mtl_controller:comb_5|ColorData[1]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.086      ; 2.278      ;
; -0.660 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; mtl_controller:comb_5|ColorData[10] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.086      ; 2.270      ;
; -0.660 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; mtl_controller:comb_5|ColorData[15] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.086      ; 2.270      ;
; -0.660 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; mtl_controller:comb_5|ColorData[1]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.086      ; 2.270      ;
; -0.648 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; mtl_controller:comb_5|ColorData[10] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.086      ; 2.258      ;
; -0.648 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; mtl_controller:comb_5|ColorData[15] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.086      ; 2.258      ;
; -0.648 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; mtl_controller:comb_5|ColorData[1]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.086      ; 2.258      ;
; -0.640 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; mtl_controller:comb_5|ColorData[16] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.251      ;
; -0.640 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; mtl_controller:comb_5|ColorData[18] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.251      ;
; -0.640 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; mtl_controller:comb_5|ColorData[19] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.251      ;
; -0.640 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; mtl_controller:comb_5|ColorData[0]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.251      ;
; -0.640 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; mtl_controller:comb_5|ColorData[8]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.251      ;
; -0.640 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; mtl_controller:comb_5|ColorData[7]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.251      ;
; -0.632 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; mtl_controller:comb_5|ColorData[16] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.243      ;
; -0.632 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; mtl_controller:comb_5|ColorData[18] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.243      ;
; -0.632 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; mtl_controller:comb_5|ColorData[19] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.243      ;
; -0.632 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; mtl_controller:comb_5|ColorData[0]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.243      ;
; -0.632 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; mtl_controller:comb_5|ColorData[8]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.243      ;
; -0.632 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; mtl_controller:comb_5|ColorData[7]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.243      ;
; -0.620 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; mtl_controller:comb_5|ColorData[16] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.231      ;
; -0.620 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; mtl_controller:comb_5|ColorData[18] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.231      ;
; -0.620 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; mtl_controller:comb_5|ColorData[19] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.231      ;
; -0.620 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; mtl_controller:comb_5|ColorData[0]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.231      ;
; -0.620 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; mtl_controller:comb_5|ColorData[8]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.231      ;
; -0.620 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; mtl_controller:comb_5|ColorData[7]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.231      ;
; -0.620 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]  ; mtl_controller:comb_5|ColorData[10] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.888      ; 2.032      ;
+--------+------------------------------------------------------------------------------------+-------------------------------------+-----------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.193 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 5.232      ;
; 45.229 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 5.196      ;
; 45.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 4.974      ;
; 45.573 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 4.853      ;
; 45.954 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 4.475      ;
; 46.044 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 4.384      ;
; 46.227 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 4.198      ;
; 46.388 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 4.040      ;
; 46.626 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 3.798      ;
; 46.645 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.418      ; 3.760      ;
; 46.663 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 3.765      ;
; 46.763 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 3.661      ;
; 47.017 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 3.407      ;
; 47.237 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 3.192      ;
; 47.316 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 3.112      ;
; 47.357 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 3.070      ;
; 47.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 2.880      ;
; 47.773 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 2.655      ;
; 47.885 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 2.543      ;
; 48.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 2.350      ;
; 48.296 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 2.128      ;
; 48.587 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.841      ;
; 48.667 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.761      ;
; 48.751 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.677      ;
; 48.883 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.544      ;
; 48.999 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.426      ;
; 49.207 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.218      ;
; 49.931 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 0.495      ;
; 95.800 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.143      ;
; 95.836 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.107      ;
; 95.952 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.991      ;
; 95.956 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.987      ;
; 95.988 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.955      ;
; 95.992 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.951      ;
; 96.060 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.885      ;
; 96.180 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.764      ;
; 96.212 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.733      ;
; 96.216 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.729      ;
; 96.332 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.612      ;
; 96.336 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.608      ;
; 96.561 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.386      ;
; 96.572 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.374      ;
; 96.572 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.374      ;
; 96.574 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.372      ;
; 96.574 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.372      ;
; 96.576 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.370      ;
; 96.577 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.369      ;
; 96.580 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.366      ;
; 96.651 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.295      ;
; 96.664 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.282      ;
; 96.665 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.281      ;
; 96.665 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.281      ;
; 96.667 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.279      ;
; 96.670 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.276      ;
; 96.670 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.276      ;
; 96.671 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.275      ;
; 96.671 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.275      ;
; 96.673 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.273      ;
; 96.713 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.234      ;
; 96.717 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.230      ;
; 96.740 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.207      ;
; 96.741 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.206      ;
; 96.743 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.204      ;
; 96.743 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.203      ;
; 96.743 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.203      ;
; 96.743 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.203      ;
; 96.743 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.203      ;
; 96.743 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.203      ;
; 96.743 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.203      ;
; 96.743 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.203      ;
; 96.743 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.203      ;
; 96.743 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.203      ;
; 96.743 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.203      ;
; 96.743 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.203      ;
; 96.743 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.203      ;
; 96.743 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.203      ;
; 96.743 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.203      ;
; 96.743 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.203      ;
; 96.743 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.203      ;
; 96.747 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.204      ;
; 96.747 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.204      ;
; 96.747 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.204      ;
; 96.747 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.204      ;
; 96.747 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.204      ;
; 96.747 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.204      ;
; 96.747 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.204      ;
; 96.747 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.204      ;
; 96.747 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.204      ;
; 96.747 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.204      ;
; 96.747 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.204      ;
; 96.750 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.197      ;
; 96.750 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.197      ;
; 96.750 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.197      ;
; 96.750 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.197      ;
; 96.751 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.196      ;
; 96.751 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.196      ;
; 96.751 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.196      ;
; 96.752 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.195      ;
; 96.774 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.174      ;
; 96.774 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.174      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.086 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|pulseGenerator:generator|touch_count_actual[2]                                                                                                      ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|pulseGenerator:generator|pulse2to1                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 0.617      ;
; 0.088 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|pulseGenerator:generator|touch_count_actual[2]                                                                                                      ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|pulseGenerator:generator|pulse1to2                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 0.619      ;
; 0.101 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a4~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.425      ;
; 0.102 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|pulseGenerator:generator|touch_count_old[1]                                                                                                         ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|pulseGenerator:generator|pulse2to1                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 0.633      ;
; 0.102 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|pulseGenerator:generator|touch_count_old[0]                                                                                                         ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|pulseGenerator:generator|pulse1to2                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 0.633      ;
; 0.104 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|pulseGenerator:generator|touch_count_actual[3]                                                                                                      ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|pulseGenerator:generator|pulse2to1                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 0.635      ;
; 0.106 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|pulseGenerator:generator|touch_count_actual[3]                                                                                                      ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|pulseGenerator:generator|pulse1to2                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 0.637      ;
; 0.122 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|pulseGenerator:generator|touch_count_actual[0]                                                                                                      ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|pulseGenerator:generator|pulse2to1                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 0.653      ;
; 0.139 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a28~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.464      ;
; 0.139 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][32]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a32~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.468      ;
; 0.139 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][57]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a56~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.465      ;
; 0.140 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a36~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.466      ;
; 0.140 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][74]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a72~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.466      ;
; 0.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a16~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.466      ;
; 0.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a36~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.470      ;
; 0.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][85]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a84~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.470      ;
; 0.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a40~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.468      ;
; 0.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][73]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a72~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.469      ;
; 0.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][86]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a84~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.469      ;
; 0.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][72]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a72~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.470      ;
; 0.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][76]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a76~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.470      ;
; 0.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][77]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a76~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.470      ;
; 0.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a28~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.471      ;
; 0.147 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a16~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.472      ;
; 0.148 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a36~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.477      ;
; 0.148 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][75]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a72~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.474      ;
; 0.148 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][59]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a56~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.474      ;
; 0.148 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][82]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a80~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.474      ;
; 0.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a20~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.477      ;
; 0.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a16~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.474      ;
; 0.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a4~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.474      ;
; 0.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][67]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a64~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.474      ;
; 0.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][93]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a92~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.474      ;
; 0.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a24~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.475      ;
; 0.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][34]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a32~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.476      ;
; 0.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][64]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a64~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.475      ;
; 0.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][83]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a80~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.476      ;
; 0.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a36~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.477      ;
; 0.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a8~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.476      ;
; 0.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][66]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a64~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.478      ;
; 0.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][87]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a84~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.476      ;
; 0.152 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a28~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.475      ;
; 0.153 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a16~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.478      ;
; 0.153 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][65]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a64~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.478      ;
; 0.153 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][84]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a84~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.482      ;
; 0.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a20~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.482      ;
; 0.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a32~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.480      ;
; 0.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a8~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.481      ;
; 0.155 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.481      ;
; 0.156 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][55]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a52~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.481      ;
; 0.156 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][62]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a60~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.484      ;
; 0.157 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a12~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.486      ;
; 0.157 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a4~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.482      ;
; 0.157 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][79]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a76~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.483      ;
; 0.157 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][81]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a80~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.483      ;
; 0.157 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.483      ;
; 0.158 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][92]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a92~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.483      ;
; 0.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a24~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.485      ;
; 0.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][90]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a88~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.489      ;
; 0.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][63]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a60~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.489      ;
; 0.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a12~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.491      ;
; 0.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a8~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.489      ;
; 0.163 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][61]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a60~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.491      ;
; 0.165 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a8~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.492      ;
; 0.165 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][91]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a88~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.494      ;
; 0.166 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|pulseGenerator:generator|touch_count_old[3]                                                                                                         ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|pulseGenerator:generator|pulse2to1                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 0.697      ;
; 0.166 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|pulseGenerator:generator|touch_count_old[2]                                                                                                         ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|pulseGenerator:generator|pulse2to1                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 0.697      ;
; 0.166 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][95]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a92~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.496      ;
; 0.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a44~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.502      ;
; 0.168 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][71]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a68~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.499      ;
; 0.168 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|pulseGenerator:generator|touch_count_old[3]                                                                                                         ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|pulseGenerator:generator|pulse1to2                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 0.699      ;
; 0.168 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|pulseGenerator:generator|touch_count_old[2]                                                                                                         ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|pulseGenerator:generator|pulse1to2                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 0.699      ;
; 0.170 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a12~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.494      ;
; 0.173 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.217      ; 0.494      ;
; 0.175 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|pulseGenerator:generator|touch_count_old[1]                                                                                                         ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|pulseGenerator:generator|pulse1to2                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 0.706      ;
; 0.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.217      ; 0.496      ;
; 0.176 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|pulseGenerator:generator|touch_count_old[0]                                                                                                         ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|pulseGenerator:generator|pulse2to1                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 0.707      ;
; 0.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a36~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.506      ;
; 0.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][89]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a88~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.503      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a28~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.509      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|touch_buffer:touch_buffer_north|active                                                                                                              ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|touch_buffer:touch_buffer_north|active                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|touch_buffer:touch_buffer_west|active                                                                                                               ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|touch_buffer:touch_buffer_west|active                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|touch_buffer:touch_buffer_south|active                                                                                                              ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|touch_buffer:touch_buffer_south|active                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|touch_buffer:touch_buffer_east|active                                                                                                               ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|touch_buffer:touch_buffer_east|active                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[0]                                                                                                        ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[0]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[5]                                                                                                        ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[5]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[6]                                                                                                        ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[6]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[4]                                                                                                        ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[4]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[7]                                                                                                        ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[7]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|txr[0]                                                                                                       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|txr[0]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|txr[4]                                                                                                       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|txr[4]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                              ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                              ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                             ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                                                    ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_196|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_196|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_28|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_28|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_292|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_292|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_257|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_257|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_94|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_94|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_205|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_205|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_314|dffs[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_314|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_187|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_187|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_176|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_176|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_167|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_167|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_164|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_164|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_150|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_150|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_144|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_144|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_71|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_71|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_289|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_289|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_266|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_266|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_245|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_245|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_237|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_237|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_222|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_222|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_219|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_219|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_115|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_115|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_91|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_91|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                              ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.243 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd           ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oVD         ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.372      ;
; 0.258 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[0]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.387      ;
; 0.259 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.388      ;
; 0.260 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.389      ;
; 0.335 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mhd           ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oHD         ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.455      ;
; 0.398 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[4]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.164     ; 0.318      ;
; 0.398 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[0]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.164     ; 0.318      ;
; 0.409 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.534      ;
; 0.409 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[4]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.534      ;
; 0.412 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[7]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.537      ;
; 0.419 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[0]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.544      ;
; 0.474 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd         ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.791      ;
; 0.491 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd         ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.808      ;
; 0.519 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[6]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.642      ;
; 0.525 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[2]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.648      ;
; 0.532 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[3]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 0.640      ;
; 0.535 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.655      ;
; 0.588 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd         ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.905      ;
; 0.621 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.741      ;
; 0.636 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.954      ;
; 0.638 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[1]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 0.746      ;
; 0.647 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd         ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.964      ;
; 0.669 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[2]  ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[4]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 0.777      ;
; 0.681 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[7]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.795      ;
; 0.684 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.804      ;
; 0.684 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.804      ;
; 0.692 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.812      ;
; 0.696 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[5]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.810      ;
; 0.697 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[5]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.811      ;
; 0.697 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[1]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.811      ;
; 0.723 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 1.041      ;
; 0.733 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.853      ;
; 0.746 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.866      ;
; 0.754 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[1]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.868      ;
; 0.769 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[6]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.883      ;
; 0.806 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.926      ;
; 0.817 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.937      ;
; 0.819 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.939      ;
; 0.823 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[7] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 1.161      ;
; 0.828 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.948      ;
; 0.833 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.953      ;
; 0.844 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd         ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.161      ;
; 0.846 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[2]  ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[6]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.960      ;
; 0.846 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[2]  ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.960      ;
; 0.851 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.971      ;
; 0.851 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.971      ;
; 0.851 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.971      ;
; 0.851 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.971      ;
; 0.851 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.971      ;
; 0.851 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.971      ;
; 0.851 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.971      ;
; 0.851 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.971      ;
; 0.851 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.971      ;
; 0.852 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.972      ;
; 0.854 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.974      ;
; 0.855 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.975      ;
; 0.857 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[3]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 0.972      ;
; 0.865 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.985      ;
; 0.866 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.986      ;
; 0.888 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.008      ;
; 0.889 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mhd         ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.009      ;
; 0.890 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.010      ;
; 0.892 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 1.230      ;
; 0.892 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 1.230      ;
; 0.892 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 1.230      ;
; 0.897 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.017      ;
; 0.908 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.028      ;
; 0.910 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.030      ;
; 0.912 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.032      ;
; 0.912 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd         ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.229      ;
; 0.916 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[1] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 1.254      ;
; 0.916 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[5] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 1.254      ;
; 0.926 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.046      ;
; 0.934 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.054      ;
; 0.938 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.058      ;
; 0.938 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.058      ;
; 0.938 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.058      ;
; 0.938 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.058      ;
; 0.938 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.058      ;
; 0.938 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.058      ;
; 0.938 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.058      ;
; 0.938 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.058      ;
; 0.938 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.058      ;
; 0.938 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.058      ;
; 0.939 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.059      ;
; 0.941 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.061      ;
; 0.941 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.061      ;
; 0.944 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.073      ;
; 0.944 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.064      ;
; 0.945 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.065      ;
; 0.945 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.065      ;
; 0.946 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.066      ;
; 0.947 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.067      ;
; 0.955 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 1.293      ;
; 0.955 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.075      ;
; 0.956 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[4] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 1.294      ;
; 0.956 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.076      ;
; 0.966 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.086      ;
; 0.969 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.089      ;
; 0.975 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd         ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.292      ;
+-------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                              ;
+--------+---------------------------------------+------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                            ; Launch Clock ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; -2.441 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.385     ; 1.609      ;
; -2.441 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.385     ; 1.609      ;
; -2.441 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.385     ; 1.609      ;
; -2.441 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.385     ; 1.609      ;
; -2.441 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.385     ; 1.609      ;
; -2.441 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.385     ; 1.609      ;
; -2.441 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.385     ; 1.609      ;
; -2.441 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.385     ; 1.609      ;
; -2.441 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.385     ; 1.609      ;
; -2.441 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.385     ; 1.609      ;
; -2.441 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.385     ; 1.609      ;
; -2.441 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.385     ; 1.609      ;
; -2.441 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.385     ; 1.609      ;
; -2.441 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.385     ; 1.609      ;
; -2.441 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.385     ; 1.609      ;
; -2.441 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.385     ; 1.609      ;
; -2.441 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.385     ; 1.609      ;
; -2.441 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.385     ; 1.609      ;
; -2.441 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.385     ; 1.609      ;
; -2.441 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.385     ; 1.609      ;
; -2.441 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mhd       ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.385     ; 1.609      ;
; -2.441 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oHD       ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.385     ; 1.609      ;
; -2.435 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[0] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.377     ; 1.611      ;
; -2.435 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[4] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.377     ; 1.611      ;
; -2.253 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd       ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.197     ; 1.609      ;
; -2.253 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oVD       ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.197     ; 1.609      ;
; -2.253 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[7] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.199     ; 1.607      ;
; -2.251 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.196     ; 1.608      ;
; -2.246 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[3] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.190     ; 1.609      ;
; -2.245 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[1] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.191     ; 1.607      ;
; -2.245 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[1] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.196     ; 1.602      ;
; -2.245 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[3] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.197     ; 1.601      ;
; -2.245 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[4] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.196     ; 1.602      ;
; -2.245 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[5] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.191     ; 1.607      ;
; -2.245 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[6] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.191     ; 1.607      ;
; -2.245 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[7] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.191     ; 1.607      ;
; -2.245 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[1] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.191     ; 1.607      ;
; -2.245 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.191     ; 1.607      ;
; -2.245 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[5] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.191     ; 1.607      ;
; -2.245 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[6] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.191     ; 1.607      ;
; -2.234 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[0] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.180     ; 1.607      ;
; -2.234 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[2] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.182     ; 1.605      ;
; -2.234 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.176     ; 1.611      ;
; -2.234 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[4] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.180     ; 1.607      ;
; -2.234 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.176     ; 1.611      ;
; -2.234 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[6] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.182     ; 1.605      ;
; -2.234 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[7] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.180     ; 1.607      ;
; -2.234 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[0] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.176     ; 1.611      ;
; -2.234 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.180     ; 1.607      ;
+--------+---------------------------------------+------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.325 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREADY                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.611      ;
; 18.327 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[3]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 1.595      ;
; 18.327 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 1.595      ;
; 18.327 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[5]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 1.595      ;
; 18.327 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[6]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 1.595      ;
; 18.327 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[7]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 1.595      ;
; 18.327 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[8]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 1.595      ;
; 18.327 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[9]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 1.595      ;
; 18.329 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 1.615      ;
; 18.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.607      ;
; 18.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.607      ;
; 18.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.607      ;
; 18.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[12]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.608      ;
; 18.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[15]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.607      ;
; 18.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[4]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 1.610      ;
; 18.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[3]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.607      ;
; 18.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[2]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 1.610      ;
; 18.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[14]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.608      ;
; 18.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[8]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 1.610      ;
; 18.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.607      ;
; 18.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[6]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 1.610      ;
; 18.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_ack       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.607      ;
; 18.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 1.610      ;
; 18.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[11]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.608      ;
; 18.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[16]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.608      ;
; 18.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.608      ;
; 18.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.609      ;
; 18.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|clk_en        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.609      ;
; 18.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sto_condition ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.609      ;
; 18.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.609      ;
; 18.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSDA          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.609      ;
; 18.333 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[1]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.605      ;
; 18.333 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[5]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.605      ;
; 18.333 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[3]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.605      ;
; 18.333 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[2]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.605      ;
; 18.333 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[4]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.605      ;
; 18.333 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[0]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.605      ;
; 18.333 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[0]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 1.607      ;
; 18.333 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[1]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 1.607      ;
; 18.333 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 1.607      ;
; 18.334 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[13]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 1.608      ;
; 18.334 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 1.608      ;
; 18.334 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[9]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 1.608      ;
; 18.334 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[10]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 1.608      ;
; 18.334 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[5]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 1.608      ;
; 18.334 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 1.608      ;
; 18.334 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[3]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.602      ;
; 18.334 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[4]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.602      ;
; 18.334 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[5]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.602      ;
; 18.334 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[6]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.602      ;
; 18.334 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[7]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.602      ;
; 18.334 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[8]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.602      ;
; 18.334 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[9]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.602      ;
; 18.334 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[3]                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.611      ;
; 18.334 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[2]                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.611      ;
; 18.334 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[1]                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.611      ;
; 18.334 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.611      ;
; 18.334 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.614      ;
; 18.334 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[2]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.614      ;
; 18.334 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[3]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.614      ;
; 18.334 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[4]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.614      ;
; 18.334 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[6]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.611      ;
; 18.334 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[7]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.611      ;
; 18.334 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[8]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.611      ;
; 18.334 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[2]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 1.606      ;
; 18.334 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[0]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 1.606      ;
; 18.334 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[1]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 1.606      ;
; 18.334 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.611      ;
; 18.335 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 1.605      ;
; 18.335 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 1.605      ;
; 18.335 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0111                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.610      ;
; 18.335 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1000                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.610      ;
; 18.335 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.610      ;
; 18.335 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.610      ;
; 18.335 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.611      ;
; 18.335 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.610      ;
; 18.335 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.611      ;
; 18.335 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.610      ;
; 18.335 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.610      ;
; 18.335 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.610      ;
; 18.335 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.603      ;
; 18.335 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.603      ;
; 18.335 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.604      ;
; 18.335 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.604      ;
; 18.335 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_START                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.604      ;
; 18.335 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.604      ;
; 18.335 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.604      ;
; 18.335 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|ld                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.603      ;
; 18.335 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[3]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.603      ;
; 18.335 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[2]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.603      ;
; 18.335 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_txd                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.603      ;
; 18.335 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|shift                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.603      ;
; 18.335 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.603      ;
; 18.335 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|cmd_ack                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.604      ;
; 18.335 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[7]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.613      ;
; 18.335 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[6]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.613      ;
; 18.335 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[5]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.613      ;
; 18.335 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[4]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.613      ;
; 18.335 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[3]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.613      ;
; 18.335 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[2]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.613      ;
+--------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.547 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 0.878      ;
; 97.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_25|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.325      ;
; 97.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_25|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.325      ;
; 97.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_26|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.325      ;
; 97.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_28|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.325      ;
; 97.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_28|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.325      ;
; 97.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_28|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.325      ;
; 97.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_29|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.325      ;
; 97.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_33|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.326      ;
; 97.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_33|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.326      ;
; 97.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_33|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.326      ;
; 97.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_34|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.326      ;
; 97.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_36|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.326      ;
; 97.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_36|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.326      ;
; 97.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_36|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.326      ;
; 97.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_37|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.326      ;
; 97.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_39|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.326      ;
; 97.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_39|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.331      ;
; 97.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_39|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.331      ;
; 97.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_40|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.331      ;
; 97.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_42|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.331      ;
; 97.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_42|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.331      ;
; 97.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_42|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.331      ;
; 97.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_43|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.331      ;
; 97.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_45|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.331      ;
; 97.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.326      ;
; 97.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.326      ;
; 97.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.326      ;
; 97.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_62|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.326      ;
; 97.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_77|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.331      ;
; 97.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_77|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.331      ;
; 97.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_78|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.331      ;
; 97.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_80|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.331      ;
; 97.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_80|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.331      ;
; 97.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_80|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.331      ;
; 97.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_81|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.331      ;
; 97.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_83|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.331      ;
; 97.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_91|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.320      ;
; 97.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_91|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.320      ;
; 97.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_91|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.320      ;
; 97.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_92|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.320      ;
; 97.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_94|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.320      ;
; 97.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_94|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.320      ;
; 97.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_94|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.320      ;
; 97.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_95|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.320      ;
; 97.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_308|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.331      ;
; 97.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_308|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.331      ;
; 97.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_308|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.331      ;
; 97.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_309|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.331      ;
; 97.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_311|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.331      ;
; 97.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_311|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.331      ;
; 97.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_311|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.331      ;
; 97.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_312|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.331      ;
; 97.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.331      ;
; 97.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.331      ;
; 97.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.332      ;
; 97.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.332      ;
; 97.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.332      ;
; 97.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.332      ;
; 97.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.332      ;
; 97.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.322      ;
; 97.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.322      ;
; 97.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.322      ;
; 97.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.327      ;
; 97.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.327      ;
; 97.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.327      ;
; 97.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.327      ;
; 97.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.327      ;
; 97.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.327      ;
; 97.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.327      ;
; 97.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.327      ;
; 97.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.327      ;
; 97.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.327      ;
; 97.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.327      ;
; 97.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.327      ;
; 97.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.327      ;
; 97.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.327      ;
; 97.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.327      ;
; 97.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.327      ;
; 97.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.322      ;
; 97.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.322      ;
; 97.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.322      ;
; 97.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.322      ;
; 97.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.322      ;
; 97.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.322      ;
; 97.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.322      ;
; 97.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.322      ;
; 97.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.322      ;
; 97.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.322      ;
; 97.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.322      ;
; 97.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.322      ;
; 97.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.322      ;
; 97.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.332      ;
; 97.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.332      ;
; 97.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.332      ;
; 97.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.332      ;
; 97.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.332      ;
; 97.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.332      ;
; 97.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.332      ;
; 97.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.332      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.603 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.722      ;
; 0.714 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.836      ;
; 0.717 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.838      ;
; 0.718 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.839      ;
; 0.718 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.839      ;
; 0.718 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.839      ;
; 0.718 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.839      ;
; 0.718 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.839      ;
; 0.718 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.839      ;
; 0.718 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.839      ;
; 0.718 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.839      ;
; 0.718 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.839      ;
; 0.718 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.839      ;
; 0.718 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.839      ;
; 0.718 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.839      ;
; 0.720 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.838      ;
; 0.720 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.838      ;
; 0.720 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.838      ;
; 0.720 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.838      ;
; 0.720 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.838      ;
; 0.720 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.838      ;
; 0.720 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.838      ;
; 0.720 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.838      ;
; 0.720 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.838      ;
; 0.720 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.838      ;
; 0.720 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.838      ;
; 0.720 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.838      ;
; 0.720 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.838      ;
; 0.720 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.838      ;
; 0.720 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.838      ;
; 0.720 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.838      ;
; 0.728 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.847      ;
; 0.734 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.851      ;
; 0.734 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.851      ;
; 0.734 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.851      ;
; 0.734 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.851      ;
; 0.734 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.851      ;
; 1.965 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_71|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.100      ;
; 1.965 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_71|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.100      ;
; 1.965 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_71|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.100      ;
; 1.965 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_72|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.100      ;
; 1.965 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_74|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.100      ;
; 1.965 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_74|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.100      ;
; 1.965 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_74|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.100      ;
; 1.965 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_75|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.100      ;
; 1.965 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_77|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.100      ;
; 1.965 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_211|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.102      ;
; 1.965 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_211|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.102      ;
; 1.965 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_212|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.102      ;
; 1.965 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_213|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.102      ;
; 1.965 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_213|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.102      ;
; 1.965 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_213|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.102      ;
; 1.965 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_216|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.102      ;
; 1.966 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.104      ;
; 1.966 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.104      ;
; 1.966 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.104      ;
; 1.966 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.102      ;
; 1.966 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.102      ;
; 1.966 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.104      ;
; 1.966 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.104      ;
; 1.966 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.104      ;
; 1.966 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.104      ;
; 1.966 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.103      ;
; 1.966 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.103      ;
; 1.966 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.103      ;
; 1.966 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.103      ;
; 1.966 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.103      ;
; 1.966 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.093      ;
; 1.966 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.093      ;
; 1.966 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.093      ;
; 1.966 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.098      ;
; 1.966 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.098      ;
; 1.966 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.098      ;
; 1.966 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.098      ;
; 1.966 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.098      ;
; 1.966 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.098      ;
; 1.966 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.098      ;
; 1.966 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.098      ;
; 1.966 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.098      ;
; 1.966 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.098      ;
; 1.966 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.098      ;
; 1.966 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.098      ;
; 1.966 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.098      ;
; 1.966 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.098      ;
; 1.966 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.098      ;
; 1.966 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.098      ;
; 1.966 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.093      ;
; 1.966 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.093      ;
; 1.966 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.093      ;
; 1.966 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.093      ;
; 1.966 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.093      ;
; 1.966 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.093      ;
; 1.966 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.093      ;
; 1.966 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.093      ;
; 1.966 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.093      ;
; 1.966 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.093      ;
; 1.966 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.093      ;
; 1.966 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.093      ;
; 1.966 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.093      ;
; 1.966 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.103      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.142 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.253      ; 1.479      ;
; 1.159 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 1.476      ;
; 1.339 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREADY                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.473      ;
; 1.340 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.470      ;
; 1.340 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.470      ;
; 1.340 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[1]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.469      ;
; 1.340 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[5]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.469      ;
; 1.340 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[3]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.469      ;
; 1.340 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[2]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.469      ;
; 1.340 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[4]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.469      ;
; 1.340 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.469      ;
; 1.340 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[3]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.476      ;
; 1.340 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[2]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.476      ;
; 1.340 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.476      ;
; 1.340 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[0]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.476      ;
; 1.340 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.479      ;
; 1.340 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.479      ;
; 1.340 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.479      ;
; 1.340 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.479      ;
; 1.340 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.476      ;
; 1.340 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.476      ;
; 1.340 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.476      ;
; 1.340 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.471      ;
; 1.340 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.471      ;
; 1.340 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.471      ;
; 1.340 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.476      ;
; 1.340 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.470      ;
; 1.340 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.470      ;
; 1.340 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.470      ;
; 1.341 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.467      ;
; 1.341 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.467      ;
; 1.341 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.467      ;
; 1.341 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.467      ;
; 1.341 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.467      ;
; 1.341 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.467      ;
; 1.341 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[9]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.467      ;
; 1.341 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.472      ;
; 1.341 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.472      ;
; 1.341 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.472      ;
; 1.347 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.459      ;
; 1.347 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.459      ;
; 1.347 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.459      ;
; 1.347 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.459      ;
; 1.347 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.459      ;
; 1.347 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.459      ;
; 1.347 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[9]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.459      ;
; 1.350 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.466      ;
; 1.350 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.466      ;
; 1.350 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.466      ;
; 1.350 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.466      ;
; 1.350 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.466      ;
; 1.350 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.466      ;
; 1.350 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.466      ;
; 1.350 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.466      ;
; 1.350 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.466      ;
; 1.350 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.466      ;
; 1.350 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.466      ;
; 1.350 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.466      ;
; 1.350 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.466      ;
; 1.350 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.466      ;
; 1.350 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.466      ;
; 1.350 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.466      ;
; 1.356 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.476      ;
; 1.356 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.473      ;
; 1.356 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.473      ;
; 1.356 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.473      ;
; 1.356 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.473      ;
; 1.357 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.476      ;
; 1.357 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0111                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 1.472      ;
; 1.357 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1000                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 1.472      ;
; 1.357 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[6]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.469      ;
; 1.357 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[5]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.469      ;
; 1.357 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.469      ;
; 1.357 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.469      ;
; 1.357 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[2]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.469      ;
; 1.357 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[3]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.469      ;
; 1.357 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[4]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.469      ;
; 1.357 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 1.472      ;
; 1.357 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 1.472      ;
; 1.357 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.473      ;
; 1.357 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|flag                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.469      ;
; 1.357 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 1.472      ;
; 1.357 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.473      ;
; 1.357 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 1.472      ;
; 1.357 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 1.472      ;
; 1.357 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 1.472      ;
; 1.357 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.024      ; 1.465      ;
; 1.357 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.024      ; 1.465      ;
; 1.357 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.025      ; 1.466      ;
; 1.357 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.025      ; 1.466      ;
; 1.357 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_START                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.025      ; 1.466      ;
; 1.357 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.025      ; 1.466      ;
; 1.357 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.025      ; 1.466      ;
; 1.357 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|ld                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.024      ; 1.465      ;
; 1.357 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[3]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.024      ; 1.465      ;
; 1.357 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[2]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.024      ; 1.465      ;
; 1.357 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_txd                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.024      ; 1.465      ;
; 1.357 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 1.470      ;
; 1.357 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 1.470      ;
; 1.357 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 1.470      ;
+-------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                              ;
+-------+---------------------------------------+------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                            ; Launch Clock ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; 2.175 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[0] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.876     ; 1.472      ;
; 2.175 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[2] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.878     ; 1.470      ;
; 2.175 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.872     ; 1.476      ;
; 2.175 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[4] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.876     ; 1.472      ;
; 2.175 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.872     ; 1.476      ;
; 2.175 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[6] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.878     ; 1.470      ;
; 2.175 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[7] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.876     ; 1.472      ;
; 2.175 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[0] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.872     ; 1.476      ;
; 2.175 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.876     ; 1.472      ;
; 2.186 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[1] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.887     ; 1.472      ;
; 2.186 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[3] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.893     ; 1.466      ;
; 2.186 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[5] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.887     ; 1.472      ;
; 2.186 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[6] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.887     ; 1.472      ;
; 2.186 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[7] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.887     ; 1.472      ;
; 2.186 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[1] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.887     ; 1.472      ;
; 2.186 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.887     ; 1.472      ;
; 2.186 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[5] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.887     ; 1.472      ;
; 2.186 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[6] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.887     ; 1.472      ;
; 2.187 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[1] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.893     ; 1.467      ;
; 2.187 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[4] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.893     ; 1.467      ;
; 2.187 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[3] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.886     ; 1.474      ;
; 2.192 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.892     ; 1.473      ;
; 2.192 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd       ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.893     ; 1.472      ;
; 2.192 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oVD       ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.893     ; 1.472      ;
; 2.193 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[7] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.896     ; 1.470      ;
; 2.384 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[0] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.081     ; 1.476      ;
; 2.384 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[4] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.081     ; 1.476      ;
; 2.391 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.090     ; 1.474      ;
; 2.391 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.090     ; 1.474      ;
; 2.391 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.090     ; 1.474      ;
; 2.391 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.090     ; 1.474      ;
; 2.391 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.090     ; 1.474      ;
; 2.391 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.090     ; 1.474      ;
; 2.391 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.090     ; 1.474      ;
; 2.391 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.090     ; 1.474      ;
; 2.391 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.090     ; 1.474      ;
; 2.391 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.090     ; 1.474      ;
; 2.391 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.090     ; 1.474      ;
; 2.391 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.090     ; 1.474      ;
; 2.391 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.090     ; 1.474      ;
; 2.391 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.090     ; 1.474      ;
; 2.391 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.090     ; 1.474      ;
; 2.391 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.090     ; 1.474      ;
; 2.391 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.090     ; 1.474      ;
; 2.391 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.090     ; 1.474      ;
; 2.391 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.090     ; 1.474      ;
; 2.391 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.090     ; 1.474      ;
; 2.391 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mhd       ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.090     ; 1.474      ;
; 2.391 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oHD       ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.090     ; 1.474      ;
+-------+---------------------------------------+------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+-------+--------------+----------------+-----------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a40~porta_address_reg0 ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a40~porta_we_reg       ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a64~porta_address_reg0 ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a64~porta_we_reg       ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a76~porta_address_reg0 ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a76~porta_we_reg       ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a80~porta_address_reg0 ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a80~porta_we_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a48~porta_address_reg0 ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a48~porta_we_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a56~porta_address_reg0 ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a56~porta_we_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a68~porta_address_reg0 ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a68~porta_we_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a72~porta_address_reg0 ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a72~porta_we_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a84~porta_address_reg0 ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a84~porta_we_reg       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a40~porta_datain_reg0  ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a64~porta_datain_reg0  ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a76~porta_datain_reg0  ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a80~porta_datain_reg0  ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a0~porta_we_reg        ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a12~porta_address_reg0 ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a12~porta_we_reg       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a24~porta_address_reg0 ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a24~porta_we_reg       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a28~porta_address_reg0 ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a28~porta_we_reg       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a36~porta_address_reg0 ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a36~porta_we_reg       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a44~porta_address_reg0 ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a44~porta_we_reg       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a48~porta_datain_reg0  ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a4~porta_address_reg0  ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a4~porta_we_reg        ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a52~porta_address_reg0 ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a52~porta_we_reg       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a56~porta_datain_reg0  ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a60~porta_address_reg0 ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a60~porta_we_reg       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a68~porta_datain_reg0  ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a72~porta_datain_reg0  ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a84~porta_datain_reg0  ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a88~porta_address_reg0 ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a88~porta_we_reg       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a8~porta_address_reg0  ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a8~porta_we_reg        ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a96~porta_address_reg0 ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a96~porta_we_reg       ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a16~porta_address_reg0 ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a16~porta_we_reg       ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a20~porta_address_reg0 ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a20~porta_we_reg       ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a32~porta_address_reg0 ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a32~porta_we_reg       ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a92~porta_address_reg0 ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a92~porta_we_reg       ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a24~porta_datain_reg0  ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a28~porta_datain_reg0  ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a36~porta_datain_reg0  ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a44~porta_datain_reg0  ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a52~porta_datain_reg0  ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a60~porta_datain_reg0  ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a88~porta_datain_reg0  ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a96~porta_datain_reg0  ;
; 9.212 ; 9.442        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 9.212 ; 9.442        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 9.212 ; 9.442        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a32~porta_datain_reg0  ;
; 9.212 ; 9.442        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a92~porta_datain_reg0  ;
; 9.247 ; 9.431        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0]                                                                                                      ;
; 9.247 ; 9.431        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[12][1]                                                                                                ;
; 9.247 ; 9.431        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[12][2]                                                                                                ;
; 9.247 ; 9.431        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[12][5]                                                                                                ;
; 9.249 ; 9.433        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                                                      ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                                                    ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                                                    ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                                                    ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                                    ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                                                    ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                                                    ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                                                    ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0111                                                                                                    ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1000                                                                                                    ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                                                    ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                             ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                                            ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                                            ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_START                                                           ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                            ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                           ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|cmd_ack                                                                    ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[2]                                                                ;
+-------+--------------+----------------+-----------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                       ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------+------------+----------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                           ; Clock Edge ; Target                                                                                 ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------+------------+----------------------------------------------------------------------------------------+
; 14.933 ; 15.149       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mhd           ;
; 14.933 ; 15.149       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oHD           ;
; 14.933 ; 15.149       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ;
; 14.933 ; 15.149       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ;
; 14.933 ; 15.149       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ;
; 14.933 ; 15.149       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ;
; 14.933 ; 15.149       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ;
; 14.933 ; 15.149       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ;
; 14.933 ; 15.149       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ;
; 14.933 ; 15.149       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ;
; 14.933 ; 15.149       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ;
; 14.933 ; 15.149       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]      ;
; 14.933 ; 15.149       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]      ;
; 14.933 ; 15.149       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]      ;
; 14.933 ; 15.149       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]      ;
; 14.933 ; 15.149       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ;
; 14.933 ; 15.149       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ;
; 14.933 ; 15.149       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ;
; 14.933 ; 15.149       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]      ;
; 14.933 ; 15.149       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]      ;
; 14.933 ; 15.149       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]      ;
; 14.933 ; 15.149       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]      ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[0]     ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[4]     ;
; 14.938 ; 15.122       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[0]     ;
; 14.938 ; 15.122       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2]     ;
; 14.938 ; 15.122       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[0]     ;
; 14.938 ; 15.122       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[2]     ;
; 14.938 ; 15.122       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3]     ;
; 14.938 ; 15.122       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[4]     ;
; 14.938 ; 15.122       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5]     ;
; 14.938 ; 15.122       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[6]     ;
; 14.938 ; 15.122       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[7]     ;
; 14.938 ; 15.122       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ;
; 14.938 ; 15.122       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ;
; 14.938 ; 15.122       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[2]  ;
; 14.938 ; 15.122       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ;
; 14.938 ; 15.122       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ;
; 14.938 ; 15.122       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[0] ;
; 14.938 ; 15.122       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[2] ;
; 14.938 ; 15.122       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[3] ;
; 14.938 ; 15.122       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[7] ;
; 14.938 ; 15.122       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ;
; 14.938 ; 15.122       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ;
; 14.938 ; 15.122       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ;
; 14.938 ; 15.122       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ;
; 14.938 ; 15.122       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ;
; 14.938 ; 15.122       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ;
; 14.938 ; 15.122       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ;
; 14.938 ; 15.122       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ;
; 14.940 ; 15.124       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[1]     ;
; 14.940 ; 15.124       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[4]     ;
; 14.940 ; 15.124       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]      ;
; 14.941 ; 15.125       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[3]     ;
; 14.941 ; 15.125       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[3]     ;
; 14.942 ; 15.126       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[1]     ;
; 14.942 ; 15.126       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2]     ;
; 14.942 ; 15.126       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[5]     ;
; 14.942 ; 15.126       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[6]     ;
; 14.942 ; 15.126       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[7]     ;
; 14.942 ; 15.126       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[5]     ;
; 14.942 ; 15.126       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[6]     ;
; 14.942 ; 15.126       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[7]     ;
; 14.942 ; 15.126       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[1]     ;
; 14.943 ; 15.127       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd           ;
; 14.943 ; 15.127       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oVD           ;
; 14.958 ; 15.174       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd           ;
; 14.958 ; 15.174       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[7]     ;
; 14.958 ; 15.174       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oVD           ;
; 14.959 ; 15.175       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[1]     ;
; 14.959 ; 15.175       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2]     ;
; 14.959 ; 15.175       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[5]     ;
; 14.959 ; 15.175       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[6]     ;
; 14.959 ; 15.175       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[5]     ;
; 14.959 ; 15.175       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[6]     ;
; 14.959 ; 15.175       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[7]     ;
; 14.959 ; 15.175       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[1]     ;
; 14.960 ; 15.176       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[3]     ;
; 14.960 ; 15.176       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[1]     ;
; 14.960 ; 15.176       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[3]     ;
; 14.960 ; 15.176       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[4]     ;
; 14.961 ; 15.177       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]      ;
; 14.962 ; 15.178       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2]     ;
; 14.962 ; 15.178       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[0]     ;
; 14.962 ; 15.178       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[2]     ;
; 14.962 ; 15.178       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3]     ;
; 14.962 ; 15.178       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[4]     ;
; 14.962 ; 15.178       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[6]     ;
; 14.962 ; 15.178       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[7]     ;
; 14.962 ; 15.178       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ;
; 14.962 ; 15.178       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ;
; 14.962 ; 15.178       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[2]  ;
; 14.962 ; 15.178       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ;
; 14.962 ; 15.178       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[2] ;
; 14.962 ; 15.178       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[3] ;
; 14.962 ; 15.178       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ;
; 14.963 ; 15.179       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[0]     ;
; 14.963 ; 15.179       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5]     ;
; 14.963 ; 15.179       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ;
; 14.963 ; 15.179       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[0] ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------+------------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.297 ; 49.527       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a24~portb_address_reg0                                                                                                                           ;
; 49.297 ; 49.527       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a28~portb_address_reg0                                                                                                                           ;
; 49.297 ; 49.527       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a36~portb_address_reg0                                                                                                                           ;
; 49.297 ; 49.527       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a40~portb_address_reg0                                                                                                                           ;
; 49.297 ; 49.527       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a44~portb_address_reg0                                                                                                                           ;
; 49.297 ; 49.527       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a48~portb_address_reg0                                                                                                                           ;
; 49.297 ; 49.527       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a56~portb_address_reg0                                                                                                                           ;
; 49.297 ; 49.527       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a64~portb_address_reg0                                                                                                                           ;
; 49.297 ; 49.527       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a72~portb_address_reg0                                                                                                                           ;
; 49.297 ; 49.527       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a76~portb_address_reg0                                                                                                                           ;
; 49.297 ; 49.527       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a80~portb_address_reg0                                                                                                                           ;
; 49.297 ; 49.527       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a84~portb_address_reg0                                                                                                                           ;
; 49.297 ; 49.527       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a88~portb_address_reg0                                                                                                                           ;
; 49.297 ; 49.527       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a92~portb_address_reg0                                                                                                                           ;
; 49.298 ; 49.528       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                            ;
; 49.298 ; 49.528       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a12~portb_address_reg0                                                                                                                           ;
; 49.298 ; 49.528       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a16~portb_address_reg0                                                                                                                           ;
; 49.298 ; 49.528       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a20~portb_address_reg0                                                                                                                           ;
; 49.298 ; 49.528       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a32~portb_address_reg0                                                                                                                           ;
; 49.298 ; 49.528       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a4~portb_address_reg0                                                                                                                            ;
; 49.298 ; 49.528       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a52~portb_address_reg0                                                                                                                           ;
; 49.298 ; 49.528       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a60~portb_address_reg0                                                                                                                           ;
; 49.298 ; 49.528       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a68~portb_address_reg0                                                                                                                           ;
; 49.298 ; 49.528       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a8~portb_address_reg0                                                                                                                            ;
; 49.298 ; 49.528       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a96~portb_address_reg0                                                                                                                           ;
; 49.313 ; 49.529       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                         ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_91|dffs[0]  ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_91|dffs[1]  ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_91|dffs[2]  ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_92|dffs[0]  ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_94|dffs[0]  ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_94|dffs[1]  ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_94|dffs[2]  ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_95|dffs[0]  ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_100|dffs[0] ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_100|dffs[1] ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_100|dffs[2] ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_101|dffs[0] ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_103|dffs[2] ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_109|dffs[0] ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_109|dffs[1] ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_109|dffs[2] ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_110|dffs[0] ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_112|dffs[0] ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_112|dffs[1] ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_112|dffs[2] ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_113|dffs[0] ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_120|dffs[0] ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_120|dffs[1] ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_161|dffs[0] ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_161|dffs[1] ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_161|dffs[2] ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_162|dffs[0] ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_164|dffs[0] ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_164|dffs[1] ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_164|dffs[2] ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_165|dffs[0] ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_167|dffs[0] ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_167|dffs[1] ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_167|dffs[2] ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_168|dffs[0] ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_170|dffs[0] ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_170|dffs[1] ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_170|dffs[2] ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_171|dffs[0] ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_182|dffs[0] ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_182|dffs[1] ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_183|dffs[0] ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_184|dffs[0] ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_184|dffs[1] ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_184|dffs[2] ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_190|dffs[0] ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_190|dffs[1] ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_191|dffs[0] ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_193|dffs[0] ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_193|dffs[1] ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_193|dffs[2] ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_194|dffs[0] ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_196|dffs[2] ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_199|dffs[2] ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[0]  ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[1]  ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[2]  ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_20|dffs[0]  ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_219|dffs[0] ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_219|dffs[1] ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_219|dffs[2] ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_220|dffs[0] ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_222|dffs[0] ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_222|dffs[1] ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_222|dffs[2] ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_223|dffs[0] ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_225|dffs[2] ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[0]  ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[1]  ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[2]  ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[0]  ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_242|dffs[0] ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_242|dffs[1] ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nko:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_488:mgl_prim1|lpm_shiftreg:config_shiftreg_242|dffs[2] ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 0.847 ; 1.583 ; Rise       ; CLOCK_50            ;
; MTL_TOUCH_INT_n     ; CLOCK_50            ; 2.893 ; 3.855 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.561 ; 2.016 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 2.319 ; 2.854 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; -0.631 ; -1.367 ; Rise       ; CLOCK_50            ;
; MTL_TOUCH_INT_n     ; CLOCK_50            ; -0.914 ; -1.683 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.437  ; 0.046  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.055 ; -0.509 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                      ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                 ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------+
; MTL_TOUCH_I2C_SCL   ; CLOCK_50            ; 3.526  ; 3.517  ; Rise       ; CLOCK_50                                                        ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 3.577  ; 3.572  ; Rise       ; CLOCK_50                                                        ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.340  ; 6.741  ; Fall       ; altera_reserved_tck                                             ;
; MTL_B[*]            ; CLOCK_50            ; 3.713  ; 3.495  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 2.823  ; 2.883  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 2.542  ; 2.589  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 2.590  ; 2.616  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 2.216  ; 2.199  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 2.995  ; 3.109  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 2.709  ; 2.739  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]           ; CLOCK_50            ; 2.421  ; 2.417  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 3.713  ; 3.495  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 3.743  ; 3.487  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 2.506  ; 2.516  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 3.743  ; 3.487  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 2.228  ; 2.211  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 2.498  ; 2.516  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 2.220  ; 2.204  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]           ; CLOCK_50            ; 2.740  ; 2.786  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 2.851  ; 2.885  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 2.761  ; 2.809  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 2.607  ; 2.653  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 2.574  ; 2.598  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 2.521  ; 2.543  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 2.216  ; 2.199  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 2.375  ; 2.371  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 2.574  ; 2.598  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 2.351  ; 2.342  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 2.507  ; 2.514  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 2.227  ; 2.210  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 2.236  ; 2.220  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 2.651  ; 2.691  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 11.549 ;        ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 11.526 ; Fall       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                              ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                 ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------+
; MTL_TOUCH_I2C_SCL   ; CLOCK_50            ; 3.406  ; 3.400  ; Rise       ; CLOCK_50                                                        ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 3.455  ; 3.453  ; Rise       ; CLOCK_50                                                        ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.160  ; 5.563  ; Fall       ; altera_reserved_tck                                             ;
; MTL_B[*]            ; CLOCK_50            ; 1.908  ; 1.890  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 2.495  ; 2.550  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 2.222  ; 2.265  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 2.271  ; 2.294  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 1.908  ; 1.890  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 2.660  ; 2.767  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 2.385  ; 2.411  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]           ; CLOCK_50            ; 2.105  ; 2.099  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 3.408  ; 3.188  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 1.913  ; 1.895  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 2.187  ; 2.195  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 3.436  ; 3.178  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 1.920  ; 1.901  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 2.179  ; 2.194  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 1.913  ; 1.895  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]           ; CLOCK_50            ; 2.416  ; 2.456  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 2.522  ; 2.552  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 2.435  ; 2.479  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 2.284  ; 2.327  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 1.908  ; 1.890  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 2.201  ; 2.220  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 1.908  ; 1.890  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 2.061  ; 2.055  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 2.252  ; 2.273  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 2.038  ; 2.028  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 2.188  ; 2.192  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 1.919  ; 1.901  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 1.928  ; 1.910  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 2.329  ; 2.365  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 11.279 ;        ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 11.256 ; Fall       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                           ;
+------------------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                                 ; -3.723  ; 0.086 ; -4.507   ; 0.603   ; 9.206               ;
;  CLOCK_50                                                        ; -2.212  ; 0.086 ; 17.125   ; 1.142   ; 9.206               ;
;  altera_reserved_tck                                             ; 41.042  ; 0.187 ; 48.631   ; 0.603   ; 49.297              ;
;  comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -3.723  ; 0.243 ; -4.507   ; 2.175   ; 14.894              ;
; Design-wide TNS                                                  ; -81.179 ; 0.0   ; -211.664 ; 0.0     ; 0.0                 ;
;  CLOCK_50                                                        ; -22.097 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck                                             ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -59.082 ; 0.000 ; -211.664 ; 0.000   ; 0.000               ;
+------------------------------------------------------------------+---------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 1.517 ; 1.994 ; Rise       ; CLOCK_50            ;
; MTL_TOUCH_INT_n     ; CLOCK_50            ; 5.280 ; 5.817 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 3.552 ; 3.746 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 5.932 ; 6.179 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; -0.631 ; -1.349 ; Rise       ; CLOCK_50            ;
; MTL_TOUCH_INT_n     ; CLOCK_50            ; -0.914 ; -1.683 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.437  ; 0.120  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.055 ; -0.509 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                      ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                 ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------+
; MTL_TOUCH_I2C_SCL   ; CLOCK_50            ; 5.979  ; 6.031  ; Rise       ; CLOCK_50                                                        ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 6.054  ; 6.126  ; Rise       ; CLOCK_50                                                        ;
; altera_reserved_tdo ; altera_reserved_tck ; 10.887 ; 11.397 ; Fall       ; altera_reserved_tck                                             ;
; MTL_B[*]            ; CLOCK_50            ; 5.832  ; 5.516  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 4.853  ; 4.845  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 4.400  ; 4.391  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 4.503  ; 4.480  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 3.828  ; 3.761  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 5.102  ; 5.142  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 4.679  ; 4.659  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]           ; CLOCK_50            ; 4.217  ; 4.129  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 5.832  ; 5.516  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 5.843  ; 5.499  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 4.357  ; 4.278  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 5.843  ; 5.499  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 3.855  ; 3.792  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 4.331  ; 4.266  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 3.838  ; 3.777  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]           ; CLOCK_50            ; 4.746  ; 4.729  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 4.913  ; 4.896  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 4.763  ; 4.760  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 4.505  ; 4.433  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 4.465  ; 4.423  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 4.371  ; 4.322  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 3.828  ; 3.761  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 4.116  ; 4.041  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 4.465  ; 4.423  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 4.085  ; 4.008  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 4.363  ; 4.287  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 3.856  ; 3.793  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 3.876  ; 3.805  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 4.571  ; 4.570  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 12.530 ;        ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 12.454 ; Fall       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                              ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                 ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------+
; MTL_TOUCH_I2C_SCL   ; CLOCK_50            ; 3.406  ; 3.400  ; Rise       ; CLOCK_50                                                        ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 3.455  ; 3.453  ; Rise       ; CLOCK_50                                                        ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.160  ; 5.563  ; Fall       ; altera_reserved_tck                                             ;
; MTL_B[*]            ; CLOCK_50            ; 1.908  ; 1.890  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 2.495  ; 2.550  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 2.222  ; 2.265  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 2.271  ; 2.294  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 1.908  ; 1.890  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 2.660  ; 2.767  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 2.385  ; 2.411  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]           ; CLOCK_50            ; 2.105  ; 2.099  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 3.408  ; 3.188  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 1.913  ; 1.895  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 2.187  ; 2.195  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 3.436  ; 3.178  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 1.920  ; 1.901  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 2.179  ; 2.194  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 1.913  ; 1.895  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]           ; CLOCK_50            ; 2.416  ; 2.456  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 2.522  ; 2.552  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 2.435  ; 2.479  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 2.284  ; 2.327  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 1.908  ; 1.890  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 2.201  ; 2.220  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 1.908  ; 1.890  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 2.061  ; 2.055  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 2.252  ; 2.273  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 2.038  ; 2.028  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 2.188  ; 2.192  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 1.919  ; 1.901  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 1.928  ; 1.910  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 2.329  ; 2.365  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 11.279 ;        ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 11.256 ; Fall       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_DCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_HSD             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_VSD             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_TOUCH_I2C_SCL   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; KEY[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EPCS_DATA0          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; G_SENSOR_INT        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[0]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[1]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[2]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_IN[0]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_IN[1]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MTL_TOUCH_INT_n     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_DCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; MTL_HSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_VSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_TOUCH_I2C_SCL   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; MTL_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; MTL_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.07e-08 V                   ; 3.12 V              ; -0.0141 V           ; 0.213 V                              ; 0.204 V                              ; 6.63e-10 s                  ; 1.57e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.07e-08 V                  ; 3.12 V             ; -0.0141 V          ; 0.213 V                             ; 0.204 V                             ; 6.63e-10 s                 ; 1.57e-09 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_DCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; MTL_HSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_VSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_TOUCH_I2C_SCL   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; MTL_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; MTL_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.88e-06 V                   ; 3.1 V               ; -0.00497 V          ; 0.088 V                              ; 0.154 V                              ; 8.34e-10 s                  ; 1.96e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.88e-06 V                  ; 3.1 V              ; -0.00497 V         ; 0.088 V                             ; 0.154 V                             ; 8.34e-10 s                 ; 1.96e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_DCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; MTL_HSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_VSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_TOUCH_I2C_SCL   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; MTL_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; MTL_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                   ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                      ; To Clock                                                        ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+----------+----------+----------+
; altera_reserved_tck                                             ; altera_reserved_tck                                             ; 8606         ; 0        ; 70       ; 0        ;
; CLOCK_50                                                        ; altera_reserved_tck                                             ; false path   ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                             ; CLOCK_50                                                        ; false path   ; 0        ; 0        ; 0        ;
; CLOCK_50                                                        ; CLOCK_50                                                        ; > 2147483647 ; 0        ; 0        ; 0        ;
; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50                                                        ; 189          ; 0        ; 0        ; 0        ;
; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 43           ; 0        ; 0        ; 0        ;
; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3746         ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                    ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                      ; To Clock                                                        ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+----------+----------+----------+
; altera_reserved_tck                                             ; altera_reserved_tck                                             ; 8606         ; 0        ; 70       ; 0        ;
; CLOCK_50                                                        ; altera_reserved_tck                                             ; false path   ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                             ; CLOCK_50                                                        ; false path   ; 0        ; 0        ; 0        ;
; CLOCK_50                                                        ; CLOCK_50                                                        ; > 2147483647 ; 0        ; 0        ; 0        ;
; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50                                                        ; 189          ; 0        ; 0        ; 0        ;
; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 43           ; 0        ; 0        ; 0        ;
; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3746         ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                  ;
+---------------------+-----------------------------------------------------------------+------------+----------+----------+----------+
; From Clock          ; To Clock                                                        ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+-----------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck                                             ; 629        ; 0        ; 1        ; 0        ;
; altera_reserved_tck ; CLOCK_50                                                        ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50                                                        ; 138        ; 0        ; 0        ; 0        ;
; CLOCK_50            ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 49         ; 0        ; 0        ; 0        ;
+---------------------+-----------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                   ;
+---------------------+-----------------------------------------------------------------+------------+----------+----------+----------+
; From Clock          ; To Clock                                                        ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+-----------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck                                             ; 629        ; 0        ; 1        ; 0        ;
; altera_reserved_tck ; CLOCK_50                                                        ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50                                                        ; 138        ; 0        ; 0        ; 0        ;
; CLOCK_50            ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 49         ; 0        ; 0        ; 0        ;
+---------------------+-----------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 93    ; 93   ;
; Unconstrained Output Ports      ; 30    ; 30   ;
; Unconstrained Output Port Paths ; 30    ; 30   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Thu Feb 16 20:25:02 2017
Info: Command: quartus_sta DE0_NANO -c DE0_NANO
Info: qsta_default_script.tcl version: #11
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'DE0_NANO.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -multiply_by 33 -duty_cycle 50.00 -name {comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -multiply_by 33 -phase 120.00 -duty_cycle 50.00 -name {comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]} {comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DE0_NANO.SDC'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|pulseGenerator:generator|pulse1to2 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|y2_initial[0] is being clocked by mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|pulseGenerator:generator|pulse1to2
Warning (332060): Node: mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|pulseGenerator:generator|pulse2to1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|y2_final[0] is being clocked by mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|pulseGenerator:generator|pulse2to1
Warning (332060): Node: mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREADY was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|isGestCustom1~_emulated is being clocked by mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREADY
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.723
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.723             -59.082 comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.212             -22.097 CLOCK_50 
    Info (332119):    41.042               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.229
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.229               0.000 CLOCK_50 
    Info (332119):     0.358               0.000 altera_reserved_tck 
    Info (332119):     0.458               0.000 comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -4.507
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.507            -211.664 comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.125               0.000 CLOCK_50 
    Info (332119):    48.631               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.113
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.113               0.000 altera_reserved_tck 
    Info (332119):     1.971               0.000 CLOCK_50 
    Info (332119):     3.769               0.000 comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.484
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.484               0.000 CLOCK_50 
    Info (332119):    14.897               0.000 comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.495               0.000 altera_reserved_tck 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|pulseGenerator:generator|pulse1to2 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|y2_initial[0] is being clocked by mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|pulseGenerator:generator|pulse1to2
Warning (332060): Node: mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|pulseGenerator:generator|pulse2to1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|y2_final[0] is being clocked by mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|pulseGenerator:generator|pulse2to1
Warning (332060): Node: mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREADY was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|isGestCustom1~_emulated is being clocked by mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREADY
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.215
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.215             -50.935 comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.727             -15.363 CLOCK_50 
    Info (332119):    42.091               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.226
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.226               0.000 CLOCK_50 
    Info (332119):     0.311               0.000 altera_reserved_tck 
    Info (332119):     0.407               0.000 comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -3.916
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.916            -183.597 comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.463               0.000 CLOCK_50 
    Info (332119):    48.845               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.017
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.017               0.000 altera_reserved_tck 
    Info (332119):     1.753               0.000 CLOCK_50 
    Info (332119):     3.312               0.000 comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.484
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.484               0.000 CLOCK_50 
    Info (332119):    14.894               0.000 comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.444               0.000 altera_reserved_tck 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|pulseGenerator:generator|pulse1to2 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|y2_initial[0] is being clocked by mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|pulseGenerator:generator|pulse1to2
Warning (332060): Node: mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|pulseGenerator:generator|pulse2to1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|y2_final[0] is being clocked by mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|pulseGenerator:generator|pulse2to1
Warning (332060): Node: mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREADY was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|isGestCustom1~_emulated is being clocked by mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREADY
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.937
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.937             -30.523 comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.856              -7.536 CLOCK_50 
    Info (332119):    45.193               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.086
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.086               0.000 CLOCK_50 
    Info (332119):     0.187               0.000 altera_reserved_tck 
    Info (332119):     0.243               0.000 comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -2.441
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.441            -114.629 comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    18.325               0.000 CLOCK_50 
    Info (332119):    49.547               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.603
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.603               0.000 altera_reserved_tck 
    Info (332119):     1.142               0.000 CLOCK_50 
    Info (332119):     2.175               0.000 comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.206
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.206               0.000 CLOCK_50 
    Info (332119):    14.933               0.000 comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.297               0.000 altera_reserved_tck 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 1040 megabytes
    Info: Processing ended: Thu Feb 16 20:25:06 2017
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:05


