{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1533523733155 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1533523733161 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug  5 23:48:52 2018 " "Processing started: Sun Aug  5 23:48:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1533523733161 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1533523733161 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1533523733164 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1533523734251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ccpu_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ccpu_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ccpu_ram " "Found entity 1: ccpu_ram" {  } { { "ccpu_ram.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/ccpu_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533523734672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533523734672 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 Coprocessor_Edge_Detection.v(96) " "Verilog HDL Expression warning at Coprocessor_Edge_Detection.v(96): truncated literal to match 5 bits" {  } { { "Coprocessor_Edge_Detection.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/Coprocessor_Edge_Detection.v" 96 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1533523734679 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Coprocessor_Edge_Detection.v(49) " "Verilog HDL information at Coprocessor_Edge_Detection.v(49): always construct contains both blocking and non-blocking assignments" {  } { { "Coprocessor_Edge_Detection.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/Coprocessor_Edge_Detection.v" 49 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1533523734680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Coprocessor_Edge_Detection.v 1 1 " "Found 1 design units, including 1 entities, in source file Coprocessor_Edge_Detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 Coprocessor_Edge_Detection " "Found entity 1: Coprocessor_Edge_Detection" {  } { { "Coprocessor_Edge_Detection.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/Coprocessor_Edge_Detection.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533523734681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533523734681 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "fim FIM Escrever.v(11) " "Verilog HDL Declaration information at Escrever.v(11): object \"fim\" differs only in case from object \"FIM\" in the same scope" {  } { { "Escrever.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/Escrever.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533523734685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Escrever.v 1 1 " "Found 1 design units, including 1 entities, in source file Escrever.v" { { "Info" "ISGN_ENTITY_NAME" "1 Escrever " "Found entity 1: Escrever" {  } { { "Escrever.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/Escrever.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533523734687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533523734687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_clock " "Found entity 1: divisor_clock" {  } { { "divisor_clock.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/divisor_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533523734692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533523734692 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "VGADemo.v(109) " "Verilog HDL Module Instantiation warning at VGADemo.v(109): ignored dangling comma in List of Port Connections" {  } { { "VGADemo.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 109 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1533523734698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGADemo.v 1 1 " "Found 1 design units, including 1 entities, in source file VGADemo.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGADemo " "Found entity 1: VGADemo" {  } { { "VGADemo.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533523734700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533523734700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hsync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file hsync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hvsync_generator " "Found entity 1: hvsync_generator" {  } { { "hsync_generator.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/hsync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533523734705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533523734705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file controlador_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlador_ram " "Found entity 1: controlador_ram" {  } { { "controlador_ram.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/controlador_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533523734713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533523734713 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "address_pixel_in Coprocessor_Edge_Detection.v(42) " "Verilog HDL Implicit Net warning at Coprocessor_Edge_Detection.v(42): created implicit net for \"address_pixel_in\"" {  } { { "Coprocessor_Edge_Detection.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/Coprocessor_Edge_Detection.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533523734714 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGADemo " "Elaborating entity \"VGADemo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1533523735034 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_on VGADemo.v(10) " "Verilog HDL or VHDL warning at VGADemo.v(10): object \"clk_on\" assigned a value but never read" {  } { { "VGADemo.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1533523735045 "|VGADemo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "img_ready VGADemo.v(83) " "Verilog HDL or VHDL warning at VGADemo.v(83): object \"img_ready\" assigned a value but never read" {  } { { "VGADemo.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1533523735046 "|VGADemo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_out VGADemo.v(85) " "Verilog HDL or VHDL warning at VGADemo.v(85): object \"address_out\" assigned a value but never read" {  } { { "VGADemo.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1533523735046 "|VGADemo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 VGADemo.v(58) " "Verilog HDL assignment warning at VGADemo.v(58): truncated value with size 32 to match size of target (12)" {  } { { "VGADemo.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1533523735046 "|VGADemo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 VGADemo.v(116) " "Verilog HDL assignment warning at VGADemo.v(116): truncated value with size 32 to match size of target (12)" {  } { { "VGADemo.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1533523735047 "|VGADemo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_clock divisor_clock:divisor_clock " "Elaborating entity \"divisor_clock\" for hierarchy \"divisor_clock:divisor_clock\"" {  } { { "VGADemo.v" "divisor_clock" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533523735057 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "contador divisor_clock.v(8) " "Verilog HDL or VHDL warning at divisor_clock.v(8): object \"contador\" assigned a value but never read" {  } { { "divisor_clock.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/divisor_clock.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1533523735059 "|VGADemo|divisor_clock:divisor_clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hvsync_generator hvsync_generator:hvsync " "Elaborating entity \"hvsync_generator\" for hierarchy \"hvsync_generator:hvsync\"" {  } { { "VGADemo.v" "hvsync" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533523735063 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 hsync_generator.v(18) " "Verilog HDL assignment warning at hsync_generator.v(18): truncated value with size 32 to match size of target (10)" {  } { { "hsync_generator.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/hsync_generator.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1533523735067 "|VGADemo|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 hsync_generator.v(27) " "Verilog HDL assignment warning at hsync_generator.v(27): truncated value with size 32 to match size of target (9)" {  } { { "hsync_generator.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/hsync_generator.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1533523735067 "|VGADemo|hvsync_generator:hvsync"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador_ram controlador_ram:controlador_ram " "Elaborating entity \"controlador_ram\" for hierarchy \"controlador_ram:controlador_ram\"" {  } { { "VGADemo.v" "controlador_ram" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533523735072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram controlador_ram:controlador_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"controlador_ram:controlador_ram\|altsyncram:altsyncram_component\"" {  } { { "controlador_ram.v" "altsyncram_component" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/controlador_ram.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533523735469 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlador_ram:controlador_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"controlador_ram:controlador_ram\|altsyncram:altsyncram_component\"" {  } { { "controlador_ram.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/controlador_ram.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533523735476 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlador_ram:controlador_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"controlador_ram:controlador_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533523735477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533523735477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533523735477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533523735477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533523735477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533523735477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533523735477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533523735477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533523735477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533523735477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533523735477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533523735477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533523735477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533523735477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533523735477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533523735477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533523735477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533523735477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533523735477 ""}  } { { "controlador_ram.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/controlador_ram.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1533523735477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2kn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2kn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2kn1 " "Found entity 1: altsyncram_2kn1" {  } { { "db/altsyncram_2kn1.tdf" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/db/altsyncram_2kn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533523735749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533523735749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2kn1 controlador_ram:controlador_ram\|altsyncram:altsyncram_component\|altsyncram_2kn1:auto_generated " "Elaborating entity \"altsyncram_2kn1\" for hierarchy \"controlador_ram:controlador_ram\|altsyncram:altsyncram_component\|altsyncram_2kn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533523735752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Coprocessor_Edge_Detection Coprocessor_Edge_Detection:Coprocessor_Edge_Detection " "Elaborating entity \"Coprocessor_Edge_Detection\" for hierarchy \"Coprocessor_Edge_Detection:Coprocessor_Edge_Detection\"" {  } { { "VGADemo.v" "Coprocessor_Edge_Detection" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533523735764 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_pixel_in Coprocessor_Edge_Detection.v(42) " "Verilog HDL or VHDL warning at Coprocessor_Edge_Detection.v(42): object \"address_pixel_in\" assigned a value but never read" {  } { { "Coprocessor_Edge_Detection.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/Coprocessor_Edge_Detection.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1533523735789 "|VGADemo|Coprocessor_Edge_Detection:Coprocessor_Edge_Detection"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_pixel_base_out Coprocessor_Edge_Detection.v(27) " "Verilog HDL or VHDL warning at Coprocessor_Edge_Detection.v(27): object \"address_pixel_base_out\" assigned a value but never read" {  } { { "Coprocessor_Edge_Detection.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/Coprocessor_Edge_Detection.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1533523735789 "|VGADemo|Coprocessor_Edge_Detection:Coprocessor_Edge_Detection"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_pixel Coprocessor_Edge_Detection.v(28) " "Verilog HDL or VHDL warning at Coprocessor_Edge_Detection.v(28): object \"address_pixel\" assigned a value but never read" {  } { { "Coprocessor_Edge_Detection.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/Coprocessor_Edge_Detection.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1533523735790 "|VGADemo|Coprocessor_Edge_Detection:Coprocessor_Edge_Detection"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "byte_r Coprocessor_Edge_Detection.v(33) " "Verilog HDL or VHDL warning at Coprocessor_Edge_Detection.v(33): object \"byte_r\" assigned a value but never read" {  } { { "Coprocessor_Edge_Detection.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/Coprocessor_Edge_Detection.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1533523735790 "|VGADemo|Coprocessor_Edge_Detection:Coprocessor_Edge_Detection"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "byte_g Coprocessor_Edge_Detection.v(34) " "Verilog HDL or VHDL warning at Coprocessor_Edge_Detection.v(34): object \"byte_g\" assigned a value but never read" {  } { { "Coprocessor_Edge_Detection.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/Coprocessor_Edge_Detection.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1533523735790 "|VGADemo|Coprocessor_Edge_Detection:Coprocessor_Edge_Detection"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "byte_b Coprocessor_Edge_Detection.v(35) " "Verilog HDL or VHDL warning at Coprocessor_Edge_Detection.v(35): object \"byte_b\" assigned a value but never read" {  } { { "Coprocessor_Edge_Detection.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/Coprocessor_Edge_Detection.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1533523735790 "|VGADemo|Coprocessor_Edge_Detection:Coprocessor_Edge_Detection"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "line_buffer Coprocessor_Edge_Detection.v(36) " "Verilog HDL or VHDL warning at Coprocessor_Edge_Detection.v(36): object \"line_buffer\" assigned a value but never read" {  } { { "Coprocessor_Edge_Detection.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/Coprocessor_Edge_Detection.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1533523735790 "|VGADemo|Coprocessor_Edge_Detection:Coprocessor_Edge_Detection"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address Coprocessor_Edge_Detection.v(48) " "Verilog HDL or VHDL warning at Coprocessor_Edge_Detection.v(48): object \"address\" assigned a value but never read" {  } { { "Coprocessor_Edge_Detection.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/Coprocessor_Edge_Detection.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1533523735791 "|VGADemo|Coprocessor_Edge_Detection:Coprocessor_Edge_Detection"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 1 Coprocessor_Edge_Detection.v(42) " "Verilog HDL assignment warning at Coprocessor_Edge_Detection.v(42): truncated value with size 12 to match size of target (1)" {  } { { "Coprocessor_Edge_Detection.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/Coprocessor_Edge_Detection.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1533523735791 "|VGADemo|Coprocessor_Edge_Detection:Coprocessor_Edge_Detection"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Coprocessor_Edge_Detection.v(79) " "Verilog HDL assignment warning at Coprocessor_Edge_Detection.v(79): truncated value with size 32 to match size of target (3)" {  } { { "Coprocessor_Edge_Detection.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/Coprocessor_Edge_Detection.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1533523735791 "|VGADemo|Coprocessor_Edge_Detection:Coprocessor_Edge_Detection"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Coprocessor_Edge_Detection.v(84) " "Verilog HDL assignment warning at Coprocessor_Edge_Detection.v(84): truncated value with size 32 to match size of target (8)" {  } { { "Coprocessor_Edge_Detection.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/Coprocessor_Edge_Detection.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1533523735791 "|VGADemo|Coprocessor_Edge_Detection:Coprocessor_Edge_Detection"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ccpu_ram Coprocessor_Edge_Detection:Coprocessor_Edge_Detection\|ccpu_ram:ccpu_ram " "Elaborating entity \"ccpu_ram\" for hierarchy \"Coprocessor_Edge_Detection:Coprocessor_Edge_Detection\|ccpu_ram:ccpu_ram\"" {  } { { "Coprocessor_Edge_Detection.v" "ccpu_ram" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/Coprocessor_Edge_Detection.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533523735795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Coprocessor_Edge_Detection:Coprocessor_Edge_Detection\|ccpu_ram:ccpu_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Coprocessor_Edge_Detection:Coprocessor_Edge_Detection\|ccpu_ram:ccpu_ram\|altsyncram:altsyncram_component\"" {  } { { "ccpu_ram.v" "altsyncram_component" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/ccpu_ram.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533523735818 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Coprocessor_Edge_Detection:Coprocessor_Edge_Detection\|ccpu_ram:ccpu_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Coprocessor_Edge_Detection:Coprocessor_Edge_Detection\|ccpu_ram:ccpu_ram\|altsyncram:altsyncram_component\"" {  } { { "ccpu_ram.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/ccpu_ram.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533523735824 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Coprocessor_Edge_Detection:Coprocessor_Edge_Detection\|ccpu_ram:ccpu_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"Coprocessor_Edge_Detection:Coprocessor_Edge_Detection\|ccpu_ram:ccpu_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533523735825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533523735825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533523735825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533523735825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533523735825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Coprocessor_Edge_Detection.hex " "Parameter \"init_file\" = \"Coprocessor_Edge_Detection.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533523735825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533523735825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533523735825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533523735825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533523735825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533523735825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533523735825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533523735825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533523735825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533523735825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533523735825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533523735825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533523735825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533523735825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533523735825 ""}  } { { "ccpu_ram.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/ccpu_ram.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1533523735825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bqr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bqr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bqr1 " "Found entity 1: altsyncram_bqr1" {  } { { "db/altsyncram_bqr1.tdf" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/db/altsyncram_bqr1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533523736097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533523736097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bqr1 Coprocessor_Edge_Detection:Coprocessor_Edge_Detection\|ccpu_ram:ccpu_ram\|altsyncram:altsyncram_component\|altsyncram_bqr1:auto_generated " "Elaborating entity \"altsyncram_bqr1\" for hierarchy \"Coprocessor_Edge_Detection:Coprocessor_Edge_Detection\|ccpu_ram:ccpu_ram\|altsyncram:altsyncram_component\|altsyncram_bqr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533523736100 ""}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "Coprocessor_Edge_Detection.hex " "Byte addressed memory initialization file \"Coprocessor_Edge_Detection.hex\" was read in the word-addressed format" {  } { { "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/Coprocessor_Edge_Detection.hex" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/Coprocessor_Edge_Detection.hex" 1 -1 0 } }  } 0 113007 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "Quartus II" 0 -1 1533523736182 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "img_base\[11\] " "Net \"img_base\[11\]\" is missing source, defaulting to GND" {  } { { "VGADemo.v" "img_base\[11\]" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1533523736557 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "img_base\[10\] " "Net \"img_base\[10\]\" is missing source, defaulting to GND" {  } { { "VGADemo.v" "img_base\[10\]" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1533523736557 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "img_base\[9\] " "Net \"img_base\[9\]\" is missing source, defaulting to GND" {  } { { "VGADemo.v" "img_base\[9\]" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1533523736557 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "img_base\[8\] " "Net \"img_base\[8\]\" is missing source, defaulting to GND" {  } { { "VGADemo.v" "img_base\[8\]" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1533523736557 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "img_base\[7\] " "Net \"img_base\[7\]\" is missing source, defaulting to GND" {  } { { "VGADemo.v" "img_base\[7\]" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1533523736557 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "img_base\[6\] " "Net \"img_base\[6\]\" is missing source, defaulting to GND" {  } { { "VGADemo.v" "img_base\[6\]" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1533523736557 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "img_base\[5\] " "Net \"img_base\[5\]\" is missing source, defaulting to GND" {  } { { "VGADemo.v" "img_base\[5\]" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1533523736557 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "img_base\[4\] " "Net \"img_base\[4\]\" is missing source, defaulting to GND" {  } { { "VGADemo.v" "img_base\[4\]" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1533523736557 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "img_base\[3\] " "Net \"img_base\[3\]\" is missing source, defaulting to GND" {  } { { "VGADemo.v" "img_base\[3\]" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1533523736557 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "img_base\[2\] " "Net \"img_base\[2\]\" is missing source, defaulting to GND" {  } { { "VGADemo.v" "img_base\[2\]" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1533523736557 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "img_base\[1\] " "Net \"img_base\[1\]\" is missing source, defaulting to GND" {  } { { "VGADemo.v" "img_base\[1\]" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1533523736557 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "img_base\[0\] " "Net \"img_base\[0\]\" is missing source, defaulting to GND" {  } { { "VGADemo.v" "img_base\[0\]" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1533523736557 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1533523736557 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "img_base\[11\] " "Net \"img_base\[11\]\" is missing source, defaulting to GND" {  } { { "VGADemo.v" "img_base\[11\]" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1533523736567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "img_base\[10\] " "Net \"img_base\[10\]\" is missing source, defaulting to GND" {  } { { "VGADemo.v" "img_base\[10\]" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1533523736567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "img_base\[9\] " "Net \"img_base\[9\]\" is missing source, defaulting to GND" {  } { { "VGADemo.v" "img_base\[9\]" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1533523736567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "img_base\[8\] " "Net \"img_base\[8\]\" is missing source, defaulting to GND" {  } { { "VGADemo.v" "img_base\[8\]" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1533523736567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "img_base\[7\] " "Net \"img_base\[7\]\" is missing source, defaulting to GND" {  } { { "VGADemo.v" "img_base\[7\]" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1533523736567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "img_base\[6\] " "Net \"img_base\[6\]\" is missing source, defaulting to GND" {  } { { "VGADemo.v" "img_base\[6\]" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1533523736567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "img_base\[5\] " "Net \"img_base\[5\]\" is missing source, defaulting to GND" {  } { { "VGADemo.v" "img_base\[5\]" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1533523736567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "img_base\[4\] " "Net \"img_base\[4\]\" is missing source, defaulting to GND" {  } { { "VGADemo.v" "img_base\[4\]" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1533523736567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "img_base\[3\] " "Net \"img_base\[3\]\" is missing source, defaulting to GND" {  } { { "VGADemo.v" "img_base\[3\]" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1533523736567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "img_base\[2\] " "Net \"img_base\[2\]\" is missing source, defaulting to GND" {  } { { "VGADemo.v" "img_base\[2\]" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1533523736567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "img_base\[1\] " "Net \"img_base\[1\]\" is missing source, defaulting to GND" {  } { { "VGADemo.v" "img_base\[1\]" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1533523736567 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "img_base\[0\] " "Net \"img_base\[0\]\" is missing source, defaulting to GND" {  } { { "VGADemo.v" "img_base\[0\]" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1533523736567 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1533523736567 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "img_base\[11\] " "Net \"img_base\[11\]\" is missing source, defaulting to GND" {  } { { "VGADemo.v" "img_base\[11\]" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1533523736572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "img_base\[10\] " "Net \"img_base\[10\]\" is missing source, defaulting to GND" {  } { { "VGADemo.v" "img_base\[10\]" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1533523736572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "img_base\[9\] " "Net \"img_base\[9\]\" is missing source, defaulting to GND" {  } { { "VGADemo.v" "img_base\[9\]" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1533523736572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "img_base\[8\] " "Net \"img_base\[8\]\" is missing source, defaulting to GND" {  } { { "VGADemo.v" "img_base\[8\]" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1533523736572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "img_base\[7\] " "Net \"img_base\[7\]\" is missing source, defaulting to GND" {  } { { "VGADemo.v" "img_base\[7\]" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1533523736572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "img_base\[6\] " "Net \"img_base\[6\]\" is missing source, defaulting to GND" {  } { { "VGADemo.v" "img_base\[6\]" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1533523736572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "img_base\[5\] " "Net \"img_base\[5\]\" is missing source, defaulting to GND" {  } { { "VGADemo.v" "img_base\[5\]" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1533523736572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "img_base\[4\] " "Net \"img_base\[4\]\" is missing source, defaulting to GND" {  } { { "VGADemo.v" "img_base\[4\]" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1533523736572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "img_base\[3\] " "Net \"img_base\[3\]\" is missing source, defaulting to GND" {  } { { "VGADemo.v" "img_base\[3\]" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1533523736572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "img_base\[2\] " "Net \"img_base\[2\]\" is missing source, defaulting to GND" {  } { { "VGADemo.v" "img_base\[2\]" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1533523736572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "img_base\[1\] " "Net \"img_base\[1\]\" is missing source, defaulting to GND" {  } { { "VGADemo.v" "img_base\[1\]" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1533523736572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "img_base\[0\] " "Net \"img_base\[0\]\" is missing source, defaulting to GND" {  } { { "VGADemo.v" "img_base\[0\]" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1533523736572 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1533523736572 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "img_base\[11\] " "Net \"img_base\[11\]\" is missing source, defaulting to GND" {  } { { "VGADemo.v" "img_base\[11\]" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1533523736576 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "img_base\[10\] " "Net \"img_base\[10\]\" is missing source, defaulting to GND" {  } { { "VGADemo.v" "img_base\[10\]" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1533523736576 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "img_base\[9\] " "Net \"img_base\[9\]\" is missing source, defaulting to GND" {  } { { "VGADemo.v" "img_base\[9\]" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1533523736576 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "img_base\[8\] " "Net \"img_base\[8\]\" is missing source, defaulting to GND" {  } { { "VGADemo.v" "img_base\[8\]" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1533523736576 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "img_base\[7\] " "Net \"img_base\[7\]\" is missing source, defaulting to GND" {  } { { "VGADemo.v" "img_base\[7\]" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1533523736576 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "img_base\[6\] " "Net \"img_base\[6\]\" is missing source, defaulting to GND" {  } { { "VGADemo.v" "img_base\[6\]" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1533523736576 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "img_base\[5\] " "Net \"img_base\[5\]\" is missing source, defaulting to GND" {  } { { "VGADemo.v" "img_base\[5\]" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1533523736576 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "img_base\[4\] " "Net \"img_base\[4\]\" is missing source, defaulting to GND" {  } { { "VGADemo.v" "img_base\[4\]" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1533523736576 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "img_base\[3\] " "Net \"img_base\[3\]\" is missing source, defaulting to GND" {  } { { "VGADemo.v" "img_base\[3\]" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1533523736576 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "img_base\[2\] " "Net \"img_base\[2\]\" is missing source, defaulting to GND" {  } { { "VGADemo.v" "img_base\[2\]" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1533523736576 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "img_base\[1\] " "Net \"img_base\[1\]\" is missing source, defaulting to GND" {  } { { "VGADemo.v" "img_base\[1\]" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1533523736576 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "img_base\[0\] " "Net \"img_base\[0\]\" is missing source, defaulting to GND" {  } { { "VGADemo.v" "img_base\[0\]" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1533523736576 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1533523736576 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Coprocessor_Edge_Detection:Coprocessor_Edge_Detection\|ccpu_ram:ccpu_ram\|altsyncram:altsyncram_component\|altsyncram_bqr1:auto_generated\|q_b\[7\] " "Synthesized away node \"Coprocessor_Edge_Detection:Coprocessor_Edge_Detection\|ccpu_ram:ccpu_ram\|altsyncram:altsyncram_component\|altsyncram_bqr1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_bqr1.tdf" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/db/altsyncram_bqr1.tdf" 282 2 0 } } { "altsyncram.tdf" "" { Text "/home/gaut/Programs/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ccpu_ram.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/ccpu_ram.v" 88 0 0 } } { "Coprocessor_Edge_Detection.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/Coprocessor_Edge_Detection.v" 22 0 0 } } { "VGADemo.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 109 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533523737529 "|VGADemo|Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1533523737529 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1533523737529 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1533523739520 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[0\] VCC " "Pin \"leds\[0\]\" is stuck at VCC" {  } { { "VGADemo.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1533523739857 "|VGADemo|leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] GND " "Pin \"leds\[1\]\" is stuck at GND" {  } { { "VGADemo.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1533523739857 "|VGADemo|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "VGADemo.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1533523739857 "|VGADemo|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[3\] GND " "Pin \"leds\[3\]\" is stuck at GND" {  } { { "VGADemo.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1533523739857 "|VGADemo|leds[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1533523739857 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1533523740449 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "66 " "66 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1533523741198 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/output_files/VGA.map.smsg " "Generated suppressed messages file /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/output_files/VGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1533523741422 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1533523742010 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533523742010 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "209 " "Implemented 209 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1533523742626 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1533523742626 ""} { "Info" "ICUT_CUT_TM_LCELLS" "190 " "Implemented 190 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1533523742626 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1533523742626 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1533523742626 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 85 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 85 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "687 " "Peak virtual memory: 687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1533523742689 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug  5 23:49:02 2018 " "Processing ended: Sun Aug  5 23:49:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1533523742689 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1533523742689 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1533523742689 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1533523742689 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1533523754264 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1533523754268 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug  5 23:49:10 2018 " "Processing started: Sun Aug  5 23:49:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1533523754268 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1533523754268 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VGA -c VGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1533523754272 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1533523754470 ""}
{ "Info" "0" "" "Project  = VGA" {  } {  } 0 0 "Project  = VGA" 0 0 "Fitter" 0 0 1533523754473 ""}
{ "Info" "0" "" "Revision = VGA" {  } {  } 0 0 "Revision = VGA" 0 0 "Fitter" 0 0 1533523754474 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1533523754852 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VGA EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"VGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1533523754886 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1533523755144 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1533523755150 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1533523755151 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "controlador_ram:controlador_ram\|altsyncram:altsyncram_component\|altsyncram_2kn1:auto_generated\|ram_block1a0 " "Atom \"controlador_ram:controlador_ram\|altsyncram:altsyncram_component\|altsyncram_2kn1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1533523755475 "|VGADemo|controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_2kn1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Coprocessor_Edge_Detection:Coprocessor_Edge_Detection\|ccpu_ram:ccpu_ram\|altsyncram:altsyncram_component\|altsyncram_bqr1:auto_generated\|ram_block1a5 " "Atom \"Coprocessor_Edge_Detection:Coprocessor_Edge_Detection\|ccpu_ram:ccpu_ram\|altsyncram:altsyncram_component\|altsyncram_bqr1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1533523755475 "|VGADemo|Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Coprocessor_Edge_Detection:Coprocessor_Edge_Detection\|ccpu_ram:ccpu_ram\|altsyncram:altsyncram_component\|altsyncram_bqr1:auto_generated\|ram_block1a4 " "Atom \"Coprocessor_Edge_Detection:Coprocessor_Edge_Detection\|ccpu_ram:ccpu_ram\|altsyncram:altsyncram_component\|altsyncram_bqr1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1533523755475 "|VGADemo|Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Coprocessor_Edge_Detection:Coprocessor_Edge_Detection\|ccpu_ram:ccpu_ram\|altsyncram:altsyncram_component\|altsyncram_bqr1:auto_generated\|ram_block1a3 " "Atom \"Coprocessor_Edge_Detection:Coprocessor_Edge_Detection\|ccpu_ram:ccpu_ram\|altsyncram:altsyncram_component\|altsyncram_bqr1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1533523755475 "|VGADemo|Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Coprocessor_Edge_Detection:Coprocessor_Edge_Detection\|ccpu_ram:ccpu_ram\|altsyncram:altsyncram_component\|altsyncram_bqr1:auto_generated\|ram_block1a2 " "Atom \"Coprocessor_Edge_Detection:Coprocessor_Edge_Detection\|ccpu_ram:ccpu_ram\|altsyncram:altsyncram_component\|altsyncram_bqr1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1533523755475 "|VGADemo|Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Coprocessor_Edge_Detection:Coprocessor_Edge_Detection\|ccpu_ram:ccpu_ram\|altsyncram:altsyncram_component\|altsyncram_bqr1:auto_generated\|ram_block1a1 " "Atom \"Coprocessor_Edge_Detection:Coprocessor_Edge_Detection\|ccpu_ram:ccpu_ram\|altsyncram:altsyncram_component\|altsyncram_bqr1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1533523755475 "|VGADemo|Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Coprocessor_Edge_Detection:Coprocessor_Edge_Detection\|ccpu_ram:ccpu_ram\|altsyncram:altsyncram_component\|altsyncram_bqr1:auto_generated\|ram_block1a0 " "Atom \"Coprocessor_Edge_Detection:Coprocessor_Edge_Detection\|ccpu_ram:ccpu_ram\|altsyncram:altsyncram_component\|altsyncram_bqr1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1533523755475 "|VGADemo|Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Coprocessor_Edge_Detection:Coprocessor_Edge_Detection\|ccpu_ram:ccpu_ram\|altsyncram:altsyncram_component\|altsyncram_bqr1:auto_generated\|ram_block1a6 " "Atom \"Coprocessor_Edge_Detection:Coprocessor_Edge_Detection\|ccpu_ram:ccpu_ram\|altsyncram:altsyncram_component\|altsyncram_bqr1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1533523755475 "|VGADemo|Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a6"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1533523755475 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1533523755670 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1533523755741 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1533523756734 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1533523756734 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1533523756734 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1533523756734 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/gaut/Programs/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gaut/Programs/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/home/gaut/Programs/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/gaut/Programs/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/" { { 0 { 0 ""} 0 752 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1533523756778 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/gaut/Programs/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gaut/Programs/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/home/gaut/Programs/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/gaut/Programs/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/" { { 0 { 0 ""} 0 754 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1533523756778 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/gaut/Programs/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gaut/Programs/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/home/gaut/Programs/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/gaut/Programs/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/" { { 0 { 0 ""} 0 756 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1533523756778 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/gaut/Programs/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gaut/Programs/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/home/gaut/Programs/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/gaut/Programs/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/" { { 0 { 0 ""} 0 758 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1533523756778 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/gaut/Programs/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gaut/Programs/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/home/gaut/Programs/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/gaut/Programs/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/" { { 0 { 0 ""} 0 760 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1533523756778 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1533523756778 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1533523756791 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1533523756801 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "5 11 " "No exact pin location assignment(s) for 5 pins of 11 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds\[0\] " "Pin leds\[0\] not assigned to an exact location on the device" {  } { { "/home/gaut/Programs/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gaut/Programs/altera/13.1/quartus/linux64/pin_planner.ppl" { leds[0] } } } { "VGADemo.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 8 0 0 } } { "/home/gaut/Programs/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/gaut/Programs/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { leds[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1533523759279 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds\[1\] " "Pin leds\[1\] not assigned to an exact location on the device" {  } { { "/home/gaut/Programs/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gaut/Programs/altera/13.1/quartus/linux64/pin_planner.ppl" { leds[1] } } } { "VGADemo.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 8 0 0 } } { "/home/gaut/Programs/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/gaut/Programs/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { leds[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1533523759279 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds\[2\] " "Pin leds\[2\] not assigned to an exact location on the device" {  } { { "/home/gaut/Programs/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gaut/Programs/altera/13.1/quartus/linux64/pin_planner.ppl" { leds[2] } } } { "VGADemo.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 8 0 0 } } { "/home/gaut/Programs/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/gaut/Programs/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { leds[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1533523759279 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds\[3\] " "Pin leds\[3\] not assigned to an exact location on the device" {  } { { "/home/gaut/Programs/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gaut/Programs/altera/13.1/quartus/linux64/pin_planner.ppl" { leds[3] } } } { "VGADemo.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 8 0 0 } } { "/home/gaut/Programs/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/gaut/Programs/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { leds[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1533523759279 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "/home/gaut/Programs/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gaut/Programs/altera/13.1/quartus/linux64/pin_planner.ppl" { reset } } } { "VGADemo.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 3 0 0 } } { "/home/gaut/Programs/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/gaut/Programs/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1533523759279 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1533523759279 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA.sdc " "Synopsys Design Constraints File file not found: 'VGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1533523760484 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1533523760487 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1533523760513 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1533523760518 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1533523760521 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E16 (CLK5, DIFFCLK_2n)) " "Automatically promoted node clk~input (placed in PIN E16 (CLK5, DIFFCLK_2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1533523760660 ""}  } { { "VGADemo.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 2 0 0 } } { "/home/gaut/Programs/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/gaut/Programs/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/" { { 0 { 0 ""} 0 748 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1533523760660 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divisor_clock:divisor_clock\|clk_out  " "Automatically promoted node divisor_clock:divisor_clock\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1533523760661 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divisor_clock:divisor_clock\|clk_out~0 " "Destination node divisor_clock:divisor_clock\|clk_out~0" {  } { { "divisor_clock.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/divisor_clock.v" 9 -1 0 } } { "/home/gaut/Programs/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/gaut/Programs/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { divisor_clock:divisor_clock|clk_out~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/" { { 0 { 0 ""} 0 452 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1533523760661 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1533523760661 ""}  } { { "divisor_clock.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/divisor_clock.v" 9 -1 0 } } { "/home/gaut/Programs/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/gaut/Programs/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { divisor_clock:divisor_clock|clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/" { { 0 { 0 ""} 0 208 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1533523760661 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Coprocessor_Edge_Detection:Coprocessor_Edge_Detection\|clk_line  " "Automatically promoted node Coprocessor_Edge_Detection:Coprocessor_Edge_Detection\|clk_line " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1533523760663 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Coprocessor_Edge_Detection:Coprocessor_Edge_Detection\|Selector27~0 " "Destination node Coprocessor_Edge_Detection:Coprocessor_Edge_Detection\|Selector27~0" {  } { { "Coprocessor_Edge_Detection.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/Coprocessor_Edge_Detection.v" 54 -1 0 } } { "/home/gaut/Programs/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/gaut/Programs/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|Selector27~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/" { { 0 { 0 ""} 0 405 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1533523760663 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1533523760663 ""}  } { { "Coprocessor_Edge_Detection.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/Coprocessor_Edge_Detection.v" 8 -1 0 } } { "/home/gaut/Programs/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/gaut/Programs/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/" { { 0 { 0 ""} 0 137 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1533523760663 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1533523762258 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1533523762264 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1533523762266 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1533523762277 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1533523762285 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1533523762291 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1533523762292 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1533523762295 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1533523762443 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1533523762448 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1533523762448 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "5 unused 2.5V 1 4 0 " "Number of I/O pins in group: 5 (unused VREF, 2.5V VCCIO, 1 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1533523762473 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1533523762473 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1533523762473 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 7 10 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1533523762480 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1533523762480 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1533523762480 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1533523762480 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1533523762480 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1533523762480 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1533523762480 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 2 24 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1533523762480 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1533523762480 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1533523762480 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1533523762639 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1533523766560 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1533523767249 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1533523767318 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1533523771222 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1533523771223 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1533523772702 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1533523775729 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1533523775729 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1533523777602 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1533523777604 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1533523777604 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.95 " "Total time spent on timing analysis during the Fitter is 1.95 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1533523777705 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1533523778043 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1533523779029 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1533523779293 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1533523780380 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1533523782228 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/output_files/VGA.fit.smsg " "Generated suppressed messages file /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/output_files/VGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1533523784742 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "834 " "Peak virtual memory: 834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1533523786406 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug  5 23:49:46 2018 " "Processing ended: Sun Aug  5 23:49:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1533523786406 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1533523786406 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1533523786406 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1533523786406 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1533523799430 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1533523799436 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug  5 23:49:58 2018 " "Processing started: Sun Aug  5 23:49:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1533523799436 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1533523799436 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off VGA -c VGA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1533523799438 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1533523802871 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1533523802966 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "599 " "Peak virtual memory: 599 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1533523804118 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug  5 23:50:04 2018 " "Processing ended: Sun Aug  5 23:50:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1533523804118 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1533523804118 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1533523804118 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1533523804118 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1533523804528 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1533523815966 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1533523815973 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug  5 23:50:14 2018 " "Processing started: Sun Aug  5 23:50:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1533523815973 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1533523815973 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VGA -c VGA " "Command: quartus_sta VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1533523815977 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1533523816198 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1533523816912 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1533523816926 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1533523817193 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1533523817193 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA.sdc " "Synopsys Design Constraints File file not found: 'VGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1533523818414 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1533523818417 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_clock:divisor_clock\|clk_out divisor_clock:divisor_clock\|clk_out " "create_clock -period 1.000 -name divisor_clock:divisor_clock\|clk_out divisor_clock:divisor_clock\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1533523818427 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1533523818427 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Coprocessor_Edge_Detection:Coprocessor_Edge_Detection\|clk_line Coprocessor_Edge_Detection:Coprocessor_Edge_Detection\|clk_line " "create_clock -period 1.000 -name Coprocessor_Edge_Detection:Coprocessor_Edge_Detection\|clk_line Coprocessor_Edge_Detection:Coprocessor_Edge_Detection\|clk_line" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1533523818427 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1533523818427 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1533523818916 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1533523818922 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1533523818926 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1533523818958 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1533523819101 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1533523819101 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.651 " "Worst-case setup slack is -7.651" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533523819106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533523819106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.651            -253.774 clk  " "   -7.651            -253.774 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533523819106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.611             -65.234 divisor_clock:divisor_clock\|clk_out  " "   -2.611             -65.234 divisor_clock:divisor_clock\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533523819106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.227              -5.865 Coprocessor_Edge_Detection:Coprocessor_Edge_Detection\|clk_line  " "   -1.227              -5.865 Coprocessor_Edge_Detection:Coprocessor_Edge_Detection\|clk_line " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533523819106 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1533523819106 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.115 " "Worst-case hold slack is -0.115" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533523819122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533523819122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.115              -0.115 clk  " "   -0.115              -0.115 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533523819122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 divisor_clock:divisor_clock\|clk_out  " "    0.452               0.000 divisor_clock:divisor_clock\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533523819122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.464               0.000 Coprocessor_Edge_Detection:Coprocessor_Edge_Detection\|clk_line  " "    0.464               0.000 Coprocessor_Edge_Detection:Coprocessor_Edge_Detection\|clk_line " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533523819122 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1533523819122 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1533523819128 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1533523819131 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533523819136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533523819136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -184.266 clk  " "   -3.201            -184.266 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533523819136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201             -67.823 divisor_clock:divisor_clock\|clk_out  " "   -3.201             -67.823 divisor_clock:divisor_clock\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533523819136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -10.409 Coprocessor_Edge_Detection:Coprocessor_Edge_Detection\|clk_line  " "   -1.487             -10.409 Coprocessor_Edge_Detection:Coprocessor_Edge_Detection\|clk_line " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533523819136 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1533523819136 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1533523819432 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1533523819568 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1533523821138 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1533523821495 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1533523821527 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1533523821527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.906 " "Worst-case setup slack is -6.906" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533523821539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533523821539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.906            -227.971 clk  " "   -6.906            -227.971 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533523821539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.275             -57.261 divisor_clock:divisor_clock\|clk_out  " "   -2.275             -57.261 divisor_clock:divisor_clock\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533523821539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.015              -4.717 Coprocessor_Edge_Detection:Coprocessor_Edge_Detection\|clk_line  " "   -1.015              -4.717 Coprocessor_Edge_Detection:Coprocessor_Edge_Detection\|clk_line " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533523821539 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1533523821539 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.084 " "Worst-case hold slack is -0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533523821559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533523821559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.084              -0.084 clk  " "   -0.084              -0.084 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533523821559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 divisor_clock:divisor_clock\|clk_out  " "    0.401               0.000 divisor_clock:divisor_clock\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533523821559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 Coprocessor_Edge_Detection:Coprocessor_Edge_Detection\|clk_line  " "    0.416               0.000 Coprocessor_Edge_Detection:Coprocessor_Edge_Detection\|clk_line " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533523821559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1533523821559 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1533523821573 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1533523821589 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533523821607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533523821607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -184.266 clk  " "   -3.201            -184.266 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533523821607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201             -67.823 divisor_clock:divisor_clock\|clk_out  " "   -3.201             -67.823 divisor_clock:divisor_clock\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533523821607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -10.409 Coprocessor_Edge_Detection:Coprocessor_Edge_Detection\|clk_line  " "   -1.487             -10.409 Coprocessor_Edge_Detection:Coprocessor_Edge_Detection\|clk_line " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533523821607 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1533523821607 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1533523822000 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1533523822946 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1533523822956 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1533523822956 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.683 " "Worst-case setup slack is -2.683" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533523822978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533523822978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.683             -56.366 clk  " "   -2.683             -56.366 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533523822978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.314              -5.862 divisor_clock:divisor_clock\|clk_out  " "   -0.314              -5.862 divisor_clock:divisor_clock\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533523822978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.042               0.000 Coprocessor_Edge_Detection:Coprocessor_Edge_Detection\|clk_line  " "    0.042               0.000 Coprocessor_Edge_Detection:Coprocessor_Edge_Detection\|clk_line " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533523822978 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1533523822978 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.187 " "Worst-case hold slack is -0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533523823013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533523823013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.187              -0.362 clk  " "   -0.187              -0.362 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533523823013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 divisor_clock:divisor_clock\|clk_out  " "    0.186               0.000 divisor_clock:divisor_clock\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533523823013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 Coprocessor_Edge_Detection:Coprocessor_Edge_Detection\|clk_line  " "    0.193               0.000 Coprocessor_Edge_Detection:Coprocessor_Edge_Detection\|clk_line " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533523823013 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1533523823013 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1533523823035 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1533523823060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533523823084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533523823084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -110.545 clk  " "   -3.000            -110.545 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533523823084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -41.000 divisor_clock:divisor_clock\|clk_out  " "   -1.000             -41.000 divisor_clock:divisor_clock\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533523823084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -7.000 Coprocessor_Edge_Detection:Coprocessor_Edge_Detection\|clk_line  " "   -1.000              -7.000 Coprocessor_Edge_Detection:Coprocessor_Edge_Detection\|clk_line " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533523823084 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1533523823084 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1533523825386 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1533523825388 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "623 " "Peak virtual memory: 623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1533523825777 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug  5 23:50:25 2018 " "Processing ended: Sun Aug  5 23:50:25 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1533523825777 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1533523825777 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1533523825777 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1533523825777 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1533523841600 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1533523841608 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug  5 23:50:40 2018 " "Processing started: Sun Aug  5 23:50:40 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1533523841608 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1533523841608 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off VGA -c VGA " "Command: quartus_eda --read_settings_files=off --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1533523841612 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_8_1200mv_85c_slow.vho /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/simulation/modelsim/ simulation " "Generated file VGA_8_1200mv_85c_slow.vho in folder \"/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1533523843815 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_8_1200mv_0c_slow.vho /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/simulation/modelsim/ simulation " "Generated file VGA_8_1200mv_0c_slow.vho in folder \"/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1533523844142 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_min_1200mv_0c_fast.vho /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/simulation/modelsim/ simulation " "Generated file VGA_min_1200mv_0c_fast.vho in folder \"/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1533523844524 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA.vho /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/simulation/modelsim/ simulation " "Generated file VGA.vho in folder \"/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1533523844899 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_8_1200mv_85c_vhd_slow.sdo /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/simulation/modelsim/ simulation " "Generated file VGA_8_1200mv_85c_vhd_slow.sdo in folder \"/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1533523845232 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_8_1200mv_0c_vhd_slow.sdo /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/simulation/modelsim/ simulation " "Generated file VGA_8_1200mv_0c_vhd_slow.sdo in folder \"/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1533523845476 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_min_1200mv_0c_vhd_fast.sdo /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/simulation/modelsim/ simulation " "Generated file VGA_min_1200mv_0c_vhd_fast.sdo in folder \"/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1533523845731 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_vhd.sdo /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/simulation/modelsim/ simulation " "Generated file VGA_vhd.sdo in folder \"/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/VGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1533523845979 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "856 " "Peak virtual memory: 856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1533523846282 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug  5 23:50:46 2018 " "Processing ended: Sun Aug  5 23:50:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1533523846282 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1533523846282 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1533523846282 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1533523846282 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 95 s " "Quartus II Full Compilation was successful. 0 errors, 95 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1533523846780 ""}
