D:/uart_vlsi/uart_vlsi/hdl/uart_protocol.sv {1 {vlog -work work -sv -stats=none D:/uart_vlsi/uart_vlsi/hdl/uart_protocol.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module uart_protocol

Top level modules:
	uart_protocol

} {} {}} D:/uart_vlsi/uart_vlsi/sim/tb_uart_clock_generator/tb_clock_generator.sv {1 {vlog -work work -sv -stats=none D:/uart_vlsi/uart_vlsi/sim/tb_uart_clock_generator/tb_clock_generator.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_clock_generator

Top level modules:
	tb_clock_generator

} {} {}} D:/uart_vlsi/uart_vlsi/hdl/uart_generator_clock.sv {1 {vlog -work work -sv -stats=none D:/uart_vlsi/uart_vlsi/hdl/uart_generator_clock.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module uart_generator_clock

Top level modules:
	uart_generator_clock

} {} {}} D:/uart_vlsi/uart_vlsi/sim/tb_uart_receiver/tb_uart_receiver.sv {1 {vlog -work work -sv -stats=none D:/uart_vlsi/uart_vlsi/sim/tb_uart_receiver/tb_uart_receiver.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_uart_receiver

Top level modules:
	tb_uart_receiver

} {} {}} D:/uart_vlsi/uart_vlsi/sim/tb_uart_transmitter/tb_uart_transmitter.sv {1 {vlog -work work -sv -stats=none D:/uart_vlsi/uart_vlsi/sim/tb_uart_transmitter/tb_uart_transmitter.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_uart_transmitter

Top level modules:
	tb_uart_transmitter

} {} {}} D:/uart_vlsi/uart_vlsi/hdl/uart_fifo.sv {1 {vlog -work work -sv -stats=none D:/uart_vlsi/uart_vlsi/hdl/uart_fifo.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module uart_fifo

Top level modules:
	uart_fifo

} {} {}} D:/uart_vlsi/uart_vlsi/sim/tb_uart_fifo/tb_uart_fifo.sv {1 {vlog -work work -sv -stats=none D:/uart_vlsi/uart_vlsi/sim/tb_uart_fifo/tb_uart_fifo.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_uart_fifo

Top level modules:
	tb_uart_fifo

} {} {}} D:/uart_vlsi/uart_vlsi/sim/tb/tb_uart_protocol.sv {1 {vlog -work work -sv -stats=none D:/uart_vlsi/uart_vlsi/sim/tb/tb_uart_protocol.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_uart_protocol

Top level modules:
	tb_uart_protocol

} {} {}} D:/uart_vlsi/uart_vlsi/hdl/uart_transmitter.sv {1 {vlog -work work -sv -stats=none D:/uart_vlsi/uart_vlsi/hdl/uart_transmitter.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module uart_transmitter

Top level modules:
	uart_transmitter

} {} {}} D:/uart_vlsi/uart_vlsi/hdl/uart_receiver.sv {1 {vlog -work work -sv -stats=none D:/uart_vlsi/uart_vlsi/hdl/uart_receiver.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module uart_receiver

Top level modules:
	uart_receiver

} {} {}}
