#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-214-g70a350f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xff3e60 .scope module, "test_bench" "test_bench" 2 3;
 .timescale 0 0;
P_0xfdb4a0 .param/l "DM_ADDR_W_m1" 0 2 20, +C4<00000000000000000000000000000111>;
P_0xfdb4e0 .param/l "DM_DATA_W_m1" 0 2 19, +C4<00000000000000000000000000000111>;
P_0xfdb520 .param/l "IM_ADDR_W_m1" 0 2 23, +C4<00000000000000000000000000000111>;
P_0xfdb560 .param/l "IM_DATA_W_m1" 0 2 22, +C4<00000000000000000000000000000111>;
L_0x102a4f0 .functor BUFZ 1, v0x102a2d0_0, C4<0>, C4<0>, C4<0>;
L_0x103ba90 .functor AND 1, L_0x103b230, v0x10211d0_0, C4<1>, C4<1>;
v0x1028b00_0 .net "ALUCtrlSig", 1 0, v0x1020c30_0;  1 drivers
v0x1028c10_0 .net "ALUOut", 7 0, v0x1020160_0;  1 drivers
v0x1028cd0_0 .net "ALUSndInput1", 7 0, v0x1025530_0;  1 drivers
v0x1028dc0_0 .net "ALUSndInput2", 7 0, v0x1026310_0;  1 drivers
v0x1028ed0_0 .net "ALUSrc", 0 0, v0x1020d10_0;  1 drivers
v0x1029010_0 .net "M", 0 0, v0x1020db0_0;  1 drivers
v0x1029100_0 .net "MemRead", 0 0, v0x1020e80_0;  1 drivers
v0x10291f0_0 .net "MemToReg", 0 0, v0x1020f40_0;  1 drivers
v0x10292e0_0 .net "MemWrite", 0 0, v0x1021050_0;  1 drivers
v0x1029410_0 .net "PCSrc", 0 0, L_0x103ba90;  1 drivers
v0x10294b0_0 .net "ReadData1", 7 0, L_0x102aa50;  1 drivers
v0x10295a0_0 .net "ReadData2", 7 0, L_0x102acf0;  1 drivers
v0x1029660_0 .net "RegWrite", 0 0, v0x1021110_0;  1 drivers
v0x1029750_0 .net "WriteData", 7 0, v0x1025c80_0;  1 drivers
v0x1029860_0 .net "Zero", 0 0, L_0x103b230;  1 drivers
v0x1029900_0 .net "branch", 0 0, v0x10211d0_0;  1 drivers
v0x10299a0_0 .net "clk", 0 0, L_0x102a4f0;  1 drivers
v0x1029b50_0 .net "dDATABUS", 7 0, L_0x103b3c0;  1 drivers
v0x1029bf0_0 .net "extended8", 7 0, v0x1026a00_0;  1 drivers
v0x1029c90_0 .net "extended8_1", 7 0, L_0x103bba0;  1 drivers
v0x1029d80_0 .net "extended8_2", 7 0, L_0x103b860;  1 drivers
v0x1029e70_0 .net "iABUS", 7 0, L_0x102a5f0;  1 drivers
v0x1029f30_0 .net "iDATABUS", 7 0, v0x1028920_0;  1 drivers
v0x102a080_0 .net "jump", 0 0, v0x1021400_0;  1 drivers
v0x102a120_0 .net "li", 0 0, v0x1021b70_0;  1 drivers
v0x102a1c0_0 .net "newIADDR", 7 0, v0x1022520_0;  1 drivers
v0x102a2d0_0 .var "osc", 0 0;
v0x102a390_0 .net "output1", 7 0, L_0x102a7a0;  1 drivers
v0x102a450_0 .net "output2", 7 0, L_0x102a830;  1 drivers
L_0x102adf0 .part v0x1028920_0, 4, 1;
L_0x102aee0 .part v0x1028920_0, 3, 1;
L_0x102afd0 .part v0x1028920_0, 3, 1;
L_0x103b720 .part v0x1028920_0, 0, 3;
L_0x103b9a0 .part v0x1028920_0, 0, 4;
S_0xff41f0 .scope module, "ALU" "MIPSALU" 2 47, 3 3 0, S_0xff3e60;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUctl"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
    .port_info 3 /OUTPUT 8 "ALUOut"
    .port_info 4 /OUTPUT 1 "Zero"
v0xff3730_0 .net "A", 7 0, v0x1026310_0;  alias, 1 drivers
v0x1020160_0 .var "ALUOut", 7 0;
v0x1020240_0 .net "ALUctl", 1 0, v0x1020c30_0;  alias, 1 drivers
v0x1020330_0 .net "B", 7 0, v0x1025530_0;  alias, 1 drivers
v0x1020410_0 .net "Zero", 0 0, L_0x103b230;  alias, 1 drivers
v0x1020520_0 .net *"_s0", 31 0, L_0x102b180;  1 drivers
L_0x7f36743810a8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1020600_0 .net *"_s3", 23 0, L_0x7f36743810a8;  1 drivers
L_0x7f36743810f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x10206e0_0 .net/2u *"_s4", 31 0, L_0x7f36743810f0;  1 drivers
E_0xfebf50 .event edge, v0x1020330_0, v0xff3730_0, v0x1020240_0;
L_0x102b180 .concat [ 8 24 0 0], v0x1020160_0, L_0x7f36743810a8;
L_0x103b230 .cmp/eq 32, L_0x102b180, L_0x7f36743810f0;
S_0x1020860 .scope module, "Control" "MIPSCtrl" 2 66, 4 3 0, S_0xff3e60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "instr"
    .port_info 1 /INPUT 1 "lireg"
    .port_info 2 /OUTPUT 1 "ALUSrc"
    .port_info 3 /OUTPUT 1 "MemToReg"
    .port_info 4 /OUTPUT 1 "RegWrite"
    .port_info 5 /OUTPUT 1 "MemWrite"
    .port_info 6 /OUTPUT 1 "MemRead"
    .port_info 7 /OUTPUT 1 "branch"
    .port_info 8 /OUTPUT 1 "M"
    .port_info 9 /OUTPUT 1 "jump"
    .port_info 10 /OUTPUT 2 "ALUCtrl"
v0x1020c30_0 .var "ALUCtrl", 1 0;
v0x1020d10_0 .var "ALUSrc", 0 0;
v0x1020db0_0 .var "M", 0 0;
v0x1020e80_0 .var "MemRead", 0 0;
v0x1020f40_0 .var "MemToReg", 0 0;
v0x1021050_0 .var "MemWrite", 0 0;
v0x1021110_0 .var "RegWrite", 0 0;
v0x10211d0_0 .var "branch", 0 0;
v0x1021290_0 .net "instr", 7 0, v0x1028920_0;  alias, 1 drivers
v0x1021400_0 .var "jump", 0 0;
v0x10214c0_0 .net "lireg", 0 0, v0x1021b70_0;  alias, 1 drivers
E_0x1020bd0 .event edge, v0x1021290_0;
S_0x1021740 .scope module, "LI" "lireg" 2 59, 5 3 0, S_0xff3e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "instr"
    .port_info 2 /OUTPUT 1 "li"
v0x10219a0_0 .net "clk", 0 0, L_0x102a4f0;  alias, 1 drivers
v0x1021a80_0 .net "instr", 7 0, v0x1028920_0;  alias, 1 drivers
v0x1021b70_0 .var "li", 0 0;
E_0x1021920 .event negedge, v0x10219a0_0;
S_0x1021c90 .scope module, "NextPC" "getNextPC" 2 57, 6 3 0, S_0xff3e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PCSrc"
    .port_info 1 /INPUT 8 "databus"
    .port_info 2 /INPUT 1 "jump"
    .port_info 3 /INPUT 8 "currPC"
    .port_info 4 /INPUT 8 "offset"
    .port_info 5 /OUTPUT 8 "out"
P_0x1021e70 .param/l "MIPS_PC_WIDTH_m1" 0 6 4, +C4<00000000000000000000000000000111>;
v0x1022090_0 .net "PCSrc", 0 0, L_0x103ba90;  alias, 1 drivers
v0x1022170_0 .net "currPC", 7 0, L_0x102a5f0;  alias, 1 drivers
v0x1022250_0 .net "databus", 7 0, v0x1028920_0;  alias, 1 drivers
v0x1022370_0 .net "jump", 0 0, v0x1021400_0;  alias, 1 drivers
v0x1022410_0 .net "offset", 7 0, v0x1026a00_0;  alias, 1 drivers
v0x1022520_0 .var "out", 7 0;
E_0x1021f50 .event edge, v0x1022410_0, v0x1022170_0, v0x1022090_0;
S_0x1022700 .scope module, "PC" "MIPSPC" 2 36, 7 3 0, S_0xff3e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "newPC"
    .port_info 2 /OUTPUT 8 "PC"
P_0x1022930 .param/l "DELAY_T" 0 7 5, +C4<00000000000000000000000000001010>;
P_0x1022970 .param/l "MIPS_PC_WIDTH_m1" 0 7 6, +C4<00000000000000000000000000000111>;
L_0x102a5f0 .functor BUFZ 8, v0x1022ca0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x1022ac0_0 .net "PC", 7 0, L_0x102a5f0;  alias, 1 drivers
v0x1022bd0_0 .net "clk", 0 0, L_0x102a4f0;  alias, 1 drivers
v0x1022ca0_0 .var "currPC", 7 0;
v0x1022d70_0 .net "newPC", 7 0, v0x1022520_0;  alias, 1 drivers
E_0x1022a60 .event posedge, v0x10219a0_0;
S_0x1022ea0 .scope module, "RegFile" "MIPSREG" 2 43, 8 3 0, S_0xff3e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "RegWrite"
    .port_info 2 /INPUT 1 "ReadAddr1"
    .port_info 3 /INPUT 1 "ReadAddr2"
    .port_info 4 /INPUT 1 "WriteAddr"
    .port_info 5 /OUTPUT 8 "ReadData1"
    .port_info 6 /OUTPUT 8 "ReadData2"
    .port_info 7 /INPUT 8 "WriteData"
    .port_info 8 /OUTPUT 8 "output1"
    .port_info 9 /OUTPUT 8 "output2"
P_0x1023080 .param/l "DELAY_T" 0 8 5, +C4<00000000000000000000000000001010>;
P_0x10230c0 .param/l "MIPS_REG_ADDR_W_m1" 0 8 6, +C4<00000000000000000000000000000000>;
P_0x1023100 .param/l "MIPS_REG_DATA_W_m1" 0 8 7, +C4<00000000000000000000000000000111>;
P_0x1023140 .param/l "MIPS_REG_NUM_m1" 0 8 8, +C4<00000000000000000000000000000001>;
v0x1024510_0 .array/port v0x1024510, 0;
L_0x102a7a0 .functor BUFZ 8, v0x1024510_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x1024510_1 .array/port v0x1024510, 1;
L_0x102a830 .functor BUFZ 8, v0x1024510_1, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x102aa50 .functor BUFZ 8, L_0x102a8c0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x102acf0 .functor BUFZ 8, L_0x102ab10, C4<00000000>, C4<00000000>, C4<00000000>;
v0x1023510_0 .net "ReadAddr1", 0 0, L_0x102adf0;  1 drivers
v0x10235f0_0 .net "ReadAddr2", 0 0, L_0x102aee0;  1 drivers
v0x10236d0_0 .net "ReadData1", 7 0, L_0x102aa50;  alias, 1 drivers
v0x10237c0_0 .net "ReadData2", 7 0, L_0x102acf0;  alias, 1 drivers
v0x10238a0_0 .net "RegWrite", 0 0, v0x1021110_0;  alias, 1 drivers
v0x1023990_0 .net "WriteAddr", 0 0, L_0x102afd0;  1 drivers
v0x1023a50_0 .net "WriteData", 7 0, v0x1025c80_0;  alias, 1 drivers
L_0x7f3674381018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1023b30_0 .net *"_s11", 1 0, L_0x7f3674381018;  1 drivers
v0x1023c10_0 .net *"_s14", 7 0, L_0x102ab10;  1 drivers
v0x1023d80_0 .net *"_s16", 2 0, L_0x102abb0;  1 drivers
L_0x7f3674381060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1023e60_0 .net *"_s19", 1 0, L_0x7f3674381060;  1 drivers
v0x1023f40_0 .net *"_s6", 7 0, L_0x102a8c0;  1 drivers
v0x1024020_0 .net *"_s8", 2 0, L_0x102a960;  1 drivers
v0x1024100_0 .net "clk", 0 0, L_0x102a4f0;  alias, 1 drivers
v0x10241a0_0 .var/i "i", 31 0;
v0x1024280_0 .net "output1", 7 0, L_0x102a7a0;  alias, 1 drivers
v0x1024360_0 .net "output2", 7 0, L_0x102a830;  alias, 1 drivers
v0x1024510 .array "regs", 1 0, 7 0;
L_0x102a8c0 .array/port v0x1024510, L_0x102a960;
L_0x102a960 .concat [ 1 2 0 0], L_0x102adf0, L_0x7f3674381018;
L_0x102ab10 .array/port v0x1024510, L_0x102abb0;
L_0x102abb0 .concat [ 1 2 0 0], L_0x102aee0, L_0x7f3674381060;
S_0x1024790 .scope module, "SignExt" "SignExtend" 2 53, 9 3 0, S_0xff3e60;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "in"
    .port_info 1 /OUTPUT 8 "out"
L_0x103b430 .functor BUFZ 3, L_0x103b720, C4<000>, C4<000>, C4<000>;
L_0x7f3674381138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x10249d0_0 .net *"_s11", 1 0, L_0x7f3674381138;  1 drivers
o0x7f36743caf18 .functor BUFZ 2, C4<zz>; HiZ drive
; Elide local net with no drivers, v0x1024ad0_0 name=_s14
v0x1024bb0_0 .net *"_s3", 2 0, L_0x103b430;  1 drivers
v0x1024c70_0 .net *"_s7", 0 0, L_0x103b4a0;  1 drivers
v0x1024d50_0 .net *"_s8", 2 0, L_0x103b590;  1 drivers
v0x1024e80_0 .net "in", 2 0, L_0x103b720;  1 drivers
v0x1024f60_0 .net "out", 7 0, L_0x103bba0;  alias, 1 drivers
L_0x103b4a0 .part L_0x103b720, 2, 1;
L_0x103b590 .concat [ 1 2 0 0], L_0x103b4a0, L_0x7f3674381138;
L_0x103bba0 .concat [ 3 2 3 0], L_0x103b430, o0x7f36743caf18, L_0x103b590;
S_0x10250a0 .scope module, "TwoToOne_1" "STwoToOne" 2 61, 10 3 0, S_0xff3e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 8 "in0"
    .port_info 2 /INPUT 8 "in1"
    .port_info 3 /OUTPUT 8 "out"
v0x1025350_0 .net "in0", 7 0, L_0x102acf0;  alias, 1 drivers
v0x1025460_0 .net "in1", 7 0, v0x1026a00_0;  alias, 1 drivers
v0x1025530_0 .var "out", 7 0;
v0x1025630_0 .net "sel", 0 0, v0x1020d10_0;  alias, 1 drivers
E_0x10252f0 .event edge, v0x1022410_0, v0x10237c0_0, v0x1020d10_0;
S_0x1025750 .scope module, "TwoToOne_2" "STwoToOne" 2 62, 10 3 0, S_0xff3e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 8 "in0"
    .port_info 2 /INPUT 8 "in1"
    .port_info 3 /OUTPUT 8 "out"
v0x1025ab0_0 .net "in0", 7 0, v0x1020160_0;  alias, 1 drivers
v0x1025bc0_0 .net "in1", 7 0, L_0x103b3c0;  alias, 1 drivers
v0x1025c80_0 .var "out", 7 0;
v0x1025d80_0 .net "sel", 0 0, v0x1020f40_0;  alias, 1 drivers
E_0x1025a30 .event edge, v0x1025bc0_0, v0x1020160_0, v0x1020f40_0;
S_0x1025ec0 .scope module, "TwoToOne_3" "STwoToOne" 2 63, 10 3 0, S_0xff3e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 8 "in0"
    .port_info 2 /INPUT 8 "in1"
    .port_info 3 /OUTPUT 8 "out"
v0x1026140_0 .net "in0", 7 0, L_0x102aa50;  alias, 1 drivers
L_0x7f36743811c8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x1026250_0 .net "in1", 7 0, L_0x7f36743811c8;  1 drivers
v0x1026310_0 .var "out", 7 0;
v0x1026410_0 .net "sel", 0 0, v0x1021b70_0;  alias, 1 drivers
E_0x10260c0 .event edge, v0x1026250_0, v0x10236d0_0, v0x10214c0_0;
S_0x1026560 .scope module, "TwoToOne_4" "STwoToOne" 2 64, 10 3 0, S_0xff3e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 8 "in0"
    .port_info 2 /INPUT 8 "in1"
    .port_info 3 /OUTPUT 8 "out"
v0x1026830_0 .net "in0", 7 0, L_0x103bba0;  alias, 1 drivers
v0x1026940_0 .net "in1", 7 0, L_0x103b860;  alias, 1 drivers
v0x1026a00_0 .var "out", 7 0;
v0x1026b20_0 .net "sel", 0 0, v0x1020db0_0;  alias, 1 drivers
E_0x10267b0 .event edge, v0x1026940_0, v0x1024f60_0, v0x1020db0_0;
S_0x1026c50 .scope module, "ZeroExt" "ZeroExtend" 2 54, 11 3 0, S_0xff3e60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in"
    .port_info 1 /OUTPUT 8 "out"
L_0x103b7c0 .functor BUFZ 4, L_0x103b9a0, C4<0000>, C4<0000>, C4<0000>;
v0x1026e90_0 .net *"_s3", 3 0, L_0x103b7c0;  1 drivers
L_0x7f3674381180 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x1026f90_0 .net/2s *"_s7", 3 0, L_0x7f3674381180;  1 drivers
v0x1027070_0 .net "in", 3 0, L_0x103b9a0;  1 drivers
v0x1027130_0 .net "out", 7 0, L_0x103b860;  alias, 1 drivers
L_0x103b860 .concat8 [ 4 4 0 0], L_0x103b7c0, L_0x7f3674381180;
S_0x1027260 .scope module, "dataMem" "DM" 2 50, 12 3 0, S_0xff3e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MemRead"
    .port_info 1 /INPUT 1 "MemWrite"
    .port_info 2 /INPUT 8 "ABUS"
    .port_info 3 /INPUT 8 "DIN"
    .port_info 4 /OUTPUT 8 "DATABUS"
P_0x1027440 .param/l "DELAY_T" 0 12 5, +C4<00000000000000000000000000001010>;
P_0x1027480 .param/l "DM_ADDR_MAX_m1" 0 12 9, +C4<00000000000000000000000011111111>;
P_0x10274c0 .param/l "DM_ADDR_W_m1" 0 12 8, +C4<00000000000000000000000000000111>;
P_0x1027500 .param/l "DM_DATA_W_m1" 0 12 7, +C4<00000000000000000000000000000111>;
P_0x1027540 .param/l "DM_DATA_Z" 0 12 10, C4<zzzzzzzz>;
L_0x103b3c0 .functor BUFZ 8, v0x1027b30_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x1027940_0 .net "ABUS", 7 0, v0x1020160_0;  alias, 1 drivers
v0x1027a70_0 .net "DATABUS", 7 0, L_0x103b3c0;  alias, 1 drivers
v0x1027b30_0 .var "DATABUS_driver", 7 0;
v0x1027c00_0 .net "DIN", 7 0, L_0x102acf0;  alias, 1 drivers
v0x1027d10_0 .net "MemRead", 0 0, v0x1020e80_0;  alias, 1 drivers
v0x1027e00_0 .net "MemWrite", 0 0, v0x1021050_0;  alias, 1 drivers
v0x1027ea0_0 .var/i "i", 31 0;
v0x1027f40 .array "ram", 255 0, 7 0;
E_0x10278b0 .event edge, v0x10237c0_0, v0x1020160_0, v0x1021050_0, v0x1020e80_0;
S_0x10280d0 .scope module, "instMem" "IM" 2 39, 13 3 0, S_0xff3e60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "ABUS"
    .port_info 1 /INOUT 8 "DATABUS"
P_0x10282b0 .param/l "DELAY_T" 0 13 5, +C4<00000000000000000000000000001010>;
P_0x10282f0 .param/l "IM_ADDR_MAX_m1" 0 13 9, +C4<00000000000000000000000011111111>;
P_0x1028330 .param/l "IM_ADDR_W_m1" 0 13 8, +C4<00000000000000000000000000000111>;
P_0x1028370 .param/l "IM_DATA_W_m1" 0 13 7, +C4<00000000000000000000000000000111>;
P_0x10283b0 .param/l "IM_DATA_Z" 0 13 10, C4<zzzzzzzz>;
v0x1028730_0 .net "ABUS", 7 0, L_0x102a5f0;  alias, 1 drivers
v0x1028860_0 .net "DATABUS", 7 0, v0x1028920_0;  alias, 1 drivers
v0x1028920_0 .var "DATABUS_driver", 7 0;
v0x10289e0 .array "ram", 255 0, 7 0;
E_0x10286b0 .event edge, v0x1022170_0;
    .scope S_0x1022700;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1022ca0_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_0x1022700;
T_1 ;
    %wait E_0x1022a60;
    %delay 10, 0;
    %load/vec4 v0x1022d70_0;
    %store/vec4 v0x1022ca0_0, 0, 8;
    %jmp T_1;
    .thread T_1;
    .scope S_0x10280d0;
T_2 ;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v0x1028920_0, 0, 8;
    %vpi_call 13 25 "$readmemb", "mem.txt", v0x10289e0 {0 0 0};
    %vpi_call 13 26 "$display", $time, " Mem: %b", &A<v0x10289e0, 0> {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x10280d0;
T_3 ;
    %wait E_0x10286b0;
    %delay 10, 0;
    %load/vec4 v0x1028730_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x10289e0, 4;
    %store/vec4 v0x1028920_0, 0, 8;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1022ea0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x10241a0_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x10241a0_0;
    %cmpi/s 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x10241a0_0;
    %store/vec4a v0x1024510, 4, 0;
    %load/vec4 v0x10241a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x10241a0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x1022ea0;
T_5 ;
    %wait E_0x1022a60;
    %load/vec4 v0x10238a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %delay 10, 0;
    %load/vec4 v0x1023a50_0;
    %load/vec4 v0x1023990_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0x1024510, 4, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xff41f0;
T_6 ;
    %wait E_0xfebf50;
    %load/vec4 v0x1020240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1020160_0, 0;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v0xff3730_0;
    %load/vec4 v0x1020330_0;
    %add;
    %assign/vec4 v0x1020160_0, 0;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v0xff3730_0;
    %load/vec4 v0x1020330_0;
    %sub;
    %assign/vec4 v0x1020160_0, 0;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0xff3730_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0xff3730_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1020330_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x1020330_0;
    %concat/vec4; draw_concat_vec4
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 8;
    %assign/vec4 v0x1020160_0, 0;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0x1020330_0;
    %load/vec4 v0xff3730_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1020160_0, 0;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1027260;
T_7 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1027b30_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1027ea0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x1027ea0_0;
    %cmpi/s 255, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x1027ea0_0;
    %store/vec4a v0x1027f40, 4, 0;
    %load/vec4 v0x1027ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1027ea0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1027260;
T_8 ;
    %wait E_0x10278b0;
    %delay 10, 0;
    %load/vec4 v0x1027940_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x1027f40, 4;
    %store/vec4 v0x1027b30_0, 0, 8;
    %load/vec4 v0x1027e00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %delay 30, 0;
    %load/vec4 v0x1027e00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x1027c00_0;
    %load/vec4 v0x1027940_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x1027f40, 4, 0;
T_8.2 ;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1021c90;
T_9 ;
    %wait E_0x1021f50;
    %load/vec4 v0x1022370_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1022090_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1022170_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x1022520_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x1022170_0;
    %addi 1, 0, 8;
    %load/vec4 v0x1022410_0;
    %add;
    %assign/vec4 v0x1022520_0, 0;
T_9.3 ;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x1022170_0;
    %parti/s 3, 5, 4;
    %load/vec4 v0x1022250_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1022520_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1021740;
T_10 ;
    %wait E_0x1021920;
    %load/vec4 v0x1021a80_0;
    %parti/s 3, 5, 4;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x1021b70_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x1021b70_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x10250a0;
T_11 ;
    %wait E_0x10252f0;
    %load/vec4 v0x1025630_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x1025350_0;
    %assign/vec4 v0x1025530_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x1025460_0;
    %assign/vec4 v0x1025530_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x1025750;
T_12 ;
    %wait E_0x1025a30;
    %load/vec4 v0x1025d80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x1025ab0_0;
    %assign/vec4 v0x1025c80_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x1025bc0_0;
    %assign/vec4 v0x1025c80_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x1025ec0;
T_13 ;
    %wait E_0x10260c0;
    %load/vec4 v0x1026410_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x1026140_0;
    %assign/vec4 v0x1026310_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x1026250_0;
    %assign/vec4 v0x1026310_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x1026560;
T_14 ;
    %wait E_0x10267b0;
    %load/vec4 v0x1026b20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x1026830_0;
    %assign/vec4 v0x1026a00_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x1026940_0;
    %assign/vec4 v0x1026a00_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x1020860;
T_15 ;
    %wait E_0x1020bd0;
    %load/vec4 v0x1021290_0;
    %parti/s 3, 5, 4;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x10214c0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1020d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1020f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1021110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1021050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1020e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x10211d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1021400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1020db0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x1020c30_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x1021290_0;
    %parti/s 3, 5, 4;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x10214c0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1020d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1020f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1021110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1021050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1020e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x10211d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1021400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1020db0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1020c30_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x1021290_0;
    %parti/s 3, 5, 4;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_15.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1020d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1020f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1021110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1021050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1020e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x10211d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1021400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1020db0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1020c30_0, 0;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x1021290_0;
    %parti/s 3, 5, 4;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_15.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1020d10_0, 0;
    %pushi/vec4 0, 1, 1;
    %assign/vec4 v0x1020f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1021110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1021050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1020e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x10211d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1021400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1020db0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1020c30_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x1021290_0;
    %parti/s 3, 5, 4;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_15.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1020d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1020f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1021110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1021050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1020e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x10211d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1021400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1020db0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1020c30_0, 0;
    %jmp T_15.9;
T_15.8 ;
    %load/vec4 v0x1021290_0;
    %parti/s 3, 5, 4;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_15.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1020d10_0, 0;
    %pushi/vec4 0, 1, 1;
    %assign/vec4 v0x1020f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1021110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1021050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1020e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x10211d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1021400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1020db0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1020c30_0, 0;
    %jmp T_15.11;
T_15.10 ;
    %load/vec4 v0x1021290_0;
    %parti/s 3, 5, 4;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_15.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1020d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1020f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1021110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1021050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1020e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x10211d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1021400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1020db0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1020c30_0, 0;
    %jmp T_15.13;
T_15.12 ;
    %load/vec4 v0x1021290_0;
    %parti/s 3, 5, 4;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_15.14, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1020d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1020f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1021110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1021050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1020e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x10211d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1021400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1020db0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1020c30_0, 0;
    %jmp T_15.15;
T_15.14 ;
    %load/vec4 v0x1021290_0;
    %parti/s 3, 5, 4;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_15.16, 4;
    %pushi/vec4 0, 1, 1;
    %assign/vec4 v0x1020d10_0, 0;
    %pushi/vec4 0, 1, 1;
    %assign/vec4 v0x1020f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1021110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1021050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1020e80_0, 0;
    %pushi/vec4 0, 1, 1;
    %assign/vec4 v0x10211d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1021400_0, 0;
    %pushi/vec4 0, 1, 1;
    %assign/vec4 v0x1020db0_0, 0;
    %pushi/vec4 0, 3, 2;
    %assign/vec4 v0x1020c30_0, 0;
    %jmp T_15.17;
T_15.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1020d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1020f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1021110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1021050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1020e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x10211d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1021400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1020db0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1020c30_0, 0;
T_15.17 ;
T_15.15 ;
T_15.13 ;
T_15.11 ;
T_15.9 ;
T_15.7 ;
T_15.5 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0xff3e60;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x102a2d0_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0xff3e60;
T_17 ;
    %delay 100, 0;
    %load/vec4 v0x102a2d0_0;
    %inv;
    %store/vec4 v0x102a2d0_0, 0, 1;
    %jmp T_17;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "test_bench.v";
    "MIPSALU.v";
    "MIPSCtrl.v";
    "lireg.v";
    "getNextPC.v";
    "MIPSPC.v";
    "MIPSREG.v";
    "SignExtend.v";
    "STwoToOne.v";
    "ZeroExtend.v";
    "DM.v";
    "IM.v";
