#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu May 21 02:39:55 2020
# Process ID: 8412
# Current directory: C:/Users/danie/Documents/Repaso_VIVADO/comblock
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10564 C:\Users\danie\Documents\Repaso_VIVADO\comblock\comblock.xpr
# Log file: C:/Users/danie/Documents/Repaso_VIVADO/comblock/vivado.log
# Journal file: C:/Users/danie/Documents/Repaso_VIVADO/comblock\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/danie/Documents/Repaso_VIVADO/comblock/comblock.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/danie/Documents/Repaso_VIVADO/core-comblock-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 771.426 ; gain = 151.145
update_compile_order -fileset sources_1
open_bd_design {C:/Users/danie/Documents/Repaso_VIVADO/comblock/comblock.srcs/sources_1/bd/Comblock_desing/Comblock_desing.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- www.ictp.it:user:comblock:2.0 - comblock_0
Adding component instance block -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_0
Adding component instance block -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Successfully read diagram <Comblock_desing> from BD file <C:/Users/danie/Documents/Repaso_VIVADO/comblock/comblock.srcs/sources_1/bd/Comblock_desing/Comblock_desing.bd>
open_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1199.000 ; gain = 19.852
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 21 03:26:53 2020...
