$date
	Sat May  6 22:04:08 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! div8 $end
$var wire 1 " div4 $end
$var wire 1 # div2 $end
$var reg 1 $ clk $end
$var reg 1 % reset $end
$scope module clk_div1 $end
$var wire 1 $ clk $end
$var wire 1 % rst $end
$var reg 1 # div2 $end
$var reg 1 " div4 $end
$var reg 1 ! div8 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
x#
x"
x!
$end
#10
1%
1$
#20
0$
#30
0#
0"
0!
1$
#40
0$
#50
1$
#60
0$
#70
0%
1$
#80
0$
#90
1!
1"
1#
1$
#100
0$
#110
0#
1$
#120
0$
#130
0"
1#
1$
#140
0$
#150
0#
1$
#160
0$
#170
0!
1"
1#
1$
#180
0$
#190
0#
1$
#200
0$
#210
0"
1#
1$
#220
0$
#230
0#
1$
#240
0$
#250
1!
1"
1#
1$
#260
0$
#270
0#
1$
#280
0$
#290
0"
1#
1$
#300
0$
#310
0#
1$
#320
0$
#330
0!
1"
1#
1$
#340
0$
#350
0#
1$
#360
0$
#370
0"
1#
1$
#380
0$
#390
0#
1$
#400
0$
#410
1!
1"
1#
1$
#420
0$
#430
0#
1$
#440
0$
#450
0"
1#
1$
#460
0$
#470
0#
1$
#480
0$
#490
0!
1"
1#
1$
#500
0$
