// Seed: 1554572806
module module_0 (
    input wand id_0,
    output supply1 id_1
);
  assign id_1 = 1;
  assign module_2.id_4 = 0;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_8 = 32'd20
) (
    output tri1 id_0,
    output tri1 id_1,
    input tri1 id_2,
    input tri0 id_3,
    output tri0 id_4,
    input supply0 id_5,
    output wire id_6,
    output supply1 id_7,
    input supply0 _id_8,
    output wor id_9
);
  logic [id_8 : id_8] id_11;
  ;
  bufif1 primCall (id_0, id_2, id_3);
  module_0 modCall_1 (
      id_5,
      id_0
  );
endmodule
module module_2 (
    input  tri  id_0,
    output wand id_1,
    input  tri  id_2,
    input  wire id_3,
    input  wor  id_4,
    input  wor  id_5
);
  module_0 modCall_1 (
      id_2,
      id_1
  );
  wire id_7;
endmodule
