<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<board schema_version="2.0" vendor="allaboutfpga.com" name="edgeZ7_10" display_name="EdgeZ7_10" url="http://www.allaboutfpga.com" preset_file="preset.xml" >
<images>
    <image name="EDGE-ZYNQ.jpg" display_name="EDGE ZYNQ 7 BOARD" sub_type="board">
      <description>EDGE Zynq 7 Board File Image</description>
    </image>
  </images>
<compatible_board_revisions>
  <revision id="0">A.0</revision>
</compatible_board_revisions>
<file_version>1.0</file_version>
<description>EdgeZ7_10</description>
<components>
  <component name="part0" display_name="EdgeZ7_10" type="fpga" part_name="xc7z010clg400-1" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="http://www.allaboutfpga.com">
    <interfaces>
      <interface mode="master" name="btns_2bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="btns_2bits" preset_proc="push_buttons_2bits_preset">
        <port_maps>
          <port_map logical_port="TRI_I" physical_port="btns_2bits_tri_i" dir="in" left="1" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="btns_2bits_tri_i_0"/> 
              <pin_map port_index="1" component_pin="btns_2bits_tri_i_1"/> 
            
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="leds_4bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="leds_4bits" preset_proc="led_4bits_preset">
        <port_maps>
          <port_map logical_port="TRI_O" physical_port="leds_4bits_tri_o" dir="out" left="3" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="leds_4bits_tri_o_0"/> 
              <pin_map port_index="1" component_pin="leds_4bits_tri_o_1"/> 
              <pin_map port_index="2" component_pin="leds_4bits_tri_o_2"/> 
              <pin_map port_index="3" component_pin="leds_4bits_tri_o_3"/> 
            </pin_maps>
          </port_map>
		  <port_map logical_port="TRI_I" physical_port="leds_4bits_tri_o" dir="in" left="3" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="leds_4bits_tri_o_0"/> 
              <pin_map port_index="1" component_pin="leds_4bits_tri_o_1"/> 
              <pin_map port_index="2" component_pin="leds_4bits_tri_o_2"/> 
              <pin_map port_index="3" component_pin="leds_4bits_tri_o_3"/> 
            </pin_maps>
          </port_map>
		  <port_map logical_port="TRI_T" physical_port="leds_4bits_tri_o" dir="out" left="3" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="leds_4bits_tri_o_0"/> 
              <pin_map port_index="1" component_pin="leds_4bits_tri_o_1"/> 
              <pin_map port_index="2" component_pin="leds_4bits_tri_o_2"/> 
              <pin_map port_index="3" component_pin="leds_4bits_tri_o_3"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="ps7_fixedio" type="xilinx.com:display_processing_system7:fixedio_rtl:1.0" of_component="ps7_fixedio" preset_proc="ps7_preset"> 
      </interface>
      <interface mode="master" name="sws_4bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="sws_4bits" preset_proc="dip_switches_4bits_preset">
		<port_maps>
          <port_map logical_port="TRI_I" physical_port="sws_4bits_tri_i" dir="in" left="3" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="sws_4bits_tri_i_0"/> 
              <pin_map port_index="1" component_pin="sws_4bits_tri_i_1"/> 
              <pin_map port_index="2" component_pin="sws_4bits_tri_i_2"/> 
              <pin_map port_index="3" component_pin="sws_4bits_tri_i_3"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="slave" name="sys_clock" type="xilinx.com:signal:clock_rtl:1.0" of_component="sys_clock" preset_proc="sys_clock_preset">
        <port_maps>
          <port_map logical_port="CLK" physical_port="sys_clk" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="sys_clk"/> 
            </pin_maps>
          </port_map>
        </port_maps>
        <parameters>
          <parameter name="frequency" value="50000000" />
       </parameters>
      </interface>
	  <interface mode="slave" name="hdmi_in" type="allaboutfpga.com:interface:tmds_rtl:1.0" of_component="hdmi_in" preset_proc="hdmi_in_preset">
        <preferred_ips>
			<preferred_ip vendor="allaboutfpga.com" library="ip" name="dvi2rgb" order="0"/>
		</preferred_ips>
		<port_maps>
          <port_map logical_port="CLK_P" physical_port="TMDS_clk_p" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="TMDS_clk_p"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="CLK_N" physical_port="TMDS_clk_n" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="TMDS_clk_n"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="DATA_P" physical_port="TMDS_D_P" dir="in" left="2" right="0">
            <pin_maps>
              <pin_map port_index="0" component_pin="TMDS_data_p_0"/> 
			  <pin_map port_index="1" component_pin="TMDS_data_p_1"/> 
			  <pin_map port_index="2" component_pin="TMDS_data_p_2"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="DATA_N" physical_port="TMDS_D_N" dir="in" left="2" right="0">
            <pin_maps>
              <pin_map port_index="0" component_pin="TMDS_data_n_0"/> 
			  <pin_map port_index="1" component_pin="TMDS_data_n_1"/> 
			  <pin_map port_index="2" component_pin="TMDS_data_n_2"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
	   <interface mode="master" name="hdmi_in_ddc" type="xilinx.com:interface:iic_rtl:1.0" of_component="hdmi_in" preset_proc="hdmi_in_preset">
        <description>HDMI DDC</description>
		<preferred_ips>
			<preferred_ip vendor="allaboutfpga.com" library="ip" name="dvi2rgb" order="0"/>
		</preferred_ips>
		<port_maps>
          <port_map logical_port="SDA_I" physical_port="hdmi_ddc_sda" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_ddc_sda"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SDA_O" physical_port="hdmi_ddc_sda" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_ddc_sda"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SDA_T" physical_port="hdmi_ddc_sda" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_ddc_sda"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCL_I" physical_port="hdmi_ddc_scl" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_ddc_scl"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCL_O" physical_port="hdmi_ddc_scl" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_ddc_scl"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCL_T" physical_port="hdmi_ddc_scl" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_ddc_scl"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="hdmi_hpd" type="xilinx.com:interface:gpio_rtl:1.0" of_component="hdmi_hpd" preset_proc="output_1bit_preset">
        <port_maps>
          <port_map logical_port="TRI_O" physical_port="hdmi_hpd" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_hpd"/> 
            </pin_maps>
          </port_map>
		  <port_map logical_port="TRI_I" physical_port="hdmi_hpd" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_hpd"/> 
            </pin_maps>
          </port_map>
		  <port_map logical_port="TRI_T" physical_port="hdmi_hpd" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_hpd"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
	  <interface mode="master" name="hdmi_out_en" type="xilinx.com:interface:gpio_rtl:1.0" of_component="hdmi_out_en" preset_proc="output_1bit_preset">
        <port_maps>
          <port_map logical_port="TRI_O" physical_port="hdmi_out_en" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_out_en"/> 
            </pin_maps>
          </port_map>
		  <port_map logical_port="TRI_I" physical_port="hdmi_out_en" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_out_en"/> 
            </pin_maps>
          </port_map>
		  <port_map logical_port="TRI_T" physical_port="hdmi_out_en" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_out_en"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="hdmi_out" type="allaboutfpga.com:interface:tmds_rtl:1.0" of_component="hdmi_out">
        <description>HDMI Out</description>
		<preferred_ips>
			<preferred_ip vendor="allaboutfpga.com" library="ip" name="rgb2dvi" order="0"/>
		</preferred_ips>
		<port_maps>
          <port_map logical_port="CLK_P" physical_port="TMDS_clk_p" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="TMDS_clk_p"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="CLK_N" physical_port="TMDS_clk_n" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="TMDS_clk_n"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="DATA_P" physical_port="TMDS_D_P" dir="out" left="2" right="0">
            <pin_maps>
              <pin_map port_index="0" component_pin="TMDS_data_p_0"/> 
			  <pin_map port_index="1" component_pin="TMDS_data_p_1"/> 
			  <pin_map port_index="2" component_pin="TMDS_data_p_2"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="DATA_N" physical_port="TMDS_D_N" dir="out" left="2" right="0">
            <pin_maps>
              <pin_map port_index="0" component_pin="TMDS_data_n_0"/> 
			  <pin_map port_index="1" component_pin="TMDS_data_n_1"/> 
			  <pin_map port_index="2" component_pin="TMDS_data_n_2"/> 
			</pin_maps>
		  </port_map>
        </port_maps>
      </interface>
	  <interface mode="master" name="seven_seg_led_an" type="xilinx.com:interface:gpio_rtl:1.0" of_component="seven_seg_led_an" preset_proc="seven_seg_led_an_preset">
        <port_maps>
          <port_map logical_port="TRI_O" physical_port="seven_seg_led_an_tri_o" dir="out" left="3" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="seven_seg_led_an_tri_o_0"/> 
              <pin_map port_index="1" component_pin="seven_seg_led_an_tri_o_1"/> 
              <pin_map port_index="2" component_pin="seven_seg_led_an_tri_o_2"/> 
              <pin_map port_index="3" component_pin="seven_seg_led_an_tri_o_3"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="seven_seg_led_disp" type="xilinx.com:interface:gpio_rtl:1.0" of_component="seven_seg_led_disp" preset_proc="seven_seg_led_seg_preset">
        <port_maps>
          <port_map logical_port="TRI_O" physical_port="seven_seg_led_disp_tri_o" dir="out" left="7" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="seven_seg_led_disp_tri_o_0"/> 
              <pin_map port_index="1" component_pin="seven_seg_led_disp_tri_o_1"/> 
              <pin_map port_index="2" component_pin="seven_seg_led_disp_tri_o_2"/> 
              <pin_map port_index="3" component_pin="seven_seg_led_disp_tri_o_3"/> 
              <pin_map port_index="4" component_pin="seven_seg_led_disp_tri_o_4"/> 
              <pin_map port_index="5" component_pin="seven_seg_led_disp_tri_o_5"/> 
              <pin_map port_index="6" component_pin="seven_seg_led_disp_tri_o_6"/> 
              <pin_map port_index="7" component_pin="seven_seg_led_disp_tri_o_7"/> 
            </pin_maps>
          </port_map>
        </port_maps>
		 </interface>
		  <interface mode="master" name="io" type="allaboutfpga.com:interface:gpio_rtl:1.0" of_component="io">
        <port_maps>
          <port_map logical_port="PIN1_I" physical_port="IO1" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="IO1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN1_O" physical_port="IO1" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="IO1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN1_T" physical_port="IO1" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="IO1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_I" physical_port="IO2" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="IO2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_O" physical_port="IO2" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="IO2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_T" physical_port="IO2" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="IO2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_I" physical_port="IO3" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="IO3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_O" physical_port="IO3" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="IO3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_T" physical_port="IO3" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="IO3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_I" physical_port="IO4" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="IO4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_O" physical_port="IO4" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="IO4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_T" physical_port="IO4" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="IO4"/> 
			</pin_maps>
			</port_map>
		  <port_map logical_port="PIN5_I" physical_port="IO5" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="IO5"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN5_O" physical_port="IO5" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="IO5"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN5_T" physical_port="IO5" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="IO5"/> 
			</pin_maps>
		  </port_map>
		   <port_map logical_port="PIN6_I" physical_port="IO6" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="IO6"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN6_O" physical_port="IO6" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="IO6"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN6_T" physical_port="IO6" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="IO6"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_I" physical_port="IO7" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="IO7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_O" physical_port="IO7" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="IO7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_T" physical_port="IO7" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="IO7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_I" physical_port="IO8" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="IO8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_O" physical_port="IO8" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="IO8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_T" physical_port="IO8" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="IO8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_I" physical_port="IO9" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="IO9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_O" physical_port="IO9" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="IO9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_T" physical_port="IO9" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="IO9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_I" physical_port="IO10" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="IO10"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_O" physical_port="IO10" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="IO10"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_T" physical_port="IO10" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="IO10"/> 
			</pin_maps>
		  </port_map>
        </port_maps>
      </interface>
	   <interface mode="master" name="lcd" type="allaboutfpga.com:interface:gpio_rtl:1.0" of_component="lcd">
        <port_maps>
          <port_map logical_port="PIN1_I" physical_port="LCD1" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="LCD1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN1_O" physical_port="LCD1" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="LCD1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN1_T" physical_port="LCD1" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="LCD1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_I" physical_port="LCD2" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="LCD2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_O" physical_port="LCD2" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="LCD2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_T" physical_port="LCD2" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="LCD2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_I" physical_port="LCD3" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="LCD3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_O" physical_port="LCD3" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="LCD3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_T" physical_port="LCD3" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="LCD3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_I" physical_port="LCD4" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="LCD4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_O" physical_port="LCD4" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="LCD4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_T" physical_port="LCD4" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="LCD4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN5_I" physical_port="LCD5" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="LCD5"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN5_O" physical_port="LCD5" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="LCD5"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN5_T" physical_port="LCD5" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="LCD5"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN6_I" physical_port="LCD6" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="LCD6"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN6_O" physical_port="LCD6" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="LCD6"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN6_T" physical_port="LCD6" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="LCD6"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_I" physical_port="LCD7" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="LCD7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_O" physical_port="LCD7" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="LCD7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_T" physical_port="LCD7" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="LCD7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_I" physical_port="LCD8" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="LCD8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_O" physical_port="LCD8" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="LCD8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_T" physical_port="LCD8" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="LCD8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_I" physical_port="LCD9" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="LCD9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_O" physical_port="LCD9" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="LCD9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_T" physical_port="LCD9" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="LCD9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_I" physical_port="LCD10" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="LCD10"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_O" physical_port="LCD10" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="LCD10"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_T" physical_port="LCD10" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="LCD10"/> 
			</pin_maps>
		  </port_map>
        </port_maps>
      </interface>
	  <interface mode="master" name="tft" type="allaboutfpga.com:interface:gpio_rtl:1.0" of_component="tft">
        <port_maps>
          <port_map logical_port="PIN1_I" physical_port="TFT1" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="TFT1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN1_O" physical_port="TFT1" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="TFT1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN1_T" physical_port="TFT1" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="TFT1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_I" physical_port="TFT2" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="TFT2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_O" physical_port="TFT2" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="TFT2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_T" physical_port="TFT2" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="TFT2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_I" physical_port="TFT3" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="TFT3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_O" physical_port="TFT3" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="TFT3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_T" physical_port="TFT3" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="TFT3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_I" physical_port="TFT4" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="TFT4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_O" physical_port="TFT4" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="TFT4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_T" physical_port="TFT4" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="TFT4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN5_I" physical_port="TFT5" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="TFT5"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN5_O" physical_port="TFT5" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="TFT5"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN5_T" physical_port="TFT5" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="TFT5"/> 
			</pin_maps>
		  </port_map>
        </port_maps>
      </interface>
    </interfaces>
  </component>
  
  <component name="btns_2bits" display_name="2 Buttons" type="chip" sub_type="push_button" major_group="GPIO">
	<description>Buttons 1 to 0</description>
  </component>
  <component name="leds_4bits" display_name="4 LEDs" type="chip" sub_type="led" major_group="GPIO">
	<description>LEDs 3 to 0</description>
  </component>
  <component name="ps7_fixedio" display_name="ps7_fixedio" type="chip" sub_type="fixed_io" major_group=""/>
  <component name="sws_4bits" display_name="4 Switches" type="chip" sub_type="switch" major_group="GPIO">
	<description>DIP Switches 3 to 0</description>
  </component>
  <component name="sys_clock" display_name="System Clock" type="chip" sub_type="system_clock" major_group="Clocks">
  <description>3.3V Single-Ended 50 MHz oscillator used as system clock on the board</description>
  </component>
  <component name="hdmi_in" display_name="HDMI In" type="chip" sub_type="fixed_io" major_group="HDMI">
	<description>HDMI input (Requires Digilent's TMDS interface)</description>
	<component_modes>
        <component_mode name="HDMI_IN" display_name="HDMI In">
		  <interfaces>
            <interface name="hdmi_in" order="0"/>
            <interface name="hdmi_in_ddc" order="1"/>
          </interfaces>
		</component_mode>
	 </component_modes>
  </component>
  <component name="hdmi_hpd" display_name="HDMI In HPD" type="chip" sub_type="led" major_group="HDMI">
	<description>HDMI in HPD</description>
  </component>
  <component name="hdmi_out_en" display_name="HDMI Out Enable" type="chip" sub_type="led" major_group="HDMI">
	<description>HDMI out enable, 1 for HDMI out, 0 for HDMI in</description>
  </component>
  <component name="hdmi_out" display_name="HDMI Out" type="chip" sub_type="fixed_io" major_group="HDMI">
	<description>HDMI Out (Requires Digilent's TMDS interface)</description>
  </component>
   <component name="seven_seg_led_an" display_name="7 Segment Display - Anodes" type="chip" sub_type="led" major_group="GPIO">
	<description>Seven Segment Anodes</description>
  </component>
   <component name="seven_seg_led_disp" display_name="7 Segment Display - Segments" type="chip" sub_type="led" major_group="GPIO">
	<description>Seven Segment display segments</description>
  </component>
  <component name="io" display_name="io" type="chip" sub_type="chip" major_group="GPIO">
	<description>  IO</description>
  </component>
  <component name="lcd" display_name="lcd" type="chip" sub_type="chip" major_group="GPIO">
	<description>2X16 LCD</description>
  </component>
  <component name="tft" display_name="tft" type="chip" sub_type="chip" major_group="GPIO">
	<description>SPI TFT</description>
  </component>

</components>
<jtag_chains>
  <jtag_chain name="chain1">
    <position name="0" component="part0"/>
  </jtag_chain>
</jtag_chains>
<connections>
  <connection name="part0_btns_2bits" component1="part0" component2="btns_2bits">
    <connection_map name="part0_btns_2bits_1" c1_st_index="0" c1_end_index="1" c2_st_index="0" c2_end_index="1"/>
  </connection>
  <connection name="part0_leds_4bits" component1="part0" component2="leds_4bits">
    <connection_map name="part0_leds_4bits_1" c1_st_index="4" c1_end_index="7" c2_st_index="0" c2_end_index="3"/>
  </connection>
  <connection name="part0_sws_4bits" component1="part0" component2="sws_4bits">
    <connection_map name="part0_sws_4bits_1" c1_st_index="8" c1_end_index="11" c2_st_index="0" c2_end_index="3"/>
  </connection>
  <connection name="part0_sys_clock" component1="part0" component2="sys_clock">
    <connection_map name="part0_sys_clock_1" c1_st_index="12" c1_end_index="12" c2_st_index="0" c2_end_index="0"/>
  </connection>
  <connection name="part0_hdmi_in" component1="part0" component2="hdmi_in">
    <connection_map name="part0_hdmi_in_1" c1_st_index="13" c1_end_index="20" c2_st_index="0" c2_end_index="7"/>
	<connection_map name="part0_hdmi_in_ddc" c1_st_index="21" c1_end_index="22" c2_st_index="0" c2_end_index="1"/>
  </connection>
  <connection name="part0_hdmi_out" component1="part0" component2="hdmi_out">
    <connection_map name="part0_hdmi_out_1" c1_st_index="13" c1_end_index="20" c2_st_index="0" c2_end_index="7"/>
	<connection_map name="part0_hdmi_out_ddc" c1_st_index="21" c1_end_index="22" c2_st_index="0" c2_end_index="1"/>
  </connection>
  <connection name="part0_hdmi_in_hpd_led" component1="part0" component2="hdmi_in_hpd_led">
    <connection_map name="part0_hdmi_in_hpd_led_1" c1_st_index="23" c1_end_index="23" c2_st_index="0" c2_end_index="0"/>
  </connection>
  <connection name="part0_hdmi_out_en" component1="part0" component2="hdmi_out_en">
    <connection_map name="part0_hdmi_out_en_1" c1_st_index="24" c1_end_index="24" c2_st_index="0" c2_end_index="0"/>
  </connection>
  <connection name="part0_seven_seg_led_an" component1="part0" component2="seven_seg_led_an">
    <connection_map name="part0_seven_seg_led_an_1" c1_st_index="25" c1_end_index="28" c2_st_index="0" c2_end_index="3"/>
  </connection>
  <connection name="part0_seven_seg_led_disp" component1="part0" component2="seven_seg_led_disp">
    <connection_map name="part0_seven_seg_led_disp_1" c1_st_index="29" c1_end_index="36" c2_st_index="0" c2_end_index="7"/>
  </connection>
  <connection name="part0_io" component1="part0" component2="io">
    <connection_map name="part0_io_1" c1_st_index="37" c1_end_index="52" c2_st_index="0" c2_end_index="15"/>
  </connection>
   <connection name="part0_lcd" component1="part0" component2="lcd">
    <connection_map name="part0_lcd_1" c1_st_index="53" c1_end_index="62" c2_st_index="0" c2_end_index="9"/>
  </connection>
  <connection name="part0_tft" component1="part0" component2="tft">
    <connection_map name="part0_tft_1" c1_st_index="63" c1_end_index="67" c2_st_index="0" c2_end_index="4"/>
  </connection>

 
</connections>
</board>
