\doxysection{ITM\+\_\+\+Type Struct Reference}
\label{struct_i_t_m___type}\index{ITM\_Type@{ITM\_Type}}


Structure type to access the Instrumentation Trace Macrocell Register (ITM).  




{\ttfamily \#include $<$core\+\_\+armv81mml.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\_\_OM uint8\_t \textbf{ u8}\\
\>\_\_OM uint16\_t \textbf{ u16}\\
\>\_\_OM uint32\_t \textbf{ u32}\\
\} \textbf{ PORT} [32U]\\

\end{tabbing}\item 
uint32\+\_\+t \textbf{ RESERVED0} [864U]
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \textbf{ TER}
\item 
uint32\+\_\+t \textbf{ RESERVED1} [15U]
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \textbf{ TPR}
\item 
uint32\+\_\+t \textbf{ RESERVED2} [15U]
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \textbf{ TCR}
\item 
uint32\+\_\+t \textbf{ RESERVED3} [29U]
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \textbf{ IWR}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \textbf{ IRR}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \textbf{ IMCR}
\item 
uint32\+\_\+t \textbf{ RESERVED4} [43U]
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \textbf{ LAR}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \textbf{ LSR}
\item 
uint32\+\_\+t \textbf{ RESERVED5} [1U]
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \textbf{ DEVARCH}
\item 
uint32\+\_\+t \textbf{ RESERVED6} [4U]
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \textbf{ PID4}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \textbf{ PID5}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \textbf{ PID6}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \textbf{ PID7}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \textbf{ PID0}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \textbf{ PID1}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \textbf{ PID2}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \textbf{ PID3}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \textbf{ CID0}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \textbf{ CID1}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \textbf{ CID2}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \textbf{ CID3}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\_\_OM uint8\_t \textbf{ u8}\\
\>\_\_OM uint16\_t \textbf{ u16}\\
\>\_\_OM uint32\_t \textbf{ u32}\\
\} \textbf{ PORT} [32U]\\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\_\_OM uint8\_t \textbf{ u8}\\
\>\_\_OM uint16\_t \textbf{ u16}\\
\>\_\_OM uint32\_t \textbf{ u32}\\
\} \textbf{ PORT} [32U]\\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\_\_OM uint8\_t \textbf{ u8}\\
\>\_\_OM uint16\_t \textbf{ u16}\\
\>\_\_OM uint32\_t \textbf{ u32}\\
\} \textbf{ PORT} [32U]\\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\_\_OM uint8\_t \textbf{ u8}\\
\>\_\_OM uint16\_t \textbf{ u16}\\
\>\_\_OM uint32\_t \textbf{ u32}\\
\} \textbf{ PORT} [32U]\\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\_\_OM uint8\_t \textbf{ u8}\\
\>\_\_OM uint16\_t \textbf{ u16}\\
\>\_\_OM uint32\_t \textbf{ u32}\\
\} \textbf{ PORT} [32U]\\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\_\_OM uint8\_t \textbf{ u8}\\
\>\_\_OM uint16\_t \textbf{ u16}\\
\>\_\_OM uint32\_t \textbf{ u32}\\
\} \textbf{ PORT} [32U]\\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\_\_OM uint8\_t \textbf{ u8}\\
\>\_\_OM uint16\_t \textbf{ u16}\\
\>\_\_OM uint32\_t \textbf{ u32}\\
\} \textbf{ PORT} [32U]\\

\end{tabbing}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Structure type to access the Instrumentation Trace Macrocell Register (ITM). 

Definition at line \textbf{ 1087} of file \textbf{ core\+\_\+armv81mml.\+h}.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
/home/yule/\+Documents/\+ENSEA/\+Ensea\+\_\+2022-\/2023/\+Actionneur\+\_\+et\+\_\+automatique/\+TP\+\_\+actionneur/\+TP\+\_\+actionneur/\+Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+armv81mml.\+h}\item 
/home/yule/\+Documents/\+ENSEA/\+Ensea\+\_\+2022-\/2023/\+Actionneur\+\_\+et\+\_\+automatique/\+TP\+\_\+actionneur/\+TP\+\_\+actionneur/\+Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+armv8mml.\+h}\item 
/home/yule/\+Documents/\+ENSEA/\+Ensea\+\_\+2022-\/2023/\+Actionneur\+\_\+et\+\_\+automatique/\+TP\+\_\+actionneur/\+TP\+\_\+actionneur/\+Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+cm3.\+h}\item 
/home/yule/\+Documents/\+ENSEA/\+Ensea\+\_\+2022-\/2023/\+Actionneur\+\_\+et\+\_\+automatique/\+TP\+\_\+actionneur/\+TP\+\_\+actionneur/\+Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+cm33.\+h}\item 
/home/yule/\+Documents/\+ENSEA/\+Ensea\+\_\+2022-\/2023/\+Actionneur\+\_\+et\+\_\+automatique/\+TP\+\_\+actionneur/\+TP\+\_\+actionneur/\+Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+cm35p.\+h}\item 
/home/yule/\+Documents/\+ENSEA/\+Ensea\+\_\+2022-\/2023/\+Actionneur\+\_\+et\+\_\+automatique/\+TP\+\_\+actionneur/\+TP\+\_\+actionneur/\+Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+cm4.\+h}\item 
/home/yule/\+Documents/\+ENSEA/\+Ensea\+\_\+2022-\/2023/\+Actionneur\+\_\+et\+\_\+automatique/\+TP\+\_\+actionneur/\+TP\+\_\+actionneur/\+Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+cm7.\+h}\item 
/home/yule/\+Documents/\+ENSEA/\+Ensea\+\_\+2022-\/2023/\+Actionneur\+\_\+et\+\_\+automatique/\+TP\+\_\+actionneur/\+TP\+\_\+actionneur/\+Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+sc300.\+h}\end{DoxyCompactItemize}
