OpenROAD 0.9.0 1415572a73
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  /openLANE_flow/designs/i2c/runs/6th_run_clk15_util50_tardens0.55_flat1_doubleQuotations_edited_config_of_design_noLEC/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 440 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/i2c/runs/6th_run_clk15_util50_tardens0.55_flat1_doubleQuotations_edited_config_of_design_noLEC/tmp/merged_unpadded.lef
Warning: /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib line 31, default_operating_condition tt_025C_1v80 not found.
Notice 0: 
Reading DEF file: /openLANE_flow/designs/i2c/runs/6th_run_clk15_util50_tardens0.55_flat1_doubleQuotations_edited_config_of_design_noLEC/results/placement/i2c_master_top.placement.def
Notice 0: Design: i2c_master_top
Notice 0:     Created 35 pins.
Notice 0:     Created 1730 components and 10565 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 1311 nets and 4291 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/i2c/runs/6th_run_clk15_util50_tardens0.55_flat1_doubleQuotations_edited_config_of_design_noLEC/results/placement/i2c_master_top.placement.def
[INFO]: Configuring cts characterization...
[INFO]: Performing clock tree synthesis...
[INFO]: Looking for the following net(s): wb_clk_i
[INFO]: Running Clock Tree Synthesis...
 *****************
 * TritonCTS 2.0 *
 *****************
 *****************************
 *  Create characterization  *
 *****************************
Number of created patterns = 50000.
Number of created patterns = 100000.
Number of created patterns = 150000.
Number of created patterns = 200000.
Number of created patterns = 250000.
Number of created patterns = 300000.
Number of created patterns = 313632.
 Compiling LUT
    Min. len    Max. len    Min. cap    Max. cap   Min. slew   Max. slew
           2           8           1          39           1         298
    [WARNING] 6336 wires are pure wire and no slew degration.
    TritonCTS forced slew degradation on these wires.
    Num wire segments: 313200
    Num keys in characterization LUT: 2033
    Actual min input cap: 2
 **********************
 *  Find clock roots  *
 **********************
 Running TritonCTS with user-specified clock roots: wb_clk_i
 ************************
 *  Populate TritonCTS  *
 ************************
 Initializing clock nets
 Looking for clock nets in the design
 Net "wb_clk_i" found
 Initializing clock net for : "wb_clk_i"
 Clock net "wb_clk_i" has 202 sinks
 TritonCTS found 1 clock nets.
 ****************************
 *  Check characterization  *
 ****************************
    The chacterization used 4 buffer(s) types. All of them are in the loaded DB.
 ***********************
 *  Build clock trees  *
 ***********************
 Generating H-Tree topology for net wb_clk_i...
    Tot. number of sinks: 202
    Sinks will be clustered in groups of 20 and a maximum diameter of 50 um
    Number of static layers: 0
 Wire segment unit: 13000 dbu (13 um)
 Tot. number of sinks after clustering: 26
 Normalized sink region: [(1.04654, 1.45033), (11.095, 11.7897)]
    Width:  10.0485
    Height: 10.3393
 Level 1
    Direction: Vertical
    # sinks per sub-region: 13
    Sub-region size: 10.0485 X 5.16967
    Segment length (rounded): 2
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: 0
 Stop criterion found. Max number of sinks is (15)
 Building clock sub nets...
 Number of sinks covered: 26
 Clock topology of net "wb_clk_i" done.
 ****************
 * Post CTS opt *
 ****************
 Avg. source sink dist: 23082.8 dbu.
 Num outlier sinks: 0
 ********************
 * Write data to DB *
 ********************
 Writing clock net "wb_clk_i" to DB
    Created 29 clock buffers.
    Minimum number of buffers in the clock path: 3.
    Maximum number of buffers in the clock path: 3.
    Created 29 clock nets.
    Fanout distribution for the current clock = 4:1, 5:3, 6:4, 7:7, 8:1, 9:6, 11:2, 12:1, 13:2, 14:1.
    Max level of the clock tree: 1.
 ... End of TritonCTS execution.
[INFO]: Repairing long wires on clock nets...
[INFO]: Legalizing...
Design Stats
--------------------------------
total instances          1759
multi row instances         0
fixed instances           438
nets                     1342
design area           24248.3 u^2
fixed area              833.3 u^2
movable area          12917.4 u^2
utilization                55 %
utilization padded         62 %
rows                       57
row height                2.7 u

Placement Analysis
--------------------------------
total displacement      519.3 u
average displacement      0.3 u
max displacement         11.0 u
original HPWL         40491.6 u
legalized HPWL        41659.0 u
delta HPWL                  3 %

[INFO DPL-0020] Mirrored 569 instances
[INFO DPL-0021] HPWL before           41659.0 u
[INFO DPL-0022] HPWL after            40725.3 u
[INFO DPL-0023] HPWL delta               -2.2 %
Warning: /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib line 32, default_operating_condition ss_100C_1v60 not found.
Warning: /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib line 31, default_operating_condition ff_n40C_1v95 not found.
No paths found.
Startpoint: _2152_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2182_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _2152_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.08    0.23    0.23 ^ _2152_/Q (sky130_fd_sc_hd__dfrtp_1)
     2    0.01                           byte_controller.bit_controller.slave_adr_received (net)
                  0.08    0.00    0.23 ^ _2182_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.23   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _2182_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.02   -0.02   library hold time
                                 -0.02   data required time
-----------------------------------------------------------------------------
                                 -0.02   data required time
                                 -0.23   data arrival time
-----------------------------------------------------------------------------
                                  0.25   slack (MET)


Startpoint: _2163_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2166_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _2163_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.10    0.72    0.72 v _2163_/Q (sky130_fd_sc_hd__dfrtp_1)
     2    0.00                           byte_controller.bit_controller.filter_cnt[1] (net)
                  0.10    0.00    0.72 v _1259_/A (sky130_fd_sc_hd__or2_1)
                  0.13    0.55    1.27 v _1259_/X (sky130_fd_sc_hd__or2_1)
     3    0.01                           _0967_ (net)
                  0.13    0.00    1.27 v _1260_/B (sky130_fd_sc_hd__or2_1)
                  0.14    0.53    1.80 v _1260_/X (sky130_fd_sc_hd__or2_1)
     3    0.01                           _0968_ (net)
                  0.14    0.00    1.80 v _1261_/B (sky130_fd_sc_hd__or2_2)
                  0.15    0.70    2.51 v _1261_/X (sky130_fd_sc_hd__or2_2)
     4    0.01                           _0969_ (net)
                  0.15    0.00    2.51 v _1262_/C (sky130_fd_sc_hd__or3_4)
                  0.13    0.70    3.21 v _1262_/X (sky130_fd_sc_hd__or3_4)
     3    0.01                           _0970_ (net)
                  0.13    0.00    3.21 v _1263_/B (sky130_fd_sc_hd__or2_1)
                  0.14    0.54    3.74 v _1263_/X (sky130_fd_sc_hd__or2_1)
     3    0.01                           _0971_ (net)
                  0.14    0.00    3.74 v _1264_/B (sky130_fd_sc_hd__or2_2)
                  0.16    0.73    4.47 v _1264_/X (sky130_fd_sc_hd__or2_2)
     5    0.01                           _0972_ (net)
                  0.16    0.00    4.47 v _1265_/D (sky130_fd_sc_hd__or4_4)
                  0.17    0.89    5.36 v _1265_/X (sky130_fd_sc_hd__or4_4)
     3    0.01                           _0973_ (net)
                  0.17    0.00    5.36 v _1266_/B (sky130_fd_sc_hd__or2_2)
                  0.16    0.73    6.09 v _1266_/X (sky130_fd_sc_hd__or2_2)
     3    0.01                           _0974_ (net)
                  0.16    0.00    6.09 v _1267_/B (sky130_fd_sc_hd__or2_2)
                  0.15    0.72    6.81 v _1267_/X (sky130_fd_sc_hd__or2_2)
     3    0.01                           _0975_ (net)
                  0.15    0.00    6.81 v _1268_/A (sky130_fd_sc_hd__inv_2)
                  0.12    0.16    6.97 ^ _1268_/Y (sky130_fd_sc_hd__inv_2)
     4    0.01                           _0976_ (net)
                  0.12    0.00    6.97 ^ _1269_/A (sky130_fd_sc_hd__clkbuf_8)
                  0.22    0.36    7.33 ^ _1269_/X (sky130_fd_sc_hd__clkbuf_8)
    18    0.08                           _0168_ (net)
                  0.22    0.00    7.34 ^ _2092_/S (sky130_fd_sc_hd__mux2_1)
                  0.11    0.75    8.08 v _2092_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           _0092_ (net)
                  0.11    0.00    8.08 v _1899_/C (sky130_fd_sc_hd__and3_1)
                  0.07    0.37    8.46 v _1899_/X (sky130_fd_sc_hd__and3_1)
     1    0.00                           _0070_ (net)
                  0.07    0.00    8.46 v _2166_/D (sky130_fd_sc_hd__dfrtp_1)
                                  8.46   data arrival time

                  0.00   15.00   15.00   clock core_clock (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                                 15.00 ^ _2166_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.29   14.71   library setup time
                                 14.71   data required time
-----------------------------------------------------------------------------
                                 14.71   data required time
                                 -8.46   data arrival time
-----------------------------------------------------------------------------
                                  6.25   slack (MET)


No paths found.
wns 0.00
tns 0.00
Clock core_clock
Latency      CRPR       Skew
_2214_/CLK ^
   0.76
_2215_/CLK ^
   0.36      0.00       0.40

