$comment
	File created using the following command:
		vcd file atividade_5.msim.vcd -direction
$end
$date
	Tue Mar 29 00:30:46 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module dataflow_vhd_vec_tst $end
$var wire 1 ! ACUMULADOR [7] $end
$var wire 1 " ACUMULADOR [6] $end
$var wire 1 # ACUMULADOR [5] $end
$var wire 1 $ ACUMULADOR [4] $end
$var wire 1 % ACUMULADOR [3] $end
$var wire 1 & ACUMULADOR [2] $end
$var wire 1 ' ACUMULADOR [1] $end
$var wire 1 ( ACUMULADOR [0] $end
$var wire 1 ) CLOCK_50 $end
$var wire 1 * entradaA_ULA [7] $end
$var wire 1 + entradaA_ULA [6] $end
$var wire 1 , entradaA_ULA [5] $end
$var wire 1 - entradaA_ULA [4] $end
$var wire 1 . entradaA_ULA [3] $end
$var wire 1 / entradaA_ULA [2] $end
$var wire 1 0 entradaA_ULA [1] $end
$var wire 1 1 entradaA_ULA [0] $end
$var wire 1 2 entradaB_ULA [7] $end
$var wire 1 3 entradaB_ULA [6] $end
$var wire 1 4 entradaB_ULA [5] $end
$var wire 1 5 entradaB_ULA [4] $end
$var wire 1 6 entradaB_ULA [3] $end
$var wire 1 7 entradaB_ULA [2] $end
$var wire 1 8 entradaB_ULA [1] $end
$var wire 1 9 entradaB_ULA [0] $end
$var wire 1 : KEY [3] $end
$var wire 1 ; KEY [2] $end
$var wire 1 < KEY [1] $end
$var wire 1 = KEY [0] $end
$var wire 1 > PC_OUT [8] $end
$var wire 1 ? PC_OUT [7] $end
$var wire 1 @ PC_OUT [6] $end
$var wire 1 A PC_OUT [5] $end
$var wire 1 B PC_OUT [4] $end
$var wire 1 C PC_OUT [3] $end
$var wire 1 D PC_OUT [2] $end
$var wire 1 E PC_OUT [1] $end
$var wire 1 F PC_OUT [0] $end
$var wire 1 G RESULTADO_ULA [7] $end
$var wire 1 H RESULTADO_ULA [6] $end
$var wire 1 I RESULTADO_ULA [5] $end
$var wire 1 J RESULTADO_ULA [4] $end
$var wire 1 K RESULTADO_ULA [3] $end
$var wire 1 L RESULTADO_ULA [2] $end
$var wire 1 M RESULTADO_ULA [1] $end
$var wire 1 N RESULTADO_ULA [0] $end
$var wire 1 O SAIDA_FLAG_H $end
$var wire 1 P sel_MUX_t $end
$var wire 1 Q seletorDaULA [1] $end
$var wire 1 R seletorDaULA [0] $end
$var wire 1 S SW [9] $end
$var wire 1 T SW [8] $end
$var wire 1 U SW [7] $end
$var wire 1 V SW [6] $end
$var wire 1 W SW [5] $end
$var wire 1 X SW [4] $end
$var wire 1 Y SW [3] $end
$var wire 1 Z SW [2] $end
$var wire 1 [ SW [1] $end
$var wire 1 \ SW [0] $end
$var wire 1 ] vImediato [7] $end
$var wire 1 ^ vImediato [6] $end
$var wire 1 _ vImediato [5] $end
$var wire 1 ` vImediato [4] $end
$var wire 1 a vImediato [3] $end
$var wire 1 b vImediato [2] $end
$var wire 1 c vImediato [1] $end
$var wire 1 d vImediato [0] $end

$scope module i1 $end
$var wire 1 e gnd $end
$var wire 1 f vcc $end
$var wire 1 g unknown $end
$var wire 1 h devoe $end
$var wire 1 i devclrn $end
$var wire 1 j devpor $end
$var wire 1 k ww_devoe $end
$var wire 1 l ww_devclrn $end
$var wire 1 m ww_devpor $end
$var wire 1 n ww_CLOCK_50 $end
$var wire 1 o ww_KEY [3] $end
$var wire 1 p ww_KEY [2] $end
$var wire 1 q ww_KEY [1] $end
$var wire 1 r ww_KEY [0] $end
$var wire 1 s ww_SW [9] $end
$var wire 1 t ww_SW [8] $end
$var wire 1 u ww_SW [7] $end
$var wire 1 v ww_SW [6] $end
$var wire 1 w ww_SW [5] $end
$var wire 1 x ww_SW [4] $end
$var wire 1 y ww_SW [3] $end
$var wire 1 z ww_SW [2] $end
$var wire 1 { ww_SW [1] $end
$var wire 1 | ww_SW [0] $end
$var wire 1 } ww_PC_OUT [8] $end
$var wire 1 ~ ww_PC_OUT [7] $end
$var wire 1 !! ww_PC_OUT [6] $end
$var wire 1 "! ww_PC_OUT [5] $end
$var wire 1 #! ww_PC_OUT [4] $end
$var wire 1 $! ww_PC_OUT [3] $end
$var wire 1 %! ww_PC_OUT [2] $end
$var wire 1 &! ww_PC_OUT [1] $end
$var wire 1 '! ww_PC_OUT [0] $end
$var wire 1 (! ww_RESULTADO_ULA [7] $end
$var wire 1 )! ww_RESULTADO_ULA [6] $end
$var wire 1 *! ww_RESULTADO_ULA [5] $end
$var wire 1 +! ww_RESULTADO_ULA [4] $end
$var wire 1 ,! ww_RESULTADO_ULA [3] $end
$var wire 1 -! ww_RESULTADO_ULA [2] $end
$var wire 1 .! ww_RESULTADO_ULA [1] $end
$var wire 1 /! ww_RESULTADO_ULA [0] $end
$var wire 1 0! ww_SAIDA_FLAG_H $end
$var wire 1 1! ww_ACUMULADOR [7] $end
$var wire 1 2! ww_ACUMULADOR [6] $end
$var wire 1 3! ww_ACUMULADOR [5] $end
$var wire 1 4! ww_ACUMULADOR [4] $end
$var wire 1 5! ww_ACUMULADOR [3] $end
$var wire 1 6! ww_ACUMULADOR [2] $end
$var wire 1 7! ww_ACUMULADOR [1] $end
$var wire 1 8! ww_ACUMULADOR [0] $end
$var wire 1 9! ww_seletorDaULA [1] $end
$var wire 1 :! ww_seletorDaULA [0] $end
$var wire 1 ;! ww_entradaA_ULA [7] $end
$var wire 1 <! ww_entradaA_ULA [6] $end
$var wire 1 =! ww_entradaA_ULA [5] $end
$var wire 1 >! ww_entradaA_ULA [4] $end
$var wire 1 ?! ww_entradaA_ULA [3] $end
$var wire 1 @! ww_entradaA_ULA [2] $end
$var wire 1 A! ww_entradaA_ULA [1] $end
$var wire 1 B! ww_entradaA_ULA [0] $end
$var wire 1 C! ww_entradaB_ULA [7] $end
$var wire 1 D! ww_entradaB_ULA [6] $end
$var wire 1 E! ww_entradaB_ULA [5] $end
$var wire 1 F! ww_entradaB_ULA [4] $end
$var wire 1 G! ww_entradaB_ULA [3] $end
$var wire 1 H! ww_entradaB_ULA [2] $end
$var wire 1 I! ww_entradaB_ULA [1] $end
$var wire 1 J! ww_entradaB_ULA [0] $end
$var wire 1 K! ww_vImediato [7] $end
$var wire 1 L! ww_vImediato [6] $end
$var wire 1 M! ww_vImediato [5] $end
$var wire 1 N! ww_vImediato [4] $end
$var wire 1 O! ww_vImediato [3] $end
$var wire 1 P! ww_vImediato [2] $end
$var wire 1 Q! ww_vImediato [1] $end
$var wire 1 R! ww_vImediato [0] $end
$var wire 1 S! ww_sel_MUX_t $end
$var wire 1 T! \CLOCK_50~input_o\ $end
$var wire 1 U! \KEY[1]~input_o\ $end
$var wire 1 V! \KEY[2]~input_o\ $end
$var wire 1 W! \KEY[3]~input_o\ $end
$var wire 1 X! \SW[0]~input_o\ $end
$var wire 1 Y! \SW[1]~input_o\ $end
$var wire 1 Z! \SW[2]~input_o\ $end
$var wire 1 [! \SW[3]~input_o\ $end
$var wire 1 \! \SW[4]~input_o\ $end
$var wire 1 ]! \SW[5]~input_o\ $end
$var wire 1 ^! \SW[6]~input_o\ $end
$var wire 1 _! \SW[7]~input_o\ $end
$var wire 1 `! \SW[8]~input_o\ $end
$var wire 1 a! \SW[9]~input_o\ $end
$var wire 1 b! \PC_OUT[0]~output_o\ $end
$var wire 1 c! \PC_OUT[1]~output_o\ $end
$var wire 1 d! \PC_OUT[2]~output_o\ $end
$var wire 1 e! \PC_OUT[3]~output_o\ $end
$var wire 1 f! \PC_OUT[4]~output_o\ $end
$var wire 1 g! \PC_OUT[5]~output_o\ $end
$var wire 1 h! \PC_OUT[6]~output_o\ $end
$var wire 1 i! \PC_OUT[7]~output_o\ $end
$var wire 1 j! \PC_OUT[8]~output_o\ $end
$var wire 1 k! \RESULTADO_ULA[0]~output_o\ $end
$var wire 1 l! \RESULTADO_ULA[1]~output_o\ $end
$var wire 1 m! \RESULTADO_ULA[2]~output_o\ $end
$var wire 1 n! \RESULTADO_ULA[3]~output_o\ $end
$var wire 1 o! \RESULTADO_ULA[4]~output_o\ $end
$var wire 1 p! \RESULTADO_ULA[5]~output_o\ $end
$var wire 1 q! \RESULTADO_ULA[6]~output_o\ $end
$var wire 1 r! \RESULTADO_ULA[7]~output_o\ $end
$var wire 1 s! \SAIDA_FLAG_H~output_o\ $end
$var wire 1 t! \ACUMULADOR[0]~output_o\ $end
$var wire 1 u! \ACUMULADOR[1]~output_o\ $end
$var wire 1 v! \ACUMULADOR[2]~output_o\ $end
$var wire 1 w! \ACUMULADOR[3]~output_o\ $end
$var wire 1 x! \ACUMULADOR[4]~output_o\ $end
$var wire 1 y! \ACUMULADOR[5]~output_o\ $end
$var wire 1 z! \ACUMULADOR[6]~output_o\ $end
$var wire 1 {! \ACUMULADOR[7]~output_o\ $end
$var wire 1 |! \seletorDaULA[0]~output_o\ $end
$var wire 1 }! \seletorDaULA[1]~output_o\ $end
$var wire 1 ~! \entradaA_ULA[0]~output_o\ $end
$var wire 1 !" \entradaA_ULA[1]~output_o\ $end
$var wire 1 "" \entradaA_ULA[2]~output_o\ $end
$var wire 1 #" \entradaA_ULA[3]~output_o\ $end
$var wire 1 $" \entradaA_ULA[4]~output_o\ $end
$var wire 1 %" \entradaA_ULA[5]~output_o\ $end
$var wire 1 &" \entradaA_ULA[6]~output_o\ $end
$var wire 1 '" \entradaA_ULA[7]~output_o\ $end
$var wire 1 (" \entradaB_ULA[0]~output_o\ $end
$var wire 1 )" \entradaB_ULA[1]~output_o\ $end
$var wire 1 *" \entradaB_ULA[2]~output_o\ $end
$var wire 1 +" \entradaB_ULA[3]~output_o\ $end
$var wire 1 ," \entradaB_ULA[4]~output_o\ $end
$var wire 1 -" \entradaB_ULA[5]~output_o\ $end
$var wire 1 ." \entradaB_ULA[6]~output_o\ $end
$var wire 1 /" \entradaB_ULA[7]~output_o\ $end
$var wire 1 0" \vImediato[0]~output_o\ $end
$var wire 1 1" \vImediato[1]~output_o\ $end
$var wire 1 2" \vImediato[2]~output_o\ $end
$var wire 1 3" \vImediato[3]~output_o\ $end
$var wire 1 4" \vImediato[4]~output_o\ $end
$var wire 1 5" \vImediato[5]~output_o\ $end
$var wire 1 6" \vImediato[6]~output_o\ $end
$var wire 1 7" \vImediato[7]~output_o\ $end
$var wire 1 8" \sel_MUX_t~output_o\ $end
$var wire 1 9" \KEY[0]~input_o\ $end
$var wire 1 :" \ROM1|memROM~8_combout\ $end
$var wire 1 ;" \ROM1|memROM~4_combout\ $end
$var wire 1 <" \ROM1|memROM~11_combout\ $end
$var wire 1 =" \ROM1|memROM~5_combout\ $end
$var wire 1 >" \ROM1|memROM~12_combout\ $end
$var wire 1 ?" \DECODER|saida[6]~0_combout\ $end
$var wire 1 @" \MUX1|saida_MUX[6]~6_combout\ $end
$var wire 1 A" \DECODER|saida[5]~4_combout\ $end
$var wire 1 B" \RAM|process_0~0_combout\ $end
$var wire 1 C" \RAM|ram~173_combout\ $end
$var wire 1 D" \RAM|ram~23_q\ $end
$var wire 1 E" \RAM|ram~174_combout\ $end
$var wire 1 F" \RAM|ram~31_q\ $end
$var wire 1 G" \RAM|ram~175_combout\ $end
$var wire 1 H" \RAM|ram~39_q\ $end
$var wire 1 I" \RAM|ram~176_combout\ $end
$var wire 1 J" \RAM|ram~47_q\ $end
$var wire 1 K" \RAM|ram~166_combout\ $end
$var wire 1 L" \RAM|ram~167_combout\ $end
$var wire 1 M" \DECODER|saida[6]~3_combout\ $end
$var wire 1 N" \ULA1|Add0~34_cout\ $end
$var wire 1 O" \ULA1|Add0~1_sumout\ $end
$var wire 1 P" \MUX1|saida_MUX[0]~0_combout\ $end
$var wire 1 Q" \RAM|ram~17_q\ $end
$var wire 1 R" \RAM|ram~25_q\ $end
$var wire 1 S" \RAM|ram~33_q\ $end
$var wire 1 T" \RAM|ram~41_q\ $end
$var wire 1 U" \RAM|ram~145_combout\ $end
$var wire 1 V" \RAM|ram~146_combout\ $end
$var wire 1 W" \ULA1|Add0~2\ $end
$var wire 1 X" \ULA1|Add0~5_sumout\ $end
$var wire 1 Y" \MUX1|saida_MUX[1]~1_combout\ $end
$var wire 1 Z" \RAM|ram~18_q\ $end
$var wire 1 [" \RAM|ram~147_combout\ $end
$var wire 1 \" \RAM|ram~26_q\ $end
$var wire 1 ]" \RAM|ram~148_combout\ $end
$var wire 1 ^" \RAM|ram~34_q\ $end
$var wire 1 _" \RAM|ram~149_combout\ $end
$var wire 1 `" \RAM|ram~42_q\ $end
$var wire 1 a" \RAM|ram~150_combout\ $end
$var wire 1 b" \RAM|ram~151_combout\ $end
$var wire 1 c" \ULA1|Add0~6\ $end
$var wire 1 d" \ULA1|Add0~9_sumout\ $end
$var wire 1 e" \MUX1|saida_MUX[2]~2_combout\ $end
$var wire 1 f" \RAM|ram~19_q\ $end
$var wire 1 g" \RAM|ram~27_q\ $end
$var wire 1 h" \RAM|ram~35_q\ $end
$var wire 1 i" \RAM|ram~43_q\ $end
$var wire 1 j" \RAM|ram~152_combout\ $end
$var wire 1 k" \RAM|ram~153_combout\ $end
$var wire 1 l" \ULA1|Add0~10\ $end
$var wire 1 m" \ULA1|Add0~13_sumout\ $end
$var wire 1 n" \MUX1|saida_MUX[3]~3_combout\ $end
$var wire 1 o" \RAM|ram~20_q\ $end
$var wire 1 p" \RAM|ram~154_combout\ $end
$var wire 1 q" \RAM|ram~28_q\ $end
$var wire 1 r" \RAM|ram~155_combout\ $end
$var wire 1 s" \RAM|ram~36_q\ $end
$var wire 1 t" \RAM|ram~156_combout\ $end
$var wire 1 u" \RAM|ram~44_q\ $end
$var wire 1 v" \RAM|ram~157_combout\ $end
$var wire 1 w" \RAM|ram~158_combout\ $end
$var wire 1 x" \ULA1|Add0~14\ $end
$var wire 1 y" \ULA1|Add0~17_sumout\ $end
$var wire 1 z" \MUX1|saida_MUX[4]~4_combout\ $end
$var wire 1 {" \RAM|ram~21_q\ $end
$var wire 1 |" \RAM|ram~29_q\ $end
$var wire 1 }" \RAM|ram~37_q\ $end
$var wire 1 ~" \RAM|ram~45_q\ $end
$var wire 1 !# \RAM|ram~159_combout\ $end
$var wire 1 "# \RAM|ram~160_combout\ $end
$var wire 1 ## \ULA1|Add0~18\ $end
$var wire 1 $# \ULA1|Add0~21_sumout\ $end
$var wire 1 %# \MUX1|saida_MUX[5]~5_combout\ $end
$var wire 1 &# \RAM|ram~22_q\ $end
$var wire 1 '# \RAM|ram~161_combout\ $end
$var wire 1 (# \RAM|ram~30_q\ $end
$var wire 1 )# \RAM|ram~162_combout\ $end
$var wire 1 *# \RAM|ram~38_q\ $end
$var wire 1 +# \RAM|ram~163_combout\ $end
$var wire 1 ,# \RAM|ram~46_q\ $end
$var wire 1 -# \RAM|ram~164_combout\ $end
$var wire 1 .# \RAM|ram~165_combout\ $end
$var wire 1 /# \ULA1|Add0~22\ $end
$var wire 1 0# \ULA1|Add0~25_sumout\ $end
$var wire 1 1# \MUX1|saida_MUX[7]~7_combout\ $end
$var wire 1 2# \RAM|ram~24_q\ $end
$var wire 1 3# \RAM|ram~168_combout\ $end
$var wire 1 4# \RAM|ram~32_q\ $end
$var wire 1 5# \RAM|ram~169_combout\ $end
$var wire 1 6# \RAM|ram~40_q\ $end
$var wire 1 7# \RAM|ram~170_combout\ $end
$var wire 1 8# \RAM|ram~48_q\ $end
$var wire 1 9# \RAM|ram~171_combout\ $end
$var wire 1 :# \RAM|ram~172_combout\ $end
$var wire 1 ;# \ULA1|Add0~26\ $end
$var wire 1 <# \ULA1|Add0~29_sumout\ $end
$var wire 1 =# \ULA1|Equal2~5_combout\ $end
$var wire 1 ># \ULA1|Equal2~4_combout\ $end
$var wire 1 ?# \PC|DOUT[8]~0_combout\ $end
$var wire 1 @# \PC|DOUT[8]~1_combout\ $end
$var wire 1 A# \incPC|Add0~2\ $end
$var wire 1 B# \incPC|Add0~6\ $end
$var wire 1 C# \incPC|Add0~10\ $end
$var wire 1 D# \incPC|Add0~13_sumout\ $end
$var wire 1 E# \DECODER|Equal8~0_combout\ $end
$var wire 1 F# \MUX_JMP|saida_MUX[3]~3_combout\ $end
$var wire 1 G# \ROM1|memROM~7_combout\ $end
$var wire 1 H# \incPC|Add0~9_sumout\ $end
$var wire 1 I# \MUX_JMP|saida_MUX[2]~2_combout\ $end
$var wire 1 J# \ROM1|memROM~2_combout\ $end
$var wire 1 K# \DECODER|saida[4]~1_combout\ $end
$var wire 1 L# \ULA1|Equal2~6_combout\ $end
$var wire 1 M# \ULA1|Equal2~3_combout\ $end
$var wire 1 N# \DESVIO|saida[0]~0_combout\ $end
$var wire 1 O# \incPC|Add0~14\ $end
$var wire 1 P# \incPC|Add0~18\ $end
$var wire 1 Q# \incPC|Add0~22\ $end
$var wire 1 R# \incPC|Add0~25_sumout\ $end
$var wire 1 S# \MUX_JMP|saida_MUX[6]~8_combout\ $end
$var wire 1 T# \MUX_JMP|saida_MUX[6]~9_combout\ $end
$var wire 1 U# \incPC|Add0~26\ $end
$var wire 1 V# \incPC|Add0~29_sumout\ $end
$var wire 1 W# \MUX_JMP|saida_MUX[7]~10_combout\ $end
$var wire 1 X# \MUX_JMP|saida_MUX[7]~11_combout\ $end
$var wire 1 Y# \incPC|Add0~30\ $end
$var wire 1 Z# \incPC|Add0~33_sumout\ $end
$var wire 1 [# \ROM1|memROM~13_combout\ $end
$var wire 1 \# \MUX_JMP|saida_MUX[8]~12_combout\ $end
$var wire 1 ]# \ROM1|memROM~15_combout\ $end
$var wire 1 ^# \ROM1|memROM~6_combout\ $end
$var wire 1 _# \incPC|Add0~5_sumout\ $end
$var wire 1 `# \MUX_JMP|saida_MUX[1]~1_combout\ $end
$var wire 1 a# \ROM1|memROM~3_combout\ $end
$var wire 1 b# \ROM1|memROM~10_combout\ $end
$var wire 1 c# \DECODER|Equal6~0_combout\ $end
$var wire 1 d# \incPC|Add0~21_sumout\ $end
$var wire 1 e# \MUX_JMP|saida_MUX[5]~6_combout\ $end
$var wire 1 f# \MUX_JMP|saida_MUX[5]~7_combout\ $end
$var wire 1 g# \ROM1|memROM~0_combout\ $end
$var wire 1 h# \ROM1|memROM~9_combout\ $end
$var wire 1 i# \DECODER|Equal9~0_combout\ $end
$var wire 1 j# \incPC|Add0~17_sumout\ $end
$var wire 1 k# \MUX_JMP|saida_MUX[4]~4_combout\ $end
$var wire 1 l# \MUX_JMP|saida_MUX[4]~5_combout\ $end
$var wire 1 m# \ROM1|memROM~14_combout\ $end
$var wire 1 n# \ROM1|memROM~1_combout\ $end
$var wire 1 o# \incPC|Add0~1_sumout\ $end
$var wire 1 p# \MUX_JMP|saida_MUX[0]~0_combout\ $end
$var wire 1 q# \ULA1|saida[0]~0_combout\ $end
$var wire 1 r# \ULA1|saida[1]~1_combout\ $end
$var wire 1 s# \ULA1|saida[2]~2_combout\ $end
$var wire 1 t# \ULA1|saida[3]~3_combout\ $end
$var wire 1 u# \ULA1|saida[4]~4_combout\ $end
$var wire 1 v# \ULA1|saida[5]~5_combout\ $end
$var wire 1 w# \ULA1|saida[6]~6_combout\ $end
$var wire 1 x# \ULA1|saida[7]~7_combout\ $end
$var wire 1 y# \ULA1|Equal2~0_combout\ $end
$var wire 1 z# \ULA1|Equal2~1_combout\ $end
$var wire 1 {# \ULA1|Equal2~2_combout\ $end
$var wire 1 |# \DECODER|saida[3]~2_combout\ $end
$var wire 1 }# \END_RETORNO|DOUT\ [8] $end
$var wire 1 ~# \END_RETORNO|DOUT\ [7] $end
$var wire 1 !$ \END_RETORNO|DOUT\ [6] $end
$var wire 1 "$ \END_RETORNO|DOUT\ [5] $end
$var wire 1 #$ \END_RETORNO|DOUT\ [4] $end
$var wire 1 $$ \END_RETORNO|DOUT\ [3] $end
$var wire 1 %$ \END_RETORNO|DOUT\ [2] $end
$var wire 1 &$ \END_RETORNO|DOUT\ [1] $end
$var wire 1 '$ \END_RETORNO|DOUT\ [0] $end
$var wire 1 ($ \PC|DOUT\ [8] $end
$var wire 1 )$ \PC|DOUT\ [7] $end
$var wire 1 *$ \PC|DOUT\ [6] $end
$var wire 1 +$ \PC|DOUT\ [5] $end
$var wire 1 ,$ \PC|DOUT\ [4] $end
$var wire 1 -$ \PC|DOUT\ [3] $end
$var wire 1 .$ \PC|DOUT\ [2] $end
$var wire 1 /$ \PC|DOUT\ [1] $end
$var wire 1 0$ \PC|DOUT\ [0] $end
$var wire 1 1$ \REGA|DOUT\ [7] $end
$var wire 1 2$ \REGA|DOUT\ [6] $end
$var wire 1 3$ \REGA|DOUT\ [5] $end
$var wire 1 4$ \REGA|DOUT\ [4] $end
$var wire 1 5$ \REGA|DOUT\ [3] $end
$var wire 1 6$ \REGA|DOUT\ [2] $end
$var wire 1 7$ \REGA|DOUT\ [1] $end
$var wire 1 8$ \REGA|DOUT\ [0] $end
$var wire 1 9$ \MUX_JMP|ALT_INV_saida_MUX[5]~6_combout\ $end
$var wire 1 :$ \END_RETORNO|ALT_INV_DOUT\ [8] $end
$var wire 1 ;$ \END_RETORNO|ALT_INV_DOUT\ [7] $end
$var wire 1 <$ \END_RETORNO|ALT_INV_DOUT\ [6] $end
$var wire 1 =$ \END_RETORNO|ALT_INV_DOUT\ [5] $end
$var wire 1 >$ \END_RETORNO|ALT_INV_DOUT\ [4] $end
$var wire 1 ?$ \END_RETORNO|ALT_INV_DOUT\ [3] $end
$var wire 1 @$ \END_RETORNO|ALT_INV_DOUT\ [2] $end
$var wire 1 A$ \END_RETORNO|ALT_INV_DOUT\ [1] $end
$var wire 1 B$ \END_RETORNO|ALT_INV_DOUT\ [0] $end
$var wire 1 C$ \DESVIO|ALT_INV_saida[0]~0_combout\ $end
$var wire 1 D$ \MUX_JMP|ALT_INV_saida_MUX[4]~4_combout\ $end
$var wire 1 E$ \DECODER|ALT_INV_Equal6~0_combout\ $end
$var wire 1 F$ \DECODER|ALT_INV_Equal9~0_combout\ $end
$var wire 1 G$ \PC|ALT_INV_DOUT[8]~1_combout\ $end
$var wire 1 H$ \PC|ALT_INV_DOUT[8]~0_combout\ $end
$var wire 1 I$ \ULA1|ALT_INV_Equal2~4_combout\ $end
$var wire 1 J$ \ULA1|ALT_INV_Equal2~3_combout\ $end
$var wire 1 K$ \ROM1|ALT_INV_memROM~12_combout\ $end
$var wire 1 L$ \ROM1|ALT_INV_memROM~11_combout\ $end
$var wire 1 M$ \ROM1|ALT_INV_memROM~10_combout\ $end
$var wire 1 N$ \ROM1|ALT_INV_memROM~9_combout\ $end
$var wire 1 O$ \ULA1|ALT_INV_Equal2~1_combout\ $end
$var wire 1 P$ \ULA1|ALT_INV_Equal2~0_combout\ $end
$var wire 1 Q$ \ULA1|ALT_INV_saida[7]~7_combout\ $end
$var wire 1 R$ \MUX1|ALT_INV_saida_MUX[7]~7_combout\ $end
$var wire 1 S$ \RAM|ALT_INV_ram~172_combout\ $end
$var wire 1 T$ \RAM|ALT_INV_ram~171_combout\ $end
$var wire 1 U$ \RAM|ALT_INV_ram~48_q\ $end
$var wire 1 V$ \RAM|ALT_INV_ram~170_combout\ $end
$var wire 1 W$ \RAM|ALT_INV_ram~40_q\ $end
$var wire 1 X$ \RAM|ALT_INV_ram~169_combout\ $end
$var wire 1 Y$ \RAM|ALT_INV_ram~32_q\ $end
$var wire 1 Z$ \RAM|ALT_INV_ram~168_combout\ $end
$var wire 1 [$ \RAM|ALT_INV_ram~24_q\ $end
$var wire 1 \$ \ULA1|ALT_INV_saida[6]~6_combout\ $end
$var wire 1 ]$ \MUX1|ALT_INV_saida_MUX[6]~6_combout\ $end
$var wire 1 ^$ \RAM|ALT_INV_ram~167_combout\ $end
$var wire 1 _$ \RAM|ALT_INV_ram~166_combout\ $end
$var wire 1 `$ \RAM|ALT_INV_ram~47_q\ $end
$var wire 1 a$ \RAM|ALT_INV_ram~39_q\ $end
$var wire 1 b$ \RAM|ALT_INV_ram~31_q\ $end
$var wire 1 c$ \RAM|ALT_INV_ram~23_q\ $end
$var wire 1 d$ \ULA1|ALT_INV_saida[5]~5_combout\ $end
$var wire 1 e$ \MUX1|ALT_INV_saida_MUX[5]~5_combout\ $end
$var wire 1 f$ \RAM|ALT_INV_ram~165_combout\ $end
$var wire 1 g$ \RAM|ALT_INV_ram~164_combout\ $end
$var wire 1 h$ \RAM|ALT_INV_ram~46_q\ $end
$var wire 1 i$ \RAM|ALT_INV_ram~163_combout\ $end
$var wire 1 j$ \RAM|ALT_INV_ram~38_q\ $end
$var wire 1 k$ \RAM|ALT_INV_ram~162_combout\ $end
$var wire 1 l$ \RAM|ALT_INV_ram~30_q\ $end
$var wire 1 m$ \RAM|ALT_INV_ram~161_combout\ $end
$var wire 1 n$ \RAM|ALT_INV_ram~22_q\ $end
$var wire 1 o$ \ULA1|ALT_INV_saida[4]~4_combout\ $end
$var wire 1 p$ \MUX1|ALT_INV_saida_MUX[4]~4_combout\ $end
$var wire 1 q$ \RAM|ALT_INV_ram~160_combout\ $end
$var wire 1 r$ \RAM|ALT_INV_ram~159_combout\ $end
$var wire 1 s$ \RAM|ALT_INV_ram~45_q\ $end
$var wire 1 t$ \RAM|ALT_INV_ram~37_q\ $end
$var wire 1 u$ \RAM|ALT_INV_ram~29_q\ $end
$var wire 1 v$ \RAM|ALT_INV_ram~21_q\ $end
$var wire 1 w$ \MUX1|ALT_INV_saida_MUX[3]~3_combout\ $end
$var wire 1 x$ \RAM|ALT_INV_ram~158_combout\ $end
$var wire 1 y$ \RAM|ALT_INV_ram~157_combout\ $end
$var wire 1 z$ \RAM|ALT_INV_ram~44_q\ $end
$var wire 1 {$ \RAM|ALT_INV_ram~156_combout\ $end
$var wire 1 |$ \RAM|ALT_INV_ram~36_q\ $end
$var wire 1 }$ \RAM|ALT_INV_ram~155_combout\ $end
$var wire 1 ~$ \RAM|ALT_INV_ram~28_q\ $end
$var wire 1 !% \RAM|ALT_INV_ram~154_combout\ $end
$var wire 1 "% \RAM|ALT_INV_ram~20_q\ $end
$var wire 1 #% \MUX1|ALT_INV_saida_MUX[2]~2_combout\ $end
$var wire 1 $% \RAM|ALT_INV_ram~153_combout\ $end
$var wire 1 %% \RAM|ALT_INV_ram~152_combout\ $end
$var wire 1 &% \RAM|ALT_INV_ram~43_q\ $end
$var wire 1 '% \RAM|ALT_INV_ram~35_q\ $end
$var wire 1 (% \RAM|ALT_INV_ram~27_q\ $end
$var wire 1 )% \RAM|ALT_INV_ram~19_q\ $end
$var wire 1 *% \MUX1|ALT_INV_saida_MUX[1]~1_combout\ $end
$var wire 1 +% \RAM|ALT_INV_ram~151_combout\ $end
$var wire 1 ,% \RAM|ALT_INV_ram~150_combout\ $end
$var wire 1 -% \RAM|ALT_INV_ram~42_q\ $end
$var wire 1 .% \RAM|ALT_INV_ram~149_combout\ $end
$var wire 1 /% \RAM|ALT_INV_ram~34_q\ $end
$var wire 1 0% \RAM|ALT_INV_ram~148_combout\ $end
$var wire 1 1% \RAM|ALT_INV_ram~26_q\ $end
$var wire 1 2% \RAM|ALT_INV_ram~147_combout\ $end
$var wire 1 3% \RAM|ALT_INV_ram~18_q\ $end
$var wire 1 4% \DECODER|ALT_INV_saida[4]~1_combout\ $end
$var wire 1 5% \MUX1|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 6% \RAM|ALT_INV_ram~146_combout\ $end
$var wire 1 7% \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 8% \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 9% \RAM|ALT_INV_ram~145_combout\ $end
$var wire 1 :% \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 ;% \RAM|ALT_INV_ram~41_q\ $end
$var wire 1 <% \RAM|ALT_INV_ram~33_q\ $end
$var wire 1 =% \RAM|ALT_INV_ram~25_q\ $end
$var wire 1 >% \RAM|ALT_INV_ram~17_q\ $end
$var wire 1 ?% \DECODER|ALT_INV_saida[6]~0_combout\ $end
$var wire 1 @% \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 A% \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 B% \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 C% \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 D% \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 E% \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 F% \PC|ALT_INV_DOUT\ [8] $end
$var wire 1 G% \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 H% \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 I% \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 J% \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 K% \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 L% \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 M% \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 N% \PC|ALT_INV_DOUT\ [0] $end
$var wire 1 O% \incPC|ALT_INV_Add0~33_sumout\ $end
$var wire 1 P% \incPC|ALT_INV_Add0~29_sumout\ $end
$var wire 1 Q% \incPC|ALT_INV_Add0~25_sumout\ $end
$var wire 1 R% \RAM|ALT_INV_process_0~0_combout\ $end
$var wire 1 S% \ULA1|ALT_INV_Equal2~6_combout\ $end
$var wire 1 T% \ULA1|ALT_INV_Equal2~5_combout\ $end
$var wire 1 U% \ROM1|ALT_INV_memROM~15_combout\ $end
$var wire 1 V% \ROM1|ALT_INV_memROM~14_combout\ $end
$var wire 1 W% \DECODER|ALT_INV_saida[6]~3_combout\ $end
$var wire 1 X% \ROM1|ALT_INV_memROM~13_combout\ $end
$var wire 1 Y% \MUX_JMP|ALT_INV_saida_MUX[7]~10_combout\ $end
$var wire 1 Z% \MUX_JMP|ALT_INV_saida_MUX[6]~8_combout\ $end
$var wire 1 [% \incPC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 \% \incPC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 ]% \incPC|ALT_INV_Add0~13_sumout\ $end
$var wire 1 ^% \incPC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 _% \incPC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 `% \incPC|ALT_INV_Add0~1_sumout\ $end
$var wire 1 a% \REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 b% \REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 c% \REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 d% \REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 e% \REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 f% \REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 g% \REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 h% \REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 i% \ULA1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 j% \ULA1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 k% \ULA1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 l% \ULA1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 m% \ULA1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 n% \ULA1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 o% \ULA1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 p% \ULA1|ALT_INV_Add0~1_sumout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
1O
0P
0e
1f
xg
1h
1i
1j
1k
1l
1m
0n
10!
0S!
0T!
xU!
xV!
xW!
xX!
xY!
xZ!
x[!
x\!
x]!
x^!
x_!
x`!
xa!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
1s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
11"
12"
13"
04"
05"
06"
07"
08"
09"
1:"
1;"
1<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
1N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
1W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
1c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
1l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
1x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
1##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
1/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
1;#
0<#
1=#
1>#
1?#
1@#
0A#
0B#
0C#
0D#
1E#
1F#
1G#
0H#
1I#
0J#
0K#
1L#
1M#
1N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
1]#
1^#
0_#
1`#
1a#
1b#
0c#
0d#
0e#
0f#
1g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
1o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
1y#
1z#
1{#
0|#
19$
0C$
1D$
1E$
1F$
0G$
0H$
0I$
0J$
1K$
0L$
0M$
1N$
0O$
0P$
1Q$
1R$
1S$
1T$
1U$
1V$
1W$
1X$
1Y$
1Z$
1[$
1\$
1]$
1^$
1_$
1`$
1a$
1b$
1c$
1d$
1e$
1f$
1g$
1h$
1i$
1j$
1k$
1l$
1m$
1n$
1o$
1p$
1q$
1r$
1s$
1t$
1u$
1v$
1w$
1x$
1y$
1z$
1{$
1|$
1}$
1~$
1!%
1"%
1#%
1$%
1%%
1&%
1'%
1(%
1)%
1*%
1+%
1,%
1-%
1.%
1/%
10%
11%
12%
13%
14%
15%
16%
07%
08%
19%
0:%
1;%
1<%
1=%
1>%
1?%
1@%
0A%
0B%
1C%
1D%
0E%
1O%
1P%
1Q%
1R%
0S%
0T%
0U%
1V%
1W%
1X%
1Y%
1Z%
1[%
1\%
1]%
1^%
1_%
0`%
1i%
1j%
1k%
1l%
1m%
1n%
1o%
1p%
x:
x;
x<
0=
xo
xp
xq
0r
xs
xt
xu
xv
xw
xx
xy
xz
x{
x|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
1O!
1P!
1Q!
0R!
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
1:$
1;$
1<$
1=$
1>$
1?$
1@$
1A$
1B$
1F%
1G%
1H%
1I%
1J%
1K%
1L%
1M%
1N%
1a%
1b%
1c%
1d%
1e%
1f%
1g%
1h%
0!
0"
0#
0$
0%
0&
0'
0(
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0Q
0R
xS
xT
xU
xV
xW
xX
xY
xZ
x[
x\
0]
0^
0_
0`
1a
1b
1c
0d
$end
#30000
1=
1r
19"
1-$
1.$
1/$
1'$
0B$
0M%
0L%
0K%
1D#
1H#
0:"
0;"
1_#
0G#
0]#
0a#
1B%
1U%
18%
0_%
1A%
17%
0^%
0]%
1c!
1d!
1e!
0F#
0<"
0I#
0^#
0E#
0b#
1&!
1%!
1$!
1M$
1:%
1L$
1E
1D
1C
02"
03"
0`#
0?#
0@#
0N#
0P!
0O!
1C$
1G$
1H$
0b
0a
01"
1F#
1I#
1`#
1p#
0Q!
0c
#60000
0=
0r
09"
#90000
1=
1r
19"
10$
0N%
1;"
0o#
1A#
1J#
0C%
1`%
0A%
1b!
0_#
1B#
1<"
0p#
1h#
1_%
1'!
0H#
1C#
0N$
0L$
1F
0`#
1^%
1?#
1i#
0D#
1O#
0I#
1]%
0F$
0H$
1j#
1p#
0F#
0\%
#120000
0=
0r
09"
#150000
1=
1r
19"
0-$
0.$
0/$
1M%
1L%
1K%
1D#
0O#
1H#
0C#
0;"
1="
1_#
0B#
1G#
1m#
0V%
08%
0_%
0@%
1A%
0^%
0]%
0c!
0d!
0e!
0H#
0D#
0j#
0<"
1>"
1n#
1\%
1]%
1^%
0&!
0%!
0$!
0D%
0K$
1L$
0E
0D
0C
12"
1@#
1N#
0i#
1P!
1F$
0C$
0G$
1b
10"
1I#
1R!
1d
#180000
0=
0r
09"
#210000
1=
1r
19"
1.$
0L%
1H#
0J#
1C%
0^%
1d!
1?"
1A"
1M"
1K#
0h#
1%!
1N$
04%
0W%
0?%
1D
1O"
0W"
1P"
1d"
0l"
1e"
0?#
0@#
0N#
1C$
1G$
1H$
0#%
0n%
05%
0p%
1}!
18"
1m"
0x"
1X"
0c"
0L#
1q#
0y#
0=#
1s#
0z#
1`#
0p#
0o%
0m%
19!
1S!
0d"
1y"
0##
1O$
1T%
1P$
1S%
1Q
1P
1*"
1("
0l%
1n%
0M#
0>#
0{#
1$#
0/#
1H!
1J!
0k%
1I$
1J$
19
17
1m!
1k!
10#
0;#
0j%
1-!
1/!
1<#
1N
1L
0s!
0i%
00!
0O
#240000
0=
0r
09"
#270000
1=
1r
19"
18$
16$
1/$
00$
1N%
0M%
0f%
0h%
0O"
1W"
1d"
0_#
1B#
1B"
1o#
0A#
0G#
1[#
1a#
0m#
1V%
0B%
0X%
18%
0`%
0R%
1_%
0n%
1p%
0b!
1c!
1v!
1""
1t!
1~!
1_#
0B#
0H#
1C#
0X"
1c"
0`#
1p#
1E"
0d"
1l"
0e"
0?"
0A"
0K#
1b#
0n#
1o%
1^%
0_%
0'!
1&!
16!
1@!
18!
1B!
1d"
1D#
1H#
0C#
1D%
0M$
14%
1?%
1#%
1n%
0F
1E
1(
1&
11
1/
02"
1`#
0I#
0m"
1x"
0^%
0]%
0n%
1=#
0q#
0s#
1t#
1u#
1v#
1w#
1x#
1y#
1C"
0E"
1O"
0P"
0D#
1m%
0P!
1s#
1F#
1I#
0y"
1##
1]%
15%
0p%
0P$
0Q$
0\$
0d$
0o$
0T%
0b
00"
0}!
08"
0*"
0t#
1l%
1L#
1q#
0y#
0F#
0$#
1/#
0R!
09!
0S!
0H!
0u#
1k%
1P$
0S%
0d
0Q
0P
07
0("
1r!
1q!
1p!
1o!
1n!
0m!
0k!
00#
1;#
1o$
1m!
0v#
1j%
0J!
1(!
1)!
1*!
1+!
1,!
0-!
0/!
0n!
0<#
1d$
1-!
09
0N
0L
1K
1J
1I
1H
1G
1k!
0w#
1i%
0,!
1L
0o!
1\$
1/!
0K
0x#
0+!
1N
0p!
1Q$
0J
0*!
0q!
0I
0)!
0r!
0H
0(!
0G
#300000
0=
0r
09"
#330000
1=
1r
19"
1Q"
1f"
10$
0N%
0)%
0>%
1U"
1j"
1;"
0="
0B"
0o#
1A#
0[#
0a#
1B%
1X%
1`%
1R%
1@%
0A%
0%%
09%
1b!
0_#
1B#
1V"
1k"
1<"
0>"
0M"
0C"
0p#
0b#
1_%
1'!
0H#
1C#
1M$
1W%
1K$
0L$
0$%
06%
1F
0`#
1^%
0O"
1P"
0d"
1e"
1D#
0I#
0]%
0#%
1n%
05%
1p%
1M#
0L#
0q#
1y#
1>#
0=#
0s#
1z#
1F#
0O$
1T%
0I$
0P$
1S%
0J$
1*"
1("
1{#
1H!
1J!
19
17
0m!
0k!
0-!
0/!
0N
0L
1s!
10!
1O
#360000
0=
0r
09"
#390000
1=
1r
19"
1-$
0.$
0/$
00$
1N%
1M%
1L%
0K%
0D#
1O#
1H#
0C#
1_#
0B#
0;"
1="
1o#
0A#
1J#
1]#
0U%
0C%
0`%
0@%
1A%
0_%
0^%
1]%
0b!
0c!
0d!
1e!
0_#
0H#
1D#
0O#
1j#
0F#
1I#
1`#
0<"
1>"
1p#
1h#
1^#
0\%
0]%
1^%
1_%
0'!
0&!
0%!
1$!
0j#
0:%
0N$
0K$
1L$
0F
0E
0D
1C
0`#
0I#
1F#
1k#
1\%
1?#
1@#
1N#
0U"
0j"
0D$
0k#
1%%
19%
0C$
0G$
0H$
11"
1l#
1D$
0F#
1`#
0p#
0l#
0V"
0k"
1Q!
1$%
16%
1c
1O"
0P"
1d"
0e"
1#%
0n%
15%
0p%
0M#
1L#
1q#
0y#
0>#
1=#
1s#
0z#
1O$
0T%
1I$
1P$
0S%
1J$
0*"
0("
0{#
0H!
0J!
09
07
1m!
1k!
1-!
1/!
1N
1L
0s!
00!
0O
#420000
0=
0r
09"
#450000
1=
1r
19"
0-$
1/$
0M%
1K%
0D#
1:"
1_#
0]#
1a#
1m#
0V%
0B%
1U%
0_%
07%
1]%
1c!
0e!
1F#
0^#
1b#
1n#
1&!
0$!
0D%
0M$
1:%
1E
0C
13"
0`#
0?#
0@#
0N#
1c#
1p#
1O!
0E$
1C$
1G$
1H$
1a
10"
01"
0F#
1`#
1R!
0Q!
1d
0c
#480000
0=
0r
09"
#510000
1=
1r
19"
10$
0N%
0:"
0="
0o#
1A#
0J#
0a#
0m#
1V%
1B%
1C%
1`%
1@%
17%
1b!
0_#
1B#
0>"
0p#
0h#
0b#
0n#
1_%
1'!
1H#
1D%
1M$
1N$
1K$
1F
03"
0`#
0^%
0c#
1U"
1j"
0O!
1I#
0%%
09%
1E$
0a
00"
1V"
1k"
0R!
0$%
06%
0d
0O"
1P"
0d"
1e"
0#%
1n%
05%
1p%
1M#
0L#
0q#
1y#
1>#
0=#
0s#
1z#
0O$
1T%
0I$
0P$
1S%
0J$
1*"
1("
1{#
1H!
1J!
19
17
0m!
0k!
0-!
0/!
0N
0L
1s!
10!
1O
#540000
0=
0r
09"
#570000
1=
1r
19"
1.$
0/$
00$
1N%
1M%
0L%
0H#
1C#
1_#
0B#
1o#
0A#
0`%
0_%
1^%
0b!
0c!
1d!
0_#
1H#
0C#
1D#
0I#
1`#
1p#
0]%
0^%
1_%
0'!
0&!
1%!
0D#
0F
0E
1D
0`#
1I#
1F#
1]%
0F#
#600000
0=
0r
09"
#630000
1=
1r
19"
10$
0N%
1="
0o#
1A#
1G#
1m#
0V%
08%
1`%
0@%
1b!
1_#
1>"
1?"
1A"
1M"
1K#
0p#
0V"
0k"
1n#
0_%
1'!
0D%
1$%
16%
04%
0W%
0?%
0K$
1F
12"
1`#
0>#
0M#
1q#
1s#
0y#
0z#
0U"
0j"
1P!
1%%
19%
1O$
1P$
1J$
1I$
1b
10"
1}!
18"
0{#
1R!
19!
1S!
1d
1Q
1P
1m!
1k!
1-!
1/!
1N
1L
0s!
00!
0O
#660000
0=
0r
09"
#690000
1=
1r
19"
1/$
00$
1N%
0M%
0_#
1B#
1B"
1o#
0A#
0G#
1[#
1a#
0m#
1V%
0B%
0X%
18%
0`%
0R%
1_%
0b!
1c!
1_#
0B#
0H#
1C#
0`#
1p#
1E"
1d"
0e"
0?"
0A"
0K#
1b#
0n#
1^%
0_%
0'!
1&!
1D#
1H#
0C#
1D%
0M$
14%
1?%
1#%
0n%
0F
1E
02"
1`#
0I#
0^%
0]%
1=#
1M#
0q#
1y#
1C"
0E"
1O"
0P"
1U"
1j"
0D#
0P!
1F#
1I#
1]%
0%%
09%
15%
0p%
0P$
0J$
0T%
0b
00"
0}!
08"
0*"
0M#
1L#
1q#
0y#
1V"
1k"
0F#
0R!
09!
0S!
0H!
0$%
06%
1P$
0S%
1J$
0d
0Q
0P
07
0("
0k!
0O"
1P"
0d"
1e"
0J!
0/!
0#%
1n%
05%
1p%
09
0N
1k!
1M#
0L#
0q#
1y#
1>#
0=#
0s#
1z#
1/!
0O$
1T%
0I$
0P$
1S%
0J$
1N
1*"
1("
1{#
1H!
1J!
19
17
0m!
0k!
0-!
0/!
0N
0L
1s!
10!
1O
#720000
0=
0r
09"
#750000
1=
1r
19"
10$
0N%
1;"
0="
0B"
0o#
1A#
0[#
0a#
1B%
1X%
1`%
1R%
1@%
0A%
1b!
0_#
1B#
1<"
0>"
0M"
0C"
0p#
0b#
1_%
1'!
0H#
1C#
1M$
1W%
1K$
0L$
1F
0`#
1^%
1D#
0I#
0]%
1F#
#780000
0=
0r
09"
#810000
1=
1r
19"
1-$
0.$
0/$
00$
1N%
1M%
1L%
0K%
0D#
1O#
1H#
0C#
1_#
0B#
0;"
1="
1o#
0A#
1J#
1]#
0U%
0C%
0`%
0@%
1A%
0_%
0^%
1]%
0b!
0c!
0d!
1e!
0_#
0H#
1D#
0O#
1j#
0F#
1I#
1`#
0<"
1>"
1p#
1h#
1^#
0\%
0]%
1^%
1_%
0'!
0&!
0%!
1$!
0j#
0:%
0N$
0K$
1L$
0F
0E
0D
1C
0`#
0I#
1F#
1k#
1\%
1?#
1@#
1N#
0U"
0j"
0D$
0k#
1%%
19%
0C$
0G$
0H$
11"
1l#
1D$
0F#
1`#
0p#
0l#
0V"
0k"
1Q!
1$%
16%
1c
1O"
0P"
1d"
0e"
1#%
0n%
15%
0p%
0M#
1L#
1q#
0y#
0>#
1=#
1s#
0z#
1O$
0T%
1I$
1P$
0S%
1J$
0*"
0("
0{#
0H!
0J!
09
07
1m!
1k!
1-!
1/!
1N
1L
0s!
00!
0O
#840000
0=
0r
09"
#870000
1=
1r
19"
0-$
1/$
0M%
1K%
0D#
1:"
1_#
0]#
1a#
1m#
0V%
0B%
1U%
0_%
07%
1]%
1c!
0e!
1F#
0^#
1b#
1n#
1&!
0$!
0D%
0M$
1:%
1E
0C
13"
0`#
0?#
0@#
0N#
1c#
1p#
1O!
0E$
1C$
1G$
1H$
1a
10"
01"
0F#
1`#
1R!
0Q!
1d
0c
#900000
0=
0r
09"
#930000
1=
1r
19"
10$
0N%
0:"
0="
0o#
1A#
0J#
0a#
0m#
1V%
1B%
1C%
1`%
1@%
17%
1b!
0_#
1B#
0>"
0p#
0h#
0b#
0n#
1_%
1'!
1H#
1D%
1M$
1N$
1K$
1F
03"
0`#
0^%
0c#
1U"
1j"
0O!
1I#
0%%
09%
1E$
0a
00"
1V"
1k"
0R!
0$%
06%
0d
0O"
1P"
0d"
1e"
0#%
1n%
05%
1p%
1M#
0L#
0q#
1y#
1>#
0=#
0s#
1z#
0O$
1T%
0I$
0P$
1S%
0J$
1*"
1("
1{#
1H!
1J!
19
17
0m!
0k!
0-!
0/!
0N
0L
1s!
10!
1O
#960000
0=
0r
09"
#990000
1=
1r
19"
1.$
0/$
00$
1N%
1M%
0L%
0H#
1C#
1_#
0B#
1o#
0A#
0`%
0_%
1^%
0b!
0c!
1d!
0_#
1H#
0C#
1D#
0I#
1`#
1p#
0]%
0^%
1_%
0'!
0&!
1%!
0D#
0F
0E
1D
0`#
1I#
1F#
1]%
0F#
#1000000
