<xilinx:hls_fe_msgs>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="C:/Users/User/Documents/HLS/LabA/lab4/axi_interfaces_prj/solution1/directives.tcl:10:9" msg_body="HLS pragma dump">
        <args ARG_PragmaContext="directive" ARG_PragmaFunction="axi_interfaces" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=d_i cyclic factor=8 dim=1" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="C:/Users/User/Documents/HLS/LabA/lab4/axi_interfaces_prj/solution1/directives.tcl:11:9" msg_body="HLS pragma dump">
        <args ARG_PragmaContext="directive" ARG_PragmaFunction="axi_interfaces" ARG_PragmaIsValid="1" ARG_PragmaOptions="axis register register_mode=both port=d_i" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="C:/Users/User/Documents/HLS/LabA/lab4/axi_interfaces_prj/solution1/csynth.tcl:16:9" msg_body="HLS pragma dump">
        <args ARG_PragmaContext="directive" ARG_PragmaFunction="axi_interfaces" ARG_PragmaIsValid="1" ARG_PragmaOptions="name=axi_interfaces" ARG_PragmaType="top" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="C:/Users/User/Documents/HLS/LabA/lab4/axi_interfaces_prj/solution1/directives.tcl:8:9" msg_body="HLS pragma dump">
        <args ARG_PragmaContext="directive" ARG_PragmaFunction="axi_interfaces" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=d_o cyclic factor=8 dim=1" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="C:/Users/User/Documents/HLS/LabA/lab4/axi_interfaces_prj/solution1/directives.tcl:9:9" msg_body="HLS pragma dump">
        <args ARG_PragmaContext="directive" ARG_PragmaFunction="axi_interfaces" ARG_PragmaIsValid="1" ARG_PragmaOptions="axis register register_mode=both port=d_o" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="C:/Users/User/Documents/HLS/LabA/lab4/axi_interfaces_prj/solution1/directives.tcl:6:9" msg_body="HLS pragma dump">
        <args ARG_PragmaContext="directive" ARG_PragmaFunction="axi_interfaces" ARG_PragmaIsValid="1" ARG_PragmaOptions="factor=8" ARG_PragmaType="unroll" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="C:/Users/User/Documents/HLS/LabA/lab4/axi_interfaces_prj/solution1/directives.tcl:7:9" msg_body="HLS pragma dump">
        <args ARG_PragmaContext="directive" ARG_PragmaFunction="axi_interfaces" ARG_PragmaIsValid="1" ARG_PragmaOptions="rewind" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-188" msg_severity="INFO" msg_loc="axi_interfaces.c:57:0" msg_body="Unrolling loop 'For_Loop' (axi_interfaces.c:64:12) in function 'axi_interfaces' partially with a factor of 8">
        <args Factor="8" LoopLoc="axi_interfaces.c:64:12" LoopName="For_Loop"/>
    </msg>
    <msg msg_groups="PRAGMA_MISC" msg_id="214-248" msg_severity="INFO" msg_loc="axi_interfaces.c:57:0" msg_body="Applying array_partition to 'd_o': Cyclic partitioning with factor 8 on dimension 1.">
        <args Dim="1" Factor="8" Mode="Cyclic" UOName="d_o"/>
    </msg>
    <msg msg_groups="PRAGMA_MISC" msg_id="214-248" msg_severity="INFO" msg_loc="axi_interfaces.c:57:0" msg_body="Applying array_partition to 'd_i': Cyclic partitioning with factor 8 on dimension 1.">
        <args Dim="1" Factor="8" Mode="Cyclic" UOName="d_i"/>
    </msg>
    <msg msg_groups="CODE_UNSUPPORTED" msg_id="214-142" msg_severity="WARNING" msg_loc="axi_interfaces.c:57:0" msg_body="Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_0'">
        <args Name="d_o_0"/>
    </msg>
    <msg msg_groups="CODE_UNSUPPORTED" msg_id="214-142" msg_severity="WARNING" msg_loc="axi_interfaces.c:57:0" msg_body="Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_1'">
        <args Name="d_o_1"/>
    </msg>
    <msg msg_groups="CODE_UNSUPPORTED" msg_id="214-142" msg_severity="WARNING" msg_loc="axi_interfaces.c:57:0" msg_body="Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_2'">
        <args Name="d_o_2"/>
    </msg>
    <msg msg_groups="CODE_UNSUPPORTED" msg_id="214-142" msg_severity="WARNING" msg_loc="axi_interfaces.c:57:0" msg_body="Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_3'">
        <args Name="d_o_3"/>
    </msg>
    <msg msg_groups="CODE_UNSUPPORTED" msg_id="214-142" msg_severity="WARNING" msg_loc="axi_interfaces.c:57:0" msg_body="Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_4'">
        <args Name="d_o_4"/>
    </msg>
    <msg msg_groups="CODE_UNSUPPORTED" msg_id="214-142" msg_severity="WARNING" msg_loc="axi_interfaces.c:57:0" msg_body="Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_5'">
        <args Name="d_o_5"/>
    </msg>
    <msg msg_groups="CODE_UNSUPPORTED" msg_id="214-142" msg_severity="WARNING" msg_loc="axi_interfaces.c:57:0" msg_body="Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_6'">
        <args Name="d_o_6"/>
    </msg>
    <msg msg_groups="CODE_UNSUPPORTED" msg_id="214-142" msg_severity="WARNING" msg_loc="axi_interfaces.c:57:0" msg_body="Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_7'">
        <args Name="d_o_7"/>
    </msg>
    <msg msg_groups="CODE_UNSUPPORTED" msg_id="214-142" msg_severity="WARNING" msg_loc="axi_interfaces.c:57:0" msg_body="Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_0'">
        <args Name="d_i_0"/>
    </msg>
    <msg msg_groups="CODE_UNSUPPORTED" msg_id="214-142" msg_severity="WARNING" msg_loc="axi_interfaces.c:57:0" msg_body="Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_1'">
        <args Name="d_i_1"/>
    </msg>
    <msg msg_groups="CODE_UNSUPPORTED" msg_id="214-142" msg_severity="WARNING" msg_loc="axi_interfaces.c:57:0" msg_body="Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_2'">
        <args Name="d_i_2"/>
    </msg>
    <msg msg_groups="CODE_UNSUPPORTED" msg_id="214-142" msg_severity="WARNING" msg_loc="axi_interfaces.c:57:0" msg_body="Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_3'">
        <args Name="d_i_3"/>
    </msg>
    <msg msg_groups="CODE_UNSUPPORTED" msg_id="214-142" msg_severity="WARNING" msg_loc="axi_interfaces.c:57:0" msg_body="Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_4'">
        <args Name="d_i_4"/>
    </msg>
    <msg msg_groups="CODE_UNSUPPORTED" msg_id="214-142" msg_severity="WARNING" msg_loc="axi_interfaces.c:57:0" msg_body="Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_5'">
        <args Name="d_i_5"/>
    </msg>
    <msg msg_groups="CODE_UNSUPPORTED" msg_id="214-142" msg_severity="WARNING" msg_loc="axi_interfaces.c:57:0" msg_body="Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_6'">
        <args Name="d_i_6"/>
    </msg>
    <msg msg_groups="CODE_UNSUPPORTED" msg_id="214-142" msg_severity="WARNING" msg_loc="axi_interfaces.c:57:0" msg_body="Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_7'">
        <args Name="d_i_7"/>
    </msg>
</xilinx:hls_fe_msgs>

