
WSN_Node.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000085f4  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003e8  08008704  08008704  00018704  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008aec  08008aec  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08008aec  08008aec  00018aec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008af4  08008af4  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008af4  08008af4  00018af4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008af8  08008af8  00018af8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08008afc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000136c  20000078  08008b70  00020078  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200013e4  08008b70  000213e4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ff15  00000000  00000000  0002009d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004078  00000000  00000000  0003ffb2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001888  00000000  00000000  00044030  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001758  00000000  00000000  000458b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001bed7  00000000  00000000  00047010  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c260  00000000  00000000  00062ee7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009de6c  00000000  00000000  0007f147  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0011cfb3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006d64  00000000  00000000  0011d008  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000078 	.word	0x20000078
 800012c:	00000000 	.word	0x00000000
 8000130:	080086ec 	.word	0x080086ec

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000007c 	.word	0x2000007c
 800014c:	080086ec 	.word	0x080086ec

08000150 <__aeabi_frsub>:
 8000150:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__addsf3>
 8000156:	bf00      	nop

08000158 <__aeabi_fsub>:
 8000158:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

0800015c <__addsf3>:
 800015c:	0042      	lsls	r2, r0, #1
 800015e:	bf1f      	itttt	ne
 8000160:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000164:	ea92 0f03 	teqne	r2, r3
 8000168:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800016c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000170:	d06a      	beq.n	8000248 <__addsf3+0xec>
 8000172:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000176:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800017a:	bfc1      	itttt	gt
 800017c:	18d2      	addgt	r2, r2, r3
 800017e:	4041      	eorgt	r1, r0
 8000180:	4048      	eorgt	r0, r1
 8000182:	4041      	eorgt	r1, r0
 8000184:	bfb8      	it	lt
 8000186:	425b      	neglt	r3, r3
 8000188:	2b19      	cmp	r3, #25
 800018a:	bf88      	it	hi
 800018c:	4770      	bxhi	lr
 800018e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000192:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000196:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 800019a:	bf18      	it	ne
 800019c:	4240      	negne	r0, r0
 800019e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001a2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80001a6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80001aa:	bf18      	it	ne
 80001ac:	4249      	negne	r1, r1
 80001ae:	ea92 0f03 	teq	r2, r3
 80001b2:	d03f      	beq.n	8000234 <__addsf3+0xd8>
 80001b4:	f1a2 0201 	sub.w	r2, r2, #1
 80001b8:	fa41 fc03 	asr.w	ip, r1, r3
 80001bc:	eb10 000c 	adds.w	r0, r0, ip
 80001c0:	f1c3 0320 	rsb	r3, r3, #32
 80001c4:	fa01 f103 	lsl.w	r1, r1, r3
 80001c8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80001cc:	d502      	bpl.n	80001d4 <__addsf3+0x78>
 80001ce:	4249      	negs	r1, r1
 80001d0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80001d8:	d313      	bcc.n	8000202 <__addsf3+0xa6>
 80001da:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80001de:	d306      	bcc.n	80001ee <__addsf3+0x92>
 80001e0:	0840      	lsrs	r0, r0, #1
 80001e2:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e6:	f102 0201 	add.w	r2, r2, #1
 80001ea:	2afe      	cmp	r2, #254	; 0xfe
 80001ec:	d251      	bcs.n	8000292 <__addsf3+0x136>
 80001ee:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80001f2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f6:	bf08      	it	eq
 80001f8:	f020 0001 	biceq.w	r0, r0, #1
 80001fc:	ea40 0003 	orr.w	r0, r0, r3
 8000200:	4770      	bx	lr
 8000202:	0049      	lsls	r1, r1, #1
 8000204:	eb40 0000 	adc.w	r0, r0, r0
 8000208:	3a01      	subs	r2, #1
 800020a:	bf28      	it	cs
 800020c:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000210:	d2ed      	bcs.n	80001ee <__addsf3+0x92>
 8000212:	fab0 fc80 	clz	ip, r0
 8000216:	f1ac 0c08 	sub.w	ip, ip, #8
 800021a:	ebb2 020c 	subs.w	r2, r2, ip
 800021e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000222:	bfaa      	itet	ge
 8000224:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000228:	4252      	neglt	r2, r2
 800022a:	4318      	orrge	r0, r3
 800022c:	bfbc      	itt	lt
 800022e:	40d0      	lsrlt	r0, r2
 8000230:	4318      	orrlt	r0, r3
 8000232:	4770      	bx	lr
 8000234:	f092 0f00 	teq	r2, #0
 8000238:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 800023c:	bf06      	itte	eq
 800023e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000242:	3201      	addeq	r2, #1
 8000244:	3b01      	subne	r3, #1
 8000246:	e7b5      	b.n	80001b4 <__addsf3+0x58>
 8000248:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800024c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000250:	bf18      	it	ne
 8000252:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000256:	d021      	beq.n	800029c <__addsf3+0x140>
 8000258:	ea92 0f03 	teq	r2, r3
 800025c:	d004      	beq.n	8000268 <__addsf3+0x10c>
 800025e:	f092 0f00 	teq	r2, #0
 8000262:	bf08      	it	eq
 8000264:	4608      	moveq	r0, r1
 8000266:	4770      	bx	lr
 8000268:	ea90 0f01 	teq	r0, r1
 800026c:	bf1c      	itt	ne
 800026e:	2000      	movne	r0, #0
 8000270:	4770      	bxne	lr
 8000272:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000276:	d104      	bne.n	8000282 <__addsf3+0x126>
 8000278:	0040      	lsls	r0, r0, #1
 800027a:	bf28      	it	cs
 800027c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000280:	4770      	bx	lr
 8000282:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000286:	bf3c      	itt	cc
 8000288:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 800028c:	4770      	bxcc	lr
 800028e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000292:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000296:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800029a:	4770      	bx	lr
 800029c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80002a0:	bf16      	itet	ne
 80002a2:	4608      	movne	r0, r1
 80002a4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a8:	4601      	movne	r1, r0
 80002aa:	0242      	lsls	r2, r0, #9
 80002ac:	bf06      	itte	eq
 80002ae:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002b2:	ea90 0f01 	teqeq	r0, r1
 80002b6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80002ba:	4770      	bx	lr

080002bc <__aeabi_ui2f>:
 80002bc:	f04f 0300 	mov.w	r3, #0
 80002c0:	e004      	b.n	80002cc <__aeabi_i2f+0x8>
 80002c2:	bf00      	nop

080002c4 <__aeabi_i2f>:
 80002c4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80002c8:	bf48      	it	mi
 80002ca:	4240      	negmi	r0, r0
 80002cc:	ea5f 0c00 	movs.w	ip, r0
 80002d0:	bf08      	it	eq
 80002d2:	4770      	bxeq	lr
 80002d4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80002d8:	4601      	mov	r1, r0
 80002da:	f04f 0000 	mov.w	r0, #0
 80002de:	e01c      	b.n	800031a <__aeabi_l2f+0x2a>

080002e0 <__aeabi_ul2f>:
 80002e0:	ea50 0201 	orrs.w	r2, r0, r1
 80002e4:	bf08      	it	eq
 80002e6:	4770      	bxeq	lr
 80002e8:	f04f 0300 	mov.w	r3, #0
 80002ec:	e00a      	b.n	8000304 <__aeabi_l2f+0x14>
 80002ee:	bf00      	nop

080002f0 <__aeabi_l2f>:
 80002f0:	ea50 0201 	orrs.w	r2, r0, r1
 80002f4:	bf08      	it	eq
 80002f6:	4770      	bxeq	lr
 80002f8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 80002fc:	d502      	bpl.n	8000304 <__aeabi_l2f+0x14>
 80002fe:	4240      	negs	r0, r0
 8000300:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000304:	ea5f 0c01 	movs.w	ip, r1
 8000308:	bf02      	ittt	eq
 800030a:	4684      	moveq	ip, r0
 800030c:	4601      	moveq	r1, r0
 800030e:	2000      	moveq	r0, #0
 8000310:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000314:	bf08      	it	eq
 8000316:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 800031a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800031e:	fabc f28c 	clz	r2, ip
 8000322:	3a08      	subs	r2, #8
 8000324:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000328:	db10      	blt.n	800034c <__aeabi_l2f+0x5c>
 800032a:	fa01 fc02 	lsl.w	ip, r1, r2
 800032e:	4463      	add	r3, ip
 8000330:	fa00 fc02 	lsl.w	ip, r0, r2
 8000334:	f1c2 0220 	rsb	r2, r2, #32
 8000338:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800033c:	fa20 f202 	lsr.w	r2, r0, r2
 8000340:	eb43 0002 	adc.w	r0, r3, r2
 8000344:	bf08      	it	eq
 8000346:	f020 0001 	biceq.w	r0, r0, #1
 800034a:	4770      	bx	lr
 800034c:	f102 0220 	add.w	r2, r2, #32
 8000350:	fa01 fc02 	lsl.w	ip, r1, r2
 8000354:	f1c2 0220 	rsb	r2, r2, #32
 8000358:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800035c:	fa21 f202 	lsr.w	r2, r1, r2
 8000360:	eb43 0002 	adc.w	r0, r3, r2
 8000364:	bf08      	it	eq
 8000366:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800036a:	4770      	bx	lr

0800036c <__aeabi_fmul>:
 800036c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000370:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000374:	bf1e      	ittt	ne
 8000376:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800037a:	ea92 0f0c 	teqne	r2, ip
 800037e:	ea93 0f0c 	teqne	r3, ip
 8000382:	d06f      	beq.n	8000464 <__aeabi_fmul+0xf8>
 8000384:	441a      	add	r2, r3
 8000386:	ea80 0c01 	eor.w	ip, r0, r1
 800038a:	0240      	lsls	r0, r0, #9
 800038c:	bf18      	it	ne
 800038e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000392:	d01e      	beq.n	80003d2 <__aeabi_fmul+0x66>
 8000394:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000398:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 800039c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80003a0:	fba0 3101 	umull	r3, r1, r0, r1
 80003a4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80003a8:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80003ac:	bf3e      	ittt	cc
 80003ae:	0049      	lslcc	r1, r1, #1
 80003b0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003b4:	005b      	lslcc	r3, r3, #1
 80003b6:	ea40 0001 	orr.w	r0, r0, r1
 80003ba:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80003be:	2afd      	cmp	r2, #253	; 0xfd
 80003c0:	d81d      	bhi.n	80003fe <__aeabi_fmul+0x92>
 80003c2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80003c6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003ca:	bf08      	it	eq
 80003cc:	f020 0001 	biceq.w	r0, r0, #1
 80003d0:	4770      	bx	lr
 80003d2:	f090 0f00 	teq	r0, #0
 80003d6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80003da:	bf08      	it	eq
 80003dc:	0249      	lsleq	r1, r1, #9
 80003de:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003e2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003e6:	3a7f      	subs	r2, #127	; 0x7f
 80003e8:	bfc2      	ittt	gt
 80003ea:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80003ee:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003f2:	4770      	bxgt	lr
 80003f4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80003f8:	f04f 0300 	mov.w	r3, #0
 80003fc:	3a01      	subs	r2, #1
 80003fe:	dc5d      	bgt.n	80004bc <__aeabi_fmul+0x150>
 8000400:	f112 0f19 	cmn.w	r2, #25
 8000404:	bfdc      	itt	le
 8000406:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 800040a:	4770      	bxle	lr
 800040c:	f1c2 0200 	rsb	r2, r2, #0
 8000410:	0041      	lsls	r1, r0, #1
 8000412:	fa21 f102 	lsr.w	r1, r1, r2
 8000416:	f1c2 0220 	rsb	r2, r2, #32
 800041a:	fa00 fc02 	lsl.w	ip, r0, r2
 800041e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000422:	f140 0000 	adc.w	r0, r0, #0
 8000426:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800042a:	bf08      	it	eq
 800042c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000430:	4770      	bx	lr
 8000432:	f092 0f00 	teq	r2, #0
 8000436:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800043a:	bf02      	ittt	eq
 800043c:	0040      	lsleq	r0, r0, #1
 800043e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000442:	3a01      	subeq	r2, #1
 8000444:	d0f9      	beq.n	800043a <__aeabi_fmul+0xce>
 8000446:	ea40 000c 	orr.w	r0, r0, ip
 800044a:	f093 0f00 	teq	r3, #0
 800044e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000452:	bf02      	ittt	eq
 8000454:	0049      	lsleq	r1, r1, #1
 8000456:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800045a:	3b01      	subeq	r3, #1
 800045c:	d0f9      	beq.n	8000452 <__aeabi_fmul+0xe6>
 800045e:	ea41 010c 	orr.w	r1, r1, ip
 8000462:	e78f      	b.n	8000384 <__aeabi_fmul+0x18>
 8000464:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000468:	ea92 0f0c 	teq	r2, ip
 800046c:	bf18      	it	ne
 800046e:	ea93 0f0c 	teqne	r3, ip
 8000472:	d00a      	beq.n	800048a <__aeabi_fmul+0x11e>
 8000474:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000478:	bf18      	it	ne
 800047a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800047e:	d1d8      	bne.n	8000432 <__aeabi_fmul+0xc6>
 8000480:	ea80 0001 	eor.w	r0, r0, r1
 8000484:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000488:	4770      	bx	lr
 800048a:	f090 0f00 	teq	r0, #0
 800048e:	bf17      	itett	ne
 8000490:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000494:	4608      	moveq	r0, r1
 8000496:	f091 0f00 	teqne	r1, #0
 800049a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 800049e:	d014      	beq.n	80004ca <__aeabi_fmul+0x15e>
 80004a0:	ea92 0f0c 	teq	r2, ip
 80004a4:	d101      	bne.n	80004aa <__aeabi_fmul+0x13e>
 80004a6:	0242      	lsls	r2, r0, #9
 80004a8:	d10f      	bne.n	80004ca <__aeabi_fmul+0x15e>
 80004aa:	ea93 0f0c 	teq	r3, ip
 80004ae:	d103      	bne.n	80004b8 <__aeabi_fmul+0x14c>
 80004b0:	024b      	lsls	r3, r1, #9
 80004b2:	bf18      	it	ne
 80004b4:	4608      	movne	r0, r1
 80004b6:	d108      	bne.n	80004ca <__aeabi_fmul+0x15e>
 80004b8:	ea80 0001 	eor.w	r0, r0, r1
 80004bc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80004c0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004c4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80004c8:	4770      	bx	lr
 80004ca:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004ce:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80004d2:	4770      	bx	lr

080004d4 <__aeabi_fdiv>:
 80004d4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004d8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004dc:	bf1e      	ittt	ne
 80004de:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004e2:	ea92 0f0c 	teqne	r2, ip
 80004e6:	ea93 0f0c 	teqne	r3, ip
 80004ea:	d069      	beq.n	80005c0 <__aeabi_fdiv+0xec>
 80004ec:	eba2 0203 	sub.w	r2, r2, r3
 80004f0:	ea80 0c01 	eor.w	ip, r0, r1
 80004f4:	0249      	lsls	r1, r1, #9
 80004f6:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80004fa:	d037      	beq.n	800056c <__aeabi_fdiv+0x98>
 80004fc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000500:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000504:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000508:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 800050c:	428b      	cmp	r3, r1
 800050e:	bf38      	it	cc
 8000510:	005b      	lslcc	r3, r3, #1
 8000512:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000516:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 800051a:	428b      	cmp	r3, r1
 800051c:	bf24      	itt	cs
 800051e:	1a5b      	subcs	r3, r3, r1
 8000520:	ea40 000c 	orrcs.w	r0, r0, ip
 8000524:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000528:	bf24      	itt	cs
 800052a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800052e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000532:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000536:	bf24      	itt	cs
 8000538:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800053c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000540:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000544:	bf24      	itt	cs
 8000546:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800054a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800054e:	011b      	lsls	r3, r3, #4
 8000550:	bf18      	it	ne
 8000552:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000556:	d1e0      	bne.n	800051a <__aeabi_fdiv+0x46>
 8000558:	2afd      	cmp	r2, #253	; 0xfd
 800055a:	f63f af50 	bhi.w	80003fe <__aeabi_fmul+0x92>
 800055e:	428b      	cmp	r3, r1
 8000560:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000564:	bf08      	it	eq
 8000566:	f020 0001 	biceq.w	r0, r0, #1
 800056a:	4770      	bx	lr
 800056c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000570:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000574:	327f      	adds	r2, #127	; 0x7f
 8000576:	bfc2      	ittt	gt
 8000578:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800057c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000580:	4770      	bxgt	lr
 8000582:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000586:	f04f 0300 	mov.w	r3, #0
 800058a:	3a01      	subs	r2, #1
 800058c:	e737      	b.n	80003fe <__aeabi_fmul+0x92>
 800058e:	f092 0f00 	teq	r2, #0
 8000592:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000596:	bf02      	ittt	eq
 8000598:	0040      	lsleq	r0, r0, #1
 800059a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800059e:	3a01      	subeq	r2, #1
 80005a0:	d0f9      	beq.n	8000596 <__aeabi_fdiv+0xc2>
 80005a2:	ea40 000c 	orr.w	r0, r0, ip
 80005a6:	f093 0f00 	teq	r3, #0
 80005aa:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80005ae:	bf02      	ittt	eq
 80005b0:	0049      	lsleq	r1, r1, #1
 80005b2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80005b6:	3b01      	subeq	r3, #1
 80005b8:	d0f9      	beq.n	80005ae <__aeabi_fdiv+0xda>
 80005ba:	ea41 010c 	orr.w	r1, r1, ip
 80005be:	e795      	b.n	80004ec <__aeabi_fdiv+0x18>
 80005c0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005c4:	ea92 0f0c 	teq	r2, ip
 80005c8:	d108      	bne.n	80005dc <__aeabi_fdiv+0x108>
 80005ca:	0242      	lsls	r2, r0, #9
 80005cc:	f47f af7d 	bne.w	80004ca <__aeabi_fmul+0x15e>
 80005d0:	ea93 0f0c 	teq	r3, ip
 80005d4:	f47f af70 	bne.w	80004b8 <__aeabi_fmul+0x14c>
 80005d8:	4608      	mov	r0, r1
 80005da:	e776      	b.n	80004ca <__aeabi_fmul+0x15e>
 80005dc:	ea93 0f0c 	teq	r3, ip
 80005e0:	d104      	bne.n	80005ec <__aeabi_fdiv+0x118>
 80005e2:	024b      	lsls	r3, r1, #9
 80005e4:	f43f af4c 	beq.w	8000480 <__aeabi_fmul+0x114>
 80005e8:	4608      	mov	r0, r1
 80005ea:	e76e      	b.n	80004ca <__aeabi_fmul+0x15e>
 80005ec:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80005f0:	bf18      	it	ne
 80005f2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80005f6:	d1ca      	bne.n	800058e <__aeabi_fdiv+0xba>
 80005f8:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 80005fc:	f47f af5c 	bne.w	80004b8 <__aeabi_fmul+0x14c>
 8000600:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000604:	f47f af3c 	bne.w	8000480 <__aeabi_fmul+0x114>
 8000608:	e75f      	b.n	80004ca <__aeabi_fmul+0x15e>
 800060a:	bf00      	nop

0800060c <__aeabi_f2uiz>:
 800060c:	0042      	lsls	r2, r0, #1
 800060e:	d20e      	bcs.n	800062e <__aeabi_f2uiz+0x22>
 8000610:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000614:	d30b      	bcc.n	800062e <__aeabi_f2uiz+0x22>
 8000616:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800061a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800061e:	d409      	bmi.n	8000634 <__aeabi_f2uiz+0x28>
 8000620:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000624:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000628:	fa23 f002 	lsr.w	r0, r3, r2
 800062c:	4770      	bx	lr
 800062e:	f04f 0000 	mov.w	r0, #0
 8000632:	4770      	bx	lr
 8000634:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000638:	d101      	bne.n	800063e <__aeabi_f2uiz+0x32>
 800063a:	0242      	lsls	r2, r0, #9
 800063c:	d102      	bne.n	8000644 <__aeabi_f2uiz+0x38>
 800063e:	f04f 30ff 	mov.w	r0, #4294967295
 8000642:	4770      	bx	lr
 8000644:	f04f 0000 	mov.w	r0, #0
 8000648:	4770      	bx	lr
 800064a:	bf00      	nop

0800064c <__aeabi_uldivmod>:
 800064c:	b953      	cbnz	r3, 8000664 <__aeabi_uldivmod+0x18>
 800064e:	b94a      	cbnz	r2, 8000664 <__aeabi_uldivmod+0x18>
 8000650:	2900      	cmp	r1, #0
 8000652:	bf08      	it	eq
 8000654:	2800      	cmpeq	r0, #0
 8000656:	bf1c      	itt	ne
 8000658:	f04f 31ff 	movne.w	r1, #4294967295
 800065c:	f04f 30ff 	movne.w	r0, #4294967295
 8000660:	f000 b96e 	b.w	8000940 <__aeabi_idiv0>
 8000664:	f1ad 0c08 	sub.w	ip, sp, #8
 8000668:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800066c:	f000 f806 	bl	800067c <__udivmoddi4>
 8000670:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000674:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000678:	b004      	add	sp, #16
 800067a:	4770      	bx	lr

0800067c <__udivmoddi4>:
 800067c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000680:	9e08      	ldr	r6, [sp, #32]
 8000682:	460d      	mov	r5, r1
 8000684:	4604      	mov	r4, r0
 8000686:	468e      	mov	lr, r1
 8000688:	2b00      	cmp	r3, #0
 800068a:	f040 8083 	bne.w	8000794 <__udivmoddi4+0x118>
 800068e:	428a      	cmp	r2, r1
 8000690:	4617      	mov	r7, r2
 8000692:	d947      	bls.n	8000724 <__udivmoddi4+0xa8>
 8000694:	fab2 f382 	clz	r3, r2
 8000698:	b14b      	cbz	r3, 80006ae <__udivmoddi4+0x32>
 800069a:	f1c3 0120 	rsb	r1, r3, #32
 800069e:	fa05 fe03 	lsl.w	lr, r5, r3
 80006a2:	fa20 f101 	lsr.w	r1, r0, r1
 80006a6:	409f      	lsls	r7, r3
 80006a8:	ea41 0e0e 	orr.w	lr, r1, lr
 80006ac:	409c      	lsls	r4, r3
 80006ae:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80006b2:	fbbe fcf8 	udiv	ip, lr, r8
 80006b6:	fa1f f987 	uxth.w	r9, r7
 80006ba:	fb08 e21c 	mls	r2, r8, ip, lr
 80006be:	fb0c f009 	mul.w	r0, ip, r9
 80006c2:	0c21      	lsrs	r1, r4, #16
 80006c4:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 80006c8:	4290      	cmp	r0, r2
 80006ca:	d90a      	bls.n	80006e2 <__udivmoddi4+0x66>
 80006cc:	18ba      	adds	r2, r7, r2
 80006ce:	f10c 31ff 	add.w	r1, ip, #4294967295
 80006d2:	f080 8118 	bcs.w	8000906 <__udivmoddi4+0x28a>
 80006d6:	4290      	cmp	r0, r2
 80006d8:	f240 8115 	bls.w	8000906 <__udivmoddi4+0x28a>
 80006dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80006e0:	443a      	add	r2, r7
 80006e2:	1a12      	subs	r2, r2, r0
 80006e4:	fbb2 f0f8 	udiv	r0, r2, r8
 80006e8:	fb08 2210 	mls	r2, r8, r0, r2
 80006ec:	fb00 f109 	mul.w	r1, r0, r9
 80006f0:	b2a4      	uxth	r4, r4
 80006f2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80006f6:	42a1      	cmp	r1, r4
 80006f8:	d909      	bls.n	800070e <__udivmoddi4+0x92>
 80006fa:	193c      	adds	r4, r7, r4
 80006fc:	f100 32ff 	add.w	r2, r0, #4294967295
 8000700:	f080 8103 	bcs.w	800090a <__udivmoddi4+0x28e>
 8000704:	42a1      	cmp	r1, r4
 8000706:	f240 8100 	bls.w	800090a <__udivmoddi4+0x28e>
 800070a:	3802      	subs	r0, #2
 800070c:	443c      	add	r4, r7
 800070e:	1a64      	subs	r4, r4, r1
 8000710:	2100      	movs	r1, #0
 8000712:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000716:	b11e      	cbz	r6, 8000720 <__udivmoddi4+0xa4>
 8000718:	2200      	movs	r2, #0
 800071a:	40dc      	lsrs	r4, r3
 800071c:	e9c6 4200 	strd	r4, r2, [r6]
 8000720:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000724:	b902      	cbnz	r2, 8000728 <__udivmoddi4+0xac>
 8000726:	deff      	udf	#255	; 0xff
 8000728:	fab2 f382 	clz	r3, r2
 800072c:	2b00      	cmp	r3, #0
 800072e:	d14f      	bne.n	80007d0 <__udivmoddi4+0x154>
 8000730:	1a8d      	subs	r5, r1, r2
 8000732:	2101      	movs	r1, #1
 8000734:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000738:	fa1f f882 	uxth.w	r8, r2
 800073c:	fbb5 fcfe 	udiv	ip, r5, lr
 8000740:	fb0e 551c 	mls	r5, lr, ip, r5
 8000744:	fb08 f00c 	mul.w	r0, r8, ip
 8000748:	0c22      	lsrs	r2, r4, #16
 800074a:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 800074e:	42a8      	cmp	r0, r5
 8000750:	d907      	bls.n	8000762 <__udivmoddi4+0xe6>
 8000752:	197d      	adds	r5, r7, r5
 8000754:	f10c 32ff 	add.w	r2, ip, #4294967295
 8000758:	d202      	bcs.n	8000760 <__udivmoddi4+0xe4>
 800075a:	42a8      	cmp	r0, r5
 800075c:	f200 80e9 	bhi.w	8000932 <__udivmoddi4+0x2b6>
 8000760:	4694      	mov	ip, r2
 8000762:	1a2d      	subs	r5, r5, r0
 8000764:	fbb5 f0fe 	udiv	r0, r5, lr
 8000768:	fb0e 5510 	mls	r5, lr, r0, r5
 800076c:	fb08 f800 	mul.w	r8, r8, r0
 8000770:	b2a4      	uxth	r4, r4
 8000772:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000776:	45a0      	cmp	r8, r4
 8000778:	d907      	bls.n	800078a <__udivmoddi4+0x10e>
 800077a:	193c      	adds	r4, r7, r4
 800077c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000780:	d202      	bcs.n	8000788 <__udivmoddi4+0x10c>
 8000782:	45a0      	cmp	r8, r4
 8000784:	f200 80d9 	bhi.w	800093a <__udivmoddi4+0x2be>
 8000788:	4610      	mov	r0, r2
 800078a:	eba4 0408 	sub.w	r4, r4, r8
 800078e:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000792:	e7c0      	b.n	8000716 <__udivmoddi4+0x9a>
 8000794:	428b      	cmp	r3, r1
 8000796:	d908      	bls.n	80007aa <__udivmoddi4+0x12e>
 8000798:	2e00      	cmp	r6, #0
 800079a:	f000 80b1 	beq.w	8000900 <__udivmoddi4+0x284>
 800079e:	2100      	movs	r1, #0
 80007a0:	e9c6 0500 	strd	r0, r5, [r6]
 80007a4:	4608      	mov	r0, r1
 80007a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007aa:	fab3 f183 	clz	r1, r3
 80007ae:	2900      	cmp	r1, #0
 80007b0:	d14b      	bne.n	800084a <__udivmoddi4+0x1ce>
 80007b2:	42ab      	cmp	r3, r5
 80007b4:	d302      	bcc.n	80007bc <__udivmoddi4+0x140>
 80007b6:	4282      	cmp	r2, r0
 80007b8:	f200 80b9 	bhi.w	800092e <__udivmoddi4+0x2b2>
 80007bc:	1a84      	subs	r4, r0, r2
 80007be:	eb65 0303 	sbc.w	r3, r5, r3
 80007c2:	2001      	movs	r0, #1
 80007c4:	469e      	mov	lr, r3
 80007c6:	2e00      	cmp	r6, #0
 80007c8:	d0aa      	beq.n	8000720 <__udivmoddi4+0xa4>
 80007ca:	e9c6 4e00 	strd	r4, lr, [r6]
 80007ce:	e7a7      	b.n	8000720 <__udivmoddi4+0xa4>
 80007d0:	409f      	lsls	r7, r3
 80007d2:	f1c3 0220 	rsb	r2, r3, #32
 80007d6:	40d1      	lsrs	r1, r2
 80007d8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007dc:	fbb1 f0fe 	udiv	r0, r1, lr
 80007e0:	fa1f f887 	uxth.w	r8, r7
 80007e4:	fb0e 1110 	mls	r1, lr, r0, r1
 80007e8:	fa24 f202 	lsr.w	r2, r4, r2
 80007ec:	409d      	lsls	r5, r3
 80007ee:	fb00 fc08 	mul.w	ip, r0, r8
 80007f2:	432a      	orrs	r2, r5
 80007f4:	0c15      	lsrs	r5, r2, #16
 80007f6:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 80007fa:	45ac      	cmp	ip, r5
 80007fc:	fa04 f403 	lsl.w	r4, r4, r3
 8000800:	d909      	bls.n	8000816 <__udivmoddi4+0x19a>
 8000802:	197d      	adds	r5, r7, r5
 8000804:	f100 31ff 	add.w	r1, r0, #4294967295
 8000808:	f080 808f 	bcs.w	800092a <__udivmoddi4+0x2ae>
 800080c:	45ac      	cmp	ip, r5
 800080e:	f240 808c 	bls.w	800092a <__udivmoddi4+0x2ae>
 8000812:	3802      	subs	r0, #2
 8000814:	443d      	add	r5, r7
 8000816:	eba5 050c 	sub.w	r5, r5, ip
 800081a:	fbb5 f1fe 	udiv	r1, r5, lr
 800081e:	fb0e 5c11 	mls	ip, lr, r1, r5
 8000822:	fb01 f908 	mul.w	r9, r1, r8
 8000826:	b295      	uxth	r5, r2
 8000828:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800082c:	45a9      	cmp	r9, r5
 800082e:	d907      	bls.n	8000840 <__udivmoddi4+0x1c4>
 8000830:	197d      	adds	r5, r7, r5
 8000832:	f101 32ff 	add.w	r2, r1, #4294967295
 8000836:	d274      	bcs.n	8000922 <__udivmoddi4+0x2a6>
 8000838:	45a9      	cmp	r9, r5
 800083a:	d972      	bls.n	8000922 <__udivmoddi4+0x2a6>
 800083c:	3902      	subs	r1, #2
 800083e:	443d      	add	r5, r7
 8000840:	eba5 0509 	sub.w	r5, r5, r9
 8000844:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000848:	e778      	b.n	800073c <__udivmoddi4+0xc0>
 800084a:	f1c1 0720 	rsb	r7, r1, #32
 800084e:	408b      	lsls	r3, r1
 8000850:	fa22 fc07 	lsr.w	ip, r2, r7
 8000854:	ea4c 0c03 	orr.w	ip, ip, r3
 8000858:	fa25 f407 	lsr.w	r4, r5, r7
 800085c:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000860:	fbb4 f9fe 	udiv	r9, r4, lr
 8000864:	fa1f f88c 	uxth.w	r8, ip
 8000868:	fb0e 4419 	mls	r4, lr, r9, r4
 800086c:	fa20 f307 	lsr.w	r3, r0, r7
 8000870:	fb09 fa08 	mul.w	sl, r9, r8
 8000874:	408d      	lsls	r5, r1
 8000876:	431d      	orrs	r5, r3
 8000878:	0c2b      	lsrs	r3, r5, #16
 800087a:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800087e:	45a2      	cmp	sl, r4
 8000880:	fa02 f201 	lsl.w	r2, r2, r1
 8000884:	fa00 f301 	lsl.w	r3, r0, r1
 8000888:	d909      	bls.n	800089e <__udivmoddi4+0x222>
 800088a:	eb1c 0404 	adds.w	r4, ip, r4
 800088e:	f109 30ff 	add.w	r0, r9, #4294967295
 8000892:	d248      	bcs.n	8000926 <__udivmoddi4+0x2aa>
 8000894:	45a2      	cmp	sl, r4
 8000896:	d946      	bls.n	8000926 <__udivmoddi4+0x2aa>
 8000898:	f1a9 0902 	sub.w	r9, r9, #2
 800089c:	4464      	add	r4, ip
 800089e:	eba4 040a 	sub.w	r4, r4, sl
 80008a2:	fbb4 f0fe 	udiv	r0, r4, lr
 80008a6:	fb0e 4410 	mls	r4, lr, r0, r4
 80008aa:	fb00 fa08 	mul.w	sl, r0, r8
 80008ae:	b2ad      	uxth	r5, r5
 80008b0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80008b4:	45a2      	cmp	sl, r4
 80008b6:	d908      	bls.n	80008ca <__udivmoddi4+0x24e>
 80008b8:	eb1c 0404 	adds.w	r4, ip, r4
 80008bc:	f100 35ff 	add.w	r5, r0, #4294967295
 80008c0:	d22d      	bcs.n	800091e <__udivmoddi4+0x2a2>
 80008c2:	45a2      	cmp	sl, r4
 80008c4:	d92b      	bls.n	800091e <__udivmoddi4+0x2a2>
 80008c6:	3802      	subs	r0, #2
 80008c8:	4464      	add	r4, ip
 80008ca:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80008ce:	fba0 8902 	umull	r8, r9, r0, r2
 80008d2:	eba4 040a 	sub.w	r4, r4, sl
 80008d6:	454c      	cmp	r4, r9
 80008d8:	46c6      	mov	lr, r8
 80008da:	464d      	mov	r5, r9
 80008dc:	d319      	bcc.n	8000912 <__udivmoddi4+0x296>
 80008de:	d016      	beq.n	800090e <__udivmoddi4+0x292>
 80008e0:	b15e      	cbz	r6, 80008fa <__udivmoddi4+0x27e>
 80008e2:	ebb3 020e 	subs.w	r2, r3, lr
 80008e6:	eb64 0405 	sbc.w	r4, r4, r5
 80008ea:	fa04 f707 	lsl.w	r7, r4, r7
 80008ee:	fa22 f301 	lsr.w	r3, r2, r1
 80008f2:	431f      	orrs	r7, r3
 80008f4:	40cc      	lsrs	r4, r1
 80008f6:	e9c6 7400 	strd	r7, r4, [r6]
 80008fa:	2100      	movs	r1, #0
 80008fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000900:	4631      	mov	r1, r6
 8000902:	4630      	mov	r0, r6
 8000904:	e70c      	b.n	8000720 <__udivmoddi4+0xa4>
 8000906:	468c      	mov	ip, r1
 8000908:	e6eb      	b.n	80006e2 <__udivmoddi4+0x66>
 800090a:	4610      	mov	r0, r2
 800090c:	e6ff      	b.n	800070e <__udivmoddi4+0x92>
 800090e:	4543      	cmp	r3, r8
 8000910:	d2e6      	bcs.n	80008e0 <__udivmoddi4+0x264>
 8000912:	ebb8 0e02 	subs.w	lr, r8, r2
 8000916:	eb69 050c 	sbc.w	r5, r9, ip
 800091a:	3801      	subs	r0, #1
 800091c:	e7e0      	b.n	80008e0 <__udivmoddi4+0x264>
 800091e:	4628      	mov	r0, r5
 8000920:	e7d3      	b.n	80008ca <__udivmoddi4+0x24e>
 8000922:	4611      	mov	r1, r2
 8000924:	e78c      	b.n	8000840 <__udivmoddi4+0x1c4>
 8000926:	4681      	mov	r9, r0
 8000928:	e7b9      	b.n	800089e <__udivmoddi4+0x222>
 800092a:	4608      	mov	r0, r1
 800092c:	e773      	b.n	8000816 <__udivmoddi4+0x19a>
 800092e:	4608      	mov	r0, r1
 8000930:	e749      	b.n	80007c6 <__udivmoddi4+0x14a>
 8000932:	f1ac 0c02 	sub.w	ip, ip, #2
 8000936:	443d      	add	r5, r7
 8000938:	e713      	b.n	8000762 <__udivmoddi4+0xe6>
 800093a:	3802      	subs	r0, #2
 800093c:	443c      	add	r4, r7
 800093e:	e724      	b.n	800078a <__udivmoddi4+0x10e>

08000940 <__aeabi_idiv0>:
 8000940:	4770      	bx	lr
 8000942:	bf00      	nop

08000944 <aht10_init>:




void aht10_init(I2C_HandleTypeDef *i2c, uint8_t i2c_addr)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	b086      	sub	sp, #24
 8000948:	af02      	add	r7, sp, #8
 800094a:	6078      	str	r0, [r7, #4]
 800094c:	460b      	mov	r3, r1
 800094e:	70fb      	strb	r3, [r7, #3]
	uint8_t init_cmd[3] = {0xAC, 0x33, 0x00}; //init, data0, data1
 8000950:	4a0c      	ldr	r2, [pc, #48]	; (8000984 <aht10_init+0x40>)
 8000952:	f107 030c 	add.w	r3, r7, #12
 8000956:	6812      	ldr	r2, [r2, #0]
 8000958:	4611      	mov	r1, r2
 800095a:	8019      	strh	r1, [r3, #0]
 800095c:	3302      	adds	r3, #2
 800095e:	0c12      	lsrs	r2, r2, #16
 8000960:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Master_Transmit(i2c, i2c_addr, init_cmd, sizeof(init_cmd), 100);
 8000962:	78fb      	ldrb	r3, [r7, #3]
 8000964:	b299      	uxth	r1, r3
 8000966:	f107 020c 	add.w	r2, r7, #12
 800096a:	2364      	movs	r3, #100	; 0x64
 800096c:	9300      	str	r3, [sp, #0]
 800096e:	2303      	movs	r3, #3
 8000970:	6878      	ldr	r0, [r7, #4]
 8000972:	f002 f9f1 	bl	8002d58 <HAL_I2C_Master_Transmit>
	HAL_Delay(80);
 8000976:	2050      	movs	r0, #80	; 0x50
 8000978:	f001 fbe0 	bl	800213c <HAL_Delay>
}
 800097c:	bf00      	nop
 800097e:	3710      	adds	r7, #16
 8000980:	46bd      	mov	sp, r7
 8000982:	bd80      	pop	{r7, pc}
 8000984:	08008704 	.word	0x08008704

08000988 <aht10_get_data>:

int aht10_get_data(I2C_HandleTypeDef *i2c, uint8_t i2c_addr, sensor_typedef *m_sensor)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	b08a      	sub	sp, #40	; 0x28
 800098c:	af02      	add	r7, sp, #8
 800098e:	60f8      	str	r0, [r7, #12]
 8000990:	460b      	mov	r3, r1
 8000992:	607a      	str	r2, [r7, #4]
 8000994:	72fb      	strb	r3, [r7, #11]
	uint8_t receive_buff[6] = {0};
 8000996:	2300      	movs	r3, #0
 8000998:	613b      	str	r3, [r7, #16]
 800099a:	2300      	movs	r3, #0
 800099c:	82bb      	strh	r3, [r7, #20]
	uint32_t raw_RH;
	uint32_t raw_temp;

	aht10_init(i2c, i2c_addr);
 800099e:	7afb      	ldrb	r3, [r7, #11]
 80009a0:	4619      	mov	r1, r3
 80009a2:	68f8      	ldr	r0, [r7, #12]
 80009a4:	f7ff ffce 	bl	8000944 <aht10_init>

	HAL_I2C_Master_Receive(i2c, i2c_addr, receive_buff, sizeof(receive_buff), 100);
 80009a8:	7afb      	ldrb	r3, [r7, #11]
 80009aa:	b299      	uxth	r1, r3
 80009ac:	f107 0210 	add.w	r2, r7, #16
 80009b0:	2364      	movs	r3, #100	; 0x64
 80009b2:	9300      	str	r3, [sp, #0]
 80009b4:	2306      	movs	r3, #6
 80009b6:	68f8      	ldr	r0, [r7, #12]
 80009b8:	f002 facc 	bl	8002f54 <HAL_I2C_Master_Receive>
	if ((receive_buff[0] & 0x80)) return 0;
 80009bc:	7c3b      	ldrb	r3, [r7, #16]
 80009be:	b25b      	sxtb	r3, r3
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	da01      	bge.n	80009c8 <aht10_get_data+0x40>
 80009c4:	2300      	movs	r3, #0
 80009c6:	e054      	b.n	8000a72 <aht10_get_data+0xea>
	else
	if (!(receive_buff[0] & 0x80))
 80009c8:	7c3b      	ldrb	r3, [r7, #16]
 80009ca:	b25b      	sxtb	r3, r3
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	db50      	blt.n	8000a72 <aht10_get_data+0xea>
	{
		 raw_RH = ((uint16_t)receive_buff[1] << 12) |
 80009d0:	7c7b      	ldrb	r3, [r7, #17]
 80009d2:	031a      	lsls	r2, r3, #12
		                 ((uint16_t)receive_buff[2] << 4)  |
 80009d4:	7cbb      	ldrb	r3, [r7, #18]
 80009d6:	011b      	lsls	r3, r3, #4
		 raw_RH = ((uint16_t)receive_buff[1] << 12) |
 80009d8:	4313      	orrs	r3, r2
		                 (receive_buff[3] >> 4);
 80009da:	7cfa      	ldrb	r2, [r7, #19]
 80009dc:	0912      	lsrs	r2, r2, #4
 80009de:	b2d2      	uxtb	r2, r2
		                 ((uint16_t)receive_buff[2] << 4)  |
 80009e0:	4313      	orrs	r3, r2
		 raw_RH = ((uint16_t)receive_buff[1] << 12) |
 80009e2:	61fb      	str	r3, [r7, #28]
		     m_sensor->humidity =(uint16_t) (((float)raw_RH * 100.0f / 1048576.0f)*100);
 80009e4:	69f8      	ldr	r0, [r7, #28]
 80009e6:	f7ff fc69 	bl	80002bc <__aeabi_ui2f>
 80009ea:	4603      	mov	r3, r0
 80009ec:	4923      	ldr	r1, [pc, #140]	; (8000a7c <aht10_get_data+0xf4>)
 80009ee:	4618      	mov	r0, r3
 80009f0:	f7ff fcbc 	bl	800036c <__aeabi_fmul>
 80009f4:	4603      	mov	r3, r0
 80009f6:	f04f 4193 	mov.w	r1, #1233125376	; 0x49800000
 80009fa:	4618      	mov	r0, r3
 80009fc:	f7ff fd6a 	bl	80004d4 <__aeabi_fdiv>
 8000a00:	4603      	mov	r3, r0
 8000a02:	491e      	ldr	r1, [pc, #120]	; (8000a7c <aht10_get_data+0xf4>)
 8000a04:	4618      	mov	r0, r3
 8000a06:	f7ff fcb1 	bl	800036c <__aeabi_fmul>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	4618      	mov	r0, r3
 8000a0e:	f7ff fdfd 	bl	800060c <__aeabi_f2uiz>
 8000a12:	4603      	mov	r3, r0
 8000a14:	b29a      	uxth	r2, r3
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	801a      	strh	r2, [r3, #0]

		        raw_temp = (((uint16_t)receive_buff[3] & 0x0F) << 16) |
 8000a1a:	7cfb      	ldrb	r3, [r7, #19]
 8000a1c:	041b      	lsls	r3, r3, #16
 8000a1e:	f403 2270 	and.w	r2, r3, #983040	; 0xf0000
		                    ((uint16_t)receive_buff[4] << 8)         |
 8000a22:	7d3b      	ldrb	r3, [r7, #20]
 8000a24:	021b      	lsls	r3, r3, #8
		        raw_temp = (((uint16_t)receive_buff[3] & 0x0F) << 16) |
 8000a26:	4313      	orrs	r3, r2
		                     receive_buff[5];
 8000a28:	7d7a      	ldrb	r2, [r7, #21]
		                    ((uint16_t)receive_buff[4] << 8)         |
 8000a2a:	4313      	orrs	r3, r2
		        raw_temp = (((uint16_t)receive_buff[3] & 0x0F) << 16) |
 8000a2c:	61bb      	str	r3, [r7, #24]
		     m_sensor->temp =(uint16_t) (((float)raw_temp * 200.0f / 1048576.0f - 50.0f)*100);
 8000a2e:	69b8      	ldr	r0, [r7, #24]
 8000a30:	f7ff fc44 	bl	80002bc <__aeabi_ui2f>
 8000a34:	4603      	mov	r3, r0
 8000a36:	4912      	ldr	r1, [pc, #72]	; (8000a80 <aht10_get_data+0xf8>)
 8000a38:	4618      	mov	r0, r3
 8000a3a:	f7ff fc97 	bl	800036c <__aeabi_fmul>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	f04f 4193 	mov.w	r1, #1233125376	; 0x49800000
 8000a44:	4618      	mov	r0, r3
 8000a46:	f7ff fd45 	bl	80004d4 <__aeabi_fdiv>
 8000a4a:	4603      	mov	r3, r0
 8000a4c:	490d      	ldr	r1, [pc, #52]	; (8000a84 <aht10_get_data+0xfc>)
 8000a4e:	4618      	mov	r0, r3
 8000a50:	f7ff fb82 	bl	8000158 <__aeabi_fsub>
 8000a54:	4603      	mov	r3, r0
 8000a56:	4909      	ldr	r1, [pc, #36]	; (8000a7c <aht10_get_data+0xf4>)
 8000a58:	4618      	mov	r0, r3
 8000a5a:	f7ff fc87 	bl	800036c <__aeabi_fmul>
 8000a5e:	4603      	mov	r3, r0
 8000a60:	4618      	mov	r0, r3
 8000a62:	f7ff fdd3 	bl	800060c <__aeabi_f2uiz>
 8000a66:	4603      	mov	r3, r0
 8000a68:	b29a      	uxth	r2, r3
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	805a      	strh	r2, [r3, #2]
		     return 1;
 8000a6e:	2301      	movs	r3, #1
 8000a70:	e7ff      	b.n	8000a72 <aht10_get_data+0xea>
	}
}
 8000a72:	4618      	mov	r0, r3
 8000a74:	3720      	adds	r7, #32
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bd80      	pop	{r7, pc}
 8000a7a:	bf00      	nop
 8000a7c:	42c80000 	.word	0x42c80000
 8000a80:	43480000 	.word	0x43480000
 8000a84:	42480000 	.word	0x42480000

08000a88 <SX1278_SPIRead>:
 */

#include "SX1278.h"
#include <string.h>

uint8_t SX1278_SPIRead(SX1278_t *module, uint8_t addr) {
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b084      	sub	sp, #16
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
 8000a90:	460b      	mov	r3, r1
 8000a92:	70fb      	strb	r3, [r7, #3]
	uint8_t tmp;
	SX1278_hw_SPICommand(module->hw, addr);
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	78fa      	ldrb	r2, [r7, #3]
 8000a9a:	4611      	mov	r1, r2
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	f000 fbd0 	bl	8001242 <SX1278_hw_SPICommand>
	tmp = SX1278_hw_SPIReadByte(module->hw);
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	f000 fbeb 	bl	8001282 <SX1278_hw_SPIReadByte>
 8000aac:	4603      	mov	r3, r0
 8000aae:	73fb      	strb	r3, [r7, #15]
	SX1278_hw_SetNSS(module->hw, 1);
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	2101      	movs	r1, #1
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	f000 fb88 	bl	80011cc <SX1278_hw_SetNSS>
	return tmp;
 8000abc:	7bfb      	ldrb	r3, [r7, #15]
}
 8000abe:	4618      	mov	r0, r3
 8000ac0:	3710      	adds	r7, #16
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bd80      	pop	{r7, pc}

08000ac6 <SX1278_SPIWrite>:

void SX1278_SPIWrite(SX1278_t *module, uint8_t addr, uint8_t cmd) {
 8000ac6:	b580      	push	{r7, lr}
 8000ac8:	b082      	sub	sp, #8
 8000aca:	af00      	add	r7, sp, #0
 8000acc:	6078      	str	r0, [r7, #4]
 8000ace:	460b      	mov	r3, r1
 8000ad0:	70fb      	strb	r3, [r7, #3]
 8000ad2:	4613      	mov	r3, r2
 8000ad4:	70bb      	strb	r3, [r7, #2]
	SX1278_hw_SetNSS(module->hw, 0);
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	2100      	movs	r1, #0
 8000adc:	4618      	mov	r0, r3
 8000ade:	f000 fb75 	bl	80011cc <SX1278_hw_SetNSS>
	SX1278_hw_SPICommand(module->hw, addr | 0x80);
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	681a      	ldr	r2, [r3, #0]
 8000ae6:	78fb      	ldrb	r3, [r7, #3]
 8000ae8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000aec:	b2db      	uxtb	r3, r3
 8000aee:	4619      	mov	r1, r3
 8000af0:	4610      	mov	r0, r2
 8000af2:	f000 fba6 	bl	8001242 <SX1278_hw_SPICommand>
	SX1278_hw_SPICommand(module->hw, cmd);
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	78ba      	ldrb	r2, [r7, #2]
 8000afc:	4611      	mov	r1, r2
 8000afe:	4618      	mov	r0, r3
 8000b00:	f000 fb9f 	bl	8001242 <SX1278_hw_SPICommand>
	SX1278_hw_SetNSS(module->hw, 1);
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	2101      	movs	r1, #1
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	f000 fb5e 	bl	80011cc <SX1278_hw_SetNSS>
}
 8000b10:	bf00      	nop
 8000b12:	3708      	adds	r7, #8
 8000b14:	46bd      	mov	sp, r7
 8000b16:	bd80      	pop	{r7, pc}

08000b18 <SX1278_SPIBurstRead>:

void SX1278_SPIBurstRead(SX1278_t *module, uint8_t addr, uint8_t *rxBuf,
		uint8_t length) {
 8000b18:	b590      	push	{r4, r7, lr}
 8000b1a:	b087      	sub	sp, #28
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	60f8      	str	r0, [r7, #12]
 8000b20:	607a      	str	r2, [r7, #4]
 8000b22:	461a      	mov	r2, r3
 8000b24:	460b      	mov	r3, r1
 8000b26:	72fb      	strb	r3, [r7, #11]
 8000b28:	4613      	mov	r3, r2
 8000b2a:	72bb      	strb	r3, [r7, #10]
	uint8_t i;
	if (length <= 1) {
 8000b2c:	7abb      	ldrb	r3, [r7, #10]
 8000b2e:	2b01      	cmp	r3, #1
 8000b30:	d927      	bls.n	8000b82 <SX1278_SPIBurstRead+0x6a>
		return;
	} else {
		SX1278_hw_SetNSS(module->hw, 0);
 8000b32:	68fb      	ldr	r3, [r7, #12]
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	2100      	movs	r1, #0
 8000b38:	4618      	mov	r0, r3
 8000b3a:	f000 fb47 	bl	80011cc <SX1278_hw_SetNSS>
		SX1278_hw_SPICommand(module->hw, addr);
 8000b3e:	68fb      	ldr	r3, [r7, #12]
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	7afa      	ldrb	r2, [r7, #11]
 8000b44:	4611      	mov	r1, r2
 8000b46:	4618      	mov	r0, r3
 8000b48:	f000 fb7b 	bl	8001242 <SX1278_hw_SPICommand>
		for (i = 0; i < length; i++) {
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	75fb      	strb	r3, [r7, #23]
 8000b50:	e00c      	b.n	8000b6c <SX1278_SPIBurstRead+0x54>
			*(rxBuf + i) = SX1278_hw_SPIReadByte(module->hw);
 8000b52:	68fb      	ldr	r3, [r7, #12]
 8000b54:	6819      	ldr	r1, [r3, #0]
 8000b56:	7dfb      	ldrb	r3, [r7, #23]
 8000b58:	687a      	ldr	r2, [r7, #4]
 8000b5a:	18d4      	adds	r4, r2, r3
 8000b5c:	4608      	mov	r0, r1
 8000b5e:	f000 fb90 	bl	8001282 <SX1278_hw_SPIReadByte>
 8000b62:	4603      	mov	r3, r0
 8000b64:	7023      	strb	r3, [r4, #0]
		for (i = 0; i < length; i++) {
 8000b66:	7dfb      	ldrb	r3, [r7, #23]
 8000b68:	3301      	adds	r3, #1
 8000b6a:	75fb      	strb	r3, [r7, #23]
 8000b6c:	7dfa      	ldrb	r2, [r7, #23]
 8000b6e:	7abb      	ldrb	r3, [r7, #10]
 8000b70:	429a      	cmp	r2, r3
 8000b72:	d3ee      	bcc.n	8000b52 <SX1278_SPIBurstRead+0x3a>
		}
		SX1278_hw_SetNSS(module->hw, 1);
 8000b74:	68fb      	ldr	r3, [r7, #12]
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	2101      	movs	r1, #1
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	f000 fb26 	bl	80011cc <SX1278_hw_SetNSS>
 8000b80:	e000      	b.n	8000b84 <SX1278_SPIBurstRead+0x6c>
		return;
 8000b82:	bf00      	nop
	}
}
 8000b84:	371c      	adds	r7, #28
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bd90      	pop	{r4, r7, pc}

08000b8a <SX1278_SPIBurstWrite>:

void SX1278_SPIBurstWrite(SX1278_t *module, uint8_t addr, uint8_t *txBuf,
		uint8_t length) {
 8000b8a:	b580      	push	{r7, lr}
 8000b8c:	b086      	sub	sp, #24
 8000b8e:	af00      	add	r7, sp, #0
 8000b90:	60f8      	str	r0, [r7, #12]
 8000b92:	607a      	str	r2, [r7, #4]
 8000b94:	461a      	mov	r2, r3
 8000b96:	460b      	mov	r3, r1
 8000b98:	72fb      	strb	r3, [r7, #11]
 8000b9a:	4613      	mov	r3, r2
 8000b9c:	72bb      	strb	r3, [r7, #10]
	unsigned char i;
	if (length <= 1) {
 8000b9e:	7abb      	ldrb	r3, [r7, #10]
 8000ba0:	2b01      	cmp	r3, #1
 8000ba2:	d929      	bls.n	8000bf8 <SX1278_SPIBurstWrite+0x6e>
		return;
	} else {
		SX1278_hw_SetNSS(module->hw, 0);
 8000ba4:	68fb      	ldr	r3, [r7, #12]
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	2100      	movs	r1, #0
 8000baa:	4618      	mov	r0, r3
 8000bac:	f000 fb0e 	bl	80011cc <SX1278_hw_SetNSS>
		SX1278_hw_SPICommand(module->hw, addr | 0x80);
 8000bb0:	68fb      	ldr	r3, [r7, #12]
 8000bb2:	681a      	ldr	r2, [r3, #0]
 8000bb4:	7afb      	ldrb	r3, [r7, #11]
 8000bb6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000bba:	b2db      	uxtb	r3, r3
 8000bbc:	4619      	mov	r1, r3
 8000bbe:	4610      	mov	r0, r2
 8000bc0:	f000 fb3f 	bl	8001242 <SX1278_hw_SPICommand>
		for (i = 0; i < length; i++) {
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	75fb      	strb	r3, [r7, #23]
 8000bc8:	e00b      	b.n	8000be2 <SX1278_SPIBurstWrite+0x58>
			SX1278_hw_SPICommand(module->hw, *(txBuf + i));
 8000bca:	68fb      	ldr	r3, [r7, #12]
 8000bcc:	6818      	ldr	r0, [r3, #0]
 8000bce:	7dfb      	ldrb	r3, [r7, #23]
 8000bd0:	687a      	ldr	r2, [r7, #4]
 8000bd2:	4413      	add	r3, r2
 8000bd4:	781b      	ldrb	r3, [r3, #0]
 8000bd6:	4619      	mov	r1, r3
 8000bd8:	f000 fb33 	bl	8001242 <SX1278_hw_SPICommand>
		for (i = 0; i < length; i++) {
 8000bdc:	7dfb      	ldrb	r3, [r7, #23]
 8000bde:	3301      	adds	r3, #1
 8000be0:	75fb      	strb	r3, [r7, #23]
 8000be2:	7dfa      	ldrb	r2, [r7, #23]
 8000be4:	7abb      	ldrb	r3, [r7, #10]
 8000be6:	429a      	cmp	r2, r3
 8000be8:	d3ef      	bcc.n	8000bca <SX1278_SPIBurstWrite+0x40>
		}
		SX1278_hw_SetNSS(module->hw, 1);
 8000bea:	68fb      	ldr	r3, [r7, #12]
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	2101      	movs	r1, #1
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	f000 faeb 	bl	80011cc <SX1278_hw_SetNSS>
 8000bf6:	e000      	b.n	8000bfa <SX1278_SPIBurstWrite+0x70>
		return;
 8000bf8:	bf00      	nop
	}
}
 8000bfa:	3718      	adds	r7, #24
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	bd80      	pop	{r7, pc}

08000c00 <SX1278_config>:

void SX1278_config(SX1278_t *module) {
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b086      	sub	sp, #24
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
	SX1278_sleep(module); //Change modem mode Must in Sleep mode
 8000c08:	6878      	ldr	r0, [r7, #4]
 8000c0a:	f000 f90d 	bl	8000e28 <SX1278_sleep>
	SX1278_hw_DelayMs(15);
 8000c0e:	200f      	movs	r0, #15
 8000c10:	f000 fb5d 	bl	80012ce <SX1278_hw_DelayMs>

	SX1278_entryLoRa(module);
 8000c14:	6878      	ldr	r0, [r7, #4]
 8000c16:	f000 f917 	bl	8000e48 <SX1278_entryLoRa>
	//SX1278_SPIWrite(module, 0x5904); //?? Change digital regulator form 1.6V to 1.47V: see errata note

	uint64_t freq = ((uint64_t) module->frequency << 19) / 32000000;
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	f04f 0100 	mov.w	r1, #0
 8000c28:	04d9      	lsls	r1, r3, #19
 8000c2a:	ea41 3152 	orr.w	r1, r1, r2, lsr #13
 8000c2e:	04d0      	lsls	r0, r2, #19
 8000c30:	4a6f      	ldr	r2, [pc, #444]	; (8000df0 <SX1278_config+0x1f0>)
 8000c32:	f04f 0300 	mov.w	r3, #0
 8000c36:	f7ff fd09 	bl	800064c <__aeabi_uldivmod>
 8000c3a:	4602      	mov	r2, r0
 8000c3c:	460b      	mov	r3, r1
 8000c3e:	e9c7 2304 	strd	r2, r3, [r7, #16]
	uint8_t freq_reg[3];
	freq_reg[0] = (uint8_t) (freq >> 16);
 8000c42:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8000c46:	f04f 0200 	mov.w	r2, #0
 8000c4a:	f04f 0300 	mov.w	r3, #0
 8000c4e:	0c02      	lsrs	r2, r0, #16
 8000c50:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000c54:	0c0b      	lsrs	r3, r1, #16
 8000c56:	b2d3      	uxtb	r3, r2
 8000c58:	733b      	strb	r3, [r7, #12]
	freq_reg[1] = (uint8_t) (freq >> 8);
 8000c5a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8000c5e:	f04f 0200 	mov.w	r2, #0
 8000c62:	f04f 0300 	mov.w	r3, #0
 8000c66:	0a02      	lsrs	r2, r0, #8
 8000c68:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8000c6c:	0a0b      	lsrs	r3, r1, #8
 8000c6e:	b2d3      	uxtb	r3, r2
 8000c70:	737b      	strb	r3, [r7, #13]
	freq_reg[2] = (uint8_t) (freq >> 0);
 8000c72:	7c3b      	ldrb	r3, [r7, #16]
 8000c74:	73bb      	strb	r3, [r7, #14]
	SX1278_SPIBurstWrite(module, LR_RegFrMsb, (uint8_t*) freq_reg, 3); //setting  frequency parameter
 8000c76:	f107 020c 	add.w	r2, r7, #12
 8000c7a:	2303      	movs	r3, #3
 8000c7c:	2106      	movs	r1, #6
 8000c7e:	6878      	ldr	r0, [r7, #4]
 8000c80:	f7ff ff83 	bl	8000b8a <SX1278_SPIBurstWrite>

	SX1278_SPIWrite(module, RegSyncWord, 0x34);
 8000c84:	2234      	movs	r2, #52	; 0x34
 8000c86:	2139      	movs	r1, #57	; 0x39
 8000c88:	6878      	ldr	r0, [r7, #4]
 8000c8a:	f7ff ff1c 	bl	8000ac6 <SX1278_SPIWrite>

	//setting base parameter
	SX1278_SPIWrite(module, LR_RegPaConfig, SX1278_Power[module->power]); //Setting output power parameter
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	7c1b      	ldrb	r3, [r3, #16]
 8000c92:	461a      	mov	r2, r3
 8000c94:	4b57      	ldr	r3, [pc, #348]	; (8000df4 <SX1278_config+0x1f4>)
 8000c96:	5c9b      	ldrb	r3, [r3, r2]
 8000c98:	461a      	mov	r2, r3
 8000c9a:	2109      	movs	r1, #9
 8000c9c:	6878      	ldr	r0, [r7, #4]
 8000c9e:	f7ff ff12 	bl	8000ac6 <SX1278_SPIWrite>

	SX1278_SPIWrite(module, LR_RegOcp, 0x0B);			//RegOcp,Close Ocp
 8000ca2:	220b      	movs	r2, #11
 8000ca4:	210b      	movs	r1, #11
 8000ca6:	6878      	ldr	r0, [r7, #4]
 8000ca8:	f7ff ff0d 	bl	8000ac6 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegLna, 0x23);		//RegLNA,High & LNA Enable
 8000cac:	2223      	movs	r2, #35	; 0x23
 8000cae:	210c      	movs	r1, #12
 8000cb0:	6878      	ldr	r0, [r7, #4]
 8000cb2:	f7ff ff08 	bl	8000ac6 <SX1278_SPIWrite>
	if (SX1278_SpreadFactor[module->LoRa_SF] == 6) {	//SFactor=6
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	7c5b      	ldrb	r3, [r3, #17]
 8000cba:	461a      	mov	r2, r3
 8000cbc:	4b4e      	ldr	r3, [pc, #312]	; (8000df8 <SX1278_config+0x1f8>)
 8000cbe:	5c9b      	ldrb	r3, [r3, r2]
 8000cc0:	2b06      	cmp	r3, #6
 8000cc2:	d147      	bne.n	8000d54 <SX1278_config+0x154>
		uint8_t tmp;
		SX1278_SPIWrite(module,
		LR_RegModemConfig1,
				((SX1278_LoRaBandwidth[module->LoRa_BW] << 4)
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	7c9b      	ldrb	r3, [r3, #18]
 8000cc8:	461a      	mov	r2, r3
 8000cca:	4b4c      	ldr	r3, [pc, #304]	; (8000dfc <SX1278_config+0x1fc>)
 8000ccc:	5c9b      	ldrb	r3, [r3, r2]
 8000cce:	011b      	lsls	r3, r3, #4
 8000cd0:	b2da      	uxtb	r2, r3
						+ (SX1278_CodingRate[module->LoRa_CR] << 1) + 0x01)); //Implicit Enable CRC Enable(0x02) & Error Coding rate 4/5(0x01), 4/6(0x02), 4/7(0x03), 4/8(0x04)
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	7cdb      	ldrb	r3, [r3, #19]
 8000cd6:	4619      	mov	r1, r3
 8000cd8:	4b49      	ldr	r3, [pc, #292]	; (8000e00 <SX1278_config+0x200>)
 8000cda:	5c5b      	ldrb	r3, [r3, r1]
 8000cdc:	005b      	lsls	r3, r3, #1
 8000cde:	b2db      	uxtb	r3, r3
 8000ce0:	4413      	add	r3, r2
 8000ce2:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 8000ce4:	3301      	adds	r3, #1
 8000ce6:	b2db      	uxtb	r3, r3
 8000ce8:	461a      	mov	r2, r3
 8000cea:	211d      	movs	r1, #29
 8000cec:	6878      	ldr	r0, [r7, #4]
 8000cee:	f7ff feea 	bl	8000ac6 <SX1278_SPIWrite>

		SX1278_SPIWrite(module,
		LR_RegModemConfig2,
				((SX1278_SpreadFactor[module->LoRa_SF] << 4)
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	7c5b      	ldrb	r3, [r3, #17]
 8000cf6:	461a      	mov	r2, r3
 8000cf8:	4b3f      	ldr	r3, [pc, #252]	; (8000df8 <SX1278_config+0x1f8>)
 8000cfa:	5c9b      	ldrb	r3, [r3, r2]
 8000cfc:	011b      	lsls	r3, r3, #4
 8000cfe:	b2da      	uxtb	r2, r3
						+ (SX1278_CRC_Sum[module->LoRa_CRC_sum] << 2) + 0x03));
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	7d1b      	ldrb	r3, [r3, #20]
 8000d04:	4619      	mov	r1, r3
 8000d06:	4b3f      	ldr	r3, [pc, #252]	; (8000e04 <SX1278_config+0x204>)
 8000d08:	5c5b      	ldrb	r3, [r3, r1]
 8000d0a:	009b      	lsls	r3, r3, #2
 8000d0c:	b2db      	uxtb	r3, r3
 8000d0e:	4413      	add	r3, r2
 8000d10:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 8000d12:	3303      	adds	r3, #3
 8000d14:	b2db      	uxtb	r3, r3
 8000d16:	461a      	mov	r2, r3
 8000d18:	211e      	movs	r1, #30
 8000d1a:	6878      	ldr	r0, [r7, #4]
 8000d1c:	f7ff fed3 	bl	8000ac6 <SX1278_SPIWrite>

		tmp = SX1278_SPIRead(module, 0x31);
 8000d20:	2131      	movs	r1, #49	; 0x31
 8000d22:	6878      	ldr	r0, [r7, #4]
 8000d24:	f7ff feb0 	bl	8000a88 <SX1278_SPIRead>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	73fb      	strb	r3, [r7, #15]
		tmp &= 0xF8;
 8000d2c:	7bfb      	ldrb	r3, [r7, #15]
 8000d2e:	f023 0307 	bic.w	r3, r3, #7
 8000d32:	73fb      	strb	r3, [r7, #15]
		tmp |= 0x05;
 8000d34:	7bfb      	ldrb	r3, [r7, #15]
 8000d36:	f043 0305 	orr.w	r3, r3, #5
 8000d3a:	73fb      	strb	r3, [r7, #15]
		SX1278_SPIWrite(module, 0x31, tmp);
 8000d3c:	7bfb      	ldrb	r3, [r7, #15]
 8000d3e:	461a      	mov	r2, r3
 8000d40:	2131      	movs	r1, #49	; 0x31
 8000d42:	6878      	ldr	r0, [r7, #4]
 8000d44:	f7ff febf 	bl	8000ac6 <SX1278_SPIWrite>
		SX1278_SPIWrite(module, 0x37, 0x0C);
 8000d48:	220c      	movs	r2, #12
 8000d4a:	2137      	movs	r1, #55	; 0x37
 8000d4c:	6878      	ldr	r0, [r7, #4]
 8000d4e:	f7ff feba 	bl	8000ac6 <SX1278_SPIWrite>
 8000d52:	e029      	b.n	8000da8 <SX1278_config+0x1a8>
	} else {
		SX1278_SPIWrite(module,
		LR_RegModemConfig1,
				((SX1278_LoRaBandwidth[module->LoRa_BW] << 4)
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	7c9b      	ldrb	r3, [r3, #18]
 8000d58:	461a      	mov	r2, r3
 8000d5a:	4b28      	ldr	r3, [pc, #160]	; (8000dfc <SX1278_config+0x1fc>)
 8000d5c:	5c9b      	ldrb	r3, [r3, r2]
 8000d5e:	011b      	lsls	r3, r3, #4
 8000d60:	b2da      	uxtb	r2, r3
						+ (SX1278_CodingRate[module->LoRa_CR] << 1) + 0x00)); //Explicit Enable CRC Enable(0x02) & Error Coding rate 4/5(0x01), 4/6(0x02), 4/7(0x03), 4/8(0x04)
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	7cdb      	ldrb	r3, [r3, #19]
 8000d66:	4619      	mov	r1, r3
 8000d68:	4b25      	ldr	r3, [pc, #148]	; (8000e00 <SX1278_config+0x200>)
 8000d6a:	5c5b      	ldrb	r3, [r3, r1]
 8000d6c:	005b      	lsls	r3, r3, #1
 8000d6e:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 8000d70:	4413      	add	r3, r2
 8000d72:	b2db      	uxtb	r3, r3
 8000d74:	461a      	mov	r2, r3
 8000d76:	211d      	movs	r1, #29
 8000d78:	6878      	ldr	r0, [r7, #4]
 8000d7a:	f7ff fea4 	bl	8000ac6 <SX1278_SPIWrite>

		SX1278_SPIWrite(module,
		LR_RegModemConfig2,
				((SX1278_SpreadFactor[module->LoRa_SF] << 4)
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	7c5b      	ldrb	r3, [r3, #17]
 8000d82:	461a      	mov	r2, r3
 8000d84:	4b1c      	ldr	r3, [pc, #112]	; (8000df8 <SX1278_config+0x1f8>)
 8000d86:	5c9b      	ldrb	r3, [r3, r2]
 8000d88:	011b      	lsls	r3, r3, #4
 8000d8a:	b2da      	uxtb	r2, r3
						+ (SX1278_CRC_Sum[module->LoRa_CRC_sum] << 2) + 0x00)); //SFactor &  LNA gain set by the internal AGC loop
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	7d1b      	ldrb	r3, [r3, #20]
 8000d90:	4619      	mov	r1, r3
 8000d92:	4b1c      	ldr	r3, [pc, #112]	; (8000e04 <SX1278_config+0x204>)
 8000d94:	5c5b      	ldrb	r3, [r3, r1]
 8000d96:	009b      	lsls	r3, r3, #2
 8000d98:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 8000d9a:	4413      	add	r3, r2
 8000d9c:	b2db      	uxtb	r3, r3
 8000d9e:	461a      	mov	r2, r3
 8000da0:	211e      	movs	r1, #30
 8000da2:	6878      	ldr	r0, [r7, #4]
 8000da4:	f7ff fe8f 	bl	8000ac6 <SX1278_SPIWrite>
	}

	SX1278_SPIWrite(module, LR_RegModemConfig3, 0x04);
 8000da8:	2204      	movs	r2, #4
 8000daa:	2126      	movs	r1, #38	; 0x26
 8000dac:	6878      	ldr	r0, [r7, #4]
 8000dae:	f7ff fe8a 	bl	8000ac6 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegSymbTimeoutLsb, 0x08); //RegSymbTimeoutLsb Timeout = 0x3FF(Max)
 8000db2:	2208      	movs	r2, #8
 8000db4:	211f      	movs	r1, #31
 8000db6:	6878      	ldr	r0, [r7, #4]
 8000db8:	f7ff fe85 	bl	8000ac6 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegPreambleMsb, 0x00); //RegPreambleMsb
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	2120      	movs	r1, #32
 8000dc0:	6878      	ldr	r0, [r7, #4]
 8000dc2:	f7ff fe80 	bl	8000ac6 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegPreambleLsb, 8); //RegPreambleLsb 8+4=12byte Preamble
 8000dc6:	2208      	movs	r2, #8
 8000dc8:	2121      	movs	r1, #33	; 0x21
 8000dca:	6878      	ldr	r0, [r7, #4]
 8000dcc:	f7ff fe7b 	bl	8000ac6 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, REG_LR_DIOMAPPING2, 0x01); //RegDioMapping2 DIO5=00, DIO4=01
 8000dd0:	2201      	movs	r2, #1
 8000dd2:	2141      	movs	r1, #65	; 0x41
 8000dd4:	6878      	ldr	r0, [r7, #4]
 8000dd6:	f7ff fe76 	bl	8000ac6 <SX1278_SPIWrite>
	module->readBytes = 0;
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	2200      	movs	r2, #0
 8000dde:	f883 2117 	strb.w	r2, [r3, #279]	; 0x117
	SX1278_standby(module); //Entry standby mode
 8000de2:	6878      	ldr	r0, [r7, #4]
 8000de4:	f000 f810 	bl	8000e08 <SX1278_standby>
}
 8000de8:	bf00      	nop
 8000dea:	3718      	adds	r7, #24
 8000dec:	46bd      	mov	sp, r7
 8000dee:	bd80      	pop	{r7, pc}
 8000df0:	01e84800 	.word	0x01e84800
 8000df4:	08008a0c 	.word	0x08008a0c
 8000df8:	08008a10 	.word	0x08008a10
 8000dfc:	08008a18 	.word	0x08008a18
 8000e00:	08008a24 	.word	0x08008a24
 8000e04:	08008a28 	.word	0x08008a28

08000e08 <SX1278_standby>:

void SX1278_standby(SX1278_t *module) {
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b082      	sub	sp, #8
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegOpMode, 0x09);
 8000e10:	2209      	movs	r2, #9
 8000e12:	2101      	movs	r1, #1
 8000e14:	6878      	ldr	r0, [r7, #4]
 8000e16:	f7ff fe56 	bl	8000ac6 <SX1278_SPIWrite>
	module->status = STANDBY;
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	2201      	movs	r2, #1
 8000e1e:	759a      	strb	r2, [r3, #22]
}
 8000e20:	bf00      	nop
 8000e22:	3708      	adds	r7, #8
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bd80      	pop	{r7, pc}

08000e28 <SX1278_sleep>:

void SX1278_sleep(SX1278_t *module) {
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b082      	sub	sp, #8
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegOpMode, 0x08);
 8000e30:	2208      	movs	r2, #8
 8000e32:	2101      	movs	r1, #1
 8000e34:	6878      	ldr	r0, [r7, #4]
 8000e36:	f7ff fe46 	bl	8000ac6 <SX1278_SPIWrite>
	module->status = SLEEP;
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	759a      	strb	r2, [r3, #22]
}
 8000e40:	bf00      	nop
 8000e42:	3708      	adds	r7, #8
 8000e44:	46bd      	mov	sp, r7
 8000e46:	bd80      	pop	{r7, pc}

08000e48 <SX1278_entryLoRa>:

void SX1278_entryLoRa(SX1278_t *module) {
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b082      	sub	sp, #8
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegOpMode, 0x88);
 8000e50:	2288      	movs	r2, #136	; 0x88
 8000e52:	2101      	movs	r1, #1
 8000e54:	6878      	ldr	r0, [r7, #4]
 8000e56:	f7ff fe36 	bl	8000ac6 <SX1278_SPIWrite>
}
 8000e5a:	bf00      	nop
 8000e5c:	3708      	adds	r7, #8
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	bd80      	pop	{r7, pc}

08000e62 <SX1278_clearLoRaIrq>:

void SX1278_clearLoRaIrq(SX1278_t *module) {
 8000e62:	b580      	push	{r7, lr}
 8000e64:	b082      	sub	sp, #8
 8000e66:	af00      	add	r7, sp, #0
 8000e68:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegIrqFlags, 0xFF);
 8000e6a:	22ff      	movs	r2, #255	; 0xff
 8000e6c:	2112      	movs	r1, #18
 8000e6e:	6878      	ldr	r0, [r7, #4]
 8000e70:	f7ff fe29 	bl	8000ac6 <SX1278_SPIWrite>
}
 8000e74:	bf00      	nop
 8000e76:	3708      	adds	r7, #8
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	bd80      	pop	{r7, pc}

08000e7c <SX1278_LoRaEntryRx>:

int SX1278_LoRaEntryRx(SX1278_t *module, uint8_t length, uint32_t timeout) {
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b086      	sub	sp, #24
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	60f8      	str	r0, [r7, #12]
 8000e84:	460b      	mov	r3, r1
 8000e86:	607a      	str	r2, [r7, #4]
 8000e88:	72fb      	strb	r3, [r7, #11]
	uint8_t addr;

	module->packetLength = length;
 8000e8a:	68fb      	ldr	r3, [r7, #12]
 8000e8c:	7afa      	ldrb	r2, [r7, #11]
 8000e8e:	755a      	strb	r2, [r3, #21]

	SX1278_config(module);		//Setting base parameter
 8000e90:	68f8      	ldr	r0, [r7, #12]
 8000e92:	f7ff feb5 	bl	8000c00 <SX1278_config>
	SX1278_SPIWrite(module, REG_LR_PADAC, 0x84);	//Normal and RX
 8000e96:	2284      	movs	r2, #132	; 0x84
 8000e98:	214d      	movs	r1, #77	; 0x4d
 8000e9a:	68f8      	ldr	r0, [r7, #12]
 8000e9c:	f7ff fe13 	bl	8000ac6 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegHopPeriod, 0xFF);	//No FHSS
 8000ea0:	22ff      	movs	r2, #255	; 0xff
 8000ea2:	2124      	movs	r1, #36	; 0x24
 8000ea4:	68f8      	ldr	r0, [r7, #12]
 8000ea6:	f7ff fe0e 	bl	8000ac6 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, REG_LR_DIOMAPPING1, 0x01);//DIO=00,DIO1=00,DIO2=00, DIO3=01
 8000eaa:	2201      	movs	r2, #1
 8000eac:	2140      	movs	r1, #64	; 0x40
 8000eae:	68f8      	ldr	r0, [r7, #12]
 8000eb0:	f7ff fe09 	bl	8000ac6 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegIrqFlagsMask, 0x3F);//Open RxDone interrupt & Timeout
 8000eb4:	223f      	movs	r2, #63	; 0x3f
 8000eb6:	2111      	movs	r1, #17
 8000eb8:	68f8      	ldr	r0, [r7, #12]
 8000eba:	f7ff fe04 	bl	8000ac6 <SX1278_SPIWrite>
	SX1278_clearLoRaIrq(module);
 8000ebe:	68f8      	ldr	r0, [r7, #12]
 8000ec0:	f7ff ffcf 	bl	8000e62 <SX1278_clearLoRaIrq>
	SX1278_SPIWrite(module, LR_RegPayloadLength, length);//Payload Length 21byte(this register must difine when the data long of one byte in SF is 6)
 8000ec4:	7afb      	ldrb	r3, [r7, #11]
 8000ec6:	461a      	mov	r2, r3
 8000ec8:	2122      	movs	r1, #34	; 0x22
 8000eca:	68f8      	ldr	r0, [r7, #12]
 8000ecc:	f7ff fdfb 	bl	8000ac6 <SX1278_SPIWrite>
	addr = SX1278_SPIRead(module, LR_RegFifoRxBaseAddr); //Read RxBaseAddr
 8000ed0:	210f      	movs	r1, #15
 8000ed2:	68f8      	ldr	r0, [r7, #12]
 8000ed4:	f7ff fdd8 	bl	8000a88 <SX1278_SPIRead>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	75fb      	strb	r3, [r7, #23]
	SX1278_SPIWrite(module, LR_RegFifoAddrPtr, addr); //RxBaseAddr->FiFoAddrPtr
 8000edc:	7dfb      	ldrb	r3, [r7, #23]
 8000ede:	461a      	mov	r2, r3
 8000ee0:	210d      	movs	r1, #13
 8000ee2:	68f8      	ldr	r0, [r7, #12]
 8000ee4:	f7ff fdef 	bl	8000ac6 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegOpMode, 0x8d);	//Mode//Low Frequency Mode
 8000ee8:	228d      	movs	r2, #141	; 0x8d
 8000eea:	2101      	movs	r1, #1
 8000eec:	68f8      	ldr	r0, [r7, #12]
 8000eee:	f7ff fdea 	bl	8000ac6 <SX1278_SPIWrite>
	//SX1278_SPIWrite(module, LR_RegOpMode,0x05);	//Continuous Rx Mode //High Frequency Mode
	module->readBytes = 0;
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	f883 2117 	strb.w	r2, [r3, #279]	; 0x117

	while (1) {
		if ((SX1278_SPIRead(module, LR_RegModemStat) & 0x04) == 0x04) {	//Rx-on going RegModemStat
 8000efa:	2118      	movs	r1, #24
 8000efc:	68f8      	ldr	r0, [r7, #12]
 8000efe:	f7ff fdc3 	bl	8000a88 <SX1278_SPIRead>
 8000f02:	4603      	mov	r3, r0
 8000f04:	f003 0304 	and.w	r3, r3, #4
 8000f08:	2b04      	cmp	r3, #4
 8000f0a:	d104      	bne.n	8000f16 <SX1278_LoRaEntryRx+0x9a>
			module->status = RX;
 8000f0c:	68fb      	ldr	r3, [r7, #12]
 8000f0e:	2203      	movs	r2, #3
 8000f10:	759a      	strb	r2, [r3, #22]
			return 1;
 8000f12:	2301      	movs	r3, #1
 8000f14:	e013      	b.n	8000f3e <SX1278_LoRaEntryRx+0xc2>
		}
		if (--timeout == 0) {
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	3b01      	subs	r3, #1
 8000f1a:	607b      	str	r3, [r7, #4]
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d109      	bne.n	8000f36 <SX1278_LoRaEntryRx+0xba>
			SX1278_hw_Reset(module->hw);
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	4618      	mov	r0, r3
 8000f28:	f000 f967 	bl	80011fa <SX1278_hw_Reset>
			SX1278_config(module);
 8000f2c:	68f8      	ldr	r0, [r7, #12]
 8000f2e:	f7ff fe67 	bl	8000c00 <SX1278_config>
			return 0;
 8000f32:	2300      	movs	r3, #0
 8000f34:	e003      	b.n	8000f3e <SX1278_LoRaEntryRx+0xc2>
		}
		SX1278_hw_DelayMs(1);
 8000f36:	2001      	movs	r0, #1
 8000f38:	f000 f9c9 	bl	80012ce <SX1278_hw_DelayMs>
		if ((SX1278_SPIRead(module, LR_RegModemStat) & 0x04) == 0x04) {	//Rx-on going RegModemStat
 8000f3c:	e7dd      	b.n	8000efa <SX1278_LoRaEntryRx+0x7e>
	}
}
 8000f3e:	4618      	mov	r0, r3
 8000f40:	3718      	adds	r7, #24
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bd80      	pop	{r7, pc}

08000f46 <SX1278_LoRaRxPacket>:

uint8_t SX1278_LoRaRxPacket(SX1278_t *module) {
 8000f46:	b580      	push	{r7, lr}
 8000f48:	b084      	sub	sp, #16
 8000f4a:	af00      	add	r7, sp, #0
 8000f4c:	6078      	str	r0, [r7, #4]
	unsigned char addr;
	unsigned char packet_size;

	if (SX1278_hw_GetDIO0(module->hw)) {
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	4618      	mov	r0, r3
 8000f54:	f000 f9c6 	bl	80012e4 <SX1278_hw_GetDIO0>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d030      	beq.n	8000fc0 <SX1278_LoRaRxPacket+0x7a>
		memset(module->rxBuffer, 0x00, SX1278_MAX_PACKET);
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	3317      	adds	r3, #23
 8000f62:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000f66:	2100      	movs	r1, #0
 8000f68:	4618      	mov	r0, r3
 8000f6a:	f006 ff09 	bl	8007d80 <memset>

		addr = SX1278_SPIRead(module, LR_RegFifoRxCurrentaddr); //last packet addr
 8000f6e:	2110      	movs	r1, #16
 8000f70:	6878      	ldr	r0, [r7, #4]
 8000f72:	f7ff fd89 	bl	8000a88 <SX1278_SPIRead>
 8000f76:	4603      	mov	r3, r0
 8000f78:	73bb      	strb	r3, [r7, #14]
		SX1278_SPIWrite(module, LR_RegFifoAddrPtr, addr); //RxBaseAddr -> FiFoAddrPtr
 8000f7a:	7bbb      	ldrb	r3, [r7, #14]
 8000f7c:	461a      	mov	r2, r3
 8000f7e:	210d      	movs	r1, #13
 8000f80:	6878      	ldr	r0, [r7, #4]
 8000f82:	f7ff fda0 	bl	8000ac6 <SX1278_SPIWrite>

		if (module->LoRa_SF == SX1278_LORA_SF_6) { //When SpreadFactor is six,will used Implicit Header mode(Excluding internal packet length)
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	7c5b      	ldrb	r3, [r3, #17]
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d103      	bne.n	8000f96 <SX1278_LoRaRxPacket+0x50>
			packet_size = module->packetLength;
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	7d5b      	ldrb	r3, [r3, #21]
 8000f92:	73fb      	strb	r3, [r7, #15]
 8000f94:	e005      	b.n	8000fa2 <SX1278_LoRaRxPacket+0x5c>
		} else {
			packet_size = SX1278_SPIRead(module, LR_RegRxNbBytes); //Number for received bytes
 8000f96:	2113      	movs	r1, #19
 8000f98:	6878      	ldr	r0, [r7, #4]
 8000f9a:	f7ff fd75 	bl	8000a88 <SX1278_SPIRead>
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	73fb      	strb	r3, [r7, #15]
		}

		SX1278_SPIBurstRead(module, 0x00, module->rxBuffer, packet_size);
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	f103 0217 	add.w	r2, r3, #23
 8000fa8:	7bfb      	ldrb	r3, [r7, #15]
 8000faa:	2100      	movs	r1, #0
 8000fac:	6878      	ldr	r0, [r7, #4]
 8000fae:	f7ff fdb3 	bl	8000b18 <SX1278_SPIBurstRead>
		module->readBytes = packet_size;
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	7bfa      	ldrb	r2, [r7, #15]
 8000fb6:	f883 2117 	strb.w	r2, [r3, #279]	; 0x117
		SX1278_clearLoRaIrq(module);
 8000fba:	6878      	ldr	r0, [r7, #4]
 8000fbc:	f7ff ff51 	bl	8000e62 <SX1278_clearLoRaIrq>
	}
	return module->readBytes;
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	f893 3117 	ldrb.w	r3, [r3, #279]	; 0x117
}
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	3710      	adds	r7, #16
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}

08000fce <SX1278_LoRaEntryTx>:

int SX1278_LoRaEntryTx(SX1278_t *module, uint8_t length, uint32_t timeout) {
 8000fce:	b580      	push	{r7, lr}
 8000fd0:	b086      	sub	sp, #24
 8000fd2:	af00      	add	r7, sp, #0
 8000fd4:	60f8      	str	r0, [r7, #12]
 8000fd6:	460b      	mov	r3, r1
 8000fd8:	607a      	str	r2, [r7, #4]
 8000fda:	72fb      	strb	r3, [r7, #11]
	uint8_t addr;
	uint8_t temp;

	module->packetLength = length;
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	7afa      	ldrb	r2, [r7, #11]
 8000fe0:	755a      	strb	r2, [r3, #21]

	SX1278_config(module); //setting base parameter
 8000fe2:	68f8      	ldr	r0, [r7, #12]
 8000fe4:	f7ff fe0c 	bl	8000c00 <SX1278_config>
	SX1278_SPIWrite(module, REG_LR_PADAC, 0x87);	//Tx for 20dBm
 8000fe8:	2287      	movs	r2, #135	; 0x87
 8000fea:	214d      	movs	r1, #77	; 0x4d
 8000fec:	68f8      	ldr	r0, [r7, #12]
 8000fee:	f7ff fd6a 	bl	8000ac6 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegHopPeriod, 0x00); //RegHopPeriod NO FHSS
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	2124      	movs	r1, #36	; 0x24
 8000ff6:	68f8      	ldr	r0, [r7, #12]
 8000ff8:	f7ff fd65 	bl	8000ac6 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, REG_LR_DIOMAPPING1, 0x41); //DIO0=01, DIO1=00,DIO2=00, DIO3=01
 8000ffc:	2241      	movs	r2, #65	; 0x41
 8000ffe:	2140      	movs	r1, #64	; 0x40
 8001000:	68f8      	ldr	r0, [r7, #12]
 8001002:	f7ff fd60 	bl	8000ac6 <SX1278_SPIWrite>
	SX1278_clearLoRaIrq(module);
 8001006:	68f8      	ldr	r0, [r7, #12]
 8001008:	f7ff ff2b 	bl	8000e62 <SX1278_clearLoRaIrq>
	SX1278_SPIWrite(module, LR_RegIrqFlagsMask, 0xF7); //Open TxDone interrupt
 800100c:	22f7      	movs	r2, #247	; 0xf7
 800100e:	2111      	movs	r1, #17
 8001010:	68f8      	ldr	r0, [r7, #12]
 8001012:	f7ff fd58 	bl	8000ac6 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegPayloadLength, length); //RegPayloadLength 21byte
 8001016:	7afb      	ldrb	r3, [r7, #11]
 8001018:	461a      	mov	r2, r3
 800101a:	2122      	movs	r1, #34	; 0x22
 800101c:	68f8      	ldr	r0, [r7, #12]
 800101e:	f7ff fd52 	bl	8000ac6 <SX1278_SPIWrite>
	addr = SX1278_SPIRead(module, LR_RegFifoTxBaseAddr); //RegFiFoTxBaseAddr
 8001022:	210e      	movs	r1, #14
 8001024:	68f8      	ldr	r0, [r7, #12]
 8001026:	f7ff fd2f 	bl	8000a88 <SX1278_SPIRead>
 800102a:	4603      	mov	r3, r0
 800102c:	75fb      	strb	r3, [r7, #23]
	SX1278_SPIWrite(module, LR_RegFifoAddrPtr, addr); //RegFifoAddrPtr
 800102e:	7dfb      	ldrb	r3, [r7, #23]
 8001030:	461a      	mov	r2, r3
 8001032:	210d      	movs	r1, #13
 8001034:	68f8      	ldr	r0, [r7, #12]
 8001036:	f7ff fd46 	bl	8000ac6 <SX1278_SPIWrite>

	while (1) {
		temp = SX1278_SPIRead(module, LR_RegPayloadLength);
 800103a:	2122      	movs	r1, #34	; 0x22
 800103c:	68f8      	ldr	r0, [r7, #12]
 800103e:	f7ff fd23 	bl	8000a88 <SX1278_SPIRead>
 8001042:	4603      	mov	r3, r0
 8001044:	75bb      	strb	r3, [r7, #22]
		if (temp == length) {
 8001046:	7dba      	ldrb	r2, [r7, #22]
 8001048:	7afb      	ldrb	r3, [r7, #11]
 800104a:	429a      	cmp	r2, r3
 800104c:	d104      	bne.n	8001058 <SX1278_LoRaEntryTx+0x8a>
			module->status = TX;
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	2202      	movs	r2, #2
 8001052:	759a      	strb	r2, [r3, #22]
			return 1;
 8001054:	2301      	movs	r3, #1
 8001056:	e00e      	b.n	8001076 <SX1278_LoRaEntryTx+0xa8>
		}

		if (--timeout == 0) {
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	3b01      	subs	r3, #1
 800105c:	607b      	str	r3, [r7, #4]
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	2b00      	cmp	r3, #0
 8001062:	d1ea      	bne.n	800103a <SX1278_LoRaEntryTx+0x6c>
			SX1278_hw_Reset(module->hw);
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	4618      	mov	r0, r3
 800106a:	f000 f8c6 	bl	80011fa <SX1278_hw_Reset>
			SX1278_config(module);
 800106e:	68f8      	ldr	r0, [r7, #12]
 8001070:	f7ff fdc6 	bl	8000c00 <SX1278_config>
			return 0;
 8001074:	2300      	movs	r3, #0
		}
	}
}
 8001076:	4618      	mov	r0, r3
 8001078:	3718      	adds	r7, #24
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}

0800107e <SX1278_LoRaTxPacket>:

int SX1278_LoRaTxPacket(SX1278_t *module, uint8_t *txBuffer, uint8_t length,
		uint32_t timeout) {
 800107e:	b580      	push	{r7, lr}
 8001080:	b084      	sub	sp, #16
 8001082:	af00      	add	r7, sp, #0
 8001084:	60f8      	str	r0, [r7, #12]
 8001086:	60b9      	str	r1, [r7, #8]
 8001088:	603b      	str	r3, [r7, #0]
 800108a:	4613      	mov	r3, r2
 800108c:	71fb      	strb	r3, [r7, #7]
	SX1278_SPIBurstWrite(module, 0x00, txBuffer, length);
 800108e:	79fb      	ldrb	r3, [r7, #7]
 8001090:	68ba      	ldr	r2, [r7, #8]
 8001092:	2100      	movs	r1, #0
 8001094:	68f8      	ldr	r0, [r7, #12]
 8001096:	f7ff fd78 	bl	8000b8a <SX1278_SPIBurstWrite>
	SX1278_SPIWrite(module, LR_RegOpMode, 0x8b);	//Tx Mode
 800109a:	228b      	movs	r2, #139	; 0x8b
 800109c:	2101      	movs	r1, #1
 800109e:	68f8      	ldr	r0, [r7, #12]
 80010a0:	f7ff fd11 	bl	8000ac6 <SX1278_SPIWrite>
	while (1) {
		if (SX1278_hw_GetDIO0(module->hw)) { //if(Get_NIRQ()) //Packet send over
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	4618      	mov	r0, r3
 80010aa:	f000 f91b 	bl	80012e4 <SX1278_hw_GetDIO0>
 80010ae:	4603      	mov	r3, r0
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d00b      	beq.n	80010cc <SX1278_LoRaTxPacket+0x4e>
			SX1278_SPIRead(module, LR_RegIrqFlags);
 80010b4:	2112      	movs	r1, #18
 80010b6:	68f8      	ldr	r0, [r7, #12]
 80010b8:	f7ff fce6 	bl	8000a88 <SX1278_SPIRead>
			SX1278_clearLoRaIrq(module); //Clear irq
 80010bc:	68f8      	ldr	r0, [r7, #12]
 80010be:	f7ff fed0 	bl	8000e62 <SX1278_clearLoRaIrq>
			SX1278_standby(module); //Entry Standby mode
 80010c2:	68f8      	ldr	r0, [r7, #12]
 80010c4:	f7ff fea0 	bl	8000e08 <SX1278_standby>
			return 1;
 80010c8:	2301      	movs	r3, #1
 80010ca:	e013      	b.n	80010f4 <SX1278_LoRaTxPacket+0x76>
		}

		if (--timeout == 0) {
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	3b01      	subs	r3, #1
 80010d0:	603b      	str	r3, [r7, #0]
 80010d2:	683b      	ldr	r3, [r7, #0]
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d109      	bne.n	80010ec <SX1278_LoRaTxPacket+0x6e>
			SX1278_hw_Reset(module->hw);
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	4618      	mov	r0, r3
 80010de:	f000 f88c 	bl	80011fa <SX1278_hw_Reset>
			SX1278_config(module);
 80010e2:	68f8      	ldr	r0, [r7, #12]
 80010e4:	f7ff fd8c 	bl	8000c00 <SX1278_config>
			return 0;
 80010e8:	2300      	movs	r3, #0
 80010ea:	e003      	b.n	80010f4 <SX1278_LoRaTxPacket+0x76>
		}
		SX1278_hw_DelayMs(1);
 80010ec:	2001      	movs	r0, #1
 80010ee:	f000 f8ee 	bl	80012ce <SX1278_hw_DelayMs>
		if (SX1278_hw_GetDIO0(module->hw)) { //if(Get_NIRQ()) //Packet send over
 80010f2:	e7d7      	b.n	80010a4 <SX1278_LoRaTxPacket+0x26>
	}
}
 80010f4:	4618      	mov	r0, r3
 80010f6:	3710      	adds	r7, #16
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd80      	pop	{r7, pc}

080010fc <SX1278_init>:

void SX1278_init(SX1278_t *module, uint64_t frequency, uint8_t power,
		uint8_t LoRa_SF, uint8_t LoRa_BW, uint8_t LoRa_CR,
		uint8_t LoRa_CRC_sum, uint8_t packetLength) {
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b084      	sub	sp, #16
 8001100:	af00      	add	r7, sp, #0
 8001102:	60f8      	str	r0, [r7, #12]
 8001104:	e9c7 2300 	strd	r2, r3, [r7]
	SX1278_hw_init(module->hw);
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	4618      	mov	r0, r3
 800110e:	f000 f848 	bl	80011a2 <SX1278_hw_init>
	module->frequency = frequency;
 8001112:	68f9      	ldr	r1, [r7, #12]
 8001114:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001118:	e9c1 2302 	strd	r2, r3, [r1, #8]
	module->power = power;
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	7e3a      	ldrb	r2, [r7, #24]
 8001120:	741a      	strb	r2, [r3, #16]
	module->LoRa_SF = LoRa_SF;
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	7f3a      	ldrb	r2, [r7, #28]
 8001126:	745a      	strb	r2, [r3, #17]
	module->LoRa_BW = LoRa_BW;
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	f897 2020 	ldrb.w	r2, [r7, #32]
 800112e:	749a      	strb	r2, [r3, #18]
	module->LoRa_CR = LoRa_CR;
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8001136:	74da      	strb	r2, [r3, #19]
	module->LoRa_CRC_sum = LoRa_CRC_sum;
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 800113e:	751a      	strb	r2, [r3, #20]
	module->packetLength = packetLength;
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8001146:	755a      	strb	r2, [r3, #21]
	SX1278_config(module);
 8001148:	68f8      	ldr	r0, [r7, #12]
 800114a:	f7ff fd59 	bl	8000c00 <SX1278_config>
}
 800114e:	bf00      	nop
 8001150:	3710      	adds	r7, #16
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}

08001156 <SX1278_read>:

uint8_t SX1278_available(SX1278_t *module) {
	return SX1278_LoRaRxPacket(module);
}

uint8_t SX1278_read(SX1278_t *module, uint8_t *rxBuf, uint8_t length) {
 8001156:	b580      	push	{r7, lr}
 8001158:	b084      	sub	sp, #16
 800115a:	af00      	add	r7, sp, #0
 800115c:	60f8      	str	r0, [r7, #12]
 800115e:	60b9      	str	r1, [r7, #8]
 8001160:	4613      	mov	r3, r2
 8001162:	71fb      	strb	r3, [r7, #7]
	if (length != module->readBytes)
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	f893 3117 	ldrb.w	r3, [r3, #279]	; 0x117
 800116a:	79fa      	ldrb	r2, [r7, #7]
 800116c:	429a      	cmp	r2, r3
 800116e:	d003      	beq.n	8001178 <SX1278_read+0x22>
		length = module->readBytes;
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	f893 3117 	ldrb.w	r3, [r3, #279]	; 0x117
 8001176:	71fb      	strb	r3, [r7, #7]
	memcpy(rxBuf, module->rxBuffer, length);
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	3317      	adds	r3, #23
 800117c:	79fa      	ldrb	r2, [r7, #7]
 800117e:	4619      	mov	r1, r3
 8001180:	68b8      	ldr	r0, [r7, #8]
 8001182:	f006 fdef 	bl	8007d64 <memcpy>
	rxBuf[length] = '\0';
 8001186:	79fb      	ldrb	r3, [r7, #7]
 8001188:	68ba      	ldr	r2, [r7, #8]
 800118a:	4413      	add	r3, r2
 800118c:	2200      	movs	r2, #0
 800118e:	701a      	strb	r2, [r3, #0]
	module->readBytes = 0;
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	2200      	movs	r2, #0
 8001194:	f883 2117 	strb.w	r2, [r3, #279]	; 0x117
	return length;
 8001198:	79fb      	ldrb	r3, [r7, #7]
}
 800119a:	4618      	mov	r0, r3
 800119c:	3710      	adds	r7, #16
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}

080011a2 <SX1278_hw_init>:

#include "SX1278_hw.h"
#include <string.h>


__weak void SX1278_hw_init(SX1278_hw_t *hw) {
 80011a2:	b580      	push	{r7, lr}
 80011a4:	b082      	sub	sp, #8
 80011a6:	af00      	add	r7, sp, #0
 80011a8:	6078      	str	r0, [r7, #4]
	SX1278_hw_SetNSS(hw, 1);
 80011aa:	2101      	movs	r1, #1
 80011ac:	6878      	ldr	r0, [r7, #4]
 80011ae:	f000 f80d 	bl	80011cc <SX1278_hw_SetNSS>
	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_SET);
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	6858      	ldr	r0, [r3, #4]
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	b29b      	uxth	r3, r3
 80011bc:	2201      	movs	r2, #1
 80011be:	4619      	mov	r1, r3
 80011c0:	f001 fc6d 	bl	8002a9e <HAL_GPIO_WritePin>
}
 80011c4:	bf00      	nop
 80011c6:	3708      	adds	r7, #8
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}

080011cc <SX1278_hw_SetNSS>:

__weak void SX1278_hw_SetNSS(SX1278_hw_t *hw, int value) {
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
 80011d4:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(hw->nss.port, hw->nss.pin,
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	6958      	ldr	r0, [r3, #20]
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	691b      	ldr	r3, [r3, #16]
 80011de:	b299      	uxth	r1, r3
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	2b01      	cmp	r3, #1
 80011e4:	bf0c      	ite	eq
 80011e6:	2301      	moveq	r3, #1
 80011e8:	2300      	movne	r3, #0
 80011ea:	b2db      	uxtb	r3, r3
 80011ec:	461a      	mov	r2, r3
 80011ee:	f001 fc56 	bl	8002a9e <HAL_GPIO_WritePin>
			(value == 1) ? GPIO_PIN_SET : GPIO_PIN_RESET);
}
 80011f2:	bf00      	nop
 80011f4:	3708      	adds	r7, #8
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}

080011fa <SX1278_hw_Reset>:

__weak void SX1278_hw_Reset(SX1278_hw_t *hw) {
 80011fa:	b580      	push	{r7, lr}
 80011fc:	b082      	sub	sp, #8
 80011fe:	af00      	add	r7, sp, #0
 8001200:	6078      	str	r0, [r7, #4]
	SX1278_hw_SetNSS(hw, 1);
 8001202:	2101      	movs	r1, #1
 8001204:	6878      	ldr	r0, [r7, #4]
 8001206:	f7ff ffe1 	bl	80011cc <SX1278_hw_SetNSS>
	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_RESET);
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	6858      	ldr	r0, [r3, #4]
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	b29b      	uxth	r3, r3
 8001214:	2200      	movs	r2, #0
 8001216:	4619      	mov	r1, r3
 8001218:	f001 fc41 	bl	8002a9e <HAL_GPIO_WritePin>

	SX1278_hw_DelayMs(1);
 800121c:	2001      	movs	r0, #1
 800121e:	f000 f856 	bl	80012ce <SX1278_hw_DelayMs>

	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_SET);
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	6858      	ldr	r0, [r3, #4]
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	b29b      	uxth	r3, r3
 800122c:	2201      	movs	r2, #1
 800122e:	4619      	mov	r1, r3
 8001230:	f001 fc35 	bl	8002a9e <HAL_GPIO_WritePin>

	SX1278_hw_DelayMs(100);
 8001234:	2064      	movs	r0, #100	; 0x64
 8001236:	f000 f84a 	bl	80012ce <SX1278_hw_DelayMs>
}
 800123a:	bf00      	nop
 800123c:	3708      	adds	r7, #8
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}

08001242 <SX1278_hw_SPICommand>:

__weak void SX1278_hw_SPICommand(SX1278_hw_t *hw, uint8_t cmd) {
 8001242:	b580      	push	{r7, lr}
 8001244:	b082      	sub	sp, #8
 8001246:	af00      	add	r7, sp, #0
 8001248:	6078      	str	r0, [r7, #4]
 800124a:	460b      	mov	r3, r1
 800124c:	70fb      	strb	r3, [r7, #3]
	SX1278_hw_SetNSS(hw, 0);
 800124e:	2100      	movs	r1, #0
 8001250:	6878      	ldr	r0, [r7, #4]
 8001252:	f7ff ffbb 	bl	80011cc <SX1278_hw_SetNSS>
	HAL_SPI_Transmit(hw->spi, &cmd, 1, 1000);
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	6998      	ldr	r0, [r3, #24]
 800125a:	1cf9      	adds	r1, r7, #3
 800125c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001260:	2201      	movs	r2, #1
 8001262:	f003 f9e1 	bl	8004628 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(hw->spi) != HAL_SPI_STATE_READY)
 8001266:	bf00      	nop
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	699b      	ldr	r3, [r3, #24]
 800126c:	4618      	mov	r0, r3
 800126e:	f003 fcc8 	bl	8004c02 <HAL_SPI_GetState>
 8001272:	4603      	mov	r3, r0
 8001274:	2b01      	cmp	r3, #1
 8001276:	d1f7      	bne.n	8001268 <SX1278_hw_SPICommand+0x26>
		;
}
 8001278:	bf00      	nop
 800127a:	bf00      	nop
 800127c:	3708      	adds	r7, #8
 800127e:	46bd      	mov	sp, r7
 8001280:	bd80      	pop	{r7, pc}

08001282 <SX1278_hw_SPIReadByte>:

__weak uint8_t SX1278_hw_SPIReadByte(SX1278_hw_t *hw) {
 8001282:	b580      	push	{r7, lr}
 8001284:	b086      	sub	sp, #24
 8001286:	af02      	add	r7, sp, #8
 8001288:	6078      	str	r0, [r7, #4]
	uint8_t txByte = 0x00;
 800128a:	2300      	movs	r3, #0
 800128c:	73fb      	strb	r3, [r7, #15]
	uint8_t rxByte = 0x00;
 800128e:	2300      	movs	r3, #0
 8001290:	73bb      	strb	r3, [r7, #14]

	SX1278_hw_SetNSS(hw, 0);
 8001292:	2100      	movs	r1, #0
 8001294:	6878      	ldr	r0, [r7, #4]
 8001296:	f7ff ff99 	bl	80011cc <SX1278_hw_SetNSS>
	HAL_SPI_TransmitReceive(hw->spi, &txByte, &rxByte, 1, 1000);
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	6998      	ldr	r0, [r3, #24]
 800129e:	f107 020e 	add.w	r2, r7, #14
 80012a2:	f107 010f 	add.w	r1, r7, #15
 80012a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012aa:	9300      	str	r3, [sp, #0]
 80012ac:	2301      	movs	r3, #1
 80012ae:	f003 faff 	bl	80048b0 <HAL_SPI_TransmitReceive>
	while (HAL_SPI_GetState(hw->spi) != HAL_SPI_STATE_READY)
 80012b2:	bf00      	nop
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	699b      	ldr	r3, [r3, #24]
 80012b8:	4618      	mov	r0, r3
 80012ba:	f003 fca2 	bl	8004c02 <HAL_SPI_GetState>
 80012be:	4603      	mov	r3, r0
 80012c0:	2b01      	cmp	r3, #1
 80012c2:	d1f7      	bne.n	80012b4 <SX1278_hw_SPIReadByte+0x32>
		;
	return rxByte;
 80012c4:	7bbb      	ldrb	r3, [r7, #14]
}
 80012c6:	4618      	mov	r0, r3
 80012c8:	3710      	adds	r7, #16
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}

080012ce <SX1278_hw_DelayMs>:

__weak void SX1278_hw_DelayMs(uint32_t msec) {
 80012ce:	b580      	push	{r7, lr}
 80012d0:	b082      	sub	sp, #8
 80012d2:	af00      	add	r7, sp, #0
 80012d4:	6078      	str	r0, [r7, #4]
	HAL_Delay(msec);
 80012d6:	6878      	ldr	r0, [r7, #4]
 80012d8:	f000 ff30 	bl	800213c <HAL_Delay>
}
 80012dc:	bf00      	nop
 80012de:	3708      	adds	r7, #8
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bd80      	pop	{r7, pc}

080012e4 <SX1278_hw_GetDIO0>:

__weak int SX1278_hw_GetDIO0(SX1278_hw_t *hw) {
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b082      	sub	sp, #8
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
	return (HAL_GPIO_ReadPin(hw->dio0.port, hw->dio0.pin) == GPIO_PIN_SET);
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	68da      	ldr	r2, [r3, #12]
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	689b      	ldr	r3, [r3, #8]
 80012f4:	b29b      	uxth	r3, r3
 80012f6:	4619      	mov	r1, r3
 80012f8:	4610      	mov	r0, r2
 80012fa:	f001 fbb9 	bl	8002a70 <HAL_GPIO_ReadPin>
 80012fe:	4603      	mov	r3, r0
 8001300:	2b01      	cmp	r3, #1
 8001302:	bf0c      	ite	eq
 8001304:	2301      	moveq	r3, #1
 8001306:	2300      	movne	r3, #0
 8001308:	b2db      	uxtb	r3, r3
}
 800130a:	4618      	mov	r0, r3
 800130c:	3708      	adds	r7, #8
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}
	...

08001314 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001314:	b480      	push	{r7}
 8001316:	b085      	sub	sp, #20
 8001318:	af00      	add	r7, sp, #0
 800131a:	60f8      	str	r0, [r7, #12]
 800131c:	60b9      	str	r1, [r7, #8]
 800131e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	4a06      	ldr	r2, [pc, #24]	; (800133c <vApplicationGetIdleTaskMemory+0x28>)
 8001324:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001326:	68bb      	ldr	r3, [r7, #8]
 8001328:	4a05      	ldr	r2, [pc, #20]	; (8001340 <vApplicationGetIdleTaskMemory+0x2c>)
 800132a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	2280      	movs	r2, #128	; 0x80
 8001330:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001332:	bf00      	nop
 8001334:	3714      	adds	r7, #20
 8001336:	46bd      	mov	sp, r7
 8001338:	bc80      	pop	{r7}
 800133a:	4770      	bx	lr
 800133c:	20000094 	.word	0x20000094
 8001340:	20000148 	.word	0x20000148

08001344 <uart_printf>:
void TransmitTaskInit(void const * argument);
void SensorTaskInit(void const * argument);

/* USER CODE BEGIN PFP */
void uart_printf(const char *format,...)
{
 8001344:	b40f      	push	{r0, r1, r2, r3}
 8001346:	b580      	push	{r7, lr}
 8001348:	b0a2      	sub	sp, #136	; 0x88
 800134a:	af00      	add	r7, sp, #0
	char buff[128];
	va_list args;
	va_start(args, format);
 800134c:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001350:	603b      	str	r3, [r7, #0]
	int len = vsnprintf(buff, sizeof(buff), format, args);
 8001352:	1d38      	adds	r0, r7, #4
 8001354:	683b      	ldr	r3, [r7, #0]
 8001356:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 800135a:	2180      	movs	r1, #128	; 0x80
 800135c:	f006 fe18 	bl	8007f90 <vsniprintf>
 8001360:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
	va_end(args);

	if (len > 0) {
 8001364:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001368:	2b00      	cmp	r3, #0
 800136a:	dd0f      	ble.n	800138c <uart_printf+0x48>
	    if (len > sizeof(buff)) len = sizeof(buff);
 800136c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001370:	2b80      	cmp	r3, #128	; 0x80
 8001372:	d902      	bls.n	800137a <uart_printf+0x36>
 8001374:	2380      	movs	r3, #128	; 0x80
 8001376:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	    HAL_UART_Transmit(&huart1, (uint8_t*)buff, len, 500);
 800137a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800137e:	b29a      	uxth	r2, r3
 8001380:	1d39      	adds	r1, r7, #4
 8001382:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001386:	4805      	ldr	r0, [pc, #20]	; (800139c <uart_printf+0x58>)
 8001388:	f003 ff90 	bl	80052ac <HAL_UART_Transmit>
	}
}
 800138c:	bf00      	nop
 800138e:	3788      	adds	r7, #136	; 0x88
 8001390:	46bd      	mov	sp, r7
 8001392:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001396:	b004      	add	sp, #16
 8001398:	4770      	bx	lr
 800139a:	bf00      	nop
 800139c:	200011b0 	.word	0x200011b0

080013a0 <transmit_mode>:


int transmit_mode(uint8_t* buffer,uint32_t size)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b084      	sub	sp, #16
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
 80013a8:	6039      	str	r1, [r7, #0]
    HAL_Delay(100);
 80013aa:	2064      	movs	r0, #100	; 0x64
 80013ac:	f000 fec6 	bl	800213c <HAL_Delay>
    uart_printf("Sending package...\n");
 80013b0:	4820      	ldr	r0, [pc, #128]	; (8001434 <transmit_mode+0x94>)
 80013b2:	f7ff ffc7 	bl	8001344 <uart_printf>

    int ret = SX1278_LoRaEntryTx(&SX1278, size, 2000);
 80013b6:	683b      	ldr	r3, [r7, #0]
 80013b8:	b2db      	uxtb	r3, r3
 80013ba:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80013be:	4619      	mov	r1, r3
 80013c0:	481d      	ldr	r0, [pc, #116]	; (8001438 <transmit_mode+0x98>)
 80013c2:	f7ff fe04 	bl	8000fce <SX1278_LoRaEntryTx>
 80013c6:	60b8      	str	r0, [r7, #8]
    uart_printf("Entry: %d\n", ret);
 80013c8:	68b9      	ldr	r1, [r7, #8]
 80013ca:	481c      	ldr	r0, [pc, #112]	; (800143c <transmit_mode+0x9c>)
 80013cc:	f7ff ffba 	bl	8001344 <uart_printf>
    if (!ret) return 0;
 80013d0:	68bb      	ldr	r3, [r7, #8]
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d101      	bne.n	80013da <transmit_mode+0x3a>
 80013d6:	2300      	movs	r3, #0
 80013d8:	e028      	b.n	800142c <transmit_mode+0x8c>

    uart_printf("TX HEX: ");
 80013da:	4819      	ldr	r0, [pc, #100]	; (8001440 <transmit_mode+0xa0>)
 80013dc:	f7ff ffb2 	bl	8001344 <uart_printf>
    for(int i=0;i<size;i++)
 80013e0:	2300      	movs	r3, #0
 80013e2:	60fb      	str	r3, [r7, #12]
 80013e4:	e00a      	b.n	80013fc <transmit_mode+0x5c>
        uart_printf("%02X ", buffer[i]);
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	687a      	ldr	r2, [r7, #4]
 80013ea:	4413      	add	r3, r2
 80013ec:	781b      	ldrb	r3, [r3, #0]
 80013ee:	4619      	mov	r1, r3
 80013f0:	4814      	ldr	r0, [pc, #80]	; (8001444 <transmit_mode+0xa4>)
 80013f2:	f7ff ffa7 	bl	8001344 <uart_printf>
    for(int i=0;i<size;i++)
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	3301      	adds	r3, #1
 80013fa:	60fb      	str	r3, [r7, #12]
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	683a      	ldr	r2, [r7, #0]
 8001400:	429a      	cmp	r2, r3
 8001402:	d8f0      	bhi.n	80013e6 <transmit_mode+0x46>
    uart_printf("\n");
 8001404:	4810      	ldr	r0, [pc, #64]	; (8001448 <transmit_mode+0xa8>)
 8001406:	f7ff ff9d 	bl	8001344 <uart_printf>

    ret = SX1278_LoRaTxPacket(&SX1278, buffer, size, 2000);
 800140a:	683b      	ldr	r3, [r7, #0]
 800140c:	b2da      	uxtb	r2, r3
 800140e:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001412:	6879      	ldr	r1, [r7, #4]
 8001414:	4808      	ldr	r0, [pc, #32]	; (8001438 <transmit_mode+0x98>)
 8001416:	f7ff fe32 	bl	800107e <SX1278_LoRaTxPacket>
 800141a:	60b8      	str	r0, [r7, #8]

    uart_printf("Transmission: %d\n", ret);
 800141c:	68b9      	ldr	r1, [r7, #8]
 800141e:	480b      	ldr	r0, [pc, #44]	; (800144c <transmit_mode+0xac>)
 8001420:	f7ff ff90 	bl	8001344 <uart_printf>
    uart_printf("Package sent...\n");
 8001424:	480a      	ldr	r0, [pc, #40]	; (8001450 <transmit_mode+0xb0>)
 8001426:	f7ff ff8d 	bl	8001344 <uart_printf>

    return 1;
 800142a:	2301      	movs	r3, #1
}
 800142c:	4618      	mov	r0, r3
 800142e:	3710      	adds	r7, #16
 8001430:	46bd      	mov	sp, r7
 8001432:	bd80      	pop	{r7, pc}
 8001434:	08008720 	.word	0x08008720
 8001438:	20001250 	.word	0x20001250
 800143c:	08008734 	.word	0x08008734
 8001440:	08008740 	.word	0x08008740
 8001444:	0800874c 	.word	0x0800874c
 8001448:	08008754 	.word	0x08008754
 800144c:	08008758 	.word	0x08008758
 8001450:	0800876c 	.word	0x0800876c

08001454 <receive_mode>:

int receive_mode(uint8_t* buffer,uint32_t size)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b084      	sub	sp, #16
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
 800145c:	6039      	str	r1, [r7, #0]
    int ret;
    ret = SX1278_LoRaEntryRx(&SX1278, size, 2000);
 800145e:	683b      	ldr	r3, [r7, #0]
 8001460:	b2db      	uxtb	r3, r3
 8001462:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001466:	4619      	mov	r1, r3
 8001468:	4829      	ldr	r0, [pc, #164]	; (8001510 <receive_mode+0xbc>)
 800146a:	f7ff fd07 	bl	8000e7c <SX1278_LoRaEntryRx>
 800146e:	60b8      	str	r0, [r7, #8]
    uart_printf("enter receive mode: %d\n", ret);
 8001470:	68b9      	ldr	r1, [r7, #8]
 8001472:	4828      	ldr	r0, [pc, #160]	; (8001514 <receive_mode+0xc0>)
 8001474:	f7ff ff66 	bl	8001344 <uart_printf>
    if (!ret) return 0;
 8001478:	68bb      	ldr	r3, [r7, #8]
 800147a:	2b00      	cmp	r3, #0
 800147c:	d101      	bne.n	8001482 <receive_mode+0x2e>
 800147e:	2300      	movs	r3, #0
 8001480:	e041      	b.n	8001506 <receive_mode+0xb2>

    HAL_Delay(800);
 8001482:	f44f 7048 	mov.w	r0, #800	; 0x320
 8001486:	f000 fe59 	bl	800213c <HAL_Delay>

    uart_printf("Receiving package...\n");
 800148a:	4823      	ldr	r0, [pc, #140]	; (8001518 <receive_mode+0xc4>)
 800148c:	f7ff ff5a 	bl	8001344 <uart_printf>

    ret = SX1278_LoRaRxPacket(&SX1278);
 8001490:	481f      	ldr	r0, [pc, #124]	; (8001510 <receive_mode+0xbc>)
 8001492:	f7ff fd58 	bl	8000f46 <SX1278_LoRaRxPacket>
 8001496:	4603      	mov	r3, r0
 8001498:	60bb      	str	r3, [r7, #8]
    uart_printf("Received: %d bytes\n", ret);
 800149a:	68b9      	ldr	r1, [r7, #8]
 800149c:	481f      	ldr	r0, [pc, #124]	; (800151c <receive_mode+0xc8>)
 800149e:	f7ff ff51 	bl	8001344 <uart_printf>

    if (ret > 0)
 80014a2:	68bb      	ldr	r3, [r7, #8]
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	dd2a      	ble.n	80014fe <receive_mode+0xaa>
    {
        SX1278_read(&SX1278, buffer, ret);
 80014a8:	68bb      	ldr	r3, [r7, #8]
 80014aa:	b2db      	uxtb	r3, r3
 80014ac:	461a      	mov	r2, r3
 80014ae:	6879      	ldr	r1, [r7, #4]
 80014b0:	4817      	ldr	r0, [pc, #92]	; (8001510 <receive_mode+0xbc>)
 80014b2:	f7ff fe50 	bl	8001156 <SX1278_read>

        uart_printf("Content HEX: ");
 80014b6:	481a      	ldr	r0, [pc, #104]	; (8001520 <receive_mode+0xcc>)
 80014b8:	f7ff ff44 	bl	8001344 <uart_printf>
        for(int i=0;i<ret;i++)
 80014bc:	2300      	movs	r3, #0
 80014be:	60fb      	str	r3, [r7, #12]
 80014c0:	e016      	b.n	80014f0 <receive_mode+0x9c>
        {
            uart_printf("%02X ", buffer[i]);
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	687a      	ldr	r2, [r7, #4]
 80014c6:	4413      	add	r3, r2
 80014c8:	781b      	ldrb	r3, [r3, #0]
 80014ca:	4619      	mov	r1, r3
 80014cc:	4815      	ldr	r0, [pc, #84]	; (8001524 <receive_mode+0xd0>)
 80014ce:	f7ff ff39 	bl	8001344 <uart_printf>
            //get dest = ack
            if (i == 0) payload[i] = buffer[i];
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d108      	bne.n	80014ea <receive_mode+0x96>
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	687a      	ldr	r2, [r7, #4]
 80014dc:	4413      	add	r3, r2
 80014de:	7819      	ldrb	r1, [r3, #0]
 80014e0:	4a11      	ldr	r2, [pc, #68]	; (8001528 <receive_mode+0xd4>)
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	4413      	add	r3, r2
 80014e6:	460a      	mov	r2, r1
 80014e8:	701a      	strb	r2, [r3, #0]
        for(int i=0;i<ret;i++)
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	3301      	adds	r3, #1
 80014ee:	60fb      	str	r3, [r7, #12]
 80014f0:	68fa      	ldr	r2, [r7, #12]
 80014f2:	68bb      	ldr	r3, [r7, #8]
 80014f4:	429a      	cmp	r2, r3
 80014f6:	dbe4      	blt.n	80014c2 <receive_mode+0x6e>
        }
        uart_printf("\n");
 80014f8:	480c      	ldr	r0, [pc, #48]	; (800152c <receive_mode+0xd8>)
 80014fa:	f7ff ff23 	bl	8001344 <uart_printf>
    }

    uart_printf("Package received...\n");
 80014fe:	480c      	ldr	r0, [pc, #48]	; (8001530 <receive_mode+0xdc>)
 8001500:	f7ff ff20 	bl	8001344 <uart_printf>
    return ret;   // <-- IMPORTANT: return number of bytes!
 8001504:	68bb      	ldr	r3, [r7, #8]
}
 8001506:	4618      	mov	r0, r3
 8001508:	3710      	adds	r7, #16
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}
 800150e:	bf00      	nop
 8001510:	20001250 	.word	0x20001250
 8001514:	08008780 	.word	0x08008780
 8001518:	08008798 	.word	0x08008798
 800151c:	080087b0 	.word	0x080087b0
 8001520:	080087c4 	.word	0x080087c4
 8001524:	0800874c 	.word	0x0800874c
 8001528:	20000348 	.word	0x20000348
 800152c:	08008754 	.word	0x08008754
 8001530:	080087d4 	.word	0x080087d4

08001534 <packet_process>:

void packet_process(uint8_t *receive_buffer)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b086      	sub	sp, #24
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
	switch (receive_buffer[0])
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	781b      	ldrb	r3, [r3, #0]
 8001540:	2b10      	cmp	r3, #16
 8001542:	d051      	beq.n	80015e8 <packet_process+0xb4>
 8001544:	2b10      	cmp	r3, #16
 8001546:	dc7e      	bgt.n	8001646 <packet_process+0x112>
 8001548:	2b01      	cmp	r3, #1
 800154a:	d002      	beq.n	8001552 <packet_process+0x1e>
 800154c:	2b02      	cmp	r3, #2
 800154e:	d03e      	beq.n	80015ce <packet_process+0x9a>
	        				}
	        			}
	        		}
	        	break;
	        	default:
	        	break;
 8001550:	e079      	b.n	8001646 <packet_process+0x112>
	    if (receive_buffer[1] != 0xFF)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	3301      	adds	r3, #1
 8001556:	781b      	ldrb	r3, [r3, #0]
 8001558:	2bff      	cmp	r3, #255	; 0xff
 800155a:	d176      	bne.n	800164a <packet_process+0x116>
	    uart_printf("connecting...\n");
 800155c:	4840      	ldr	r0, [pc, #256]	; (8001660 <packet_process+0x12c>)
 800155e:	f7ff fef1 	bl	8001344 <uart_printf>
	    uint8_t connected = 0;
 8001562:	2300      	movs	r3, #0
 8001564:	75fb      	strb	r3, [r7, #23]
	    uint8_t empty_slot = 0;
 8001566:	2300      	movs	r3, #0
 8001568:	75bb      	strb	r3, [r7, #22]
	    for (int i = 1; i <= 5; i++)
 800156a:	2301      	movs	r3, #1
 800156c:	613b      	str	r3, [r7, #16]
 800156e:	e013      	b.n	8001598 <packet_process+0x64>
	        if (receive_buffer[i] == dev_id)
 8001570:	693b      	ldr	r3, [r7, #16]
 8001572:	687a      	ldr	r2, [r7, #4]
 8001574:	4413      	add	r3, r2
 8001576:	781b      	ldrb	r3, [r3, #0]
 8001578:	2b01      	cmp	r3, #1
 800157a:	d102      	bne.n	8001582 <packet_process+0x4e>
	            connected = 1;
 800157c:	2301      	movs	r3, #1
 800157e:	75fb      	strb	r3, [r7, #23]
	            break;               // already in list  stop
 8001580:	e00d      	b.n	800159e <packet_process+0x6a>
	        if (receive_buffer[i] == 0)
 8001582:	693b      	ldr	r3, [r7, #16]
 8001584:	687a      	ldr	r2, [r7, #4]
 8001586:	4413      	add	r3, r2
 8001588:	781b      	ldrb	r3, [r3, #0]
 800158a:	2b00      	cmp	r3, #0
 800158c:	d101      	bne.n	8001592 <packet_process+0x5e>
	            empty_slot = 1;      // remember empty slot
 800158e:	2301      	movs	r3, #1
 8001590:	75bb      	strb	r3, [r7, #22]
	    for (int i = 1; i <= 5; i++)
 8001592:	693b      	ldr	r3, [r7, #16]
 8001594:	3301      	adds	r3, #1
 8001596:	613b      	str	r3, [r7, #16]
 8001598:	693b      	ldr	r3, [r7, #16]
 800159a:	2b05      	cmp	r3, #5
 800159c:	dde8      	ble.n	8001570 <packet_process+0x3c>
	    if (connected)
 800159e:	7dfb      	ldrb	r3, [r7, #23]
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d003      	beq.n	80015ac <packet_process+0x78>
	        uart_printf("already in connection\n");
 80015a4:	482f      	ldr	r0, [pc, #188]	; (8001664 <packet_process+0x130>)
 80015a6:	f7ff fecd 	bl	8001344 <uart_printf>
	break;
 80015aa:	e055      	b.n	8001658 <packet_process+0x124>
	    else if (empty_slot)
 80015ac:	7dbb      	ldrb	r3, [r7, #22]
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d009      	beq.n	80015c6 <packet_process+0x92>
	        uart_printf("remain slot, add gateway to dest\n");
 80015b2:	482d      	ldr	r0, [pc, #180]	; (8001668 <packet_process+0x134>)
 80015b4:	f7ff fec6 	bl	8001344 <uart_printf>
	        payload[1] = 0xFF;
 80015b8:	4b2c      	ldr	r3, [pc, #176]	; (800166c <packet_process+0x138>)
 80015ba:	22ff      	movs	r2, #255	; 0xff
 80015bc:	705a      	strb	r2, [r3, #1]
	        payload[2] = dev_id;
 80015be:	4b2b      	ldr	r3, [pc, #172]	; (800166c <packet_process+0x138>)
 80015c0:	2201      	movs	r2, #1
 80015c2:	709a      	strb	r2, [r3, #2]
	break;
 80015c4:	e048      	b.n	8001658 <packet_process+0x124>
	        uart_printf("no empty slot, cannot join\n");
 80015c6:	482a      	ldr	r0, [pc, #168]	; (8001670 <packet_process+0x13c>)
 80015c8:	f7ff febc 	bl	8001344 <uart_printf>
	break;
 80015cc:	e044      	b.n	8001658 <packet_process+0x124>
	        		 if (receive_buffer[1] != dev_id) break;
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	3301      	adds	r3, #1
 80015d2:	781b      	ldrb	r3, [r3, #0]
 80015d4:	2b01      	cmp	r3, #1
 80015d6:	d13a      	bne.n	800164e <packet_process+0x11a>
	        			 uart_printf("receive data from %02X\n",receive_buffer[2]);
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	3302      	adds	r3, #2
 80015dc:	781b      	ldrb	r3, [r3, #0]
 80015de:	4619      	mov	r1, r3
 80015e0:	4824      	ldr	r0, [pc, #144]	; (8001674 <packet_process+0x140>)
 80015e2:	f7ff feaf 	bl	8001344 <uart_printf>
	        			 break;
 80015e6:	e037      	b.n	8001658 <packet_process+0x124>
	        		if (receive_buffer[1] != dev_id) break;
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	3301      	adds	r3, #1
 80015ec:	781b      	ldrb	r3, [r3, #0]
 80015ee:	2b01      	cmp	r3, #1
 80015f0:	d12f      	bne.n	8001652 <packet_process+0x11e>
	        		else if (connected_node[4] != 0) break;
 80015f2:	4b21      	ldr	r3, [pc, #132]	; (8001678 <packet_process+0x144>)
 80015f4:	791b      	ldrb	r3, [r3, #4]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d12d      	bne.n	8001656 <packet_process+0x122>
	        			for (int i = 0;i<5;i++)
 80015fa:	2300      	movs	r3, #0
 80015fc:	60fb      	str	r3, [r7, #12]
 80015fe:	e01e      	b.n	800163e <packet_process+0x10a>
	        				if (receive_buffer[2] == connected_node[i])
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	3302      	adds	r3, #2
 8001604:	781a      	ldrb	r2, [r3, #0]
 8001606:	491c      	ldr	r1, [pc, #112]	; (8001678 <packet_process+0x144>)
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	440b      	add	r3, r1
 800160c:	781b      	ldrb	r3, [r3, #0]
 800160e:	429a      	cmp	r2, r3
 8001610:	d103      	bne.n	800161a <packet_process+0xe6>
	        					uart_printf("node already connected");
 8001612:	481a      	ldr	r0, [pc, #104]	; (800167c <packet_process+0x148>)
 8001614:	f7ff fe96 	bl	8001344 <uart_printf>
 8001618:	e00e      	b.n	8001638 <packet_process+0x104>
	        				else if (connected_node[i] == 0)
 800161a:	4a17      	ldr	r2, [pc, #92]	; (8001678 <packet_process+0x144>)
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	4413      	add	r3, r2
 8001620:	781b      	ldrb	r3, [r3, #0]
 8001622:	2b00      	cmp	r3, #0
 8001624:	d108      	bne.n	8001638 <packet_process+0x104>
	        					connected_node[i] = receive_buffer[2];
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	7899      	ldrb	r1, [r3, #2]
 800162a:	4a13      	ldr	r2, [pc, #76]	; (8001678 <packet_process+0x144>)
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	4413      	add	r3, r2
 8001630:	460a      	mov	r2, r1
 8001632:	701a      	strb	r2, [r3, #0]
	        					break;
 8001634:	bf00      	nop
	        	break;
 8001636:	e00f      	b.n	8001658 <packet_process+0x124>
	        			for (int i = 0;i<5;i++)
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	3301      	adds	r3, #1
 800163c:	60fb      	str	r3, [r7, #12]
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	2b04      	cmp	r3, #4
 8001642:	dddd      	ble.n	8001600 <packet_process+0xcc>
	        	break;
 8001644:	e008      	b.n	8001658 <packet_process+0x124>
	        	break;
 8001646:	bf00      	nop
 8001648:	e006      	b.n	8001658 <packet_process+0x124>
	        break;   // not gateway broadcast
 800164a:	bf00      	nop
 800164c:	e004      	b.n	8001658 <packet_process+0x124>
	        		 if (receive_buffer[1] != dev_id) break;
 800164e:	bf00      	nop
 8001650:	e002      	b.n	8001658 <packet_process+0x124>
	        		if (receive_buffer[1] != dev_id) break;
 8001652:	bf00      	nop
 8001654:	e000      	b.n	8001658 <packet_process+0x124>
	        		else if (connected_node[4] != 0) break;
 8001656:	bf00      	nop
	        }
}
 8001658:	bf00      	nop
 800165a:	3718      	adds	r7, #24
 800165c:	46bd      	mov	sp, r7
 800165e:	bd80      	pop	{r7, pc}
 8001660:	080087ec 	.word	0x080087ec
 8001664:	080087fc 	.word	0x080087fc
 8001668:	08008814 	.word	0x08008814
 800166c:	20000348 	.word	0x20000348
 8001670:	08008838 	.word	0x08008838
 8001674:	08008854 	.word	0x08008854
 8001678:	20000354 	.word	0x20000354
 800167c:	0800886c 	.word	0x0800886c

08001680 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001680:	b5b0      	push	{r4, r5, r7, lr}
 8001682:	b09a      	sub	sp, #104	; 0x68
 8001684:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001686:	f000 fd27 	bl	80020d8 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800168a:	f000 f8b3 	bl	80017f4 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800168e:	f000 f9d7 	bl	8001a40 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001692:	f000 f947 	bl	8001924 <MX_I2C1_Init>
  MX_SPI1_Init();
 8001696:	f000 f973 	bl	8001980 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 800169a:	f000 f9a7 	bl	80019ec <MX_USART1_UART_Init>
  MX_ADC1_Init();
 800169e:	f000 f903 	bl	80018a8 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  SX1278_hw.dio0.port =GPIOA;
 80016a2:	4b47      	ldr	r3, [pc, #284]	; (80017c0 <main+0x140>)
 80016a4:	4a47      	ldr	r2, [pc, #284]	; (80017c4 <main+0x144>)
 80016a6:	60da      	str	r2, [r3, #12]
    	SX1278_hw.dio0.pin = GPIO_PIN_2;
 80016a8:	4b45      	ldr	r3, [pc, #276]	; (80017c0 <main+0x140>)
 80016aa:	2204      	movs	r2, #4
 80016ac:	609a      	str	r2, [r3, #8]
    	SX1278_hw.nss.port = GPIOA;
 80016ae:	4b44      	ldr	r3, [pc, #272]	; (80017c0 <main+0x140>)
 80016b0:	4a44      	ldr	r2, [pc, #272]	; (80017c4 <main+0x144>)
 80016b2:	615a      	str	r2, [r3, #20]
    	SX1278_hw.nss.pin = GPIO_PIN_4;
 80016b4:	4b42      	ldr	r3, [pc, #264]	; (80017c0 <main+0x140>)
 80016b6:	2210      	movs	r2, #16
 80016b8:	611a      	str	r2, [r3, #16]
    	SX1278_hw.reset.port = GPIOA;
 80016ba:	4b41      	ldr	r3, [pc, #260]	; (80017c0 <main+0x140>)
 80016bc:	4a41      	ldr	r2, [pc, #260]	; (80017c4 <main+0x144>)
 80016be:	605a      	str	r2, [r3, #4]
    	SX1278_hw.reset.pin = GPIO_PIN_3;
 80016c0:	4b3f      	ldr	r3, [pc, #252]	; (80017c0 <main+0x140>)
 80016c2:	2208      	movs	r2, #8
 80016c4:	601a      	str	r2, [r3, #0]
    	SX1278_hw.spi = &hspi1;
 80016c6:	4b3e      	ldr	r3, [pc, #248]	; (80017c0 <main+0x140>)
 80016c8:	4a3f      	ldr	r2, [pc, #252]	; (80017c8 <main+0x148>)
 80016ca:	619a      	str	r2, [r3, #24]

    	SX1278.hw = &SX1278_hw;
 80016cc:	4b3f      	ldr	r3, [pc, #252]	; (80017cc <main+0x14c>)
 80016ce:	4a3c      	ldr	r2, [pc, #240]	; (80017c0 <main+0x140>)
 80016d0:	601a      	str	r2, [r3, #0]

    	uart_printf("Configuring LoRa module\r\n");
 80016d2:	483f      	ldr	r0, [pc, #252]	; (80017d0 <main+0x150>)
 80016d4:	f7ff fe36 	bl	8001344 <uart_printf>
    	SX1278_init(&SX1278, 434000000, SX1278_POWER_20DBM, SX1278_LORA_SF_7,
 80016d8:	230a      	movs	r3, #10
 80016da:	9305      	str	r3, [sp, #20]
 80016dc:	2300      	movs	r3, #0
 80016de:	9304      	str	r3, [sp, #16]
 80016e0:	2300      	movs	r3, #0
 80016e2:	9303      	str	r3, [sp, #12]
 80016e4:	2307      	movs	r3, #7
 80016e6:	9302      	str	r3, [sp, #8]
 80016e8:	2301      	movs	r3, #1
 80016ea:	9301      	str	r3, [sp, #4]
 80016ec:	2300      	movs	r3, #0
 80016ee:	9300      	str	r3, [sp, #0]
 80016f0:	a331      	add	r3, pc, #196	; (adr r3, 80017b8 <main+0x138>)
 80016f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016f6:	4835      	ldr	r0, [pc, #212]	; (80017cc <main+0x14c>)
 80016f8:	f7ff fd00 	bl	80010fc <SX1278_init>
    	SX1278_LORA_BW_125KHZ, SX1278_LORA_CR_4_5, SX1278_LORA_CRC_EN, 10);
    	uart_printf("Done configuring LoRaModule\r\n");
 80016fc:	4835      	ldr	r0, [pc, #212]	; (80017d4 <main+0x154>)
 80016fe:	f7ff fe21 	bl	8001344 <uart_printf>
    	SX1278_LoRaEntryRx(&SX1278, 16, 2000);
 8001702:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001706:	2110      	movs	r1, #16
 8001708:	4830      	ldr	r0, [pc, #192]	; (80017cc <main+0x14c>)
 800170a:	f7ff fbb7 	bl	8000e7c <SX1278_LoRaEntryRx>
  /* USER CODE BEGIN RTOS_MUTEX */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of dataReady */
  osSemaphoreDef(dataReady);
 800170e:	2300      	movs	r3, #0
 8001710:	64bb      	str	r3, [r7, #72]	; 0x48
 8001712:	2300      	movs	r3, #0
 8001714:	64fb      	str	r3, [r7, #76]	; 0x4c
  dataReadyHandle = osSemaphoreCreate(osSemaphore(dataReady), 1);
 8001716:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800171a:	2101      	movs	r1, #1
 800171c:	4618      	mov	r0, r3
 800171e:	f004 f828 	bl	8005772 <osSemaphoreCreate>
 8001722:	4603      	mov	r3, r0
 8001724:	4a2c      	ldr	r2, [pc, #176]	; (80017d8 <main+0x158>)
 8001726:	6013      	str	r3, [r2, #0]

  /* definition and creation of transmitSuccess */
  osSemaphoreDef(transmitSuccess);
 8001728:	2300      	movs	r3, #0
 800172a:	643b      	str	r3, [r7, #64]	; 0x40
 800172c:	2300      	movs	r3, #0
 800172e:	647b      	str	r3, [r7, #68]	; 0x44
  transmitSuccessHandle = osSemaphoreCreate(osSemaphore(transmitSuccess), 1);
 8001730:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001734:	2101      	movs	r1, #1
 8001736:	4618      	mov	r0, r3
 8001738:	f004 f81b 	bl	8005772 <osSemaphoreCreate>
 800173c:	4603      	mov	r3, r0
 800173e:	4a27      	ldr	r2, [pc, #156]	; (80017dc <main+0x15c>)
 8001740:	6013      	str	r3, [r2, #0]

  /* definition and creation of retry */
  osSemaphoreDef(retry);
 8001742:	2300      	movs	r3, #0
 8001744:	63bb      	str	r3, [r7, #56]	; 0x38
 8001746:	2300      	movs	r3, #0
 8001748:	63fb      	str	r3, [r7, #60]	; 0x3c
  retryHandle = osSemaphoreCreate(osSemaphore(retry), 1);
 800174a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800174e:	2101      	movs	r1, #1
 8001750:	4618      	mov	r0, r3
 8001752:	f004 f80e 	bl	8005772 <osSemaphoreCreate>
 8001756:	4603      	mov	r3, r0
 8001758:	4a21      	ldr	r2, [pc, #132]	; (80017e0 <main+0x160>)
 800175a:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_QUEUES */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of ReceiveTask */
  osThreadDef(ReceiveTask, ReceiveTaskInit, osPriorityNormal, 0, 256);
 800175c:	4b21      	ldr	r3, [pc, #132]	; (80017e4 <main+0x164>)
 800175e:	f107 041c 	add.w	r4, r7, #28
 8001762:	461d      	mov	r5, r3
 8001764:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001766:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001768:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800176c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ReceiveTaskHandle = osThreadCreate(osThread(ReceiveTask), NULL);
 8001770:	f107 031c 	add.w	r3, r7, #28
 8001774:	2100      	movs	r1, #0
 8001776:	4618      	mov	r0, r3
 8001778:	f003 ff9b 	bl	80056b2 <osThreadCreate>
 800177c:	4603      	mov	r3, r0
 800177e:	4a1a      	ldr	r2, [pc, #104]	; (80017e8 <main+0x168>)
 8001780:	6013      	str	r3, [r2, #0]



  /* definition and creation of SensorTask */
  osThreadDef(SensorTask, SensorTaskInit, osPriorityBelowNormal, 0, 256);
 8001782:	4b1a      	ldr	r3, [pc, #104]	; (80017ec <main+0x16c>)
 8001784:	463c      	mov	r4, r7
 8001786:	461d      	mov	r5, r3
 8001788:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800178a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800178c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001790:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  SensorTaskHandle = osThreadCreate(osThread(SensorTask), NULL);
 8001794:	463b      	mov	r3, r7
 8001796:	2100      	movs	r1, #0
 8001798:	4618      	mov	r0, r3
 800179a:	f003 ff8a 	bl	80056b2 <osThreadCreate>
 800179e:	4603      	mov	r3, r0
 80017a0:	4a13      	ldr	r2, [pc, #76]	; (80017f0 <main+0x170>)
 80017a2:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80017a4:	f003 ff7e 	bl	80056a4 <osKernelStart>
 80017a8:	2300      	movs	r3, #0
  /* USER CODE BEGIN WHILE */
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */
}
 80017aa:	4618      	mov	r0, r3
 80017ac:	3750      	adds	r7, #80	; 0x50
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bdb0      	pop	{r4, r5, r7, pc}
 80017b2:	bf00      	nop
 80017b4:	f3af 8000 	nop.w
 80017b8:	19de5080 	.word	0x19de5080
 80017bc:	00000000 	.word	0x00000000
 80017c0:	20001368 	.word	0x20001368
 80017c4:	40010800 	.word	0x40010800
 80017c8:	200011f8 	.word	0x200011f8
 80017cc:	20001250 	.word	0x20001250
 80017d0:	08008884 	.word	0x08008884
 80017d4:	080088a0 	.word	0x080088a0
 80017d8:	20001144 	.word	0x20001144
 80017dc:	20001140 	.word	0x20001140
 80017e0:	200010c4 	.word	0x200010c4
 80017e4:	080088c0 	.word	0x080088c0
 80017e8:	20001148 	.word	0x20001148
 80017ec:	080088dc 	.word	0x080088dc
 80017f0:	200010c0 	.word	0x200010c0

080017f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b094      	sub	sp, #80	; 0x50
 80017f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017fa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80017fe:	2228      	movs	r2, #40	; 0x28
 8001800:	2100      	movs	r1, #0
 8001802:	4618      	mov	r0, r3
 8001804:	f006 fabc 	bl	8007d80 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001808:	f107 0314 	add.w	r3, r7, #20
 800180c:	2200      	movs	r2, #0
 800180e:	601a      	str	r2, [r3, #0]
 8001810:	605a      	str	r2, [r3, #4]
 8001812:	609a      	str	r2, [r3, #8]
 8001814:	60da      	str	r2, [r3, #12]
 8001816:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001818:	1d3b      	adds	r3, r7, #4
 800181a:	2200      	movs	r2, #0
 800181c:	601a      	str	r2, [r3, #0]
 800181e:	605a      	str	r2, [r3, #4]
 8001820:	609a      	str	r2, [r3, #8]
 8001822:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001824:	2301      	movs	r3, #1
 8001826:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001828:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800182c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800182e:	2300      	movs	r3, #0
 8001830:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001832:	2301      	movs	r3, #1
 8001834:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001836:	2302      	movs	r3, #2
 8001838:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800183a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800183e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 8001840:	2300      	movs	r3, #0
 8001842:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001844:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001848:	4618      	mov	r0, r3
 800184a:	f002 f975 	bl	8003b38 <HAL_RCC_OscConfig>
 800184e:	4603      	mov	r3, r0
 8001850:	2b00      	cmp	r3, #0
 8001852:	d001      	beq.n	8001858 <SystemClock_Config+0x64>
  {
    Error_Handler();
 8001854:	f000 fa18 	bl	8001c88 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001858:	230f      	movs	r3, #15
 800185a:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800185c:	2302      	movs	r3, #2
 800185e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8001860:	2380      	movs	r3, #128	; 0x80
 8001862:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001864:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001868:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800186a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800186e:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001870:	f107 0314 	add.w	r3, r7, #20
 8001874:	2100      	movs	r1, #0
 8001876:	4618      	mov	r0, r3
 8001878:	f002 fbde 	bl	8004038 <HAL_RCC_ClockConfig>
 800187c:	4603      	mov	r3, r0
 800187e:	2b00      	cmp	r3, #0
 8001880:	d001      	beq.n	8001886 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001882:	f000 fa01 	bl	8001c88 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001886:	2302      	movs	r3, #2
 8001888:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 800188a:	2300      	movs	r3, #0
 800188c:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800188e:	1d3b      	adds	r3, r7, #4
 8001890:	4618      	mov	r0, r3
 8001892:	f002 fd8f 	bl	80043b4 <HAL_RCCEx_PeriphCLKConfig>
 8001896:	4603      	mov	r3, r0
 8001898:	2b00      	cmp	r3, #0
 800189a:	d001      	beq.n	80018a0 <SystemClock_Config+0xac>
  {
    Error_Handler();
 800189c:	f000 f9f4 	bl	8001c88 <Error_Handler>
  }
}
 80018a0:	bf00      	nop
 80018a2:	3750      	adds	r7, #80	; 0x50
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bd80      	pop	{r7, pc}

080018a8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b084      	sub	sp, #16
 80018ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */
  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80018ae:	1d3b      	adds	r3, r7, #4
 80018b0:	2200      	movs	r2, #0
 80018b2:	601a      	str	r2, [r3, #0]
 80018b4:	605a      	str	r2, [r3, #4]
 80018b6:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN ADC1_Init 1 */
  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 80018b8:	4b18      	ldr	r3, [pc, #96]	; (800191c <MX_ADC1_Init+0x74>)
 80018ba:	4a19      	ldr	r2, [pc, #100]	; (8001920 <MX_ADC1_Init+0x78>)
 80018bc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80018be:	4b17      	ldr	r3, [pc, #92]	; (800191c <MX_ADC1_Init+0x74>)
 80018c0:	2200      	movs	r2, #0
 80018c2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80018c4:	4b15      	ldr	r3, [pc, #84]	; (800191c <MX_ADC1_Init+0x74>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80018ca:	4b14      	ldr	r3, [pc, #80]	; (800191c <MX_ADC1_Init+0x74>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80018d0:	4b12      	ldr	r3, [pc, #72]	; (800191c <MX_ADC1_Init+0x74>)
 80018d2:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80018d6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80018d8:	4b10      	ldr	r3, [pc, #64]	; (800191c <MX_ADC1_Init+0x74>)
 80018da:	2200      	movs	r2, #0
 80018dc:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80018de:	4b0f      	ldr	r3, [pc, #60]	; (800191c <MX_ADC1_Init+0x74>)
 80018e0:	2201      	movs	r2, #1
 80018e2:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80018e4:	480d      	ldr	r0, [pc, #52]	; (800191c <MX_ADC1_Init+0x74>)
 80018e6:	f000 fc4d 	bl	8002184 <HAL_ADC_Init>
 80018ea:	4603      	mov	r3, r0
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d001      	beq.n	80018f4 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80018f0:	f000 f9ca 	bl	8001c88 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80018f4:	2300      	movs	r3, #0
 80018f6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80018f8:	2301      	movs	r3, #1
 80018fa:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80018fc:	2300      	movs	r3, #0
 80018fe:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001900:	1d3b      	adds	r3, r7, #4
 8001902:	4619      	mov	r1, r3
 8001904:	4805      	ldr	r0, [pc, #20]	; (800191c <MX_ADC1_Init+0x74>)
 8001906:	f000 fd15 	bl	8002334 <HAL_ADC_ConfigChannel>
 800190a:	4603      	mov	r3, r0
 800190c:	2b00      	cmp	r3, #0
 800190e:	d001      	beq.n	8001914 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001910:	f000 f9ba 	bl	8001c88 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */
  /* USER CODE END ADC1_Init 2 */

}
 8001914:	bf00      	nop
 8001916:	3710      	adds	r7, #16
 8001918:	46bd      	mov	sp, r7
 800191a:	bd80      	pop	{r7, pc}
 800191c:	20001180 	.word	0x20001180
 8001920:	40012400 	.word	0x40012400

08001924 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_Init 0 */
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */
  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001928:	4b12      	ldr	r3, [pc, #72]	; (8001974 <MX_I2C1_Init+0x50>)
 800192a:	4a13      	ldr	r2, [pc, #76]	; (8001978 <MX_I2C1_Init+0x54>)
 800192c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800192e:	4b11      	ldr	r3, [pc, #68]	; (8001974 <MX_I2C1_Init+0x50>)
 8001930:	4a12      	ldr	r2, [pc, #72]	; (800197c <MX_I2C1_Init+0x58>)
 8001932:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001934:	4b0f      	ldr	r3, [pc, #60]	; (8001974 <MX_I2C1_Init+0x50>)
 8001936:	2200      	movs	r2, #0
 8001938:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800193a:	4b0e      	ldr	r3, [pc, #56]	; (8001974 <MX_I2C1_Init+0x50>)
 800193c:	2200      	movs	r2, #0
 800193e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001940:	4b0c      	ldr	r3, [pc, #48]	; (8001974 <MX_I2C1_Init+0x50>)
 8001942:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001946:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001948:	4b0a      	ldr	r3, [pc, #40]	; (8001974 <MX_I2C1_Init+0x50>)
 800194a:	2200      	movs	r2, #0
 800194c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800194e:	4b09      	ldr	r3, [pc, #36]	; (8001974 <MX_I2C1_Init+0x50>)
 8001950:	2200      	movs	r2, #0
 8001952:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001954:	4b07      	ldr	r3, [pc, #28]	; (8001974 <MX_I2C1_Init+0x50>)
 8001956:	2200      	movs	r2, #0
 8001958:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800195a:	4b06      	ldr	r3, [pc, #24]	; (8001974 <MX_I2C1_Init+0x50>)
 800195c:	2200      	movs	r2, #0
 800195e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001960:	4804      	ldr	r0, [pc, #16]	; (8001974 <MX_I2C1_Init+0x50>)
 8001962:	f001 f8b5 	bl	8002ad0 <HAL_I2C_Init>
 8001966:	4603      	mov	r3, r0
 8001968:	2b00      	cmp	r3, #0
 800196a:	d001      	beq.n	8001970 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800196c:	f000 f98c 	bl	8001c88 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */
  /* USER CODE END I2C1_Init 2 */

}
 8001970:	bf00      	nop
 8001972:	bd80      	pop	{r7, pc}
 8001974:	200010c8 	.word	0x200010c8
 8001978:	40005400 	.word	0x40005400
 800197c:	000186a0 	.word	0x000186a0

08001980 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */
  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001984:	4b17      	ldr	r3, [pc, #92]	; (80019e4 <MX_SPI1_Init+0x64>)
 8001986:	4a18      	ldr	r2, [pc, #96]	; (80019e8 <MX_SPI1_Init+0x68>)
 8001988:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800198a:	4b16      	ldr	r3, [pc, #88]	; (80019e4 <MX_SPI1_Init+0x64>)
 800198c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001990:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001992:	4b14      	ldr	r3, [pc, #80]	; (80019e4 <MX_SPI1_Init+0x64>)
 8001994:	2200      	movs	r2, #0
 8001996:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001998:	4b12      	ldr	r3, [pc, #72]	; (80019e4 <MX_SPI1_Init+0x64>)
 800199a:	2200      	movs	r2, #0
 800199c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800199e:	4b11      	ldr	r3, [pc, #68]	; (80019e4 <MX_SPI1_Init+0x64>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80019a4:	4b0f      	ldr	r3, [pc, #60]	; (80019e4 <MX_SPI1_Init+0x64>)
 80019a6:	2200      	movs	r2, #0
 80019a8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80019aa:	4b0e      	ldr	r3, [pc, #56]	; (80019e4 <MX_SPI1_Init+0x64>)
 80019ac:	f44f 7200 	mov.w	r2, #512	; 0x200
 80019b0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80019b2:	4b0c      	ldr	r3, [pc, #48]	; (80019e4 <MX_SPI1_Init+0x64>)
 80019b4:	2218      	movs	r2, #24
 80019b6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80019b8:	4b0a      	ldr	r3, [pc, #40]	; (80019e4 <MX_SPI1_Init+0x64>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80019be:	4b09      	ldr	r3, [pc, #36]	; (80019e4 <MX_SPI1_Init+0x64>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80019c4:	4b07      	ldr	r3, [pc, #28]	; (80019e4 <MX_SPI1_Init+0x64>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80019ca:	4b06      	ldr	r3, [pc, #24]	; (80019e4 <MX_SPI1_Init+0x64>)
 80019cc:	220a      	movs	r2, #10
 80019ce:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80019d0:	4804      	ldr	r0, [pc, #16]	; (80019e4 <MX_SPI1_Init+0x64>)
 80019d2:	f002 fda5 	bl	8004520 <HAL_SPI_Init>
 80019d6:	4603      	mov	r3, r0
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d001      	beq.n	80019e0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80019dc:	f000 f954 	bl	8001c88 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */
  /* USER CODE END SPI1_Init 2 */

}
 80019e0:	bf00      	nop
 80019e2:	bd80      	pop	{r7, pc}
 80019e4:	200011f8 	.word	0x200011f8
 80019e8:	40013000 	.word	0x40013000

080019ec <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_Init 0 */
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */
  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80019f0:	4b11      	ldr	r3, [pc, #68]	; (8001a38 <MX_USART1_UART_Init+0x4c>)
 80019f2:	4a12      	ldr	r2, [pc, #72]	; (8001a3c <MX_USART1_UART_Init+0x50>)
 80019f4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80019f6:	4b10      	ldr	r3, [pc, #64]	; (8001a38 <MX_USART1_UART_Init+0x4c>)
 80019f8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80019fc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80019fe:	4b0e      	ldr	r3, [pc, #56]	; (8001a38 <MX_USART1_UART_Init+0x4c>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001a04:	4b0c      	ldr	r3, [pc, #48]	; (8001a38 <MX_USART1_UART_Init+0x4c>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001a0a:	4b0b      	ldr	r3, [pc, #44]	; (8001a38 <MX_USART1_UART_Init+0x4c>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001a10:	4b09      	ldr	r3, [pc, #36]	; (8001a38 <MX_USART1_UART_Init+0x4c>)
 8001a12:	220c      	movs	r2, #12
 8001a14:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a16:	4b08      	ldr	r3, [pc, #32]	; (8001a38 <MX_USART1_UART_Init+0x4c>)
 8001a18:	2200      	movs	r2, #0
 8001a1a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a1c:	4b06      	ldr	r3, [pc, #24]	; (8001a38 <MX_USART1_UART_Init+0x4c>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001a22:	4805      	ldr	r0, [pc, #20]	; (8001a38 <MX_USART1_UART_Init+0x4c>)
 8001a24:	f003 fbf2 	bl	800520c <HAL_UART_Init>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d001      	beq.n	8001a32 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001a2e:	f000 f92b 	bl	8001c88 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  /* USER CODE END USART1_Init 2 */

}
 8001a32:	bf00      	nop
 8001a34:	bd80      	pop	{r7, pc}
 8001a36:	bf00      	nop
 8001a38:	200011b0 	.word	0x200011b0
 8001a3c:	40013800 	.word	0x40013800

08001a40 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b088      	sub	sp, #32
 8001a44:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a46:	f107 0310 	add.w	r3, r7, #16
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	601a      	str	r2, [r3, #0]
 8001a4e:	605a      	str	r2, [r3, #4]
 8001a50:	609a      	str	r2, [r3, #8]
 8001a52:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a54:	4b33      	ldr	r3, [pc, #204]	; (8001b24 <MX_GPIO_Init+0xe4>)
 8001a56:	699b      	ldr	r3, [r3, #24]
 8001a58:	4a32      	ldr	r2, [pc, #200]	; (8001b24 <MX_GPIO_Init+0xe4>)
 8001a5a:	f043 0310 	orr.w	r3, r3, #16
 8001a5e:	6193      	str	r3, [r2, #24]
 8001a60:	4b30      	ldr	r3, [pc, #192]	; (8001b24 <MX_GPIO_Init+0xe4>)
 8001a62:	699b      	ldr	r3, [r3, #24]
 8001a64:	f003 0310 	and.w	r3, r3, #16
 8001a68:	60fb      	str	r3, [r7, #12]
 8001a6a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a6c:	4b2d      	ldr	r3, [pc, #180]	; (8001b24 <MX_GPIO_Init+0xe4>)
 8001a6e:	699b      	ldr	r3, [r3, #24]
 8001a70:	4a2c      	ldr	r2, [pc, #176]	; (8001b24 <MX_GPIO_Init+0xe4>)
 8001a72:	f043 0320 	orr.w	r3, r3, #32
 8001a76:	6193      	str	r3, [r2, #24]
 8001a78:	4b2a      	ldr	r3, [pc, #168]	; (8001b24 <MX_GPIO_Init+0xe4>)
 8001a7a:	699b      	ldr	r3, [r3, #24]
 8001a7c:	f003 0320 	and.w	r3, r3, #32
 8001a80:	60bb      	str	r3, [r7, #8]
 8001a82:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a84:	4b27      	ldr	r3, [pc, #156]	; (8001b24 <MX_GPIO_Init+0xe4>)
 8001a86:	699b      	ldr	r3, [r3, #24]
 8001a88:	4a26      	ldr	r2, [pc, #152]	; (8001b24 <MX_GPIO_Init+0xe4>)
 8001a8a:	f043 0304 	orr.w	r3, r3, #4
 8001a8e:	6193      	str	r3, [r2, #24]
 8001a90:	4b24      	ldr	r3, [pc, #144]	; (8001b24 <MX_GPIO_Init+0xe4>)
 8001a92:	699b      	ldr	r3, [r3, #24]
 8001a94:	f003 0304 	and.w	r3, r3, #4
 8001a98:	607b      	str	r3, [r7, #4]
 8001a9a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a9c:	4b21      	ldr	r3, [pc, #132]	; (8001b24 <MX_GPIO_Init+0xe4>)
 8001a9e:	699b      	ldr	r3, [r3, #24]
 8001aa0:	4a20      	ldr	r2, [pc, #128]	; (8001b24 <MX_GPIO_Init+0xe4>)
 8001aa2:	f043 0308 	orr.w	r3, r3, #8
 8001aa6:	6193      	str	r3, [r2, #24]
 8001aa8:	4b1e      	ldr	r3, [pc, #120]	; (8001b24 <MX_GPIO_Init+0xe4>)
 8001aaa:	699b      	ldr	r3, [r3, #24]
 8001aac:	f003 0308 	and.w	r3, r3, #8
 8001ab0:	603b      	str	r3, [r7, #0]
 8001ab2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_PIN_GPIO_Port, LED_PIN_Pin, GPIO_PIN_RESET);
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001aba:	481b      	ldr	r0, [pc, #108]	; (8001b28 <MX_GPIO_Init+0xe8>)
 8001abc:	f000 ffef 	bl	8002a9e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RESET_PIN_Pin|NSS_PIN_Pin, GPIO_PIN_RESET);
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	2118      	movs	r1, #24
 8001ac4:	4819      	ldr	r0, [pc, #100]	; (8001b2c <MX_GPIO_Init+0xec>)
 8001ac6:	f000 ffea 	bl	8002a9e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_PIN_Pin */
  GPIO_InitStruct.Pin = LED_PIN_Pin;
 8001aca:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001ace:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ad0:	2301      	movs	r3, #1
 8001ad2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ad8:	2302      	movs	r3, #2
 8001ada:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_PIN_GPIO_Port, &GPIO_InitStruct);
 8001adc:	f107 0310 	add.w	r3, r7, #16
 8001ae0:	4619      	mov	r1, r3
 8001ae2:	4811      	ldr	r0, [pc, #68]	; (8001b28 <MX_GPIO_Init+0xe8>)
 8001ae4:	f000 fe40 	bl	8002768 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIO_PIN_Pin */
  GPIO_InitStruct.Pin = DIO_PIN_Pin;
 8001ae8:	2304      	movs	r3, #4
 8001aea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001aec:	2300      	movs	r3, #0
 8001aee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af0:	2300      	movs	r3, #0
 8001af2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DIO_PIN_GPIO_Port, &GPIO_InitStruct);
 8001af4:	f107 0310 	add.w	r3, r7, #16
 8001af8:	4619      	mov	r1, r3
 8001afa:	480c      	ldr	r0, [pc, #48]	; (8001b2c <MX_GPIO_Init+0xec>)
 8001afc:	f000 fe34 	bl	8002768 <HAL_GPIO_Init>

  /*Configure GPIO pins : RESET_PIN_Pin NSS_PIN_Pin */
  GPIO_InitStruct.Pin = RESET_PIN_Pin|NSS_PIN_Pin;
 8001b00:	2318      	movs	r3, #24
 8001b02:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b04:	2301      	movs	r3, #1
 8001b06:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b0c:	2302      	movs	r3, #2
 8001b0e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b10:	f107 0310 	add.w	r3, r7, #16
 8001b14:	4619      	mov	r1, r3
 8001b16:	4805      	ldr	r0, [pc, #20]	; (8001b2c <MX_GPIO_Init+0xec>)
 8001b18:	f000 fe26 	bl	8002768 <HAL_GPIO_Init>

}
 8001b1c:	bf00      	nop
 8001b1e:	3720      	adds	r7, #32
 8001b20:	46bd      	mov	sp, r7
 8001b22:	bd80      	pop	{r7, pc}
 8001b24:	40021000 	.word	0x40021000
 8001b28:	40011000 	.word	0x40011000
 8001b2c:	40010800 	.word	0x40010800

08001b30 <ReceiveTaskInit>:

void ReceiveTaskInit(void const * argument)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b084      	sub	sp, #16
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
    while(1)
    {
        int len = receive_mode(receive_buffer,sizeof(receive_buffer));
 8001b38:	2132      	movs	r1, #50	; 0x32
 8001b3a:	480d      	ldr	r0, [pc, #52]	; (8001b70 <ReceiveTaskInit+0x40>)
 8001b3c:	f7ff fc8a 	bl	8001454 <receive_mode>
 8001b40:	60f8      	str	r0, [r7, #12]

        if (len > 0)
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	dd03      	ble.n	8001b50 <ReceiveTaskInit+0x20>
        {
            uart_printf("receive success\n");
 8001b48:	480a      	ldr	r0, [pc, #40]	; (8001b74 <ReceiveTaskInit+0x44>)
 8001b4a:	f7ff fbfb 	bl	8001344 <uart_printf>
 8001b4e:	e002      	b.n	8001b56 <ReceiveTaskInit+0x26>
        }
        else
        {
            uart_printf("receive fail, retry...\n");
 8001b50:	4809      	ldr	r0, [pc, #36]	; (8001b78 <ReceiveTaskInit+0x48>)
 8001b52:	f7ff fbf7 	bl	8001344 <uart_printf>

        }

        packet_process(receive_buffer);
 8001b56:	4806      	ldr	r0, [pc, #24]	; (8001b70 <ReceiveTaskInit+0x40>)
 8001b58:	f7ff fcec 	bl	8001534 <packet_process>
        osSemaphoreRelease(dataReadyHandle);
 8001b5c:	4b07      	ldr	r3, [pc, #28]	; (8001b7c <ReceiveTaskInit+0x4c>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	4618      	mov	r0, r3
 8001b62:	f003 fe87 	bl	8005874 <osSemaphoreRelease>
        osDelay(100);
 8001b66:	2064      	movs	r0, #100	; 0x64
 8001b68:	f003 fdef 	bl	800574a <osDelay>
    {
 8001b6c:	e7e4      	b.n	8001b38 <ReceiveTaskInit+0x8>
 8001b6e:	bf00      	nop
 8001b70:	2000114c 	.word	0x2000114c
 8001b74:	080088f8 	.word	0x080088f8
 8001b78:	0800890c 	.word	0x0800890c
 8001b7c:	20001144 	.word	0x20001144

08001b80 <SensorTaskInit>:
}



void SensorTaskInit(void const * argument)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b082      	sub	sp, #8
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
    while(1)
    {
        if(osSemaphoreWait(dataReadyHandle, osWaitForever) == osOK)
 8001b88:	4b2b      	ldr	r3, [pc, #172]	; (8001c38 <SensorTaskInit+0xb8>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f04f 31ff 	mov.w	r1, #4294967295
 8001b90:	4618      	mov	r0, r3
 8001b92:	f003 fe21 	bl	80057d8 <osSemaphoreWait>
 8001b96:	4603      	mov	r3, r0
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d1f5      	bne.n	8001b88 <SensorTaskInit+0x8>
        {
            if(aht10_get_data(&hi2c1, AHT10_ADDRESS, &m_sensor))
 8001b9c:	4a27      	ldr	r2, [pc, #156]	; (8001c3c <SensorTaskInit+0xbc>)
 8001b9e:	2170      	movs	r1, #112	; 0x70
 8001ba0:	4827      	ldr	r0, [pc, #156]	; (8001c40 <SensorTaskInit+0xc0>)
 8001ba2:	f7fe fef1 	bl	8000988 <aht10_get_data>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d041      	beq.n	8001c30 <SensorTaskInit+0xb0>
            {
            	payload[2] = dev_id;
 8001bac:	4b25      	ldr	r3, [pc, #148]	; (8001c44 <SensorTaskInit+0xc4>)
 8001bae:	2201      	movs	r2, #1
 8001bb0:	709a      	strb	r2, [r3, #2]
            	payload[3] = (uint8_t)(m_sensor.temp >> 8); // high byte
 8001bb2:	4b22      	ldr	r3, [pc, #136]	; (8001c3c <SensorTaskInit+0xbc>)
 8001bb4:	885b      	ldrh	r3, [r3, #2]
 8001bb6:	0a1b      	lsrs	r3, r3, #8
 8001bb8:	b29b      	uxth	r3, r3
 8001bba:	b2da      	uxtb	r2, r3
 8001bbc:	4b21      	ldr	r3, [pc, #132]	; (8001c44 <SensorTaskInit+0xc4>)
 8001bbe:	70da      	strb	r2, [r3, #3]
            	payload[4] = (uint8_t)(m_sensor.temp & 0xFF); // low byte
 8001bc0:	4b1e      	ldr	r3, [pc, #120]	; (8001c3c <SensorTaskInit+0xbc>)
 8001bc2:	885b      	ldrh	r3, [r3, #2]
 8001bc4:	b2da      	uxtb	r2, r3
 8001bc6:	4b1f      	ldr	r3, [pc, #124]	; (8001c44 <SensorTaskInit+0xc4>)
 8001bc8:	711a      	strb	r2, [r3, #4]

            	payload[5] = (uint8_t)(m_sensor.humidity >> 8); // high byte
 8001bca:	4b1c      	ldr	r3, [pc, #112]	; (8001c3c <SensorTaskInit+0xbc>)
 8001bcc:	881b      	ldrh	r3, [r3, #0]
 8001bce:	0a1b      	lsrs	r3, r3, #8
 8001bd0:	b29b      	uxth	r3, r3
 8001bd2:	b2da      	uxtb	r2, r3
 8001bd4:	4b1b      	ldr	r3, [pc, #108]	; (8001c44 <SensorTaskInit+0xc4>)
 8001bd6:	715a      	strb	r2, [r3, #5]
            	payload[6] = (uint8_t)(m_sensor.humidity & 0xFF); // low byte
 8001bd8:	4b18      	ldr	r3, [pc, #96]	; (8001c3c <SensorTaskInit+0xbc>)
 8001bda:	881b      	ldrh	r3, [r3, #0]
 8001bdc:	b2da      	uxtb	r2, r3
 8001bde:	4b19      	ldr	r3, [pc, #100]	; (8001c44 <SensorTaskInit+0xc4>)
 8001be0:	719a      	strb	r2, [r3, #6]
                uart_printf("sensor receive success\n");
 8001be2:	4819      	ldr	r0, [pc, #100]	; (8001c48 <SensorTaskInit+0xc8>)
 8001be4:	f7ff fbae 	bl	8001344 <uart_printf>
                uart_printf("temp: %d, humid: %d\n",m_sensor.temp,m_sensor.humidity);
 8001be8:	4b14      	ldr	r3, [pc, #80]	; (8001c3c <SensorTaskInit+0xbc>)
 8001bea:	885b      	ldrh	r3, [r3, #2]
 8001bec:	4619      	mov	r1, r3
 8001bee:	4b13      	ldr	r3, [pc, #76]	; (8001c3c <SensorTaskInit+0xbc>)
 8001bf0:	881b      	ldrh	r3, [r3, #0]
 8001bf2:	461a      	mov	r2, r3
 8001bf4:	4815      	ldr	r0, [pc, #84]	; (8001c4c <SensorTaskInit+0xcc>)
 8001bf6:	f7ff fba5 	bl	8001344 <uart_printf>
                uart_printf("passing semaphore to transmit task\n");
 8001bfa:	4815      	ldr	r0, [pc, #84]	; (8001c50 <SensorTaskInit+0xd0>)
 8001bfc:	f7ff fba2 	bl	8001344 <uart_printf>

                uart_printf("transmit sensor value\n");
 8001c00:	4814      	ldr	r0, [pc, #80]	; (8001c54 <SensorTaskInit+0xd4>)
 8001c02:	f7ff fb9f 	bl	8001344 <uart_printf>
                		  if(transmit_mode(payload,sizeof(payload)))
 8001c06:	210b      	movs	r1, #11
 8001c08:	480e      	ldr	r0, [pc, #56]	; (8001c44 <SensorTaskInit+0xc4>)
 8001c0a:	f7ff fbc9 	bl	80013a0 <transmit_mode>
 8001c0e:	4603      	mov	r3, r0
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d009      	beq.n	8001c28 <SensorTaskInit+0xa8>
                		  {
                			  uart_printf("transmit data success to:%02X, from:%02X\n",payload[1],payload[2]);
 8001c14:	4b0b      	ldr	r3, [pc, #44]	; (8001c44 <SensorTaskInit+0xc4>)
 8001c16:	785b      	ldrb	r3, [r3, #1]
 8001c18:	4619      	mov	r1, r3
 8001c1a:	4b0a      	ldr	r3, [pc, #40]	; (8001c44 <SensorTaskInit+0xc4>)
 8001c1c:	789b      	ldrb	r3, [r3, #2]
 8001c1e:	461a      	mov	r2, r3
 8001c20:	480d      	ldr	r0, [pc, #52]	; (8001c58 <SensorTaskInit+0xd8>)
 8001c22:	f7ff fb8f 	bl	8001344 <uart_printf>
 8001c26:	e7af      	b.n	8001b88 <SensorTaskInit+0x8>
                		  }
                		  else
                		  {
                			  uart_printf("transmit data fail\n");
 8001c28:	480c      	ldr	r0, [pc, #48]	; (8001c5c <SensorTaskInit+0xdc>)
 8001c2a:	f7ff fb8b 	bl	8001344 <uart_printf>
 8001c2e:	e7ab      	b.n	8001b88 <SensorTaskInit+0x8>


            }
            else
            {
                uart_printf("sensor data not ready, going back to receive task\n");
 8001c30:	480b      	ldr	r0, [pc, #44]	; (8001c60 <SensorTaskInit+0xe0>)
 8001c32:	f7ff fb87 	bl	8001344 <uart_printf>
        if(osSemaphoreWait(dataReadyHandle, osWaitForever) == osOK)
 8001c36:	e7a7      	b.n	8001b88 <SensorTaskInit+0x8>
 8001c38:	20001144 	.word	0x20001144
 8001c3c:	2000111c 	.word	0x2000111c
 8001c40:	200010c8 	.word	0x200010c8
 8001c44:	20000348 	.word	0x20000348
 8001c48:	08008924 	.word	0x08008924
 8001c4c:	0800893c 	.word	0x0800893c
 8001c50:	08008954 	.word	0x08008954
 8001c54:	08008978 	.word	0x08008978
 8001c58:	08008990 	.word	0x08008990
 8001c5c:	080089bc 	.word	0x080089bc
 8001c60:	080089d0 	.word	0x080089d0

08001c64 <HAL_TIM_PeriodElapsedCallback>:




void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b082      	sub	sp, #8
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	4a04      	ldr	r2, [pc, #16]	; (8001c84 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001c72:	4293      	cmp	r3, r2
 8001c74:	d101      	bne.n	8001c7a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001c76:	f000 fa45 	bl	8002104 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  /* USER CODE END Callback 1 */
}
 8001c7a:	bf00      	nop
 8001c7c:	3708      	adds	r7, #8
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	bf00      	nop
 8001c84:	40000800 	.word	0x40000800

08001c88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* USER CODE END Error_Handler_Debug */
}
 8001c8c:	bf00      	nop
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bc80      	pop	{r7}
 8001c92:	4770      	bx	lr

08001c94 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b084      	sub	sp, #16
 8001c98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001c9a:	4b18      	ldr	r3, [pc, #96]	; (8001cfc <HAL_MspInit+0x68>)
 8001c9c:	699b      	ldr	r3, [r3, #24]
 8001c9e:	4a17      	ldr	r2, [pc, #92]	; (8001cfc <HAL_MspInit+0x68>)
 8001ca0:	f043 0301 	orr.w	r3, r3, #1
 8001ca4:	6193      	str	r3, [r2, #24]
 8001ca6:	4b15      	ldr	r3, [pc, #84]	; (8001cfc <HAL_MspInit+0x68>)
 8001ca8:	699b      	ldr	r3, [r3, #24]
 8001caa:	f003 0301 	and.w	r3, r3, #1
 8001cae:	60bb      	str	r3, [r7, #8]
 8001cb0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cb2:	4b12      	ldr	r3, [pc, #72]	; (8001cfc <HAL_MspInit+0x68>)
 8001cb4:	69db      	ldr	r3, [r3, #28]
 8001cb6:	4a11      	ldr	r2, [pc, #68]	; (8001cfc <HAL_MspInit+0x68>)
 8001cb8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cbc:	61d3      	str	r3, [r2, #28]
 8001cbe:	4b0f      	ldr	r3, [pc, #60]	; (8001cfc <HAL_MspInit+0x68>)
 8001cc0:	69db      	ldr	r3, [r3, #28]
 8001cc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cc6:	607b      	str	r3, [r7, #4]
 8001cc8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001cca:	2200      	movs	r2, #0
 8001ccc:	210f      	movs	r1, #15
 8001cce:	f06f 0001 	mvn.w	r0, #1
 8001cd2:	f000 fd1e 	bl	8002712 <HAL_NVIC_SetPriority>

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001cd6:	4b0a      	ldr	r3, [pc, #40]	; (8001d00 <HAL_MspInit+0x6c>)
 8001cd8:	685b      	ldr	r3, [r3, #4]
 8001cda:	60fb      	str	r3, [r7, #12]
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001ce2:	60fb      	str	r3, [r7, #12]
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001cea:	60fb      	str	r3, [r7, #12]
 8001cec:	4a04      	ldr	r2, [pc, #16]	; (8001d00 <HAL_MspInit+0x6c>)
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001cf2:	bf00      	nop
 8001cf4:	3710      	adds	r7, #16
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	40021000 	.word	0x40021000
 8001d00:	40010000 	.word	0x40010000

08001d04 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b088      	sub	sp, #32
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d0c:	f107 0310 	add.w	r3, r7, #16
 8001d10:	2200      	movs	r2, #0
 8001d12:	601a      	str	r2, [r3, #0]
 8001d14:	605a      	str	r2, [r3, #4]
 8001d16:	609a      	str	r2, [r3, #8]
 8001d18:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	4a14      	ldr	r2, [pc, #80]	; (8001d70 <HAL_ADC_MspInit+0x6c>)
 8001d20:	4293      	cmp	r3, r2
 8001d22:	d121      	bne.n	8001d68 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001d24:	4b13      	ldr	r3, [pc, #76]	; (8001d74 <HAL_ADC_MspInit+0x70>)
 8001d26:	699b      	ldr	r3, [r3, #24]
 8001d28:	4a12      	ldr	r2, [pc, #72]	; (8001d74 <HAL_ADC_MspInit+0x70>)
 8001d2a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001d2e:	6193      	str	r3, [r2, #24]
 8001d30:	4b10      	ldr	r3, [pc, #64]	; (8001d74 <HAL_ADC_MspInit+0x70>)
 8001d32:	699b      	ldr	r3, [r3, #24]
 8001d34:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001d38:	60fb      	str	r3, [r7, #12]
 8001d3a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d3c:	4b0d      	ldr	r3, [pc, #52]	; (8001d74 <HAL_ADC_MspInit+0x70>)
 8001d3e:	699b      	ldr	r3, [r3, #24]
 8001d40:	4a0c      	ldr	r2, [pc, #48]	; (8001d74 <HAL_ADC_MspInit+0x70>)
 8001d42:	f043 0304 	orr.w	r3, r3, #4
 8001d46:	6193      	str	r3, [r2, #24]
 8001d48:	4b0a      	ldr	r3, [pc, #40]	; (8001d74 <HAL_ADC_MspInit+0x70>)
 8001d4a:	699b      	ldr	r3, [r3, #24]
 8001d4c:	f003 0304 	and.w	r3, r3, #4
 8001d50:	60bb      	str	r3, [r7, #8]
 8001d52:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001d54:	2301      	movs	r3, #1
 8001d56:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d58:	2303      	movs	r3, #3
 8001d5a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d5c:	f107 0310 	add.w	r3, r7, #16
 8001d60:	4619      	mov	r1, r3
 8001d62:	4805      	ldr	r0, [pc, #20]	; (8001d78 <HAL_ADC_MspInit+0x74>)
 8001d64:	f000 fd00 	bl	8002768 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001d68:	bf00      	nop
 8001d6a:	3720      	adds	r7, #32
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	bd80      	pop	{r7, pc}
 8001d70:	40012400 	.word	0x40012400
 8001d74:	40021000 	.word	0x40021000
 8001d78:	40010800 	.word	0x40010800

08001d7c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b088      	sub	sp, #32
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d84:	f107 0310 	add.w	r3, r7, #16
 8001d88:	2200      	movs	r2, #0
 8001d8a:	601a      	str	r2, [r3, #0]
 8001d8c:	605a      	str	r2, [r3, #4]
 8001d8e:	609a      	str	r2, [r3, #8]
 8001d90:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	4a15      	ldr	r2, [pc, #84]	; (8001dec <HAL_I2C_MspInit+0x70>)
 8001d98:	4293      	cmp	r3, r2
 8001d9a:	d123      	bne.n	8001de4 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d9c:	4b14      	ldr	r3, [pc, #80]	; (8001df0 <HAL_I2C_MspInit+0x74>)
 8001d9e:	699b      	ldr	r3, [r3, #24]
 8001da0:	4a13      	ldr	r2, [pc, #76]	; (8001df0 <HAL_I2C_MspInit+0x74>)
 8001da2:	f043 0308 	orr.w	r3, r3, #8
 8001da6:	6193      	str	r3, [r2, #24]
 8001da8:	4b11      	ldr	r3, [pc, #68]	; (8001df0 <HAL_I2C_MspInit+0x74>)
 8001daa:	699b      	ldr	r3, [r3, #24]
 8001dac:	f003 0308 	and.w	r3, r3, #8
 8001db0:	60fb      	str	r3, [r7, #12]
 8001db2:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001db4:	23c0      	movs	r3, #192	; 0xc0
 8001db6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001db8:	2312      	movs	r3, #18
 8001dba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001dbc:	2303      	movs	r3, #3
 8001dbe:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dc0:	f107 0310 	add.w	r3, r7, #16
 8001dc4:	4619      	mov	r1, r3
 8001dc6:	480b      	ldr	r0, [pc, #44]	; (8001df4 <HAL_I2C_MspInit+0x78>)
 8001dc8:	f000 fcce 	bl	8002768 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001dcc:	4b08      	ldr	r3, [pc, #32]	; (8001df0 <HAL_I2C_MspInit+0x74>)
 8001dce:	69db      	ldr	r3, [r3, #28]
 8001dd0:	4a07      	ldr	r2, [pc, #28]	; (8001df0 <HAL_I2C_MspInit+0x74>)
 8001dd2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001dd6:	61d3      	str	r3, [r2, #28]
 8001dd8:	4b05      	ldr	r3, [pc, #20]	; (8001df0 <HAL_I2C_MspInit+0x74>)
 8001dda:	69db      	ldr	r3, [r3, #28]
 8001ddc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001de0:	60bb      	str	r3, [r7, #8]
 8001de2:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001de4:	bf00      	nop
 8001de6:	3720      	adds	r7, #32
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bd80      	pop	{r7, pc}
 8001dec:	40005400 	.word	0x40005400
 8001df0:	40021000 	.word	0x40021000
 8001df4:	40010c00 	.word	0x40010c00

08001df8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b088      	sub	sp, #32
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e00:	f107 0310 	add.w	r3, r7, #16
 8001e04:	2200      	movs	r2, #0
 8001e06:	601a      	str	r2, [r3, #0]
 8001e08:	605a      	str	r2, [r3, #4]
 8001e0a:	609a      	str	r2, [r3, #8]
 8001e0c:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	4a1b      	ldr	r2, [pc, #108]	; (8001e80 <HAL_SPI_MspInit+0x88>)
 8001e14:	4293      	cmp	r3, r2
 8001e16:	d12f      	bne.n	8001e78 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001e18:	4b1a      	ldr	r3, [pc, #104]	; (8001e84 <HAL_SPI_MspInit+0x8c>)
 8001e1a:	699b      	ldr	r3, [r3, #24]
 8001e1c:	4a19      	ldr	r2, [pc, #100]	; (8001e84 <HAL_SPI_MspInit+0x8c>)
 8001e1e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001e22:	6193      	str	r3, [r2, #24]
 8001e24:	4b17      	ldr	r3, [pc, #92]	; (8001e84 <HAL_SPI_MspInit+0x8c>)
 8001e26:	699b      	ldr	r3, [r3, #24]
 8001e28:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e2c:	60fb      	str	r3, [r7, #12]
 8001e2e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e30:	4b14      	ldr	r3, [pc, #80]	; (8001e84 <HAL_SPI_MspInit+0x8c>)
 8001e32:	699b      	ldr	r3, [r3, #24]
 8001e34:	4a13      	ldr	r2, [pc, #76]	; (8001e84 <HAL_SPI_MspInit+0x8c>)
 8001e36:	f043 0304 	orr.w	r3, r3, #4
 8001e3a:	6193      	str	r3, [r2, #24]
 8001e3c:	4b11      	ldr	r3, [pc, #68]	; (8001e84 <HAL_SPI_MspInit+0x8c>)
 8001e3e:	699b      	ldr	r3, [r3, #24]
 8001e40:	f003 0304 	and.w	r3, r3, #4
 8001e44:	60bb      	str	r3, [r7, #8]
 8001e46:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001e48:	23a0      	movs	r3, #160	; 0xa0
 8001e4a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e4c:	2302      	movs	r3, #2
 8001e4e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e50:	2303      	movs	r3, #3
 8001e52:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e54:	f107 0310 	add.w	r3, r7, #16
 8001e58:	4619      	mov	r1, r3
 8001e5a:	480b      	ldr	r0, [pc, #44]	; (8001e88 <HAL_SPI_MspInit+0x90>)
 8001e5c:	f000 fc84 	bl	8002768 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001e60:	2340      	movs	r3, #64	; 0x40
 8001e62:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e64:	2300      	movs	r3, #0
 8001e66:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e6c:	f107 0310 	add.w	r3, r7, #16
 8001e70:	4619      	mov	r1, r3
 8001e72:	4805      	ldr	r0, [pc, #20]	; (8001e88 <HAL_SPI_MspInit+0x90>)
 8001e74:	f000 fc78 	bl	8002768 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001e78:	bf00      	nop
 8001e7a:	3720      	adds	r7, #32
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bd80      	pop	{r7, pc}
 8001e80:	40013000 	.word	0x40013000
 8001e84:	40021000 	.word	0x40021000
 8001e88:	40010800 	.word	0x40010800

08001e8c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b088      	sub	sp, #32
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e94:	f107 0310 	add.w	r3, r7, #16
 8001e98:	2200      	movs	r2, #0
 8001e9a:	601a      	str	r2, [r3, #0]
 8001e9c:	605a      	str	r2, [r3, #4]
 8001e9e:	609a      	str	r2, [r3, #8]
 8001ea0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	4a1c      	ldr	r2, [pc, #112]	; (8001f18 <HAL_UART_MspInit+0x8c>)
 8001ea8:	4293      	cmp	r3, r2
 8001eaa:	d131      	bne.n	8001f10 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001eac:	4b1b      	ldr	r3, [pc, #108]	; (8001f1c <HAL_UART_MspInit+0x90>)
 8001eae:	699b      	ldr	r3, [r3, #24]
 8001eb0:	4a1a      	ldr	r2, [pc, #104]	; (8001f1c <HAL_UART_MspInit+0x90>)
 8001eb2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001eb6:	6193      	str	r3, [r2, #24]
 8001eb8:	4b18      	ldr	r3, [pc, #96]	; (8001f1c <HAL_UART_MspInit+0x90>)
 8001eba:	699b      	ldr	r3, [r3, #24]
 8001ebc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ec0:	60fb      	str	r3, [r7, #12]
 8001ec2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ec4:	4b15      	ldr	r3, [pc, #84]	; (8001f1c <HAL_UART_MspInit+0x90>)
 8001ec6:	699b      	ldr	r3, [r3, #24]
 8001ec8:	4a14      	ldr	r2, [pc, #80]	; (8001f1c <HAL_UART_MspInit+0x90>)
 8001eca:	f043 0304 	orr.w	r3, r3, #4
 8001ece:	6193      	str	r3, [r2, #24]
 8001ed0:	4b12      	ldr	r3, [pc, #72]	; (8001f1c <HAL_UART_MspInit+0x90>)
 8001ed2:	699b      	ldr	r3, [r3, #24]
 8001ed4:	f003 0304 	and.w	r3, r3, #4
 8001ed8:	60bb      	str	r3, [r7, #8]
 8001eda:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001edc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001ee0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ee2:	2302      	movs	r3, #2
 8001ee4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ee6:	2303      	movs	r3, #3
 8001ee8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001eea:	f107 0310 	add.w	r3, r7, #16
 8001eee:	4619      	mov	r1, r3
 8001ef0:	480b      	ldr	r0, [pc, #44]	; (8001f20 <HAL_UART_MspInit+0x94>)
 8001ef2:	f000 fc39 	bl	8002768 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001ef6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001efa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001efc:	2300      	movs	r3, #0
 8001efe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f00:	2300      	movs	r3, #0
 8001f02:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f04:	f107 0310 	add.w	r3, r7, #16
 8001f08:	4619      	mov	r1, r3
 8001f0a:	4805      	ldr	r0, [pc, #20]	; (8001f20 <HAL_UART_MspInit+0x94>)
 8001f0c:	f000 fc2c 	bl	8002768 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001f10:	bf00      	nop
 8001f12:	3720      	adds	r7, #32
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bd80      	pop	{r7, pc}
 8001f18:	40013800 	.word	0x40013800
 8001f1c:	40021000 	.word	0x40021000
 8001f20:	40010800 	.word	0x40010800

08001f24 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b08c      	sub	sp, #48	; 0x30
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001f30:	2300      	movs	r3, #0
 8001f32:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM4 IRQ priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0);
 8001f34:	2200      	movs	r2, #0
 8001f36:	6879      	ldr	r1, [r7, #4]
 8001f38:	201e      	movs	r0, #30
 8001f3a:	f000 fbea 	bl	8002712 <HAL_NVIC_SetPriority>

  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001f3e:	201e      	movs	r0, #30
 8001f40:	f000 fc03 	bl	800274a <HAL_NVIC_EnableIRQ>

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8001f44:	4b1f      	ldr	r3, [pc, #124]	; (8001fc4 <HAL_InitTick+0xa0>)
 8001f46:	69db      	ldr	r3, [r3, #28]
 8001f48:	4a1e      	ldr	r2, [pc, #120]	; (8001fc4 <HAL_InitTick+0xa0>)
 8001f4a:	f043 0304 	orr.w	r3, r3, #4
 8001f4e:	61d3      	str	r3, [r2, #28]
 8001f50:	4b1c      	ldr	r3, [pc, #112]	; (8001fc4 <HAL_InitTick+0xa0>)
 8001f52:	69db      	ldr	r3, [r3, #28]
 8001f54:	f003 0304 	and.w	r3, r3, #4
 8001f58:	60fb      	str	r3, [r7, #12]
 8001f5a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001f5c:	f107 0210 	add.w	r2, r7, #16
 8001f60:	f107 0314 	add.w	r3, r7, #20
 8001f64:	4611      	mov	r1, r2
 8001f66:	4618      	mov	r0, r3
 8001f68:	f002 f9d6 	bl	8004318 <HAL_RCC_GetClockConfig>

  /* Compute TIM4 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8001f6c:	f002 f9ac 	bl	80042c8 <HAL_RCC_GetPCLK1Freq>
 8001f70:	4603      	mov	r3, r0
 8001f72:	005b      	lsls	r3, r3, #1
 8001f74:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001f76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f78:	4a13      	ldr	r2, [pc, #76]	; (8001fc8 <HAL_InitTick+0xa4>)
 8001f7a:	fba2 2303 	umull	r2, r3, r2, r3
 8001f7e:	0c9b      	lsrs	r3, r3, #18
 8001f80:	3b01      	subs	r3, #1
 8001f82:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8001f84:	4b11      	ldr	r3, [pc, #68]	; (8001fcc <HAL_InitTick+0xa8>)
 8001f86:	4a12      	ldr	r2, [pc, #72]	; (8001fd0 <HAL_InitTick+0xac>)
 8001f88:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 8001f8a:	4b10      	ldr	r3, [pc, #64]	; (8001fcc <HAL_InitTick+0xa8>)
 8001f8c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001f90:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8001f92:	4a0e      	ldr	r2, [pc, #56]	; (8001fcc <HAL_InitTick+0xa8>)
 8001f94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f96:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8001f98:	4b0c      	ldr	r3, [pc, #48]	; (8001fcc <HAL_InitTick+0xa8>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f9e:	4b0b      	ldr	r3, [pc, #44]	; (8001fcc <HAL_InitTick+0xa8>)
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 8001fa4:	4809      	ldr	r0, [pc, #36]	; (8001fcc <HAL_InitTick+0xa8>)
 8001fa6:	f002 fef2 	bl	8004d8e <HAL_TIM_Base_Init>
 8001faa:	4603      	mov	r3, r0
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d104      	bne.n	8001fba <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
 8001fb0:	4806      	ldr	r0, [pc, #24]	; (8001fcc <HAL_InitTick+0xa8>)
 8001fb2:	f002 ff45 	bl	8004e40 <HAL_TIM_Base_Start_IT>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	e000      	b.n	8001fbc <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8001fba:	2301      	movs	r3, #1
}
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	3730      	adds	r7, #48	; 0x30
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	bd80      	pop	{r7, pc}
 8001fc4:	40021000 	.word	0x40021000
 8001fc8:	431bde83 	.word	0x431bde83
 8001fcc:	20001388 	.word	0x20001388
 8001fd0:	40000800 	.word	0x40000800

08001fd4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001fd8:	e7fe      	b.n	8001fd8 <NMI_Handler+0x4>

08001fda <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001fda:	b480      	push	{r7}
 8001fdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001fde:	e7fe      	b.n	8001fde <HardFault_Handler+0x4>

08001fe0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001fe4:	e7fe      	b.n	8001fe4 <MemManage_Handler+0x4>

08001fe6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001fe6:	b480      	push	{r7}
 8001fe8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001fea:	e7fe      	b.n	8001fea <BusFault_Handler+0x4>

08001fec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001fec:	b480      	push	{r7}
 8001fee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ff0:	e7fe      	b.n	8001ff0 <UsageFault_Handler+0x4>

08001ff2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ff2:	b480      	push	{r7}
 8001ff4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ff6:	bf00      	nop
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bc80      	pop	{r7}
 8001ffc:	4770      	bx	lr
	...

08002000 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002004:	4802      	ldr	r0, [pc, #8]	; (8002010 <TIM4_IRQHandler+0x10>)
 8002006:	f002 ff6d 	bl	8004ee4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800200a:	bf00      	nop
 800200c:	bd80      	pop	{r7, pc}
 800200e:	bf00      	nop
 8002010:	20001388 	.word	0x20001388

08002014 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b086      	sub	sp, #24
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800201c:	4a14      	ldr	r2, [pc, #80]	; (8002070 <_sbrk+0x5c>)
 800201e:	4b15      	ldr	r3, [pc, #84]	; (8002074 <_sbrk+0x60>)
 8002020:	1ad3      	subs	r3, r2, r3
 8002022:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002024:	697b      	ldr	r3, [r7, #20]
 8002026:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002028:	4b13      	ldr	r3, [pc, #76]	; (8002078 <_sbrk+0x64>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	2b00      	cmp	r3, #0
 800202e:	d102      	bne.n	8002036 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002030:	4b11      	ldr	r3, [pc, #68]	; (8002078 <_sbrk+0x64>)
 8002032:	4a12      	ldr	r2, [pc, #72]	; (800207c <_sbrk+0x68>)
 8002034:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002036:	4b10      	ldr	r3, [pc, #64]	; (8002078 <_sbrk+0x64>)
 8002038:	681a      	ldr	r2, [r3, #0]
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	4413      	add	r3, r2
 800203e:	693a      	ldr	r2, [r7, #16]
 8002040:	429a      	cmp	r2, r3
 8002042:	d207      	bcs.n	8002054 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002044:	f005 fe62 	bl	8007d0c <__errno>
 8002048:	4603      	mov	r3, r0
 800204a:	220c      	movs	r2, #12
 800204c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800204e:	f04f 33ff 	mov.w	r3, #4294967295
 8002052:	e009      	b.n	8002068 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002054:	4b08      	ldr	r3, [pc, #32]	; (8002078 <_sbrk+0x64>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800205a:	4b07      	ldr	r3, [pc, #28]	; (8002078 <_sbrk+0x64>)
 800205c:	681a      	ldr	r2, [r3, #0]
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	4413      	add	r3, r2
 8002062:	4a05      	ldr	r2, [pc, #20]	; (8002078 <_sbrk+0x64>)
 8002064:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002066:	68fb      	ldr	r3, [r7, #12]
}
 8002068:	4618      	mov	r0, r3
 800206a:	3718      	adds	r7, #24
 800206c:	46bd      	mov	sp, r7
 800206e:	bd80      	pop	{r7, pc}
 8002070:	20005000 	.word	0x20005000
 8002074:	00000400 	.word	0x00000400
 8002078:	2000035c 	.word	0x2000035c
 800207c:	200013e8 	.word	0x200013e8

08002080 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002080:	b480      	push	{r7}
 8002082:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002084:	bf00      	nop
 8002086:	46bd      	mov	sp, r7
 8002088:	bc80      	pop	{r7}
 800208a:	4770      	bx	lr

0800208c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800208c:	f7ff fff8 	bl	8002080 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002090:	480b      	ldr	r0, [pc, #44]	; (80020c0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002092:	490c      	ldr	r1, [pc, #48]	; (80020c4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002094:	4a0c      	ldr	r2, [pc, #48]	; (80020c8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002096:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002098:	e002      	b.n	80020a0 <LoopCopyDataInit>

0800209a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800209a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800209c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800209e:	3304      	adds	r3, #4

080020a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80020a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80020a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80020a4:	d3f9      	bcc.n	800209a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80020a6:	4a09      	ldr	r2, [pc, #36]	; (80020cc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80020a8:	4c09      	ldr	r4, [pc, #36]	; (80020d0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80020aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80020ac:	e001      	b.n	80020b2 <LoopFillZerobss>

080020ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80020ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80020b0:	3204      	adds	r2, #4

080020b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80020b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80020b4:	d3fb      	bcc.n	80020ae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80020b6:	f005 fe2f 	bl	8007d18 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80020ba:	f7ff fae1 	bl	8001680 <main>
  bx lr
 80020be:	4770      	bx	lr
  ldr r0, =_sdata
 80020c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80020c4:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 80020c8:	08008afc 	.word	0x08008afc
  ldr r2, =_sbss
 80020cc:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 80020d0:	200013e4 	.word	0x200013e4

080020d4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80020d4:	e7fe      	b.n	80020d4 <ADC1_2_IRQHandler>
	...

080020d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80020dc:	4b08      	ldr	r3, [pc, #32]	; (8002100 <HAL_Init+0x28>)
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	4a07      	ldr	r2, [pc, #28]	; (8002100 <HAL_Init+0x28>)
 80020e2:	f043 0310 	orr.w	r3, r3, #16
 80020e6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80020e8:	2003      	movs	r0, #3
 80020ea:	f000 fb07 	bl	80026fc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80020ee:	200f      	movs	r0, #15
 80020f0:	f7ff ff18 	bl	8001f24 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80020f4:	f7ff fdce 	bl	8001c94 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80020f8:	2300      	movs	r3, #0
}
 80020fa:	4618      	mov	r0, r3
 80020fc:	bd80      	pop	{r7, pc}
 80020fe:	bf00      	nop
 8002100:	40022000 	.word	0x40022000

08002104 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002104:	b480      	push	{r7}
 8002106:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002108:	4b05      	ldr	r3, [pc, #20]	; (8002120 <HAL_IncTick+0x1c>)
 800210a:	781b      	ldrb	r3, [r3, #0]
 800210c:	461a      	mov	r2, r3
 800210e:	4b05      	ldr	r3, [pc, #20]	; (8002124 <HAL_IncTick+0x20>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	4413      	add	r3, r2
 8002114:	4a03      	ldr	r2, [pc, #12]	; (8002124 <HAL_IncTick+0x20>)
 8002116:	6013      	str	r3, [r2, #0]
}
 8002118:	bf00      	nop
 800211a:	46bd      	mov	sp, r7
 800211c:	bc80      	pop	{r7}
 800211e:	4770      	bx	lr
 8002120:	20000008 	.word	0x20000008
 8002124:	200013d0 	.word	0x200013d0

08002128 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002128:	b480      	push	{r7}
 800212a:	af00      	add	r7, sp, #0
  return uwTick;
 800212c:	4b02      	ldr	r3, [pc, #8]	; (8002138 <HAL_GetTick+0x10>)
 800212e:	681b      	ldr	r3, [r3, #0]
}
 8002130:	4618      	mov	r0, r3
 8002132:	46bd      	mov	sp, r7
 8002134:	bc80      	pop	{r7}
 8002136:	4770      	bx	lr
 8002138:	200013d0 	.word	0x200013d0

0800213c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b084      	sub	sp, #16
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002144:	f7ff fff0 	bl	8002128 <HAL_GetTick>
 8002148:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002154:	d005      	beq.n	8002162 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002156:	4b0a      	ldr	r3, [pc, #40]	; (8002180 <HAL_Delay+0x44>)
 8002158:	781b      	ldrb	r3, [r3, #0]
 800215a:	461a      	mov	r2, r3
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	4413      	add	r3, r2
 8002160:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002162:	bf00      	nop
 8002164:	f7ff ffe0 	bl	8002128 <HAL_GetTick>
 8002168:	4602      	mov	r2, r0
 800216a:	68bb      	ldr	r3, [r7, #8]
 800216c:	1ad3      	subs	r3, r2, r3
 800216e:	68fa      	ldr	r2, [r7, #12]
 8002170:	429a      	cmp	r2, r3
 8002172:	d8f7      	bhi.n	8002164 <HAL_Delay+0x28>
  {
  }
}
 8002174:	bf00      	nop
 8002176:	bf00      	nop
 8002178:	3710      	adds	r7, #16
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}
 800217e:	bf00      	nop
 8002180:	20000008 	.word	0x20000008

08002184 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b086      	sub	sp, #24
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800218c:	2300      	movs	r3, #0
 800218e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002190:	2300      	movs	r3, #0
 8002192:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002194:	2300      	movs	r3, #0
 8002196:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002198:	2300      	movs	r3, #0
 800219a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d101      	bne.n	80021a6 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80021a2:	2301      	movs	r3, #1
 80021a4:	e0be      	b.n	8002324 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	689b      	ldr	r3, [r3, #8]
 80021aa:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d109      	bne.n	80021c8 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	2200      	movs	r2, #0
 80021b8:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	2200      	movs	r2, #0
 80021be:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80021c2:	6878      	ldr	r0, [r7, #4]
 80021c4:	f7ff fd9e 	bl	8001d04 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80021c8:	6878      	ldr	r0, [r7, #4]
 80021ca:	f000 f9ab 	bl	8002524 <ADC_ConversionStop_Disable>
 80021ce:	4603      	mov	r3, r0
 80021d0:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021d6:	f003 0310 	and.w	r3, r3, #16
 80021da:	2b00      	cmp	r3, #0
 80021dc:	f040 8099 	bne.w	8002312 <HAL_ADC_Init+0x18e>
 80021e0:	7dfb      	ldrb	r3, [r7, #23]
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	f040 8095 	bne.w	8002312 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021ec:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80021f0:	f023 0302 	bic.w	r3, r3, #2
 80021f4:	f043 0202 	orr.w	r2, r3, #2
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002204:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	7b1b      	ldrb	r3, [r3, #12]
 800220a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800220c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800220e:	68ba      	ldr	r2, [r7, #8]
 8002210:	4313      	orrs	r3, r2
 8002212:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	689b      	ldr	r3, [r3, #8]
 8002218:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800221c:	d003      	beq.n	8002226 <HAL_ADC_Init+0xa2>
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	689b      	ldr	r3, [r3, #8]
 8002222:	2b01      	cmp	r3, #1
 8002224:	d102      	bne.n	800222c <HAL_ADC_Init+0xa8>
 8002226:	f44f 7380 	mov.w	r3, #256	; 0x100
 800222a:	e000      	b.n	800222e <HAL_ADC_Init+0xaa>
 800222c:	2300      	movs	r3, #0
 800222e:	693a      	ldr	r2, [r7, #16]
 8002230:	4313      	orrs	r3, r2
 8002232:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	7d1b      	ldrb	r3, [r3, #20]
 8002238:	2b01      	cmp	r3, #1
 800223a:	d119      	bne.n	8002270 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	7b1b      	ldrb	r3, [r3, #12]
 8002240:	2b00      	cmp	r3, #0
 8002242:	d109      	bne.n	8002258 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	699b      	ldr	r3, [r3, #24]
 8002248:	3b01      	subs	r3, #1
 800224a:	035a      	lsls	r2, r3, #13
 800224c:	693b      	ldr	r3, [r7, #16]
 800224e:	4313      	orrs	r3, r2
 8002250:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002254:	613b      	str	r3, [r7, #16]
 8002256:	e00b      	b.n	8002270 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800225c:	f043 0220 	orr.w	r2, r3, #32
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002268:	f043 0201 	orr.w	r2, r3, #1
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	685b      	ldr	r3, [r3, #4]
 8002276:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	693a      	ldr	r2, [r7, #16]
 8002280:	430a      	orrs	r2, r1
 8002282:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	689a      	ldr	r2, [r3, #8]
 800228a:	4b28      	ldr	r3, [pc, #160]	; (800232c <HAL_ADC_Init+0x1a8>)
 800228c:	4013      	ands	r3, r2
 800228e:	687a      	ldr	r2, [r7, #4]
 8002290:	6812      	ldr	r2, [r2, #0]
 8002292:	68b9      	ldr	r1, [r7, #8]
 8002294:	430b      	orrs	r3, r1
 8002296:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	689b      	ldr	r3, [r3, #8]
 800229c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80022a0:	d003      	beq.n	80022aa <HAL_ADC_Init+0x126>
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	689b      	ldr	r3, [r3, #8]
 80022a6:	2b01      	cmp	r3, #1
 80022a8:	d104      	bne.n	80022b4 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	691b      	ldr	r3, [r3, #16]
 80022ae:	3b01      	subs	r3, #1
 80022b0:	051b      	lsls	r3, r3, #20
 80022b2:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022ba:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	68fa      	ldr	r2, [r7, #12]
 80022c4:	430a      	orrs	r2, r1
 80022c6:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	689a      	ldr	r2, [r3, #8]
 80022ce:	4b18      	ldr	r3, [pc, #96]	; (8002330 <HAL_ADC_Init+0x1ac>)
 80022d0:	4013      	ands	r3, r2
 80022d2:	68ba      	ldr	r2, [r7, #8]
 80022d4:	429a      	cmp	r2, r3
 80022d6:	d10b      	bne.n	80022f0 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2200      	movs	r2, #0
 80022dc:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022e2:	f023 0303 	bic.w	r3, r3, #3
 80022e6:	f043 0201 	orr.w	r2, r3, #1
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80022ee:	e018      	b.n	8002322 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022f4:	f023 0312 	bic.w	r3, r3, #18
 80022f8:	f043 0210 	orr.w	r2, r3, #16
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002304:	f043 0201 	orr.w	r2, r3, #1
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800230c:	2301      	movs	r3, #1
 800230e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002310:	e007      	b.n	8002322 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002316:	f043 0210 	orr.w	r2, r3, #16
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800231e:	2301      	movs	r3, #1
 8002320:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002322:	7dfb      	ldrb	r3, [r7, #23]
}
 8002324:	4618      	mov	r0, r3
 8002326:	3718      	adds	r7, #24
 8002328:	46bd      	mov	sp, r7
 800232a:	bd80      	pop	{r7, pc}
 800232c:	ffe1f7fd 	.word	0xffe1f7fd
 8002330:	ff1f0efe 	.word	0xff1f0efe

08002334 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002334:	b480      	push	{r7}
 8002336:	b085      	sub	sp, #20
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
 800233c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800233e:	2300      	movs	r3, #0
 8002340:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002342:	2300      	movs	r3, #0
 8002344:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800234c:	2b01      	cmp	r3, #1
 800234e:	d101      	bne.n	8002354 <HAL_ADC_ConfigChannel+0x20>
 8002350:	2302      	movs	r3, #2
 8002352:	e0dc      	b.n	800250e <HAL_ADC_ConfigChannel+0x1da>
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2201      	movs	r2, #1
 8002358:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	685b      	ldr	r3, [r3, #4]
 8002360:	2b06      	cmp	r3, #6
 8002362:	d81c      	bhi.n	800239e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	685a      	ldr	r2, [r3, #4]
 800236e:	4613      	mov	r3, r2
 8002370:	009b      	lsls	r3, r3, #2
 8002372:	4413      	add	r3, r2
 8002374:	3b05      	subs	r3, #5
 8002376:	221f      	movs	r2, #31
 8002378:	fa02 f303 	lsl.w	r3, r2, r3
 800237c:	43db      	mvns	r3, r3
 800237e:	4019      	ands	r1, r3
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	6818      	ldr	r0, [r3, #0]
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	685a      	ldr	r2, [r3, #4]
 8002388:	4613      	mov	r3, r2
 800238a:	009b      	lsls	r3, r3, #2
 800238c:	4413      	add	r3, r2
 800238e:	3b05      	subs	r3, #5
 8002390:	fa00 f203 	lsl.w	r2, r0, r3
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	430a      	orrs	r2, r1
 800239a:	635a      	str	r2, [r3, #52]	; 0x34
 800239c:	e03c      	b.n	8002418 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800239e:	683b      	ldr	r3, [r7, #0]
 80023a0:	685b      	ldr	r3, [r3, #4]
 80023a2:	2b0c      	cmp	r3, #12
 80023a4:	d81c      	bhi.n	80023e0 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	685a      	ldr	r2, [r3, #4]
 80023b0:	4613      	mov	r3, r2
 80023b2:	009b      	lsls	r3, r3, #2
 80023b4:	4413      	add	r3, r2
 80023b6:	3b23      	subs	r3, #35	; 0x23
 80023b8:	221f      	movs	r2, #31
 80023ba:	fa02 f303 	lsl.w	r3, r2, r3
 80023be:	43db      	mvns	r3, r3
 80023c0:	4019      	ands	r1, r3
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	6818      	ldr	r0, [r3, #0]
 80023c6:	683b      	ldr	r3, [r7, #0]
 80023c8:	685a      	ldr	r2, [r3, #4]
 80023ca:	4613      	mov	r3, r2
 80023cc:	009b      	lsls	r3, r3, #2
 80023ce:	4413      	add	r3, r2
 80023d0:	3b23      	subs	r3, #35	; 0x23
 80023d2:	fa00 f203 	lsl.w	r2, r0, r3
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	430a      	orrs	r2, r1
 80023dc:	631a      	str	r2, [r3, #48]	; 0x30
 80023de:	e01b      	b.n	8002418 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	685a      	ldr	r2, [r3, #4]
 80023ea:	4613      	mov	r3, r2
 80023ec:	009b      	lsls	r3, r3, #2
 80023ee:	4413      	add	r3, r2
 80023f0:	3b41      	subs	r3, #65	; 0x41
 80023f2:	221f      	movs	r2, #31
 80023f4:	fa02 f303 	lsl.w	r3, r2, r3
 80023f8:	43db      	mvns	r3, r3
 80023fa:	4019      	ands	r1, r3
 80023fc:	683b      	ldr	r3, [r7, #0]
 80023fe:	6818      	ldr	r0, [r3, #0]
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	685a      	ldr	r2, [r3, #4]
 8002404:	4613      	mov	r3, r2
 8002406:	009b      	lsls	r3, r3, #2
 8002408:	4413      	add	r3, r2
 800240a:	3b41      	subs	r3, #65	; 0x41
 800240c:	fa00 f203 	lsl.w	r2, r0, r3
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	430a      	orrs	r2, r1
 8002416:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	2b09      	cmp	r3, #9
 800241e:	d91c      	bls.n	800245a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	68d9      	ldr	r1, [r3, #12]
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	681a      	ldr	r2, [r3, #0]
 800242a:	4613      	mov	r3, r2
 800242c:	005b      	lsls	r3, r3, #1
 800242e:	4413      	add	r3, r2
 8002430:	3b1e      	subs	r3, #30
 8002432:	2207      	movs	r2, #7
 8002434:	fa02 f303 	lsl.w	r3, r2, r3
 8002438:	43db      	mvns	r3, r3
 800243a:	4019      	ands	r1, r3
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	6898      	ldr	r0, [r3, #8]
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	681a      	ldr	r2, [r3, #0]
 8002444:	4613      	mov	r3, r2
 8002446:	005b      	lsls	r3, r3, #1
 8002448:	4413      	add	r3, r2
 800244a:	3b1e      	subs	r3, #30
 800244c:	fa00 f203 	lsl.w	r2, r0, r3
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	430a      	orrs	r2, r1
 8002456:	60da      	str	r2, [r3, #12]
 8002458:	e019      	b.n	800248e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	6919      	ldr	r1, [r3, #16]
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	681a      	ldr	r2, [r3, #0]
 8002464:	4613      	mov	r3, r2
 8002466:	005b      	lsls	r3, r3, #1
 8002468:	4413      	add	r3, r2
 800246a:	2207      	movs	r2, #7
 800246c:	fa02 f303 	lsl.w	r3, r2, r3
 8002470:	43db      	mvns	r3, r3
 8002472:	4019      	ands	r1, r3
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	6898      	ldr	r0, [r3, #8]
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	681a      	ldr	r2, [r3, #0]
 800247c:	4613      	mov	r3, r2
 800247e:	005b      	lsls	r3, r3, #1
 8002480:	4413      	add	r3, r2
 8002482:	fa00 f203 	lsl.w	r2, r0, r3
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	430a      	orrs	r2, r1
 800248c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800248e:	683b      	ldr	r3, [r7, #0]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	2b10      	cmp	r3, #16
 8002494:	d003      	beq.n	800249e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002496:	683b      	ldr	r3, [r7, #0]
 8002498:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800249a:	2b11      	cmp	r3, #17
 800249c:	d132      	bne.n	8002504 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	4a1d      	ldr	r2, [pc, #116]	; (8002518 <HAL_ADC_ConfigChannel+0x1e4>)
 80024a4:	4293      	cmp	r3, r2
 80024a6:	d125      	bne.n	80024f4 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	689b      	ldr	r3, [r3, #8]
 80024ae:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d126      	bne.n	8002504 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	689a      	ldr	r2, [r3, #8]
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80024c4:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	2b10      	cmp	r3, #16
 80024cc:	d11a      	bne.n	8002504 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80024ce:	4b13      	ldr	r3, [pc, #76]	; (800251c <HAL_ADC_ConfigChannel+0x1e8>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	4a13      	ldr	r2, [pc, #76]	; (8002520 <HAL_ADC_ConfigChannel+0x1ec>)
 80024d4:	fba2 2303 	umull	r2, r3, r2, r3
 80024d8:	0c9a      	lsrs	r2, r3, #18
 80024da:	4613      	mov	r3, r2
 80024dc:	009b      	lsls	r3, r3, #2
 80024de:	4413      	add	r3, r2
 80024e0:	005b      	lsls	r3, r3, #1
 80024e2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80024e4:	e002      	b.n	80024ec <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80024e6:	68bb      	ldr	r3, [r7, #8]
 80024e8:	3b01      	subs	r3, #1
 80024ea:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80024ec:	68bb      	ldr	r3, [r7, #8]
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d1f9      	bne.n	80024e6 <HAL_ADC_ConfigChannel+0x1b2>
 80024f2:	e007      	b.n	8002504 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024f8:	f043 0220 	orr.w	r2, r3, #32
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002500:	2301      	movs	r3, #1
 8002502:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2200      	movs	r2, #0
 8002508:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800250c:	7bfb      	ldrb	r3, [r7, #15]
}
 800250e:	4618      	mov	r0, r3
 8002510:	3714      	adds	r7, #20
 8002512:	46bd      	mov	sp, r7
 8002514:	bc80      	pop	{r7}
 8002516:	4770      	bx	lr
 8002518:	40012400 	.word	0x40012400
 800251c:	20000000 	.word	0x20000000
 8002520:	431bde83 	.word	0x431bde83

08002524 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b084      	sub	sp, #16
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800252c:	2300      	movs	r3, #0
 800252e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	689b      	ldr	r3, [r3, #8]
 8002536:	f003 0301 	and.w	r3, r3, #1
 800253a:	2b01      	cmp	r3, #1
 800253c:	d12e      	bne.n	800259c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	689a      	ldr	r2, [r3, #8]
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f022 0201 	bic.w	r2, r2, #1
 800254c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800254e:	f7ff fdeb 	bl	8002128 <HAL_GetTick>
 8002552:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002554:	e01b      	b.n	800258e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002556:	f7ff fde7 	bl	8002128 <HAL_GetTick>
 800255a:	4602      	mov	r2, r0
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	1ad3      	subs	r3, r2, r3
 8002560:	2b02      	cmp	r3, #2
 8002562:	d914      	bls.n	800258e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	689b      	ldr	r3, [r3, #8]
 800256a:	f003 0301 	and.w	r3, r3, #1
 800256e:	2b01      	cmp	r3, #1
 8002570:	d10d      	bne.n	800258e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002576:	f043 0210 	orr.w	r2, r3, #16
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002582:	f043 0201 	orr.w	r2, r3, #1
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 800258a:	2301      	movs	r3, #1
 800258c:	e007      	b.n	800259e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	689b      	ldr	r3, [r3, #8]
 8002594:	f003 0301 	and.w	r3, r3, #1
 8002598:	2b01      	cmp	r3, #1
 800259a:	d0dc      	beq.n	8002556 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800259c:	2300      	movs	r3, #0
}
 800259e:	4618      	mov	r0, r3
 80025a0:	3710      	adds	r7, #16
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}
	...

080025a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025a8:	b480      	push	{r7}
 80025aa:	b085      	sub	sp, #20
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	f003 0307 	and.w	r3, r3, #7
 80025b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025b8:	4b0c      	ldr	r3, [pc, #48]	; (80025ec <__NVIC_SetPriorityGrouping+0x44>)
 80025ba:	68db      	ldr	r3, [r3, #12]
 80025bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025be:	68ba      	ldr	r2, [r7, #8]
 80025c0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80025c4:	4013      	ands	r3, r2
 80025c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025cc:	68bb      	ldr	r3, [r7, #8]
 80025ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025d0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80025d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80025d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025da:	4a04      	ldr	r2, [pc, #16]	; (80025ec <__NVIC_SetPriorityGrouping+0x44>)
 80025dc:	68bb      	ldr	r3, [r7, #8]
 80025de:	60d3      	str	r3, [r2, #12]
}
 80025e0:	bf00      	nop
 80025e2:	3714      	adds	r7, #20
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bc80      	pop	{r7}
 80025e8:	4770      	bx	lr
 80025ea:	bf00      	nop
 80025ec:	e000ed00 	.word	0xe000ed00

080025f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80025f0:	b480      	push	{r7}
 80025f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025f4:	4b04      	ldr	r3, [pc, #16]	; (8002608 <__NVIC_GetPriorityGrouping+0x18>)
 80025f6:	68db      	ldr	r3, [r3, #12]
 80025f8:	0a1b      	lsrs	r3, r3, #8
 80025fa:	f003 0307 	and.w	r3, r3, #7
}
 80025fe:	4618      	mov	r0, r3
 8002600:	46bd      	mov	sp, r7
 8002602:	bc80      	pop	{r7}
 8002604:	4770      	bx	lr
 8002606:	bf00      	nop
 8002608:	e000ed00 	.word	0xe000ed00

0800260c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800260c:	b480      	push	{r7}
 800260e:	b083      	sub	sp, #12
 8002610:	af00      	add	r7, sp, #0
 8002612:	4603      	mov	r3, r0
 8002614:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002616:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800261a:	2b00      	cmp	r3, #0
 800261c:	db0b      	blt.n	8002636 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800261e:	79fb      	ldrb	r3, [r7, #7]
 8002620:	f003 021f 	and.w	r2, r3, #31
 8002624:	4906      	ldr	r1, [pc, #24]	; (8002640 <__NVIC_EnableIRQ+0x34>)
 8002626:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800262a:	095b      	lsrs	r3, r3, #5
 800262c:	2001      	movs	r0, #1
 800262e:	fa00 f202 	lsl.w	r2, r0, r2
 8002632:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002636:	bf00      	nop
 8002638:	370c      	adds	r7, #12
 800263a:	46bd      	mov	sp, r7
 800263c:	bc80      	pop	{r7}
 800263e:	4770      	bx	lr
 8002640:	e000e100 	.word	0xe000e100

08002644 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002644:	b480      	push	{r7}
 8002646:	b083      	sub	sp, #12
 8002648:	af00      	add	r7, sp, #0
 800264a:	4603      	mov	r3, r0
 800264c:	6039      	str	r1, [r7, #0]
 800264e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002650:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002654:	2b00      	cmp	r3, #0
 8002656:	db0a      	blt.n	800266e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	b2da      	uxtb	r2, r3
 800265c:	490c      	ldr	r1, [pc, #48]	; (8002690 <__NVIC_SetPriority+0x4c>)
 800265e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002662:	0112      	lsls	r2, r2, #4
 8002664:	b2d2      	uxtb	r2, r2
 8002666:	440b      	add	r3, r1
 8002668:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800266c:	e00a      	b.n	8002684 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	b2da      	uxtb	r2, r3
 8002672:	4908      	ldr	r1, [pc, #32]	; (8002694 <__NVIC_SetPriority+0x50>)
 8002674:	79fb      	ldrb	r3, [r7, #7]
 8002676:	f003 030f 	and.w	r3, r3, #15
 800267a:	3b04      	subs	r3, #4
 800267c:	0112      	lsls	r2, r2, #4
 800267e:	b2d2      	uxtb	r2, r2
 8002680:	440b      	add	r3, r1
 8002682:	761a      	strb	r2, [r3, #24]
}
 8002684:	bf00      	nop
 8002686:	370c      	adds	r7, #12
 8002688:	46bd      	mov	sp, r7
 800268a:	bc80      	pop	{r7}
 800268c:	4770      	bx	lr
 800268e:	bf00      	nop
 8002690:	e000e100 	.word	0xe000e100
 8002694:	e000ed00 	.word	0xe000ed00

08002698 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002698:	b480      	push	{r7}
 800269a:	b089      	sub	sp, #36	; 0x24
 800269c:	af00      	add	r7, sp, #0
 800269e:	60f8      	str	r0, [r7, #12]
 80026a0:	60b9      	str	r1, [r7, #8]
 80026a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	f003 0307 	and.w	r3, r3, #7
 80026aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026ac:	69fb      	ldr	r3, [r7, #28]
 80026ae:	f1c3 0307 	rsb	r3, r3, #7
 80026b2:	2b04      	cmp	r3, #4
 80026b4:	bf28      	it	cs
 80026b6:	2304      	movcs	r3, #4
 80026b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026ba:	69fb      	ldr	r3, [r7, #28]
 80026bc:	3304      	adds	r3, #4
 80026be:	2b06      	cmp	r3, #6
 80026c0:	d902      	bls.n	80026c8 <NVIC_EncodePriority+0x30>
 80026c2:	69fb      	ldr	r3, [r7, #28]
 80026c4:	3b03      	subs	r3, #3
 80026c6:	e000      	b.n	80026ca <NVIC_EncodePriority+0x32>
 80026c8:	2300      	movs	r3, #0
 80026ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026cc:	f04f 32ff 	mov.w	r2, #4294967295
 80026d0:	69bb      	ldr	r3, [r7, #24]
 80026d2:	fa02 f303 	lsl.w	r3, r2, r3
 80026d6:	43da      	mvns	r2, r3
 80026d8:	68bb      	ldr	r3, [r7, #8]
 80026da:	401a      	ands	r2, r3
 80026dc:	697b      	ldr	r3, [r7, #20]
 80026de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026e0:	f04f 31ff 	mov.w	r1, #4294967295
 80026e4:	697b      	ldr	r3, [r7, #20]
 80026e6:	fa01 f303 	lsl.w	r3, r1, r3
 80026ea:	43d9      	mvns	r1, r3
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026f0:	4313      	orrs	r3, r2
         );
}
 80026f2:	4618      	mov	r0, r3
 80026f4:	3724      	adds	r7, #36	; 0x24
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bc80      	pop	{r7}
 80026fa:	4770      	bx	lr

080026fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b082      	sub	sp, #8
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002704:	6878      	ldr	r0, [r7, #4]
 8002706:	f7ff ff4f 	bl	80025a8 <__NVIC_SetPriorityGrouping>
}
 800270a:	bf00      	nop
 800270c:	3708      	adds	r7, #8
 800270e:	46bd      	mov	sp, r7
 8002710:	bd80      	pop	{r7, pc}

08002712 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002712:	b580      	push	{r7, lr}
 8002714:	b086      	sub	sp, #24
 8002716:	af00      	add	r7, sp, #0
 8002718:	4603      	mov	r3, r0
 800271a:	60b9      	str	r1, [r7, #8]
 800271c:	607a      	str	r2, [r7, #4]
 800271e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002720:	2300      	movs	r3, #0
 8002722:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002724:	f7ff ff64 	bl	80025f0 <__NVIC_GetPriorityGrouping>
 8002728:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800272a:	687a      	ldr	r2, [r7, #4]
 800272c:	68b9      	ldr	r1, [r7, #8]
 800272e:	6978      	ldr	r0, [r7, #20]
 8002730:	f7ff ffb2 	bl	8002698 <NVIC_EncodePriority>
 8002734:	4602      	mov	r2, r0
 8002736:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800273a:	4611      	mov	r1, r2
 800273c:	4618      	mov	r0, r3
 800273e:	f7ff ff81 	bl	8002644 <__NVIC_SetPriority>
}
 8002742:	bf00      	nop
 8002744:	3718      	adds	r7, #24
 8002746:	46bd      	mov	sp, r7
 8002748:	bd80      	pop	{r7, pc}

0800274a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800274a:	b580      	push	{r7, lr}
 800274c:	b082      	sub	sp, #8
 800274e:	af00      	add	r7, sp, #0
 8002750:	4603      	mov	r3, r0
 8002752:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002754:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002758:	4618      	mov	r0, r3
 800275a:	f7ff ff57 	bl	800260c <__NVIC_EnableIRQ>
}
 800275e:	bf00      	nop
 8002760:	3708      	adds	r7, #8
 8002762:	46bd      	mov	sp, r7
 8002764:	bd80      	pop	{r7, pc}
	...

08002768 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002768:	b480      	push	{r7}
 800276a:	b08b      	sub	sp, #44	; 0x2c
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
 8002770:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002772:	2300      	movs	r3, #0
 8002774:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002776:	2300      	movs	r3, #0
 8002778:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800277a:	e169      	b.n	8002a50 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800277c:	2201      	movs	r2, #1
 800277e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002780:	fa02 f303 	lsl.w	r3, r2, r3
 8002784:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	69fa      	ldr	r2, [r7, #28]
 800278c:	4013      	ands	r3, r2
 800278e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002790:	69ba      	ldr	r2, [r7, #24]
 8002792:	69fb      	ldr	r3, [r7, #28]
 8002794:	429a      	cmp	r2, r3
 8002796:	f040 8158 	bne.w	8002a4a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	685b      	ldr	r3, [r3, #4]
 800279e:	4a9a      	ldr	r2, [pc, #616]	; (8002a08 <HAL_GPIO_Init+0x2a0>)
 80027a0:	4293      	cmp	r3, r2
 80027a2:	d05e      	beq.n	8002862 <HAL_GPIO_Init+0xfa>
 80027a4:	4a98      	ldr	r2, [pc, #608]	; (8002a08 <HAL_GPIO_Init+0x2a0>)
 80027a6:	4293      	cmp	r3, r2
 80027a8:	d875      	bhi.n	8002896 <HAL_GPIO_Init+0x12e>
 80027aa:	4a98      	ldr	r2, [pc, #608]	; (8002a0c <HAL_GPIO_Init+0x2a4>)
 80027ac:	4293      	cmp	r3, r2
 80027ae:	d058      	beq.n	8002862 <HAL_GPIO_Init+0xfa>
 80027b0:	4a96      	ldr	r2, [pc, #600]	; (8002a0c <HAL_GPIO_Init+0x2a4>)
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d86f      	bhi.n	8002896 <HAL_GPIO_Init+0x12e>
 80027b6:	4a96      	ldr	r2, [pc, #600]	; (8002a10 <HAL_GPIO_Init+0x2a8>)
 80027b8:	4293      	cmp	r3, r2
 80027ba:	d052      	beq.n	8002862 <HAL_GPIO_Init+0xfa>
 80027bc:	4a94      	ldr	r2, [pc, #592]	; (8002a10 <HAL_GPIO_Init+0x2a8>)
 80027be:	4293      	cmp	r3, r2
 80027c0:	d869      	bhi.n	8002896 <HAL_GPIO_Init+0x12e>
 80027c2:	4a94      	ldr	r2, [pc, #592]	; (8002a14 <HAL_GPIO_Init+0x2ac>)
 80027c4:	4293      	cmp	r3, r2
 80027c6:	d04c      	beq.n	8002862 <HAL_GPIO_Init+0xfa>
 80027c8:	4a92      	ldr	r2, [pc, #584]	; (8002a14 <HAL_GPIO_Init+0x2ac>)
 80027ca:	4293      	cmp	r3, r2
 80027cc:	d863      	bhi.n	8002896 <HAL_GPIO_Init+0x12e>
 80027ce:	4a92      	ldr	r2, [pc, #584]	; (8002a18 <HAL_GPIO_Init+0x2b0>)
 80027d0:	4293      	cmp	r3, r2
 80027d2:	d046      	beq.n	8002862 <HAL_GPIO_Init+0xfa>
 80027d4:	4a90      	ldr	r2, [pc, #576]	; (8002a18 <HAL_GPIO_Init+0x2b0>)
 80027d6:	4293      	cmp	r3, r2
 80027d8:	d85d      	bhi.n	8002896 <HAL_GPIO_Init+0x12e>
 80027da:	2b12      	cmp	r3, #18
 80027dc:	d82a      	bhi.n	8002834 <HAL_GPIO_Init+0xcc>
 80027de:	2b12      	cmp	r3, #18
 80027e0:	d859      	bhi.n	8002896 <HAL_GPIO_Init+0x12e>
 80027e2:	a201      	add	r2, pc, #4	; (adr r2, 80027e8 <HAL_GPIO_Init+0x80>)
 80027e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027e8:	08002863 	.word	0x08002863
 80027ec:	0800283d 	.word	0x0800283d
 80027f0:	0800284f 	.word	0x0800284f
 80027f4:	08002891 	.word	0x08002891
 80027f8:	08002897 	.word	0x08002897
 80027fc:	08002897 	.word	0x08002897
 8002800:	08002897 	.word	0x08002897
 8002804:	08002897 	.word	0x08002897
 8002808:	08002897 	.word	0x08002897
 800280c:	08002897 	.word	0x08002897
 8002810:	08002897 	.word	0x08002897
 8002814:	08002897 	.word	0x08002897
 8002818:	08002897 	.word	0x08002897
 800281c:	08002897 	.word	0x08002897
 8002820:	08002897 	.word	0x08002897
 8002824:	08002897 	.word	0x08002897
 8002828:	08002897 	.word	0x08002897
 800282c:	08002845 	.word	0x08002845
 8002830:	08002859 	.word	0x08002859
 8002834:	4a79      	ldr	r2, [pc, #484]	; (8002a1c <HAL_GPIO_Init+0x2b4>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d013      	beq.n	8002862 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800283a:	e02c      	b.n	8002896 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	68db      	ldr	r3, [r3, #12]
 8002840:	623b      	str	r3, [r7, #32]
          break;
 8002842:	e029      	b.n	8002898 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	68db      	ldr	r3, [r3, #12]
 8002848:	3304      	adds	r3, #4
 800284a:	623b      	str	r3, [r7, #32]
          break;
 800284c:	e024      	b.n	8002898 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800284e:	683b      	ldr	r3, [r7, #0]
 8002850:	68db      	ldr	r3, [r3, #12]
 8002852:	3308      	adds	r3, #8
 8002854:	623b      	str	r3, [r7, #32]
          break;
 8002856:	e01f      	b.n	8002898 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	68db      	ldr	r3, [r3, #12]
 800285c:	330c      	adds	r3, #12
 800285e:	623b      	str	r3, [r7, #32]
          break;
 8002860:	e01a      	b.n	8002898 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002862:	683b      	ldr	r3, [r7, #0]
 8002864:	689b      	ldr	r3, [r3, #8]
 8002866:	2b00      	cmp	r3, #0
 8002868:	d102      	bne.n	8002870 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800286a:	2304      	movs	r3, #4
 800286c:	623b      	str	r3, [r7, #32]
          break;
 800286e:	e013      	b.n	8002898 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	689b      	ldr	r3, [r3, #8]
 8002874:	2b01      	cmp	r3, #1
 8002876:	d105      	bne.n	8002884 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002878:	2308      	movs	r3, #8
 800287a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	69fa      	ldr	r2, [r7, #28]
 8002880:	611a      	str	r2, [r3, #16]
          break;
 8002882:	e009      	b.n	8002898 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002884:	2308      	movs	r3, #8
 8002886:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	69fa      	ldr	r2, [r7, #28]
 800288c:	615a      	str	r2, [r3, #20]
          break;
 800288e:	e003      	b.n	8002898 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002890:	2300      	movs	r3, #0
 8002892:	623b      	str	r3, [r7, #32]
          break;
 8002894:	e000      	b.n	8002898 <HAL_GPIO_Init+0x130>
          break;
 8002896:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002898:	69bb      	ldr	r3, [r7, #24]
 800289a:	2bff      	cmp	r3, #255	; 0xff
 800289c:	d801      	bhi.n	80028a2 <HAL_GPIO_Init+0x13a>
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	e001      	b.n	80028a6 <HAL_GPIO_Init+0x13e>
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	3304      	adds	r3, #4
 80028a6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80028a8:	69bb      	ldr	r3, [r7, #24]
 80028aa:	2bff      	cmp	r3, #255	; 0xff
 80028ac:	d802      	bhi.n	80028b4 <HAL_GPIO_Init+0x14c>
 80028ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028b0:	009b      	lsls	r3, r3, #2
 80028b2:	e002      	b.n	80028ba <HAL_GPIO_Init+0x152>
 80028b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028b6:	3b08      	subs	r3, #8
 80028b8:	009b      	lsls	r3, r3, #2
 80028ba:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80028bc:	697b      	ldr	r3, [r7, #20]
 80028be:	681a      	ldr	r2, [r3, #0]
 80028c0:	210f      	movs	r1, #15
 80028c2:	693b      	ldr	r3, [r7, #16]
 80028c4:	fa01 f303 	lsl.w	r3, r1, r3
 80028c8:	43db      	mvns	r3, r3
 80028ca:	401a      	ands	r2, r3
 80028cc:	6a39      	ldr	r1, [r7, #32]
 80028ce:	693b      	ldr	r3, [r7, #16]
 80028d0:	fa01 f303 	lsl.w	r3, r1, r3
 80028d4:	431a      	orrs	r2, r3
 80028d6:	697b      	ldr	r3, [r7, #20]
 80028d8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	685b      	ldr	r3, [r3, #4]
 80028de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	f000 80b1 	beq.w	8002a4a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80028e8:	4b4d      	ldr	r3, [pc, #308]	; (8002a20 <HAL_GPIO_Init+0x2b8>)
 80028ea:	699b      	ldr	r3, [r3, #24]
 80028ec:	4a4c      	ldr	r2, [pc, #304]	; (8002a20 <HAL_GPIO_Init+0x2b8>)
 80028ee:	f043 0301 	orr.w	r3, r3, #1
 80028f2:	6193      	str	r3, [r2, #24]
 80028f4:	4b4a      	ldr	r3, [pc, #296]	; (8002a20 <HAL_GPIO_Init+0x2b8>)
 80028f6:	699b      	ldr	r3, [r3, #24]
 80028f8:	f003 0301 	and.w	r3, r3, #1
 80028fc:	60bb      	str	r3, [r7, #8]
 80028fe:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002900:	4a48      	ldr	r2, [pc, #288]	; (8002a24 <HAL_GPIO_Init+0x2bc>)
 8002902:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002904:	089b      	lsrs	r3, r3, #2
 8002906:	3302      	adds	r3, #2
 8002908:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800290c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800290e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002910:	f003 0303 	and.w	r3, r3, #3
 8002914:	009b      	lsls	r3, r3, #2
 8002916:	220f      	movs	r2, #15
 8002918:	fa02 f303 	lsl.w	r3, r2, r3
 800291c:	43db      	mvns	r3, r3
 800291e:	68fa      	ldr	r2, [r7, #12]
 8002920:	4013      	ands	r3, r2
 8002922:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	4a40      	ldr	r2, [pc, #256]	; (8002a28 <HAL_GPIO_Init+0x2c0>)
 8002928:	4293      	cmp	r3, r2
 800292a:	d013      	beq.n	8002954 <HAL_GPIO_Init+0x1ec>
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	4a3f      	ldr	r2, [pc, #252]	; (8002a2c <HAL_GPIO_Init+0x2c4>)
 8002930:	4293      	cmp	r3, r2
 8002932:	d00d      	beq.n	8002950 <HAL_GPIO_Init+0x1e8>
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	4a3e      	ldr	r2, [pc, #248]	; (8002a30 <HAL_GPIO_Init+0x2c8>)
 8002938:	4293      	cmp	r3, r2
 800293a:	d007      	beq.n	800294c <HAL_GPIO_Init+0x1e4>
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	4a3d      	ldr	r2, [pc, #244]	; (8002a34 <HAL_GPIO_Init+0x2cc>)
 8002940:	4293      	cmp	r3, r2
 8002942:	d101      	bne.n	8002948 <HAL_GPIO_Init+0x1e0>
 8002944:	2303      	movs	r3, #3
 8002946:	e006      	b.n	8002956 <HAL_GPIO_Init+0x1ee>
 8002948:	2304      	movs	r3, #4
 800294a:	e004      	b.n	8002956 <HAL_GPIO_Init+0x1ee>
 800294c:	2302      	movs	r3, #2
 800294e:	e002      	b.n	8002956 <HAL_GPIO_Init+0x1ee>
 8002950:	2301      	movs	r3, #1
 8002952:	e000      	b.n	8002956 <HAL_GPIO_Init+0x1ee>
 8002954:	2300      	movs	r3, #0
 8002956:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002958:	f002 0203 	and.w	r2, r2, #3
 800295c:	0092      	lsls	r2, r2, #2
 800295e:	4093      	lsls	r3, r2
 8002960:	68fa      	ldr	r2, [r7, #12]
 8002962:	4313      	orrs	r3, r2
 8002964:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002966:	492f      	ldr	r1, [pc, #188]	; (8002a24 <HAL_GPIO_Init+0x2bc>)
 8002968:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800296a:	089b      	lsrs	r3, r3, #2
 800296c:	3302      	adds	r3, #2
 800296e:	68fa      	ldr	r2, [r7, #12]
 8002970:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	685b      	ldr	r3, [r3, #4]
 8002978:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800297c:	2b00      	cmp	r3, #0
 800297e:	d006      	beq.n	800298e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002980:	4b2d      	ldr	r3, [pc, #180]	; (8002a38 <HAL_GPIO_Init+0x2d0>)
 8002982:	689a      	ldr	r2, [r3, #8]
 8002984:	492c      	ldr	r1, [pc, #176]	; (8002a38 <HAL_GPIO_Init+0x2d0>)
 8002986:	69bb      	ldr	r3, [r7, #24]
 8002988:	4313      	orrs	r3, r2
 800298a:	608b      	str	r3, [r1, #8]
 800298c:	e006      	b.n	800299c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800298e:	4b2a      	ldr	r3, [pc, #168]	; (8002a38 <HAL_GPIO_Init+0x2d0>)
 8002990:	689a      	ldr	r2, [r3, #8]
 8002992:	69bb      	ldr	r3, [r7, #24]
 8002994:	43db      	mvns	r3, r3
 8002996:	4928      	ldr	r1, [pc, #160]	; (8002a38 <HAL_GPIO_Init+0x2d0>)
 8002998:	4013      	ands	r3, r2
 800299a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d006      	beq.n	80029b6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80029a8:	4b23      	ldr	r3, [pc, #140]	; (8002a38 <HAL_GPIO_Init+0x2d0>)
 80029aa:	68da      	ldr	r2, [r3, #12]
 80029ac:	4922      	ldr	r1, [pc, #136]	; (8002a38 <HAL_GPIO_Init+0x2d0>)
 80029ae:	69bb      	ldr	r3, [r7, #24]
 80029b0:	4313      	orrs	r3, r2
 80029b2:	60cb      	str	r3, [r1, #12]
 80029b4:	e006      	b.n	80029c4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80029b6:	4b20      	ldr	r3, [pc, #128]	; (8002a38 <HAL_GPIO_Init+0x2d0>)
 80029b8:	68da      	ldr	r2, [r3, #12]
 80029ba:	69bb      	ldr	r3, [r7, #24]
 80029bc:	43db      	mvns	r3, r3
 80029be:	491e      	ldr	r1, [pc, #120]	; (8002a38 <HAL_GPIO_Init+0x2d0>)
 80029c0:	4013      	ands	r3, r2
 80029c2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d006      	beq.n	80029de <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80029d0:	4b19      	ldr	r3, [pc, #100]	; (8002a38 <HAL_GPIO_Init+0x2d0>)
 80029d2:	685a      	ldr	r2, [r3, #4]
 80029d4:	4918      	ldr	r1, [pc, #96]	; (8002a38 <HAL_GPIO_Init+0x2d0>)
 80029d6:	69bb      	ldr	r3, [r7, #24]
 80029d8:	4313      	orrs	r3, r2
 80029da:	604b      	str	r3, [r1, #4]
 80029dc:	e006      	b.n	80029ec <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80029de:	4b16      	ldr	r3, [pc, #88]	; (8002a38 <HAL_GPIO_Init+0x2d0>)
 80029e0:	685a      	ldr	r2, [r3, #4]
 80029e2:	69bb      	ldr	r3, [r7, #24]
 80029e4:	43db      	mvns	r3, r3
 80029e6:	4914      	ldr	r1, [pc, #80]	; (8002a38 <HAL_GPIO_Init+0x2d0>)
 80029e8:	4013      	ands	r3, r2
 80029ea:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d021      	beq.n	8002a3c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80029f8:	4b0f      	ldr	r3, [pc, #60]	; (8002a38 <HAL_GPIO_Init+0x2d0>)
 80029fa:	681a      	ldr	r2, [r3, #0]
 80029fc:	490e      	ldr	r1, [pc, #56]	; (8002a38 <HAL_GPIO_Init+0x2d0>)
 80029fe:	69bb      	ldr	r3, [r7, #24]
 8002a00:	4313      	orrs	r3, r2
 8002a02:	600b      	str	r3, [r1, #0]
 8002a04:	e021      	b.n	8002a4a <HAL_GPIO_Init+0x2e2>
 8002a06:	bf00      	nop
 8002a08:	10320000 	.word	0x10320000
 8002a0c:	10310000 	.word	0x10310000
 8002a10:	10220000 	.word	0x10220000
 8002a14:	10210000 	.word	0x10210000
 8002a18:	10120000 	.word	0x10120000
 8002a1c:	10110000 	.word	0x10110000
 8002a20:	40021000 	.word	0x40021000
 8002a24:	40010000 	.word	0x40010000
 8002a28:	40010800 	.word	0x40010800
 8002a2c:	40010c00 	.word	0x40010c00
 8002a30:	40011000 	.word	0x40011000
 8002a34:	40011400 	.word	0x40011400
 8002a38:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002a3c:	4b0b      	ldr	r3, [pc, #44]	; (8002a6c <HAL_GPIO_Init+0x304>)
 8002a3e:	681a      	ldr	r2, [r3, #0]
 8002a40:	69bb      	ldr	r3, [r7, #24]
 8002a42:	43db      	mvns	r3, r3
 8002a44:	4909      	ldr	r1, [pc, #36]	; (8002a6c <HAL_GPIO_Init+0x304>)
 8002a46:	4013      	ands	r3, r2
 8002a48:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a4c:	3301      	adds	r3, #1
 8002a4e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	681a      	ldr	r2, [r3, #0]
 8002a54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a56:	fa22 f303 	lsr.w	r3, r2, r3
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	f47f ae8e 	bne.w	800277c <HAL_GPIO_Init+0x14>
  }
}
 8002a60:	bf00      	nop
 8002a62:	bf00      	nop
 8002a64:	372c      	adds	r7, #44	; 0x2c
 8002a66:	46bd      	mov	sp, r7
 8002a68:	bc80      	pop	{r7}
 8002a6a:	4770      	bx	lr
 8002a6c:	40010400 	.word	0x40010400

08002a70 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002a70:	b480      	push	{r7}
 8002a72:	b085      	sub	sp, #20
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
 8002a78:	460b      	mov	r3, r1
 8002a7a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	689a      	ldr	r2, [r3, #8]
 8002a80:	887b      	ldrh	r3, [r7, #2]
 8002a82:	4013      	ands	r3, r2
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d002      	beq.n	8002a8e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002a88:	2301      	movs	r3, #1
 8002a8a:	73fb      	strb	r3, [r7, #15]
 8002a8c:	e001      	b.n	8002a92 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002a92:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a94:	4618      	mov	r0, r3
 8002a96:	3714      	adds	r7, #20
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	bc80      	pop	{r7}
 8002a9c:	4770      	bx	lr

08002a9e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a9e:	b480      	push	{r7}
 8002aa0:	b083      	sub	sp, #12
 8002aa2:	af00      	add	r7, sp, #0
 8002aa4:	6078      	str	r0, [r7, #4]
 8002aa6:	460b      	mov	r3, r1
 8002aa8:	807b      	strh	r3, [r7, #2]
 8002aaa:	4613      	mov	r3, r2
 8002aac:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002aae:	787b      	ldrb	r3, [r7, #1]
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d003      	beq.n	8002abc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002ab4:	887a      	ldrh	r2, [r7, #2]
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002aba:	e003      	b.n	8002ac4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002abc:	887b      	ldrh	r3, [r7, #2]
 8002abe:	041a      	lsls	r2, r3, #16
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	611a      	str	r2, [r3, #16]
}
 8002ac4:	bf00      	nop
 8002ac6:	370c      	adds	r7, #12
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	bc80      	pop	{r7}
 8002acc:	4770      	bx	lr
	...

08002ad0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b084      	sub	sp, #16
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d101      	bne.n	8002ae2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002ade:	2301      	movs	r3, #1
 8002ae0:	e12b      	b.n	8002d3a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ae8:	b2db      	uxtb	r3, r3
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d106      	bne.n	8002afc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	2200      	movs	r2, #0
 8002af2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002af6:	6878      	ldr	r0, [r7, #4]
 8002af8:	f7ff f940 	bl	8001d7c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2224      	movs	r2, #36	; 0x24
 8002b00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	681a      	ldr	r2, [r3, #0]
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f022 0201 	bic.w	r2, r2, #1
 8002b12:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	681a      	ldr	r2, [r3, #0]
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002b22:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	681a      	ldr	r2, [r3, #0]
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002b32:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002b34:	f001 fbc8 	bl	80042c8 <HAL_RCC_GetPCLK1Freq>
 8002b38:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	4a81      	ldr	r2, [pc, #516]	; (8002d44 <HAL_I2C_Init+0x274>)
 8002b40:	4293      	cmp	r3, r2
 8002b42:	d807      	bhi.n	8002b54 <HAL_I2C_Init+0x84>
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	4a80      	ldr	r2, [pc, #512]	; (8002d48 <HAL_I2C_Init+0x278>)
 8002b48:	4293      	cmp	r3, r2
 8002b4a:	bf94      	ite	ls
 8002b4c:	2301      	movls	r3, #1
 8002b4e:	2300      	movhi	r3, #0
 8002b50:	b2db      	uxtb	r3, r3
 8002b52:	e006      	b.n	8002b62 <HAL_I2C_Init+0x92>
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	4a7d      	ldr	r2, [pc, #500]	; (8002d4c <HAL_I2C_Init+0x27c>)
 8002b58:	4293      	cmp	r3, r2
 8002b5a:	bf94      	ite	ls
 8002b5c:	2301      	movls	r3, #1
 8002b5e:	2300      	movhi	r3, #0
 8002b60:	b2db      	uxtb	r3, r3
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d001      	beq.n	8002b6a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002b66:	2301      	movs	r3, #1
 8002b68:	e0e7      	b.n	8002d3a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	4a78      	ldr	r2, [pc, #480]	; (8002d50 <HAL_I2C_Init+0x280>)
 8002b6e:	fba2 2303 	umull	r2, r3, r2, r3
 8002b72:	0c9b      	lsrs	r3, r3, #18
 8002b74:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	685b      	ldr	r3, [r3, #4]
 8002b7c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	68ba      	ldr	r2, [r7, #8]
 8002b86:	430a      	orrs	r2, r1
 8002b88:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	6a1b      	ldr	r3, [r3, #32]
 8002b90:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	685b      	ldr	r3, [r3, #4]
 8002b98:	4a6a      	ldr	r2, [pc, #424]	; (8002d44 <HAL_I2C_Init+0x274>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d802      	bhi.n	8002ba4 <HAL_I2C_Init+0xd4>
 8002b9e:	68bb      	ldr	r3, [r7, #8]
 8002ba0:	3301      	adds	r3, #1
 8002ba2:	e009      	b.n	8002bb8 <HAL_I2C_Init+0xe8>
 8002ba4:	68bb      	ldr	r3, [r7, #8]
 8002ba6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002baa:	fb02 f303 	mul.w	r3, r2, r3
 8002bae:	4a69      	ldr	r2, [pc, #420]	; (8002d54 <HAL_I2C_Init+0x284>)
 8002bb0:	fba2 2303 	umull	r2, r3, r2, r3
 8002bb4:	099b      	lsrs	r3, r3, #6
 8002bb6:	3301      	adds	r3, #1
 8002bb8:	687a      	ldr	r2, [r7, #4]
 8002bba:	6812      	ldr	r2, [r2, #0]
 8002bbc:	430b      	orrs	r3, r1
 8002bbe:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	69db      	ldr	r3, [r3, #28]
 8002bc6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002bca:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	685b      	ldr	r3, [r3, #4]
 8002bd2:	495c      	ldr	r1, [pc, #368]	; (8002d44 <HAL_I2C_Init+0x274>)
 8002bd4:	428b      	cmp	r3, r1
 8002bd6:	d819      	bhi.n	8002c0c <HAL_I2C_Init+0x13c>
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	1e59      	subs	r1, r3, #1
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	685b      	ldr	r3, [r3, #4]
 8002be0:	005b      	lsls	r3, r3, #1
 8002be2:	fbb1 f3f3 	udiv	r3, r1, r3
 8002be6:	1c59      	adds	r1, r3, #1
 8002be8:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002bec:	400b      	ands	r3, r1
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d00a      	beq.n	8002c08 <HAL_I2C_Init+0x138>
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	1e59      	subs	r1, r3, #1
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	685b      	ldr	r3, [r3, #4]
 8002bfa:	005b      	lsls	r3, r3, #1
 8002bfc:	fbb1 f3f3 	udiv	r3, r1, r3
 8002c00:	3301      	adds	r3, #1
 8002c02:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c06:	e051      	b.n	8002cac <HAL_I2C_Init+0x1dc>
 8002c08:	2304      	movs	r3, #4
 8002c0a:	e04f      	b.n	8002cac <HAL_I2C_Init+0x1dc>
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	689b      	ldr	r3, [r3, #8]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d111      	bne.n	8002c38 <HAL_I2C_Init+0x168>
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	1e58      	subs	r0, r3, #1
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6859      	ldr	r1, [r3, #4]
 8002c1c:	460b      	mov	r3, r1
 8002c1e:	005b      	lsls	r3, r3, #1
 8002c20:	440b      	add	r3, r1
 8002c22:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c26:	3301      	adds	r3, #1
 8002c28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	bf0c      	ite	eq
 8002c30:	2301      	moveq	r3, #1
 8002c32:	2300      	movne	r3, #0
 8002c34:	b2db      	uxtb	r3, r3
 8002c36:	e012      	b.n	8002c5e <HAL_I2C_Init+0x18e>
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	1e58      	subs	r0, r3, #1
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6859      	ldr	r1, [r3, #4]
 8002c40:	460b      	mov	r3, r1
 8002c42:	009b      	lsls	r3, r3, #2
 8002c44:	440b      	add	r3, r1
 8002c46:	0099      	lsls	r1, r3, #2
 8002c48:	440b      	add	r3, r1
 8002c4a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c4e:	3301      	adds	r3, #1
 8002c50:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	bf0c      	ite	eq
 8002c58:	2301      	moveq	r3, #1
 8002c5a:	2300      	movne	r3, #0
 8002c5c:	b2db      	uxtb	r3, r3
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d001      	beq.n	8002c66 <HAL_I2C_Init+0x196>
 8002c62:	2301      	movs	r3, #1
 8002c64:	e022      	b.n	8002cac <HAL_I2C_Init+0x1dc>
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	689b      	ldr	r3, [r3, #8]
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d10e      	bne.n	8002c8c <HAL_I2C_Init+0x1bc>
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	1e58      	subs	r0, r3, #1
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	6859      	ldr	r1, [r3, #4]
 8002c76:	460b      	mov	r3, r1
 8002c78:	005b      	lsls	r3, r3, #1
 8002c7a:	440b      	add	r3, r1
 8002c7c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c80:	3301      	adds	r3, #1
 8002c82:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c86:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002c8a:	e00f      	b.n	8002cac <HAL_I2C_Init+0x1dc>
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	1e58      	subs	r0, r3, #1
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	6859      	ldr	r1, [r3, #4]
 8002c94:	460b      	mov	r3, r1
 8002c96:	009b      	lsls	r3, r3, #2
 8002c98:	440b      	add	r3, r1
 8002c9a:	0099      	lsls	r1, r3, #2
 8002c9c:	440b      	add	r3, r1
 8002c9e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ca2:	3301      	adds	r3, #1
 8002ca4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ca8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002cac:	6879      	ldr	r1, [r7, #4]
 8002cae:	6809      	ldr	r1, [r1, #0]
 8002cb0:	4313      	orrs	r3, r2
 8002cb2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	69da      	ldr	r2, [r3, #28]
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6a1b      	ldr	r3, [r3, #32]
 8002cc6:	431a      	orrs	r2, r3
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	430a      	orrs	r2, r1
 8002cce:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	689b      	ldr	r3, [r3, #8]
 8002cd6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002cda:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002cde:	687a      	ldr	r2, [r7, #4]
 8002ce0:	6911      	ldr	r1, [r2, #16]
 8002ce2:	687a      	ldr	r2, [r7, #4]
 8002ce4:	68d2      	ldr	r2, [r2, #12]
 8002ce6:	4311      	orrs	r1, r2
 8002ce8:	687a      	ldr	r2, [r7, #4]
 8002cea:	6812      	ldr	r2, [r2, #0]
 8002cec:	430b      	orrs	r3, r1
 8002cee:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	68db      	ldr	r3, [r3, #12]
 8002cf6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	695a      	ldr	r2, [r3, #20]
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	699b      	ldr	r3, [r3, #24]
 8002d02:	431a      	orrs	r2, r3
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	430a      	orrs	r2, r1
 8002d0a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	681a      	ldr	r2, [r3, #0]
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f042 0201 	orr.w	r2, r2, #1
 8002d1a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	2200      	movs	r2, #0
 8002d20:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	2220      	movs	r2, #32
 8002d26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	2200      	movs	r2, #0
 8002d34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002d38:	2300      	movs	r3, #0
}
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	3710      	adds	r7, #16
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bd80      	pop	{r7, pc}
 8002d42:	bf00      	nop
 8002d44:	000186a0 	.word	0x000186a0
 8002d48:	001e847f 	.word	0x001e847f
 8002d4c:	003d08ff 	.word	0x003d08ff
 8002d50:	431bde83 	.word	0x431bde83
 8002d54:	10624dd3 	.word	0x10624dd3

08002d58 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b088      	sub	sp, #32
 8002d5c:	af02      	add	r7, sp, #8
 8002d5e:	60f8      	str	r0, [r7, #12]
 8002d60:	607a      	str	r2, [r7, #4]
 8002d62:	461a      	mov	r2, r3
 8002d64:	460b      	mov	r3, r1
 8002d66:	817b      	strh	r3, [r7, #10]
 8002d68:	4613      	mov	r3, r2
 8002d6a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002d6c:	f7ff f9dc 	bl	8002128 <HAL_GetTick>
 8002d70:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d78:	b2db      	uxtb	r3, r3
 8002d7a:	2b20      	cmp	r3, #32
 8002d7c:	f040 80e0 	bne.w	8002f40 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002d80:	697b      	ldr	r3, [r7, #20]
 8002d82:	9300      	str	r3, [sp, #0]
 8002d84:	2319      	movs	r3, #25
 8002d86:	2201      	movs	r2, #1
 8002d88:	4970      	ldr	r1, [pc, #448]	; (8002f4c <HAL_I2C_Master_Transmit+0x1f4>)
 8002d8a:	68f8      	ldr	r0, [r7, #12]
 8002d8c:	f000 fc9e 	bl	80036cc <I2C_WaitOnFlagUntilTimeout>
 8002d90:	4603      	mov	r3, r0
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d001      	beq.n	8002d9a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002d96:	2302      	movs	r3, #2
 8002d98:	e0d3      	b.n	8002f42 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002da0:	2b01      	cmp	r3, #1
 8002da2:	d101      	bne.n	8002da8 <HAL_I2C_Master_Transmit+0x50>
 8002da4:	2302      	movs	r3, #2
 8002da6:	e0cc      	b.n	8002f42 <HAL_I2C_Master_Transmit+0x1ea>
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	2201      	movs	r2, #1
 8002dac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f003 0301 	and.w	r3, r3, #1
 8002dba:	2b01      	cmp	r3, #1
 8002dbc:	d007      	beq.n	8002dce <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	681a      	ldr	r2, [r3, #0]
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f042 0201 	orr.w	r2, r2, #1
 8002dcc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	681a      	ldr	r2, [r3, #0]
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002ddc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	2221      	movs	r2, #33	; 0x21
 8002de2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	2210      	movs	r2, #16
 8002dea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	2200      	movs	r2, #0
 8002df2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	687a      	ldr	r2, [r7, #4]
 8002df8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	893a      	ldrh	r2, [r7, #8]
 8002dfe:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e04:	b29a      	uxth	r2, r3
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	4a50      	ldr	r2, [pc, #320]	; (8002f50 <HAL_I2C_Master_Transmit+0x1f8>)
 8002e0e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002e10:	8979      	ldrh	r1, [r7, #10]
 8002e12:	697b      	ldr	r3, [r7, #20]
 8002e14:	6a3a      	ldr	r2, [r7, #32]
 8002e16:	68f8      	ldr	r0, [r7, #12]
 8002e18:	f000 fb08 	bl	800342c <I2C_MasterRequestWrite>
 8002e1c:	4603      	mov	r3, r0
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d001      	beq.n	8002e26 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002e22:	2301      	movs	r3, #1
 8002e24:	e08d      	b.n	8002f42 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e26:	2300      	movs	r3, #0
 8002e28:	613b      	str	r3, [r7, #16]
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	695b      	ldr	r3, [r3, #20]
 8002e30:	613b      	str	r3, [r7, #16]
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	699b      	ldr	r3, [r3, #24]
 8002e38:	613b      	str	r3, [r7, #16]
 8002e3a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002e3c:	e066      	b.n	8002f0c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e3e:	697a      	ldr	r2, [r7, #20]
 8002e40:	6a39      	ldr	r1, [r7, #32]
 8002e42:	68f8      	ldr	r0, [r7, #12]
 8002e44:	f000 fd5c 	bl	8003900 <I2C_WaitOnTXEFlagUntilTimeout>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d00d      	beq.n	8002e6a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e52:	2b04      	cmp	r3, #4
 8002e54:	d107      	bne.n	8002e66 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	681a      	ldr	r2, [r3, #0]
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e64:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002e66:	2301      	movs	r3, #1
 8002e68:	e06b      	b.n	8002f42 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e6e:	781a      	ldrb	r2, [r3, #0]
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e7a:	1c5a      	adds	r2, r3, #1
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e84:	b29b      	uxth	r3, r3
 8002e86:	3b01      	subs	r3, #1
 8002e88:	b29a      	uxth	r2, r3
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e92:	3b01      	subs	r3, #1
 8002e94:	b29a      	uxth	r2, r3
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	695b      	ldr	r3, [r3, #20]
 8002ea0:	f003 0304 	and.w	r3, r3, #4
 8002ea4:	2b04      	cmp	r3, #4
 8002ea6:	d11b      	bne.n	8002ee0 <HAL_I2C_Master_Transmit+0x188>
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d017      	beq.n	8002ee0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eb4:	781a      	ldrb	r2, [r3, #0]
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ec0:	1c5a      	adds	r2, r3, #1
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002eca:	b29b      	uxth	r3, r3
 8002ecc:	3b01      	subs	r3, #1
 8002ece:	b29a      	uxth	r2, r3
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ed8:	3b01      	subs	r3, #1
 8002eda:	b29a      	uxth	r2, r3
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ee0:	697a      	ldr	r2, [r7, #20]
 8002ee2:	6a39      	ldr	r1, [r7, #32]
 8002ee4:	68f8      	ldr	r0, [r7, #12]
 8002ee6:	f000 fd53 	bl	8003990 <I2C_WaitOnBTFFlagUntilTimeout>
 8002eea:	4603      	mov	r3, r0
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d00d      	beq.n	8002f0c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ef4:	2b04      	cmp	r3, #4
 8002ef6:	d107      	bne.n	8002f08 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	681a      	ldr	r2, [r3, #0]
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f06:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002f08:	2301      	movs	r3, #1
 8002f0a:	e01a      	b.n	8002f42 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d194      	bne.n	8002e3e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	681a      	ldr	r2, [r3, #0]
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f22:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	2220      	movs	r2, #32
 8002f28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	2200      	movs	r2, #0
 8002f30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	2200      	movs	r2, #0
 8002f38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	e000      	b.n	8002f42 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002f40:	2302      	movs	r3, #2
  }
}
 8002f42:	4618      	mov	r0, r3
 8002f44:	3718      	adds	r7, #24
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bd80      	pop	{r7, pc}
 8002f4a:	bf00      	nop
 8002f4c:	00100002 	.word	0x00100002
 8002f50:	ffff0000 	.word	0xffff0000

08002f54 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b08c      	sub	sp, #48	; 0x30
 8002f58:	af02      	add	r7, sp, #8
 8002f5a:	60f8      	str	r0, [r7, #12]
 8002f5c:	607a      	str	r2, [r7, #4]
 8002f5e:	461a      	mov	r2, r3
 8002f60:	460b      	mov	r3, r1
 8002f62:	817b      	strh	r3, [r7, #10]
 8002f64:	4613      	mov	r3, r2
 8002f66:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8002f68:	2300      	movs	r3, #0
 8002f6a:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002f6c:	f7ff f8dc 	bl	8002128 <HAL_GetTick>
 8002f70:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f78:	b2db      	uxtb	r3, r3
 8002f7a:	2b20      	cmp	r3, #32
 8002f7c:	f040 824b 	bne.w	8003416 <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002f80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f82:	9300      	str	r3, [sp, #0]
 8002f84:	2319      	movs	r3, #25
 8002f86:	2201      	movs	r2, #1
 8002f88:	497f      	ldr	r1, [pc, #508]	; (8003188 <HAL_I2C_Master_Receive+0x234>)
 8002f8a:	68f8      	ldr	r0, [r7, #12]
 8002f8c:	f000 fb9e 	bl	80036cc <I2C_WaitOnFlagUntilTimeout>
 8002f90:	4603      	mov	r3, r0
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d001      	beq.n	8002f9a <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8002f96:	2302      	movs	r3, #2
 8002f98:	e23e      	b.n	8003418 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002fa0:	2b01      	cmp	r3, #1
 8002fa2:	d101      	bne.n	8002fa8 <HAL_I2C_Master_Receive+0x54>
 8002fa4:	2302      	movs	r3, #2
 8002fa6:	e237      	b.n	8003418 <HAL_I2C_Master_Receive+0x4c4>
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	2201      	movs	r2, #1
 8002fac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f003 0301 	and.w	r3, r3, #1
 8002fba:	2b01      	cmp	r3, #1
 8002fbc:	d007      	beq.n	8002fce <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	681a      	ldr	r2, [r3, #0]
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f042 0201 	orr.w	r2, r2, #1
 8002fcc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	681a      	ldr	r2, [r3, #0]
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002fdc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	2222      	movs	r2, #34	; 0x22
 8002fe2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	2210      	movs	r2, #16
 8002fea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	687a      	ldr	r2, [r7, #4]
 8002ff8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	893a      	ldrh	r2, [r7, #8]
 8002ffe:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003004:	b29a      	uxth	r2, r3
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	4a5f      	ldr	r2, [pc, #380]	; (800318c <HAL_I2C_Master_Receive+0x238>)
 800300e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003010:	8979      	ldrh	r1, [r7, #10]
 8003012:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003014:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003016:	68f8      	ldr	r0, [r7, #12]
 8003018:	f000 fa8a 	bl	8003530 <I2C_MasterRequestRead>
 800301c:	4603      	mov	r3, r0
 800301e:	2b00      	cmp	r3, #0
 8003020:	d001      	beq.n	8003026 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8003022:	2301      	movs	r3, #1
 8003024:	e1f8      	b.n	8003418 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800302a:	2b00      	cmp	r3, #0
 800302c:	d113      	bne.n	8003056 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800302e:	2300      	movs	r3, #0
 8003030:	61fb      	str	r3, [r7, #28]
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	695b      	ldr	r3, [r3, #20]
 8003038:	61fb      	str	r3, [r7, #28]
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	699b      	ldr	r3, [r3, #24]
 8003040:	61fb      	str	r3, [r7, #28]
 8003042:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	681a      	ldr	r2, [r3, #0]
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003052:	601a      	str	r2, [r3, #0]
 8003054:	e1cc      	b.n	80033f0 <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800305a:	2b01      	cmp	r3, #1
 800305c:	d11e      	bne.n	800309c <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	681a      	ldr	r2, [r3, #0]
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800306c:	601a      	str	r2, [r3, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800306e:	b672      	cpsid	i
}
 8003070:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003072:	2300      	movs	r3, #0
 8003074:	61bb      	str	r3, [r7, #24]
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	695b      	ldr	r3, [r3, #20]
 800307c:	61bb      	str	r3, [r7, #24]
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	699b      	ldr	r3, [r3, #24]
 8003084:	61bb      	str	r3, [r7, #24]
 8003086:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	681a      	ldr	r2, [r3, #0]
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003096:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003098:	b662      	cpsie	i
}
 800309a:	e035      	b.n	8003108 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030a0:	2b02      	cmp	r3, #2
 80030a2:	d11e      	bne.n	80030e2 <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	681a      	ldr	r2, [r3, #0]
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80030b2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80030b4:	b672      	cpsid	i
}
 80030b6:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80030b8:	2300      	movs	r3, #0
 80030ba:	617b      	str	r3, [r7, #20]
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	695b      	ldr	r3, [r3, #20]
 80030c2:	617b      	str	r3, [r7, #20]
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	699b      	ldr	r3, [r3, #24]
 80030ca:	617b      	str	r3, [r7, #20]
 80030cc:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	681a      	ldr	r2, [r3, #0]
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80030dc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80030de:	b662      	cpsie	i
}
 80030e0:	e012      	b.n	8003108 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	681a      	ldr	r2, [r3, #0]
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80030f0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80030f2:	2300      	movs	r3, #0
 80030f4:	613b      	str	r3, [r7, #16]
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	695b      	ldr	r3, [r3, #20]
 80030fc:	613b      	str	r3, [r7, #16]
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	699b      	ldr	r3, [r3, #24]
 8003104:	613b      	str	r3, [r7, #16]
 8003106:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8003108:	e172      	b.n	80033f0 <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800310e:	2b03      	cmp	r3, #3
 8003110:	f200 811f 	bhi.w	8003352 <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003118:	2b01      	cmp	r3, #1
 800311a:	d123      	bne.n	8003164 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800311c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800311e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003120:	68f8      	ldr	r0, [r7, #12]
 8003122:	f000 fc7d 	bl	8003a20 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003126:	4603      	mov	r3, r0
 8003128:	2b00      	cmp	r3, #0
 800312a:	d001      	beq.n	8003130 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 800312c:	2301      	movs	r3, #1
 800312e:	e173      	b.n	8003418 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	691a      	ldr	r2, [r3, #16]
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800313a:	b2d2      	uxtb	r2, r2
 800313c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003142:	1c5a      	adds	r2, r3, #1
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800314c:	3b01      	subs	r3, #1
 800314e:	b29a      	uxth	r2, r3
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003158:	b29b      	uxth	r3, r3
 800315a:	3b01      	subs	r3, #1
 800315c:	b29a      	uxth	r2, r3
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003162:	e145      	b.n	80033f0 <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003168:	2b02      	cmp	r3, #2
 800316a:	d152      	bne.n	8003212 <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800316c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800316e:	9300      	str	r3, [sp, #0]
 8003170:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003172:	2200      	movs	r2, #0
 8003174:	4906      	ldr	r1, [pc, #24]	; (8003190 <HAL_I2C_Master_Receive+0x23c>)
 8003176:	68f8      	ldr	r0, [r7, #12]
 8003178:	f000 faa8 	bl	80036cc <I2C_WaitOnFlagUntilTimeout>
 800317c:	4603      	mov	r3, r0
 800317e:	2b00      	cmp	r3, #0
 8003180:	d008      	beq.n	8003194 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8003182:	2301      	movs	r3, #1
 8003184:	e148      	b.n	8003418 <HAL_I2C_Master_Receive+0x4c4>
 8003186:	bf00      	nop
 8003188:	00100002 	.word	0x00100002
 800318c:	ffff0000 	.word	0xffff0000
 8003190:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8003194:	b672      	cpsid	i
}
 8003196:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	681a      	ldr	r2, [r3, #0]
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80031a6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	691a      	ldr	r2, [r3, #16]
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031b2:	b2d2      	uxtb	r2, r2
 80031b4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031ba:	1c5a      	adds	r2, r3, #1
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031c4:	3b01      	subs	r3, #1
 80031c6:	b29a      	uxth	r2, r3
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031d0:	b29b      	uxth	r3, r3
 80031d2:	3b01      	subs	r3, #1
 80031d4:	b29a      	uxth	r2, r3
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80031da:	b662      	cpsie	i
}
 80031dc:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	691a      	ldr	r2, [r3, #16]
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031e8:	b2d2      	uxtb	r2, r2
 80031ea:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031f0:	1c5a      	adds	r2, r3, #1
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031fa:	3b01      	subs	r3, #1
 80031fc:	b29a      	uxth	r2, r3
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003206:	b29b      	uxth	r3, r3
 8003208:	3b01      	subs	r3, #1
 800320a:	b29a      	uxth	r2, r3
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003210:	e0ee      	b.n	80033f0 <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003212:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003214:	9300      	str	r3, [sp, #0]
 8003216:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003218:	2200      	movs	r2, #0
 800321a:	4981      	ldr	r1, [pc, #516]	; (8003420 <HAL_I2C_Master_Receive+0x4cc>)
 800321c:	68f8      	ldr	r0, [r7, #12]
 800321e:	f000 fa55 	bl	80036cc <I2C_WaitOnFlagUntilTimeout>
 8003222:	4603      	mov	r3, r0
 8003224:	2b00      	cmp	r3, #0
 8003226:	d001      	beq.n	800322c <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8003228:	2301      	movs	r3, #1
 800322a:	e0f5      	b.n	8003418 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	681a      	ldr	r2, [r3, #0]
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800323a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800323c:	b672      	cpsid	i
}
 800323e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	691a      	ldr	r2, [r3, #16]
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800324a:	b2d2      	uxtb	r2, r2
 800324c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003252:	1c5a      	adds	r2, r3, #1
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800325c:	3b01      	subs	r3, #1
 800325e:	b29a      	uxth	r2, r3
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003268:	b29b      	uxth	r3, r3
 800326a:	3b01      	subs	r3, #1
 800326c:	b29a      	uxth	r2, r3
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003272:	4b6c      	ldr	r3, [pc, #432]	; (8003424 <HAL_I2C_Master_Receive+0x4d0>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	08db      	lsrs	r3, r3, #3
 8003278:	4a6b      	ldr	r2, [pc, #428]	; (8003428 <HAL_I2C_Master_Receive+0x4d4>)
 800327a:	fba2 2303 	umull	r2, r3, r2, r3
 800327e:	0a1a      	lsrs	r2, r3, #8
 8003280:	4613      	mov	r3, r2
 8003282:	009b      	lsls	r3, r3, #2
 8003284:	4413      	add	r3, r2
 8003286:	00da      	lsls	r2, r3, #3
 8003288:	1ad3      	subs	r3, r2, r3
 800328a:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 800328c:	6a3b      	ldr	r3, [r7, #32]
 800328e:	3b01      	subs	r3, #1
 8003290:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8003292:	6a3b      	ldr	r3, [r7, #32]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d118      	bne.n	80032ca <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	2200      	movs	r2, #0
 800329c:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	2220      	movs	r2, #32
 80032a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	2200      	movs	r2, #0
 80032aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032b2:	f043 0220 	orr.w	r2, r3, #32
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80032ba:	b662      	cpsie	i
}
 80032bc:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	2200      	movs	r2, #0
 80032c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 80032c6:	2301      	movs	r3, #1
 80032c8:	e0a6      	b.n	8003418 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	695b      	ldr	r3, [r3, #20]
 80032d0:	f003 0304 	and.w	r3, r3, #4
 80032d4:	2b04      	cmp	r3, #4
 80032d6:	d1d9      	bne.n	800328c <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	681a      	ldr	r2, [r3, #0]
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80032e6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	691a      	ldr	r2, [r3, #16]
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032f2:	b2d2      	uxtb	r2, r2
 80032f4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032fa:	1c5a      	adds	r2, r3, #1
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003304:	3b01      	subs	r3, #1
 8003306:	b29a      	uxth	r2, r3
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003310:	b29b      	uxth	r3, r3
 8003312:	3b01      	subs	r3, #1
 8003314:	b29a      	uxth	r2, r3
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800331a:	b662      	cpsie	i
}
 800331c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	691a      	ldr	r2, [r3, #16]
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003328:	b2d2      	uxtb	r2, r2
 800332a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003330:	1c5a      	adds	r2, r3, #1
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800333a:	3b01      	subs	r3, #1
 800333c:	b29a      	uxth	r2, r3
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003346:	b29b      	uxth	r3, r3
 8003348:	3b01      	subs	r3, #1
 800334a:	b29a      	uxth	r2, r3
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003350:	e04e      	b.n	80033f0 <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003352:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003354:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003356:	68f8      	ldr	r0, [r7, #12]
 8003358:	f000 fb62 	bl	8003a20 <I2C_WaitOnRXNEFlagUntilTimeout>
 800335c:	4603      	mov	r3, r0
 800335e:	2b00      	cmp	r3, #0
 8003360:	d001      	beq.n	8003366 <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 8003362:	2301      	movs	r3, #1
 8003364:	e058      	b.n	8003418 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	691a      	ldr	r2, [r3, #16]
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003370:	b2d2      	uxtb	r2, r2
 8003372:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003378:	1c5a      	adds	r2, r3, #1
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003382:	3b01      	subs	r3, #1
 8003384:	b29a      	uxth	r2, r3
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800338e:	b29b      	uxth	r3, r3
 8003390:	3b01      	subs	r3, #1
 8003392:	b29a      	uxth	r2, r3
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	695b      	ldr	r3, [r3, #20]
 800339e:	f003 0304 	and.w	r3, r3, #4
 80033a2:	2b04      	cmp	r3, #4
 80033a4:	d124      	bne.n	80033f0 <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033aa:	2b03      	cmp	r3, #3
 80033ac:	d107      	bne.n	80033be <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	681a      	ldr	r2, [r3, #0]
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80033bc:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	691a      	ldr	r2, [r3, #16]
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033c8:	b2d2      	uxtb	r2, r2
 80033ca:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033d0:	1c5a      	adds	r2, r3, #1
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033da:	3b01      	subs	r3, #1
 80033dc:	b29a      	uxth	r2, r3
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033e6:	b29b      	uxth	r3, r3
 80033e8:	3b01      	subs	r3, #1
 80033ea:	b29a      	uxth	r2, r3
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	f47f ae88 	bne.w	800310a <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	2220      	movs	r2, #32
 80033fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	2200      	movs	r2, #0
 8003406:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	2200      	movs	r2, #0
 800340e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003412:	2300      	movs	r3, #0
 8003414:	e000      	b.n	8003418 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 8003416:	2302      	movs	r3, #2
  }
}
 8003418:	4618      	mov	r0, r3
 800341a:	3728      	adds	r7, #40	; 0x28
 800341c:	46bd      	mov	sp, r7
 800341e:	bd80      	pop	{r7, pc}
 8003420:	00010004 	.word	0x00010004
 8003424:	20000000 	.word	0x20000000
 8003428:	14f8b589 	.word	0x14f8b589

0800342c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b088      	sub	sp, #32
 8003430:	af02      	add	r7, sp, #8
 8003432:	60f8      	str	r0, [r7, #12]
 8003434:	607a      	str	r2, [r7, #4]
 8003436:	603b      	str	r3, [r7, #0]
 8003438:	460b      	mov	r3, r1
 800343a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003440:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003442:	697b      	ldr	r3, [r7, #20]
 8003444:	2b08      	cmp	r3, #8
 8003446:	d006      	beq.n	8003456 <I2C_MasterRequestWrite+0x2a>
 8003448:	697b      	ldr	r3, [r7, #20]
 800344a:	2b01      	cmp	r3, #1
 800344c:	d003      	beq.n	8003456 <I2C_MasterRequestWrite+0x2a>
 800344e:	697b      	ldr	r3, [r7, #20]
 8003450:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003454:	d108      	bne.n	8003468 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	681a      	ldr	r2, [r3, #0]
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003464:	601a      	str	r2, [r3, #0]
 8003466:	e00b      	b.n	8003480 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800346c:	2b12      	cmp	r3, #18
 800346e:	d107      	bne.n	8003480 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	681a      	ldr	r2, [r3, #0]
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800347e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	9300      	str	r3, [sp, #0]
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2200      	movs	r2, #0
 8003488:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800348c:	68f8      	ldr	r0, [r7, #12]
 800348e:	f000 f91d 	bl	80036cc <I2C_WaitOnFlagUntilTimeout>
 8003492:	4603      	mov	r3, r0
 8003494:	2b00      	cmp	r3, #0
 8003496:	d00d      	beq.n	80034b4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80034a6:	d103      	bne.n	80034b0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80034ae:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80034b0:	2303      	movs	r3, #3
 80034b2:	e035      	b.n	8003520 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	691b      	ldr	r3, [r3, #16]
 80034b8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80034bc:	d108      	bne.n	80034d0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80034be:	897b      	ldrh	r3, [r7, #10]
 80034c0:	b2db      	uxtb	r3, r3
 80034c2:	461a      	mov	r2, r3
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80034cc:	611a      	str	r2, [r3, #16]
 80034ce:	e01b      	b.n	8003508 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80034d0:	897b      	ldrh	r3, [r7, #10]
 80034d2:	11db      	asrs	r3, r3, #7
 80034d4:	b2db      	uxtb	r3, r3
 80034d6:	f003 0306 	and.w	r3, r3, #6
 80034da:	b2db      	uxtb	r3, r3
 80034dc:	f063 030f 	orn	r3, r3, #15
 80034e0:	b2da      	uxtb	r2, r3
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80034e8:	683b      	ldr	r3, [r7, #0]
 80034ea:	687a      	ldr	r2, [r7, #4]
 80034ec:	490e      	ldr	r1, [pc, #56]	; (8003528 <I2C_MasterRequestWrite+0xfc>)
 80034ee:	68f8      	ldr	r0, [r7, #12]
 80034f0:	f000 f966 	bl	80037c0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80034f4:	4603      	mov	r3, r0
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d001      	beq.n	80034fe <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80034fa:	2301      	movs	r3, #1
 80034fc:	e010      	b.n	8003520 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80034fe:	897b      	ldrh	r3, [r7, #10]
 8003500:	b2da      	uxtb	r2, r3
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	687a      	ldr	r2, [r7, #4]
 800350c:	4907      	ldr	r1, [pc, #28]	; (800352c <I2C_MasterRequestWrite+0x100>)
 800350e:	68f8      	ldr	r0, [r7, #12]
 8003510:	f000 f956 	bl	80037c0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003514:	4603      	mov	r3, r0
 8003516:	2b00      	cmp	r3, #0
 8003518:	d001      	beq.n	800351e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800351a:	2301      	movs	r3, #1
 800351c:	e000      	b.n	8003520 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800351e:	2300      	movs	r3, #0
}
 8003520:	4618      	mov	r0, r3
 8003522:	3718      	adds	r7, #24
 8003524:	46bd      	mov	sp, r7
 8003526:	bd80      	pop	{r7, pc}
 8003528:	00010008 	.word	0x00010008
 800352c:	00010002 	.word	0x00010002

08003530 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b088      	sub	sp, #32
 8003534:	af02      	add	r7, sp, #8
 8003536:	60f8      	str	r0, [r7, #12]
 8003538:	607a      	str	r2, [r7, #4]
 800353a:	603b      	str	r3, [r7, #0]
 800353c:	460b      	mov	r3, r1
 800353e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003544:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	681a      	ldr	r2, [r3, #0]
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003554:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003556:	697b      	ldr	r3, [r7, #20]
 8003558:	2b08      	cmp	r3, #8
 800355a:	d006      	beq.n	800356a <I2C_MasterRequestRead+0x3a>
 800355c:	697b      	ldr	r3, [r7, #20]
 800355e:	2b01      	cmp	r3, #1
 8003560:	d003      	beq.n	800356a <I2C_MasterRequestRead+0x3a>
 8003562:	697b      	ldr	r3, [r7, #20]
 8003564:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003568:	d108      	bne.n	800357c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	681a      	ldr	r2, [r3, #0]
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003578:	601a      	str	r2, [r3, #0]
 800357a:	e00b      	b.n	8003594 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003580:	2b11      	cmp	r3, #17
 8003582:	d107      	bne.n	8003594 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	681a      	ldr	r2, [r3, #0]
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003592:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	9300      	str	r3, [sp, #0]
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2200      	movs	r2, #0
 800359c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80035a0:	68f8      	ldr	r0, [r7, #12]
 80035a2:	f000 f893 	bl	80036cc <I2C_WaitOnFlagUntilTimeout>
 80035a6:	4603      	mov	r3, r0
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d00d      	beq.n	80035c8 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80035ba:	d103      	bne.n	80035c4 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	f44f 7200 	mov.w	r2, #512	; 0x200
 80035c2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80035c4:	2303      	movs	r3, #3
 80035c6:	e079      	b.n	80036bc <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	691b      	ldr	r3, [r3, #16]
 80035cc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80035d0:	d108      	bne.n	80035e4 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80035d2:	897b      	ldrh	r3, [r7, #10]
 80035d4:	b2db      	uxtb	r3, r3
 80035d6:	f043 0301 	orr.w	r3, r3, #1
 80035da:	b2da      	uxtb	r2, r3
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	611a      	str	r2, [r3, #16]
 80035e2:	e05f      	b.n	80036a4 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80035e4:	897b      	ldrh	r3, [r7, #10]
 80035e6:	11db      	asrs	r3, r3, #7
 80035e8:	b2db      	uxtb	r3, r3
 80035ea:	f003 0306 	and.w	r3, r3, #6
 80035ee:	b2db      	uxtb	r3, r3
 80035f0:	f063 030f 	orn	r3, r3, #15
 80035f4:	b2da      	uxtb	r2, r3
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80035fc:	683b      	ldr	r3, [r7, #0]
 80035fe:	687a      	ldr	r2, [r7, #4]
 8003600:	4930      	ldr	r1, [pc, #192]	; (80036c4 <I2C_MasterRequestRead+0x194>)
 8003602:	68f8      	ldr	r0, [r7, #12]
 8003604:	f000 f8dc 	bl	80037c0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003608:	4603      	mov	r3, r0
 800360a:	2b00      	cmp	r3, #0
 800360c:	d001      	beq.n	8003612 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800360e:	2301      	movs	r3, #1
 8003610:	e054      	b.n	80036bc <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003612:	897b      	ldrh	r3, [r7, #10]
 8003614:	b2da      	uxtb	r2, r3
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800361c:	683b      	ldr	r3, [r7, #0]
 800361e:	687a      	ldr	r2, [r7, #4]
 8003620:	4929      	ldr	r1, [pc, #164]	; (80036c8 <I2C_MasterRequestRead+0x198>)
 8003622:	68f8      	ldr	r0, [r7, #12]
 8003624:	f000 f8cc 	bl	80037c0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003628:	4603      	mov	r3, r0
 800362a:	2b00      	cmp	r3, #0
 800362c:	d001      	beq.n	8003632 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800362e:	2301      	movs	r3, #1
 8003630:	e044      	b.n	80036bc <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003632:	2300      	movs	r3, #0
 8003634:	613b      	str	r3, [r7, #16]
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	695b      	ldr	r3, [r3, #20]
 800363c:	613b      	str	r3, [r7, #16]
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	699b      	ldr	r3, [r3, #24]
 8003644:	613b      	str	r3, [r7, #16]
 8003646:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	681a      	ldr	r2, [r3, #0]
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003656:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	9300      	str	r3, [sp, #0]
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2200      	movs	r2, #0
 8003660:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003664:	68f8      	ldr	r0, [r7, #12]
 8003666:	f000 f831 	bl	80036cc <I2C_WaitOnFlagUntilTimeout>
 800366a:	4603      	mov	r3, r0
 800366c:	2b00      	cmp	r3, #0
 800366e:	d00d      	beq.n	800368c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800367a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800367e:	d103      	bne.n	8003688 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003686:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8003688:	2303      	movs	r3, #3
 800368a:	e017      	b.n	80036bc <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 800368c:	897b      	ldrh	r3, [r7, #10]
 800368e:	11db      	asrs	r3, r3, #7
 8003690:	b2db      	uxtb	r3, r3
 8003692:	f003 0306 	and.w	r3, r3, #6
 8003696:	b2db      	uxtb	r3, r3
 8003698:	f063 030e 	orn	r3, r3, #14
 800369c:	b2da      	uxtb	r2, r3
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	687a      	ldr	r2, [r7, #4]
 80036a8:	4907      	ldr	r1, [pc, #28]	; (80036c8 <I2C_MasterRequestRead+0x198>)
 80036aa:	68f8      	ldr	r0, [r7, #12]
 80036ac:	f000 f888 	bl	80037c0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80036b0:	4603      	mov	r3, r0
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d001      	beq.n	80036ba <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80036b6:	2301      	movs	r3, #1
 80036b8:	e000      	b.n	80036bc <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80036ba:	2300      	movs	r3, #0
}
 80036bc:	4618      	mov	r0, r3
 80036be:	3718      	adds	r7, #24
 80036c0:	46bd      	mov	sp, r7
 80036c2:	bd80      	pop	{r7, pc}
 80036c4:	00010008 	.word	0x00010008
 80036c8:	00010002 	.word	0x00010002

080036cc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80036cc:	b580      	push	{r7, lr}
 80036ce:	b084      	sub	sp, #16
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	60f8      	str	r0, [r7, #12]
 80036d4:	60b9      	str	r1, [r7, #8]
 80036d6:	603b      	str	r3, [r7, #0]
 80036d8:	4613      	mov	r3, r2
 80036da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80036dc:	e048      	b.n	8003770 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036e4:	d044      	beq.n	8003770 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036e6:	f7fe fd1f 	bl	8002128 <HAL_GetTick>
 80036ea:	4602      	mov	r2, r0
 80036ec:	69bb      	ldr	r3, [r7, #24]
 80036ee:	1ad3      	subs	r3, r2, r3
 80036f0:	683a      	ldr	r2, [r7, #0]
 80036f2:	429a      	cmp	r2, r3
 80036f4:	d302      	bcc.n	80036fc <I2C_WaitOnFlagUntilTimeout+0x30>
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d139      	bne.n	8003770 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80036fc:	68bb      	ldr	r3, [r7, #8]
 80036fe:	0c1b      	lsrs	r3, r3, #16
 8003700:	b2db      	uxtb	r3, r3
 8003702:	2b01      	cmp	r3, #1
 8003704:	d10d      	bne.n	8003722 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	695b      	ldr	r3, [r3, #20]
 800370c:	43da      	mvns	r2, r3
 800370e:	68bb      	ldr	r3, [r7, #8]
 8003710:	4013      	ands	r3, r2
 8003712:	b29b      	uxth	r3, r3
 8003714:	2b00      	cmp	r3, #0
 8003716:	bf0c      	ite	eq
 8003718:	2301      	moveq	r3, #1
 800371a:	2300      	movne	r3, #0
 800371c:	b2db      	uxtb	r3, r3
 800371e:	461a      	mov	r2, r3
 8003720:	e00c      	b.n	800373c <I2C_WaitOnFlagUntilTimeout+0x70>
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	699b      	ldr	r3, [r3, #24]
 8003728:	43da      	mvns	r2, r3
 800372a:	68bb      	ldr	r3, [r7, #8]
 800372c:	4013      	ands	r3, r2
 800372e:	b29b      	uxth	r3, r3
 8003730:	2b00      	cmp	r3, #0
 8003732:	bf0c      	ite	eq
 8003734:	2301      	moveq	r3, #1
 8003736:	2300      	movne	r3, #0
 8003738:	b2db      	uxtb	r3, r3
 800373a:	461a      	mov	r2, r3
 800373c:	79fb      	ldrb	r3, [r7, #7]
 800373e:	429a      	cmp	r2, r3
 8003740:	d116      	bne.n	8003770 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	2200      	movs	r2, #0
 8003746:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	2220      	movs	r2, #32
 800374c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	2200      	movs	r2, #0
 8003754:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800375c:	f043 0220 	orr.w	r2, r3, #32
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	2200      	movs	r2, #0
 8003768:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800376c:	2301      	movs	r3, #1
 800376e:	e023      	b.n	80037b8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003770:	68bb      	ldr	r3, [r7, #8]
 8003772:	0c1b      	lsrs	r3, r3, #16
 8003774:	b2db      	uxtb	r3, r3
 8003776:	2b01      	cmp	r3, #1
 8003778:	d10d      	bne.n	8003796 <I2C_WaitOnFlagUntilTimeout+0xca>
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	695b      	ldr	r3, [r3, #20]
 8003780:	43da      	mvns	r2, r3
 8003782:	68bb      	ldr	r3, [r7, #8]
 8003784:	4013      	ands	r3, r2
 8003786:	b29b      	uxth	r3, r3
 8003788:	2b00      	cmp	r3, #0
 800378a:	bf0c      	ite	eq
 800378c:	2301      	moveq	r3, #1
 800378e:	2300      	movne	r3, #0
 8003790:	b2db      	uxtb	r3, r3
 8003792:	461a      	mov	r2, r3
 8003794:	e00c      	b.n	80037b0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	699b      	ldr	r3, [r3, #24]
 800379c:	43da      	mvns	r2, r3
 800379e:	68bb      	ldr	r3, [r7, #8]
 80037a0:	4013      	ands	r3, r2
 80037a2:	b29b      	uxth	r3, r3
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	bf0c      	ite	eq
 80037a8:	2301      	moveq	r3, #1
 80037aa:	2300      	movne	r3, #0
 80037ac:	b2db      	uxtb	r3, r3
 80037ae:	461a      	mov	r2, r3
 80037b0:	79fb      	ldrb	r3, [r7, #7]
 80037b2:	429a      	cmp	r2, r3
 80037b4:	d093      	beq.n	80036de <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80037b6:	2300      	movs	r3, #0
}
 80037b8:	4618      	mov	r0, r3
 80037ba:	3710      	adds	r7, #16
 80037bc:	46bd      	mov	sp, r7
 80037be:	bd80      	pop	{r7, pc}

080037c0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b084      	sub	sp, #16
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	60f8      	str	r0, [r7, #12]
 80037c8:	60b9      	str	r1, [r7, #8]
 80037ca:	607a      	str	r2, [r7, #4]
 80037cc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80037ce:	e071      	b.n	80038b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	695b      	ldr	r3, [r3, #20]
 80037d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80037de:	d123      	bne.n	8003828 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	681a      	ldr	r2, [r3, #0]
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80037ee:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80037f8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	2200      	movs	r2, #0
 80037fe:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	2220      	movs	r2, #32
 8003804:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	2200      	movs	r2, #0
 800380c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003814:	f043 0204 	orr.w	r2, r3, #4
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	2200      	movs	r2, #0
 8003820:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003824:	2301      	movs	r3, #1
 8003826:	e067      	b.n	80038f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800382e:	d041      	beq.n	80038b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003830:	f7fe fc7a 	bl	8002128 <HAL_GetTick>
 8003834:	4602      	mov	r2, r0
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	1ad3      	subs	r3, r2, r3
 800383a:	687a      	ldr	r2, [r7, #4]
 800383c:	429a      	cmp	r2, r3
 800383e:	d302      	bcc.n	8003846 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2b00      	cmp	r3, #0
 8003844:	d136      	bne.n	80038b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003846:	68bb      	ldr	r3, [r7, #8]
 8003848:	0c1b      	lsrs	r3, r3, #16
 800384a:	b2db      	uxtb	r3, r3
 800384c:	2b01      	cmp	r3, #1
 800384e:	d10c      	bne.n	800386a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	695b      	ldr	r3, [r3, #20]
 8003856:	43da      	mvns	r2, r3
 8003858:	68bb      	ldr	r3, [r7, #8]
 800385a:	4013      	ands	r3, r2
 800385c:	b29b      	uxth	r3, r3
 800385e:	2b00      	cmp	r3, #0
 8003860:	bf14      	ite	ne
 8003862:	2301      	movne	r3, #1
 8003864:	2300      	moveq	r3, #0
 8003866:	b2db      	uxtb	r3, r3
 8003868:	e00b      	b.n	8003882 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	699b      	ldr	r3, [r3, #24]
 8003870:	43da      	mvns	r2, r3
 8003872:	68bb      	ldr	r3, [r7, #8]
 8003874:	4013      	ands	r3, r2
 8003876:	b29b      	uxth	r3, r3
 8003878:	2b00      	cmp	r3, #0
 800387a:	bf14      	ite	ne
 800387c:	2301      	movne	r3, #1
 800387e:	2300      	moveq	r3, #0
 8003880:	b2db      	uxtb	r3, r3
 8003882:	2b00      	cmp	r3, #0
 8003884:	d016      	beq.n	80038b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	2200      	movs	r2, #0
 800388a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	2220      	movs	r2, #32
 8003890:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	2200      	movs	r2, #0
 8003898:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038a0:	f043 0220 	orr.w	r2, r3, #32
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	2200      	movs	r2, #0
 80038ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80038b0:	2301      	movs	r3, #1
 80038b2:	e021      	b.n	80038f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80038b4:	68bb      	ldr	r3, [r7, #8]
 80038b6:	0c1b      	lsrs	r3, r3, #16
 80038b8:	b2db      	uxtb	r3, r3
 80038ba:	2b01      	cmp	r3, #1
 80038bc:	d10c      	bne.n	80038d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	695b      	ldr	r3, [r3, #20]
 80038c4:	43da      	mvns	r2, r3
 80038c6:	68bb      	ldr	r3, [r7, #8]
 80038c8:	4013      	ands	r3, r2
 80038ca:	b29b      	uxth	r3, r3
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	bf14      	ite	ne
 80038d0:	2301      	movne	r3, #1
 80038d2:	2300      	moveq	r3, #0
 80038d4:	b2db      	uxtb	r3, r3
 80038d6:	e00b      	b.n	80038f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	699b      	ldr	r3, [r3, #24]
 80038de:	43da      	mvns	r2, r3
 80038e0:	68bb      	ldr	r3, [r7, #8]
 80038e2:	4013      	ands	r3, r2
 80038e4:	b29b      	uxth	r3, r3
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	bf14      	ite	ne
 80038ea:	2301      	movne	r3, #1
 80038ec:	2300      	moveq	r3, #0
 80038ee:	b2db      	uxtb	r3, r3
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	f47f af6d 	bne.w	80037d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80038f6:	2300      	movs	r3, #0
}
 80038f8:	4618      	mov	r0, r3
 80038fa:	3710      	adds	r7, #16
 80038fc:	46bd      	mov	sp, r7
 80038fe:	bd80      	pop	{r7, pc}

08003900 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b084      	sub	sp, #16
 8003904:	af00      	add	r7, sp, #0
 8003906:	60f8      	str	r0, [r7, #12]
 8003908:	60b9      	str	r1, [r7, #8]
 800390a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800390c:	e034      	b.n	8003978 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800390e:	68f8      	ldr	r0, [r7, #12]
 8003910:	f000 f8e3 	bl	8003ada <I2C_IsAcknowledgeFailed>
 8003914:	4603      	mov	r3, r0
 8003916:	2b00      	cmp	r3, #0
 8003918:	d001      	beq.n	800391e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800391a:	2301      	movs	r3, #1
 800391c:	e034      	b.n	8003988 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800391e:	68bb      	ldr	r3, [r7, #8]
 8003920:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003924:	d028      	beq.n	8003978 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003926:	f7fe fbff 	bl	8002128 <HAL_GetTick>
 800392a:	4602      	mov	r2, r0
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	1ad3      	subs	r3, r2, r3
 8003930:	68ba      	ldr	r2, [r7, #8]
 8003932:	429a      	cmp	r2, r3
 8003934:	d302      	bcc.n	800393c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003936:	68bb      	ldr	r3, [r7, #8]
 8003938:	2b00      	cmp	r3, #0
 800393a:	d11d      	bne.n	8003978 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	695b      	ldr	r3, [r3, #20]
 8003942:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003946:	2b80      	cmp	r3, #128	; 0x80
 8003948:	d016      	beq.n	8003978 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	2200      	movs	r2, #0
 800394e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	2220      	movs	r2, #32
 8003954:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	2200      	movs	r2, #0
 800395c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003964:	f043 0220 	orr.w	r2, r3, #32
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	2200      	movs	r2, #0
 8003970:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003974:	2301      	movs	r3, #1
 8003976:	e007      	b.n	8003988 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	695b      	ldr	r3, [r3, #20]
 800397e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003982:	2b80      	cmp	r3, #128	; 0x80
 8003984:	d1c3      	bne.n	800390e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003986:	2300      	movs	r3, #0
}
 8003988:	4618      	mov	r0, r3
 800398a:	3710      	adds	r7, #16
 800398c:	46bd      	mov	sp, r7
 800398e:	bd80      	pop	{r7, pc}

08003990 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b084      	sub	sp, #16
 8003994:	af00      	add	r7, sp, #0
 8003996:	60f8      	str	r0, [r7, #12]
 8003998:	60b9      	str	r1, [r7, #8]
 800399a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800399c:	e034      	b.n	8003a08 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800399e:	68f8      	ldr	r0, [r7, #12]
 80039a0:	f000 f89b 	bl	8003ada <I2C_IsAcknowledgeFailed>
 80039a4:	4603      	mov	r3, r0
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d001      	beq.n	80039ae <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80039aa:	2301      	movs	r3, #1
 80039ac:	e034      	b.n	8003a18 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039ae:	68bb      	ldr	r3, [r7, #8]
 80039b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039b4:	d028      	beq.n	8003a08 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039b6:	f7fe fbb7 	bl	8002128 <HAL_GetTick>
 80039ba:	4602      	mov	r2, r0
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	1ad3      	subs	r3, r2, r3
 80039c0:	68ba      	ldr	r2, [r7, #8]
 80039c2:	429a      	cmp	r2, r3
 80039c4:	d302      	bcc.n	80039cc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80039c6:	68bb      	ldr	r3, [r7, #8]
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d11d      	bne.n	8003a08 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	695b      	ldr	r3, [r3, #20]
 80039d2:	f003 0304 	and.w	r3, r3, #4
 80039d6:	2b04      	cmp	r3, #4
 80039d8:	d016      	beq.n	8003a08 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	2200      	movs	r2, #0
 80039de:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	2220      	movs	r2, #32
 80039e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	2200      	movs	r2, #0
 80039ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039f4:	f043 0220 	orr.w	r2, r3, #32
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	2200      	movs	r2, #0
 8003a00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003a04:	2301      	movs	r3, #1
 8003a06:	e007      	b.n	8003a18 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	695b      	ldr	r3, [r3, #20]
 8003a0e:	f003 0304 	and.w	r3, r3, #4
 8003a12:	2b04      	cmp	r3, #4
 8003a14:	d1c3      	bne.n	800399e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003a16:	2300      	movs	r3, #0
}
 8003a18:	4618      	mov	r0, r3
 8003a1a:	3710      	adds	r7, #16
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	bd80      	pop	{r7, pc}

08003a20 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b084      	sub	sp, #16
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	60f8      	str	r0, [r7, #12]
 8003a28:	60b9      	str	r1, [r7, #8]
 8003a2a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003a2c:	e049      	b.n	8003ac2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	695b      	ldr	r3, [r3, #20]
 8003a34:	f003 0310 	and.w	r3, r3, #16
 8003a38:	2b10      	cmp	r3, #16
 8003a3a:	d119      	bne.n	8003a70 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f06f 0210 	mvn.w	r2, #16
 8003a44:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	2200      	movs	r2, #0
 8003a4a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	2220      	movs	r2, #32
 8003a50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	2200      	movs	r2, #0
 8003a58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	2200      	movs	r2, #0
 8003a68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003a6c:	2301      	movs	r3, #1
 8003a6e:	e030      	b.n	8003ad2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a70:	f7fe fb5a 	bl	8002128 <HAL_GetTick>
 8003a74:	4602      	mov	r2, r0
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	1ad3      	subs	r3, r2, r3
 8003a7a:	68ba      	ldr	r2, [r7, #8]
 8003a7c:	429a      	cmp	r2, r3
 8003a7e:	d302      	bcc.n	8003a86 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003a80:	68bb      	ldr	r3, [r7, #8]
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d11d      	bne.n	8003ac2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	695b      	ldr	r3, [r3, #20]
 8003a8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a90:	2b40      	cmp	r3, #64	; 0x40
 8003a92:	d016      	beq.n	8003ac2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	2200      	movs	r2, #0
 8003a98:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	2220      	movs	r2, #32
 8003a9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aae:	f043 0220 	orr.w	r2, r3, #32
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	2200      	movs	r2, #0
 8003aba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003abe:	2301      	movs	r3, #1
 8003ac0:	e007      	b.n	8003ad2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	695b      	ldr	r3, [r3, #20]
 8003ac8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003acc:	2b40      	cmp	r3, #64	; 0x40
 8003ace:	d1ae      	bne.n	8003a2e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003ad0:	2300      	movs	r3, #0
}
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	3710      	adds	r7, #16
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	bd80      	pop	{r7, pc}

08003ada <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003ada:	b480      	push	{r7}
 8003adc:	b083      	sub	sp, #12
 8003ade:	af00      	add	r7, sp, #0
 8003ae0:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	695b      	ldr	r3, [r3, #20]
 8003ae8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003aec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003af0:	d11b      	bne.n	8003b2a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003afa:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2200      	movs	r2, #0
 8003b00:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	2220      	movs	r2, #32
 8003b06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b16:	f043 0204 	orr.w	r2, r3, #4
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	2200      	movs	r2, #0
 8003b22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003b26:	2301      	movs	r3, #1
 8003b28:	e000      	b.n	8003b2c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003b2a:	2300      	movs	r3, #0
}
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	370c      	adds	r7, #12
 8003b30:	46bd      	mov	sp, r7
 8003b32:	bc80      	pop	{r7}
 8003b34:	4770      	bx	lr
	...

08003b38 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b086      	sub	sp, #24
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d101      	bne.n	8003b4a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003b46:	2301      	movs	r3, #1
 8003b48:	e26c      	b.n	8004024 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f003 0301 	and.w	r3, r3, #1
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	f000 8087 	beq.w	8003c66 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003b58:	4b92      	ldr	r3, [pc, #584]	; (8003da4 <HAL_RCC_OscConfig+0x26c>)
 8003b5a:	685b      	ldr	r3, [r3, #4]
 8003b5c:	f003 030c 	and.w	r3, r3, #12
 8003b60:	2b04      	cmp	r3, #4
 8003b62:	d00c      	beq.n	8003b7e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003b64:	4b8f      	ldr	r3, [pc, #572]	; (8003da4 <HAL_RCC_OscConfig+0x26c>)
 8003b66:	685b      	ldr	r3, [r3, #4]
 8003b68:	f003 030c 	and.w	r3, r3, #12
 8003b6c:	2b08      	cmp	r3, #8
 8003b6e:	d112      	bne.n	8003b96 <HAL_RCC_OscConfig+0x5e>
 8003b70:	4b8c      	ldr	r3, [pc, #560]	; (8003da4 <HAL_RCC_OscConfig+0x26c>)
 8003b72:	685b      	ldr	r3, [r3, #4]
 8003b74:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b7c:	d10b      	bne.n	8003b96 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b7e:	4b89      	ldr	r3, [pc, #548]	; (8003da4 <HAL_RCC_OscConfig+0x26c>)
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d06c      	beq.n	8003c64 <HAL_RCC_OscConfig+0x12c>
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	685b      	ldr	r3, [r3, #4]
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d168      	bne.n	8003c64 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003b92:	2301      	movs	r3, #1
 8003b94:	e246      	b.n	8004024 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	685b      	ldr	r3, [r3, #4]
 8003b9a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b9e:	d106      	bne.n	8003bae <HAL_RCC_OscConfig+0x76>
 8003ba0:	4b80      	ldr	r3, [pc, #512]	; (8003da4 <HAL_RCC_OscConfig+0x26c>)
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	4a7f      	ldr	r2, [pc, #508]	; (8003da4 <HAL_RCC_OscConfig+0x26c>)
 8003ba6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003baa:	6013      	str	r3, [r2, #0]
 8003bac:	e02e      	b.n	8003c0c <HAL_RCC_OscConfig+0xd4>
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	685b      	ldr	r3, [r3, #4]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d10c      	bne.n	8003bd0 <HAL_RCC_OscConfig+0x98>
 8003bb6:	4b7b      	ldr	r3, [pc, #492]	; (8003da4 <HAL_RCC_OscConfig+0x26c>)
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	4a7a      	ldr	r2, [pc, #488]	; (8003da4 <HAL_RCC_OscConfig+0x26c>)
 8003bbc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003bc0:	6013      	str	r3, [r2, #0]
 8003bc2:	4b78      	ldr	r3, [pc, #480]	; (8003da4 <HAL_RCC_OscConfig+0x26c>)
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	4a77      	ldr	r2, [pc, #476]	; (8003da4 <HAL_RCC_OscConfig+0x26c>)
 8003bc8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003bcc:	6013      	str	r3, [r2, #0]
 8003bce:	e01d      	b.n	8003c0c <HAL_RCC_OscConfig+0xd4>
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	685b      	ldr	r3, [r3, #4]
 8003bd4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003bd8:	d10c      	bne.n	8003bf4 <HAL_RCC_OscConfig+0xbc>
 8003bda:	4b72      	ldr	r3, [pc, #456]	; (8003da4 <HAL_RCC_OscConfig+0x26c>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	4a71      	ldr	r2, [pc, #452]	; (8003da4 <HAL_RCC_OscConfig+0x26c>)
 8003be0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003be4:	6013      	str	r3, [r2, #0]
 8003be6:	4b6f      	ldr	r3, [pc, #444]	; (8003da4 <HAL_RCC_OscConfig+0x26c>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	4a6e      	ldr	r2, [pc, #440]	; (8003da4 <HAL_RCC_OscConfig+0x26c>)
 8003bec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003bf0:	6013      	str	r3, [r2, #0]
 8003bf2:	e00b      	b.n	8003c0c <HAL_RCC_OscConfig+0xd4>
 8003bf4:	4b6b      	ldr	r3, [pc, #428]	; (8003da4 <HAL_RCC_OscConfig+0x26c>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	4a6a      	ldr	r2, [pc, #424]	; (8003da4 <HAL_RCC_OscConfig+0x26c>)
 8003bfa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003bfe:	6013      	str	r3, [r2, #0]
 8003c00:	4b68      	ldr	r3, [pc, #416]	; (8003da4 <HAL_RCC_OscConfig+0x26c>)
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	4a67      	ldr	r2, [pc, #412]	; (8003da4 <HAL_RCC_OscConfig+0x26c>)
 8003c06:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003c0a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	685b      	ldr	r3, [r3, #4]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d013      	beq.n	8003c3c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c14:	f7fe fa88 	bl	8002128 <HAL_GetTick>
 8003c18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c1a:	e008      	b.n	8003c2e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c1c:	f7fe fa84 	bl	8002128 <HAL_GetTick>
 8003c20:	4602      	mov	r2, r0
 8003c22:	693b      	ldr	r3, [r7, #16]
 8003c24:	1ad3      	subs	r3, r2, r3
 8003c26:	2b64      	cmp	r3, #100	; 0x64
 8003c28:	d901      	bls.n	8003c2e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003c2a:	2303      	movs	r3, #3
 8003c2c:	e1fa      	b.n	8004024 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c2e:	4b5d      	ldr	r3, [pc, #372]	; (8003da4 <HAL_RCC_OscConfig+0x26c>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d0f0      	beq.n	8003c1c <HAL_RCC_OscConfig+0xe4>
 8003c3a:	e014      	b.n	8003c66 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c3c:	f7fe fa74 	bl	8002128 <HAL_GetTick>
 8003c40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c42:	e008      	b.n	8003c56 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c44:	f7fe fa70 	bl	8002128 <HAL_GetTick>
 8003c48:	4602      	mov	r2, r0
 8003c4a:	693b      	ldr	r3, [r7, #16]
 8003c4c:	1ad3      	subs	r3, r2, r3
 8003c4e:	2b64      	cmp	r3, #100	; 0x64
 8003c50:	d901      	bls.n	8003c56 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003c52:	2303      	movs	r3, #3
 8003c54:	e1e6      	b.n	8004024 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c56:	4b53      	ldr	r3, [pc, #332]	; (8003da4 <HAL_RCC_OscConfig+0x26c>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d1f0      	bne.n	8003c44 <HAL_RCC_OscConfig+0x10c>
 8003c62:	e000      	b.n	8003c66 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c64:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f003 0302 	and.w	r3, r3, #2
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d063      	beq.n	8003d3a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003c72:	4b4c      	ldr	r3, [pc, #304]	; (8003da4 <HAL_RCC_OscConfig+0x26c>)
 8003c74:	685b      	ldr	r3, [r3, #4]
 8003c76:	f003 030c 	and.w	r3, r3, #12
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d00b      	beq.n	8003c96 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003c7e:	4b49      	ldr	r3, [pc, #292]	; (8003da4 <HAL_RCC_OscConfig+0x26c>)
 8003c80:	685b      	ldr	r3, [r3, #4]
 8003c82:	f003 030c 	and.w	r3, r3, #12
 8003c86:	2b08      	cmp	r3, #8
 8003c88:	d11c      	bne.n	8003cc4 <HAL_RCC_OscConfig+0x18c>
 8003c8a:	4b46      	ldr	r3, [pc, #280]	; (8003da4 <HAL_RCC_OscConfig+0x26c>)
 8003c8c:	685b      	ldr	r3, [r3, #4]
 8003c8e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d116      	bne.n	8003cc4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c96:	4b43      	ldr	r3, [pc, #268]	; (8003da4 <HAL_RCC_OscConfig+0x26c>)
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f003 0302 	and.w	r3, r3, #2
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d005      	beq.n	8003cae <HAL_RCC_OscConfig+0x176>
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	691b      	ldr	r3, [r3, #16]
 8003ca6:	2b01      	cmp	r3, #1
 8003ca8:	d001      	beq.n	8003cae <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003caa:	2301      	movs	r3, #1
 8003cac:	e1ba      	b.n	8004024 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cae:	4b3d      	ldr	r3, [pc, #244]	; (8003da4 <HAL_RCC_OscConfig+0x26c>)
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	695b      	ldr	r3, [r3, #20]
 8003cba:	00db      	lsls	r3, r3, #3
 8003cbc:	4939      	ldr	r1, [pc, #228]	; (8003da4 <HAL_RCC_OscConfig+0x26c>)
 8003cbe:	4313      	orrs	r3, r2
 8003cc0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003cc2:	e03a      	b.n	8003d3a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	691b      	ldr	r3, [r3, #16]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d020      	beq.n	8003d0e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ccc:	4b36      	ldr	r3, [pc, #216]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003cce:	2201      	movs	r2, #1
 8003cd0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cd2:	f7fe fa29 	bl	8002128 <HAL_GetTick>
 8003cd6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cd8:	e008      	b.n	8003cec <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003cda:	f7fe fa25 	bl	8002128 <HAL_GetTick>
 8003cde:	4602      	mov	r2, r0
 8003ce0:	693b      	ldr	r3, [r7, #16]
 8003ce2:	1ad3      	subs	r3, r2, r3
 8003ce4:	2b02      	cmp	r3, #2
 8003ce6:	d901      	bls.n	8003cec <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003ce8:	2303      	movs	r3, #3
 8003cea:	e19b      	b.n	8004024 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cec:	4b2d      	ldr	r3, [pc, #180]	; (8003da4 <HAL_RCC_OscConfig+0x26c>)
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f003 0302 	and.w	r3, r3, #2
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d0f0      	beq.n	8003cda <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cf8:	4b2a      	ldr	r3, [pc, #168]	; (8003da4 <HAL_RCC_OscConfig+0x26c>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	695b      	ldr	r3, [r3, #20]
 8003d04:	00db      	lsls	r3, r3, #3
 8003d06:	4927      	ldr	r1, [pc, #156]	; (8003da4 <HAL_RCC_OscConfig+0x26c>)
 8003d08:	4313      	orrs	r3, r2
 8003d0a:	600b      	str	r3, [r1, #0]
 8003d0c:	e015      	b.n	8003d3a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d0e:	4b26      	ldr	r3, [pc, #152]	; (8003da8 <HAL_RCC_OscConfig+0x270>)
 8003d10:	2200      	movs	r2, #0
 8003d12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d14:	f7fe fa08 	bl	8002128 <HAL_GetTick>
 8003d18:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d1a:	e008      	b.n	8003d2e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d1c:	f7fe fa04 	bl	8002128 <HAL_GetTick>
 8003d20:	4602      	mov	r2, r0
 8003d22:	693b      	ldr	r3, [r7, #16]
 8003d24:	1ad3      	subs	r3, r2, r3
 8003d26:	2b02      	cmp	r3, #2
 8003d28:	d901      	bls.n	8003d2e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003d2a:	2303      	movs	r3, #3
 8003d2c:	e17a      	b.n	8004024 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d2e:	4b1d      	ldr	r3, [pc, #116]	; (8003da4 <HAL_RCC_OscConfig+0x26c>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f003 0302 	and.w	r3, r3, #2
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d1f0      	bne.n	8003d1c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f003 0308 	and.w	r3, r3, #8
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d03a      	beq.n	8003dbc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	699b      	ldr	r3, [r3, #24]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d019      	beq.n	8003d82 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d4e:	4b17      	ldr	r3, [pc, #92]	; (8003dac <HAL_RCC_OscConfig+0x274>)
 8003d50:	2201      	movs	r2, #1
 8003d52:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d54:	f7fe f9e8 	bl	8002128 <HAL_GetTick>
 8003d58:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d5a:	e008      	b.n	8003d6e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d5c:	f7fe f9e4 	bl	8002128 <HAL_GetTick>
 8003d60:	4602      	mov	r2, r0
 8003d62:	693b      	ldr	r3, [r7, #16]
 8003d64:	1ad3      	subs	r3, r2, r3
 8003d66:	2b02      	cmp	r3, #2
 8003d68:	d901      	bls.n	8003d6e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003d6a:	2303      	movs	r3, #3
 8003d6c:	e15a      	b.n	8004024 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d6e:	4b0d      	ldr	r3, [pc, #52]	; (8003da4 <HAL_RCC_OscConfig+0x26c>)
 8003d70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d72:	f003 0302 	and.w	r3, r3, #2
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d0f0      	beq.n	8003d5c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003d7a:	2001      	movs	r0, #1
 8003d7c:	f000 fafc 	bl	8004378 <RCC_Delay>
 8003d80:	e01c      	b.n	8003dbc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d82:	4b0a      	ldr	r3, [pc, #40]	; (8003dac <HAL_RCC_OscConfig+0x274>)
 8003d84:	2200      	movs	r2, #0
 8003d86:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d88:	f7fe f9ce 	bl	8002128 <HAL_GetTick>
 8003d8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d8e:	e00f      	b.n	8003db0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d90:	f7fe f9ca 	bl	8002128 <HAL_GetTick>
 8003d94:	4602      	mov	r2, r0
 8003d96:	693b      	ldr	r3, [r7, #16]
 8003d98:	1ad3      	subs	r3, r2, r3
 8003d9a:	2b02      	cmp	r3, #2
 8003d9c:	d908      	bls.n	8003db0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003d9e:	2303      	movs	r3, #3
 8003da0:	e140      	b.n	8004024 <HAL_RCC_OscConfig+0x4ec>
 8003da2:	bf00      	nop
 8003da4:	40021000 	.word	0x40021000
 8003da8:	42420000 	.word	0x42420000
 8003dac:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003db0:	4b9e      	ldr	r3, [pc, #632]	; (800402c <HAL_RCC_OscConfig+0x4f4>)
 8003db2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003db4:	f003 0302 	and.w	r3, r3, #2
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d1e9      	bne.n	8003d90 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f003 0304 	and.w	r3, r3, #4
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	f000 80a6 	beq.w	8003f16 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003dca:	2300      	movs	r3, #0
 8003dcc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003dce:	4b97      	ldr	r3, [pc, #604]	; (800402c <HAL_RCC_OscConfig+0x4f4>)
 8003dd0:	69db      	ldr	r3, [r3, #28]
 8003dd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d10d      	bne.n	8003df6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003dda:	4b94      	ldr	r3, [pc, #592]	; (800402c <HAL_RCC_OscConfig+0x4f4>)
 8003ddc:	69db      	ldr	r3, [r3, #28]
 8003dde:	4a93      	ldr	r2, [pc, #588]	; (800402c <HAL_RCC_OscConfig+0x4f4>)
 8003de0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003de4:	61d3      	str	r3, [r2, #28]
 8003de6:	4b91      	ldr	r3, [pc, #580]	; (800402c <HAL_RCC_OscConfig+0x4f4>)
 8003de8:	69db      	ldr	r3, [r3, #28]
 8003dea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003dee:	60bb      	str	r3, [r7, #8]
 8003df0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003df2:	2301      	movs	r3, #1
 8003df4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003df6:	4b8e      	ldr	r3, [pc, #568]	; (8004030 <HAL_RCC_OscConfig+0x4f8>)
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d118      	bne.n	8003e34 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e02:	4b8b      	ldr	r3, [pc, #556]	; (8004030 <HAL_RCC_OscConfig+0x4f8>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	4a8a      	ldr	r2, [pc, #552]	; (8004030 <HAL_RCC_OscConfig+0x4f8>)
 8003e08:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e0c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e0e:	f7fe f98b 	bl	8002128 <HAL_GetTick>
 8003e12:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e14:	e008      	b.n	8003e28 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e16:	f7fe f987 	bl	8002128 <HAL_GetTick>
 8003e1a:	4602      	mov	r2, r0
 8003e1c:	693b      	ldr	r3, [r7, #16]
 8003e1e:	1ad3      	subs	r3, r2, r3
 8003e20:	2b64      	cmp	r3, #100	; 0x64
 8003e22:	d901      	bls.n	8003e28 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003e24:	2303      	movs	r3, #3
 8003e26:	e0fd      	b.n	8004024 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e28:	4b81      	ldr	r3, [pc, #516]	; (8004030 <HAL_RCC_OscConfig+0x4f8>)
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d0f0      	beq.n	8003e16 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	68db      	ldr	r3, [r3, #12]
 8003e38:	2b01      	cmp	r3, #1
 8003e3a:	d106      	bne.n	8003e4a <HAL_RCC_OscConfig+0x312>
 8003e3c:	4b7b      	ldr	r3, [pc, #492]	; (800402c <HAL_RCC_OscConfig+0x4f4>)
 8003e3e:	6a1b      	ldr	r3, [r3, #32]
 8003e40:	4a7a      	ldr	r2, [pc, #488]	; (800402c <HAL_RCC_OscConfig+0x4f4>)
 8003e42:	f043 0301 	orr.w	r3, r3, #1
 8003e46:	6213      	str	r3, [r2, #32]
 8003e48:	e02d      	b.n	8003ea6 <HAL_RCC_OscConfig+0x36e>
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	68db      	ldr	r3, [r3, #12]
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d10c      	bne.n	8003e6c <HAL_RCC_OscConfig+0x334>
 8003e52:	4b76      	ldr	r3, [pc, #472]	; (800402c <HAL_RCC_OscConfig+0x4f4>)
 8003e54:	6a1b      	ldr	r3, [r3, #32]
 8003e56:	4a75      	ldr	r2, [pc, #468]	; (800402c <HAL_RCC_OscConfig+0x4f4>)
 8003e58:	f023 0301 	bic.w	r3, r3, #1
 8003e5c:	6213      	str	r3, [r2, #32]
 8003e5e:	4b73      	ldr	r3, [pc, #460]	; (800402c <HAL_RCC_OscConfig+0x4f4>)
 8003e60:	6a1b      	ldr	r3, [r3, #32]
 8003e62:	4a72      	ldr	r2, [pc, #456]	; (800402c <HAL_RCC_OscConfig+0x4f4>)
 8003e64:	f023 0304 	bic.w	r3, r3, #4
 8003e68:	6213      	str	r3, [r2, #32]
 8003e6a:	e01c      	b.n	8003ea6 <HAL_RCC_OscConfig+0x36e>
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	68db      	ldr	r3, [r3, #12]
 8003e70:	2b05      	cmp	r3, #5
 8003e72:	d10c      	bne.n	8003e8e <HAL_RCC_OscConfig+0x356>
 8003e74:	4b6d      	ldr	r3, [pc, #436]	; (800402c <HAL_RCC_OscConfig+0x4f4>)
 8003e76:	6a1b      	ldr	r3, [r3, #32]
 8003e78:	4a6c      	ldr	r2, [pc, #432]	; (800402c <HAL_RCC_OscConfig+0x4f4>)
 8003e7a:	f043 0304 	orr.w	r3, r3, #4
 8003e7e:	6213      	str	r3, [r2, #32]
 8003e80:	4b6a      	ldr	r3, [pc, #424]	; (800402c <HAL_RCC_OscConfig+0x4f4>)
 8003e82:	6a1b      	ldr	r3, [r3, #32]
 8003e84:	4a69      	ldr	r2, [pc, #420]	; (800402c <HAL_RCC_OscConfig+0x4f4>)
 8003e86:	f043 0301 	orr.w	r3, r3, #1
 8003e8a:	6213      	str	r3, [r2, #32]
 8003e8c:	e00b      	b.n	8003ea6 <HAL_RCC_OscConfig+0x36e>
 8003e8e:	4b67      	ldr	r3, [pc, #412]	; (800402c <HAL_RCC_OscConfig+0x4f4>)
 8003e90:	6a1b      	ldr	r3, [r3, #32]
 8003e92:	4a66      	ldr	r2, [pc, #408]	; (800402c <HAL_RCC_OscConfig+0x4f4>)
 8003e94:	f023 0301 	bic.w	r3, r3, #1
 8003e98:	6213      	str	r3, [r2, #32]
 8003e9a:	4b64      	ldr	r3, [pc, #400]	; (800402c <HAL_RCC_OscConfig+0x4f4>)
 8003e9c:	6a1b      	ldr	r3, [r3, #32]
 8003e9e:	4a63      	ldr	r2, [pc, #396]	; (800402c <HAL_RCC_OscConfig+0x4f4>)
 8003ea0:	f023 0304 	bic.w	r3, r3, #4
 8003ea4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	68db      	ldr	r3, [r3, #12]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d015      	beq.n	8003eda <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003eae:	f7fe f93b 	bl	8002128 <HAL_GetTick>
 8003eb2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003eb4:	e00a      	b.n	8003ecc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003eb6:	f7fe f937 	bl	8002128 <HAL_GetTick>
 8003eba:	4602      	mov	r2, r0
 8003ebc:	693b      	ldr	r3, [r7, #16]
 8003ebe:	1ad3      	subs	r3, r2, r3
 8003ec0:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ec4:	4293      	cmp	r3, r2
 8003ec6:	d901      	bls.n	8003ecc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003ec8:	2303      	movs	r3, #3
 8003eca:	e0ab      	b.n	8004024 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ecc:	4b57      	ldr	r3, [pc, #348]	; (800402c <HAL_RCC_OscConfig+0x4f4>)
 8003ece:	6a1b      	ldr	r3, [r3, #32]
 8003ed0:	f003 0302 	and.w	r3, r3, #2
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d0ee      	beq.n	8003eb6 <HAL_RCC_OscConfig+0x37e>
 8003ed8:	e014      	b.n	8003f04 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003eda:	f7fe f925 	bl	8002128 <HAL_GetTick>
 8003ede:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ee0:	e00a      	b.n	8003ef8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ee2:	f7fe f921 	bl	8002128 <HAL_GetTick>
 8003ee6:	4602      	mov	r2, r0
 8003ee8:	693b      	ldr	r3, [r7, #16]
 8003eea:	1ad3      	subs	r3, r2, r3
 8003eec:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ef0:	4293      	cmp	r3, r2
 8003ef2:	d901      	bls.n	8003ef8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003ef4:	2303      	movs	r3, #3
 8003ef6:	e095      	b.n	8004024 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ef8:	4b4c      	ldr	r3, [pc, #304]	; (800402c <HAL_RCC_OscConfig+0x4f4>)
 8003efa:	6a1b      	ldr	r3, [r3, #32]
 8003efc:	f003 0302 	and.w	r3, r3, #2
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d1ee      	bne.n	8003ee2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003f04:	7dfb      	ldrb	r3, [r7, #23]
 8003f06:	2b01      	cmp	r3, #1
 8003f08:	d105      	bne.n	8003f16 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f0a:	4b48      	ldr	r3, [pc, #288]	; (800402c <HAL_RCC_OscConfig+0x4f4>)
 8003f0c:	69db      	ldr	r3, [r3, #28]
 8003f0e:	4a47      	ldr	r2, [pc, #284]	; (800402c <HAL_RCC_OscConfig+0x4f4>)
 8003f10:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f14:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	69db      	ldr	r3, [r3, #28]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	f000 8081 	beq.w	8004022 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003f20:	4b42      	ldr	r3, [pc, #264]	; (800402c <HAL_RCC_OscConfig+0x4f4>)
 8003f22:	685b      	ldr	r3, [r3, #4]
 8003f24:	f003 030c 	and.w	r3, r3, #12
 8003f28:	2b08      	cmp	r3, #8
 8003f2a:	d061      	beq.n	8003ff0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	69db      	ldr	r3, [r3, #28]
 8003f30:	2b02      	cmp	r3, #2
 8003f32:	d146      	bne.n	8003fc2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f34:	4b3f      	ldr	r3, [pc, #252]	; (8004034 <HAL_RCC_OscConfig+0x4fc>)
 8003f36:	2200      	movs	r2, #0
 8003f38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f3a:	f7fe f8f5 	bl	8002128 <HAL_GetTick>
 8003f3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f40:	e008      	b.n	8003f54 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f42:	f7fe f8f1 	bl	8002128 <HAL_GetTick>
 8003f46:	4602      	mov	r2, r0
 8003f48:	693b      	ldr	r3, [r7, #16]
 8003f4a:	1ad3      	subs	r3, r2, r3
 8003f4c:	2b02      	cmp	r3, #2
 8003f4e:	d901      	bls.n	8003f54 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003f50:	2303      	movs	r3, #3
 8003f52:	e067      	b.n	8004024 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f54:	4b35      	ldr	r3, [pc, #212]	; (800402c <HAL_RCC_OscConfig+0x4f4>)
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d1f0      	bne.n	8003f42 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	6a1b      	ldr	r3, [r3, #32]
 8003f64:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f68:	d108      	bne.n	8003f7c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003f6a:	4b30      	ldr	r3, [pc, #192]	; (800402c <HAL_RCC_OscConfig+0x4f4>)
 8003f6c:	685b      	ldr	r3, [r3, #4]
 8003f6e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	689b      	ldr	r3, [r3, #8]
 8003f76:	492d      	ldr	r1, [pc, #180]	; (800402c <HAL_RCC_OscConfig+0x4f4>)
 8003f78:	4313      	orrs	r3, r2
 8003f7a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003f7c:	4b2b      	ldr	r3, [pc, #172]	; (800402c <HAL_RCC_OscConfig+0x4f4>)
 8003f7e:	685b      	ldr	r3, [r3, #4]
 8003f80:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	6a19      	ldr	r1, [r3, #32]
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f8c:	430b      	orrs	r3, r1
 8003f8e:	4927      	ldr	r1, [pc, #156]	; (800402c <HAL_RCC_OscConfig+0x4f4>)
 8003f90:	4313      	orrs	r3, r2
 8003f92:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f94:	4b27      	ldr	r3, [pc, #156]	; (8004034 <HAL_RCC_OscConfig+0x4fc>)
 8003f96:	2201      	movs	r2, #1
 8003f98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f9a:	f7fe f8c5 	bl	8002128 <HAL_GetTick>
 8003f9e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003fa0:	e008      	b.n	8003fb4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fa2:	f7fe f8c1 	bl	8002128 <HAL_GetTick>
 8003fa6:	4602      	mov	r2, r0
 8003fa8:	693b      	ldr	r3, [r7, #16]
 8003faa:	1ad3      	subs	r3, r2, r3
 8003fac:	2b02      	cmp	r3, #2
 8003fae:	d901      	bls.n	8003fb4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003fb0:	2303      	movs	r3, #3
 8003fb2:	e037      	b.n	8004024 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003fb4:	4b1d      	ldr	r3, [pc, #116]	; (800402c <HAL_RCC_OscConfig+0x4f4>)
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d0f0      	beq.n	8003fa2 <HAL_RCC_OscConfig+0x46a>
 8003fc0:	e02f      	b.n	8004022 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fc2:	4b1c      	ldr	r3, [pc, #112]	; (8004034 <HAL_RCC_OscConfig+0x4fc>)
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fc8:	f7fe f8ae 	bl	8002128 <HAL_GetTick>
 8003fcc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003fce:	e008      	b.n	8003fe2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fd0:	f7fe f8aa 	bl	8002128 <HAL_GetTick>
 8003fd4:	4602      	mov	r2, r0
 8003fd6:	693b      	ldr	r3, [r7, #16]
 8003fd8:	1ad3      	subs	r3, r2, r3
 8003fda:	2b02      	cmp	r3, #2
 8003fdc:	d901      	bls.n	8003fe2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003fde:	2303      	movs	r3, #3
 8003fe0:	e020      	b.n	8004024 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003fe2:	4b12      	ldr	r3, [pc, #72]	; (800402c <HAL_RCC_OscConfig+0x4f4>)
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d1f0      	bne.n	8003fd0 <HAL_RCC_OscConfig+0x498>
 8003fee:	e018      	b.n	8004022 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	69db      	ldr	r3, [r3, #28]
 8003ff4:	2b01      	cmp	r3, #1
 8003ff6:	d101      	bne.n	8003ffc <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003ff8:	2301      	movs	r3, #1
 8003ffa:	e013      	b.n	8004024 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003ffc:	4b0b      	ldr	r3, [pc, #44]	; (800402c <HAL_RCC_OscConfig+0x4f4>)
 8003ffe:	685b      	ldr	r3, [r3, #4]
 8004000:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6a1b      	ldr	r3, [r3, #32]
 800400c:	429a      	cmp	r2, r3
 800400e:	d106      	bne.n	800401e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800401a:	429a      	cmp	r2, r3
 800401c:	d001      	beq.n	8004022 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800401e:	2301      	movs	r3, #1
 8004020:	e000      	b.n	8004024 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8004022:	2300      	movs	r3, #0
}
 8004024:	4618      	mov	r0, r3
 8004026:	3718      	adds	r7, #24
 8004028:	46bd      	mov	sp, r7
 800402a:	bd80      	pop	{r7, pc}
 800402c:	40021000 	.word	0x40021000
 8004030:	40007000 	.word	0x40007000
 8004034:	42420060 	.word	0x42420060

08004038 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b084      	sub	sp, #16
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
 8004040:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2b00      	cmp	r3, #0
 8004046:	d101      	bne.n	800404c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004048:	2301      	movs	r3, #1
 800404a:	e0d0      	b.n	80041ee <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800404c:	4b6a      	ldr	r3, [pc, #424]	; (80041f8 <HAL_RCC_ClockConfig+0x1c0>)
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f003 0307 	and.w	r3, r3, #7
 8004054:	683a      	ldr	r2, [r7, #0]
 8004056:	429a      	cmp	r2, r3
 8004058:	d910      	bls.n	800407c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800405a:	4b67      	ldr	r3, [pc, #412]	; (80041f8 <HAL_RCC_ClockConfig+0x1c0>)
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f023 0207 	bic.w	r2, r3, #7
 8004062:	4965      	ldr	r1, [pc, #404]	; (80041f8 <HAL_RCC_ClockConfig+0x1c0>)
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	4313      	orrs	r3, r2
 8004068:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800406a:	4b63      	ldr	r3, [pc, #396]	; (80041f8 <HAL_RCC_ClockConfig+0x1c0>)
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f003 0307 	and.w	r3, r3, #7
 8004072:	683a      	ldr	r2, [r7, #0]
 8004074:	429a      	cmp	r2, r3
 8004076:	d001      	beq.n	800407c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004078:	2301      	movs	r3, #1
 800407a:	e0b8      	b.n	80041ee <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f003 0302 	and.w	r3, r3, #2
 8004084:	2b00      	cmp	r3, #0
 8004086:	d020      	beq.n	80040ca <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f003 0304 	and.w	r3, r3, #4
 8004090:	2b00      	cmp	r3, #0
 8004092:	d005      	beq.n	80040a0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004094:	4b59      	ldr	r3, [pc, #356]	; (80041fc <HAL_RCC_ClockConfig+0x1c4>)
 8004096:	685b      	ldr	r3, [r3, #4]
 8004098:	4a58      	ldr	r2, [pc, #352]	; (80041fc <HAL_RCC_ClockConfig+0x1c4>)
 800409a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800409e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f003 0308 	and.w	r3, r3, #8
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d005      	beq.n	80040b8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80040ac:	4b53      	ldr	r3, [pc, #332]	; (80041fc <HAL_RCC_ClockConfig+0x1c4>)
 80040ae:	685b      	ldr	r3, [r3, #4]
 80040b0:	4a52      	ldr	r2, [pc, #328]	; (80041fc <HAL_RCC_ClockConfig+0x1c4>)
 80040b2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80040b6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80040b8:	4b50      	ldr	r3, [pc, #320]	; (80041fc <HAL_RCC_ClockConfig+0x1c4>)
 80040ba:	685b      	ldr	r3, [r3, #4]
 80040bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	689b      	ldr	r3, [r3, #8]
 80040c4:	494d      	ldr	r1, [pc, #308]	; (80041fc <HAL_RCC_ClockConfig+0x1c4>)
 80040c6:	4313      	orrs	r3, r2
 80040c8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f003 0301 	and.w	r3, r3, #1
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d040      	beq.n	8004158 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	685b      	ldr	r3, [r3, #4]
 80040da:	2b01      	cmp	r3, #1
 80040dc:	d107      	bne.n	80040ee <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040de:	4b47      	ldr	r3, [pc, #284]	; (80041fc <HAL_RCC_ClockConfig+0x1c4>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d115      	bne.n	8004116 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040ea:	2301      	movs	r3, #1
 80040ec:	e07f      	b.n	80041ee <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	685b      	ldr	r3, [r3, #4]
 80040f2:	2b02      	cmp	r3, #2
 80040f4:	d107      	bne.n	8004106 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80040f6:	4b41      	ldr	r3, [pc, #260]	; (80041fc <HAL_RCC_ClockConfig+0x1c4>)
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d109      	bne.n	8004116 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004102:	2301      	movs	r3, #1
 8004104:	e073      	b.n	80041ee <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004106:	4b3d      	ldr	r3, [pc, #244]	; (80041fc <HAL_RCC_ClockConfig+0x1c4>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f003 0302 	and.w	r3, r3, #2
 800410e:	2b00      	cmp	r3, #0
 8004110:	d101      	bne.n	8004116 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004112:	2301      	movs	r3, #1
 8004114:	e06b      	b.n	80041ee <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004116:	4b39      	ldr	r3, [pc, #228]	; (80041fc <HAL_RCC_ClockConfig+0x1c4>)
 8004118:	685b      	ldr	r3, [r3, #4]
 800411a:	f023 0203 	bic.w	r2, r3, #3
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	685b      	ldr	r3, [r3, #4]
 8004122:	4936      	ldr	r1, [pc, #216]	; (80041fc <HAL_RCC_ClockConfig+0x1c4>)
 8004124:	4313      	orrs	r3, r2
 8004126:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004128:	f7fd fffe 	bl	8002128 <HAL_GetTick>
 800412c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800412e:	e00a      	b.n	8004146 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004130:	f7fd fffa 	bl	8002128 <HAL_GetTick>
 8004134:	4602      	mov	r2, r0
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	1ad3      	subs	r3, r2, r3
 800413a:	f241 3288 	movw	r2, #5000	; 0x1388
 800413e:	4293      	cmp	r3, r2
 8004140:	d901      	bls.n	8004146 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004142:	2303      	movs	r3, #3
 8004144:	e053      	b.n	80041ee <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004146:	4b2d      	ldr	r3, [pc, #180]	; (80041fc <HAL_RCC_ClockConfig+0x1c4>)
 8004148:	685b      	ldr	r3, [r3, #4]
 800414a:	f003 020c 	and.w	r2, r3, #12
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	685b      	ldr	r3, [r3, #4]
 8004152:	009b      	lsls	r3, r3, #2
 8004154:	429a      	cmp	r2, r3
 8004156:	d1eb      	bne.n	8004130 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004158:	4b27      	ldr	r3, [pc, #156]	; (80041f8 <HAL_RCC_ClockConfig+0x1c0>)
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f003 0307 	and.w	r3, r3, #7
 8004160:	683a      	ldr	r2, [r7, #0]
 8004162:	429a      	cmp	r2, r3
 8004164:	d210      	bcs.n	8004188 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004166:	4b24      	ldr	r3, [pc, #144]	; (80041f8 <HAL_RCC_ClockConfig+0x1c0>)
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f023 0207 	bic.w	r2, r3, #7
 800416e:	4922      	ldr	r1, [pc, #136]	; (80041f8 <HAL_RCC_ClockConfig+0x1c0>)
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	4313      	orrs	r3, r2
 8004174:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004176:	4b20      	ldr	r3, [pc, #128]	; (80041f8 <HAL_RCC_ClockConfig+0x1c0>)
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f003 0307 	and.w	r3, r3, #7
 800417e:	683a      	ldr	r2, [r7, #0]
 8004180:	429a      	cmp	r2, r3
 8004182:	d001      	beq.n	8004188 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004184:	2301      	movs	r3, #1
 8004186:	e032      	b.n	80041ee <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f003 0304 	and.w	r3, r3, #4
 8004190:	2b00      	cmp	r3, #0
 8004192:	d008      	beq.n	80041a6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004194:	4b19      	ldr	r3, [pc, #100]	; (80041fc <HAL_RCC_ClockConfig+0x1c4>)
 8004196:	685b      	ldr	r3, [r3, #4]
 8004198:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	68db      	ldr	r3, [r3, #12]
 80041a0:	4916      	ldr	r1, [pc, #88]	; (80041fc <HAL_RCC_ClockConfig+0x1c4>)
 80041a2:	4313      	orrs	r3, r2
 80041a4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f003 0308 	and.w	r3, r3, #8
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d009      	beq.n	80041c6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80041b2:	4b12      	ldr	r3, [pc, #72]	; (80041fc <HAL_RCC_ClockConfig+0x1c4>)
 80041b4:	685b      	ldr	r3, [r3, #4]
 80041b6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	691b      	ldr	r3, [r3, #16]
 80041be:	00db      	lsls	r3, r3, #3
 80041c0:	490e      	ldr	r1, [pc, #56]	; (80041fc <HAL_RCC_ClockConfig+0x1c4>)
 80041c2:	4313      	orrs	r3, r2
 80041c4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80041c6:	f000 f821 	bl	800420c <HAL_RCC_GetSysClockFreq>
 80041ca:	4602      	mov	r2, r0
 80041cc:	4b0b      	ldr	r3, [pc, #44]	; (80041fc <HAL_RCC_ClockConfig+0x1c4>)
 80041ce:	685b      	ldr	r3, [r3, #4]
 80041d0:	091b      	lsrs	r3, r3, #4
 80041d2:	f003 030f 	and.w	r3, r3, #15
 80041d6:	490a      	ldr	r1, [pc, #40]	; (8004200 <HAL_RCC_ClockConfig+0x1c8>)
 80041d8:	5ccb      	ldrb	r3, [r1, r3]
 80041da:	fa22 f303 	lsr.w	r3, r2, r3
 80041de:	4a09      	ldr	r2, [pc, #36]	; (8004204 <HAL_RCC_ClockConfig+0x1cc>)
 80041e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80041e2:	4b09      	ldr	r3, [pc, #36]	; (8004208 <HAL_RCC_ClockConfig+0x1d0>)
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	4618      	mov	r0, r3
 80041e8:	f7fd fe9c 	bl	8001f24 <HAL_InitTick>

  return HAL_OK;
 80041ec:	2300      	movs	r3, #0
}
 80041ee:	4618      	mov	r0, r3
 80041f0:	3710      	adds	r7, #16
 80041f2:	46bd      	mov	sp, r7
 80041f4:	bd80      	pop	{r7, pc}
 80041f6:	bf00      	nop
 80041f8:	40022000 	.word	0x40022000
 80041fc:	40021000 	.word	0x40021000
 8004200:	08008a2c 	.word	0x08008a2c
 8004204:	20000000 	.word	0x20000000
 8004208:	20000004 	.word	0x20000004

0800420c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800420c:	b480      	push	{r7}
 800420e:	b087      	sub	sp, #28
 8004210:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004212:	2300      	movs	r3, #0
 8004214:	60fb      	str	r3, [r7, #12]
 8004216:	2300      	movs	r3, #0
 8004218:	60bb      	str	r3, [r7, #8]
 800421a:	2300      	movs	r3, #0
 800421c:	617b      	str	r3, [r7, #20]
 800421e:	2300      	movs	r3, #0
 8004220:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004222:	2300      	movs	r3, #0
 8004224:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004226:	4b1e      	ldr	r3, [pc, #120]	; (80042a0 <HAL_RCC_GetSysClockFreq+0x94>)
 8004228:	685b      	ldr	r3, [r3, #4]
 800422a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	f003 030c 	and.w	r3, r3, #12
 8004232:	2b04      	cmp	r3, #4
 8004234:	d002      	beq.n	800423c <HAL_RCC_GetSysClockFreq+0x30>
 8004236:	2b08      	cmp	r3, #8
 8004238:	d003      	beq.n	8004242 <HAL_RCC_GetSysClockFreq+0x36>
 800423a:	e027      	b.n	800428c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800423c:	4b19      	ldr	r3, [pc, #100]	; (80042a4 <HAL_RCC_GetSysClockFreq+0x98>)
 800423e:	613b      	str	r3, [r7, #16]
      break;
 8004240:	e027      	b.n	8004292 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	0c9b      	lsrs	r3, r3, #18
 8004246:	f003 030f 	and.w	r3, r3, #15
 800424a:	4a17      	ldr	r2, [pc, #92]	; (80042a8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800424c:	5cd3      	ldrb	r3, [r2, r3]
 800424e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004256:	2b00      	cmp	r3, #0
 8004258:	d010      	beq.n	800427c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800425a:	4b11      	ldr	r3, [pc, #68]	; (80042a0 <HAL_RCC_GetSysClockFreq+0x94>)
 800425c:	685b      	ldr	r3, [r3, #4]
 800425e:	0c5b      	lsrs	r3, r3, #17
 8004260:	f003 0301 	and.w	r3, r3, #1
 8004264:	4a11      	ldr	r2, [pc, #68]	; (80042ac <HAL_RCC_GetSysClockFreq+0xa0>)
 8004266:	5cd3      	ldrb	r3, [r2, r3]
 8004268:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	4a0d      	ldr	r2, [pc, #52]	; (80042a4 <HAL_RCC_GetSysClockFreq+0x98>)
 800426e:	fb02 f203 	mul.w	r2, r2, r3
 8004272:	68bb      	ldr	r3, [r7, #8]
 8004274:	fbb2 f3f3 	udiv	r3, r2, r3
 8004278:	617b      	str	r3, [r7, #20]
 800427a:	e004      	b.n	8004286 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	4a0c      	ldr	r2, [pc, #48]	; (80042b0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004280:	fb02 f303 	mul.w	r3, r2, r3
 8004284:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004286:	697b      	ldr	r3, [r7, #20]
 8004288:	613b      	str	r3, [r7, #16]
      break;
 800428a:	e002      	b.n	8004292 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800428c:	4b05      	ldr	r3, [pc, #20]	; (80042a4 <HAL_RCC_GetSysClockFreq+0x98>)
 800428e:	613b      	str	r3, [r7, #16]
      break;
 8004290:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004292:	693b      	ldr	r3, [r7, #16]
}
 8004294:	4618      	mov	r0, r3
 8004296:	371c      	adds	r7, #28
 8004298:	46bd      	mov	sp, r7
 800429a:	bc80      	pop	{r7}
 800429c:	4770      	bx	lr
 800429e:	bf00      	nop
 80042a0:	40021000 	.word	0x40021000
 80042a4:	007a1200 	.word	0x007a1200
 80042a8:	08008a44 	.word	0x08008a44
 80042ac:	08008a54 	.word	0x08008a54
 80042b0:	003d0900 	.word	0x003d0900

080042b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80042b4:	b480      	push	{r7}
 80042b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80042b8:	4b02      	ldr	r3, [pc, #8]	; (80042c4 <HAL_RCC_GetHCLKFreq+0x10>)
 80042ba:	681b      	ldr	r3, [r3, #0]
}
 80042bc:	4618      	mov	r0, r3
 80042be:	46bd      	mov	sp, r7
 80042c0:	bc80      	pop	{r7}
 80042c2:	4770      	bx	lr
 80042c4:	20000000 	.word	0x20000000

080042c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80042c8:	b580      	push	{r7, lr}
 80042ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80042cc:	f7ff fff2 	bl	80042b4 <HAL_RCC_GetHCLKFreq>
 80042d0:	4602      	mov	r2, r0
 80042d2:	4b05      	ldr	r3, [pc, #20]	; (80042e8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80042d4:	685b      	ldr	r3, [r3, #4]
 80042d6:	0a1b      	lsrs	r3, r3, #8
 80042d8:	f003 0307 	and.w	r3, r3, #7
 80042dc:	4903      	ldr	r1, [pc, #12]	; (80042ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80042de:	5ccb      	ldrb	r3, [r1, r3]
 80042e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042e4:	4618      	mov	r0, r3
 80042e6:	bd80      	pop	{r7, pc}
 80042e8:	40021000 	.word	0x40021000
 80042ec:	08008a3c 	.word	0x08008a3c

080042f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80042f4:	f7ff ffde 	bl	80042b4 <HAL_RCC_GetHCLKFreq>
 80042f8:	4602      	mov	r2, r0
 80042fa:	4b05      	ldr	r3, [pc, #20]	; (8004310 <HAL_RCC_GetPCLK2Freq+0x20>)
 80042fc:	685b      	ldr	r3, [r3, #4]
 80042fe:	0adb      	lsrs	r3, r3, #11
 8004300:	f003 0307 	and.w	r3, r3, #7
 8004304:	4903      	ldr	r1, [pc, #12]	; (8004314 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004306:	5ccb      	ldrb	r3, [r1, r3]
 8004308:	fa22 f303 	lsr.w	r3, r2, r3
}
 800430c:	4618      	mov	r0, r3
 800430e:	bd80      	pop	{r7, pc}
 8004310:	40021000 	.word	0x40021000
 8004314:	08008a3c 	.word	0x08008a3c

08004318 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004318:	b480      	push	{r7}
 800431a:	b083      	sub	sp, #12
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]
 8004320:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	220f      	movs	r2, #15
 8004326:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004328:	4b11      	ldr	r3, [pc, #68]	; (8004370 <HAL_RCC_GetClockConfig+0x58>)
 800432a:	685b      	ldr	r3, [r3, #4]
 800432c:	f003 0203 	and.w	r2, r3, #3
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004334:	4b0e      	ldr	r3, [pc, #56]	; (8004370 <HAL_RCC_GetClockConfig+0x58>)
 8004336:	685b      	ldr	r3, [r3, #4]
 8004338:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004340:	4b0b      	ldr	r3, [pc, #44]	; (8004370 <HAL_RCC_GetClockConfig+0x58>)
 8004342:	685b      	ldr	r3, [r3, #4]
 8004344:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800434c:	4b08      	ldr	r3, [pc, #32]	; (8004370 <HAL_RCC_GetClockConfig+0x58>)
 800434e:	685b      	ldr	r3, [r3, #4]
 8004350:	08db      	lsrs	r3, r3, #3
 8004352:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800435a:	4b06      	ldr	r3, [pc, #24]	; (8004374 <HAL_RCC_GetClockConfig+0x5c>)
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f003 0207 	and.w	r2, r3, #7
 8004362:	683b      	ldr	r3, [r7, #0]
 8004364:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8004366:	bf00      	nop
 8004368:	370c      	adds	r7, #12
 800436a:	46bd      	mov	sp, r7
 800436c:	bc80      	pop	{r7}
 800436e:	4770      	bx	lr
 8004370:	40021000 	.word	0x40021000
 8004374:	40022000 	.word	0x40022000

08004378 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004378:	b480      	push	{r7}
 800437a:	b085      	sub	sp, #20
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004380:	4b0a      	ldr	r3, [pc, #40]	; (80043ac <RCC_Delay+0x34>)
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	4a0a      	ldr	r2, [pc, #40]	; (80043b0 <RCC_Delay+0x38>)
 8004386:	fba2 2303 	umull	r2, r3, r2, r3
 800438a:	0a5b      	lsrs	r3, r3, #9
 800438c:	687a      	ldr	r2, [r7, #4]
 800438e:	fb02 f303 	mul.w	r3, r2, r3
 8004392:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004394:	bf00      	nop
  }
  while (Delay --);
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	1e5a      	subs	r2, r3, #1
 800439a:	60fa      	str	r2, [r7, #12]
 800439c:	2b00      	cmp	r3, #0
 800439e:	d1f9      	bne.n	8004394 <RCC_Delay+0x1c>
}
 80043a0:	bf00      	nop
 80043a2:	bf00      	nop
 80043a4:	3714      	adds	r7, #20
 80043a6:	46bd      	mov	sp, r7
 80043a8:	bc80      	pop	{r7}
 80043aa:	4770      	bx	lr
 80043ac:	20000000 	.word	0x20000000
 80043b0:	10624dd3 	.word	0x10624dd3

080043b4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80043b4:	b580      	push	{r7, lr}
 80043b6:	b086      	sub	sp, #24
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80043bc:	2300      	movs	r3, #0
 80043be:	613b      	str	r3, [r7, #16]
 80043c0:	2300      	movs	r3, #0
 80043c2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f003 0301 	and.w	r3, r3, #1
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d07d      	beq.n	80044cc <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80043d0:	2300      	movs	r3, #0
 80043d2:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80043d4:	4b4f      	ldr	r3, [pc, #316]	; (8004514 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043d6:	69db      	ldr	r3, [r3, #28]
 80043d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d10d      	bne.n	80043fc <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80043e0:	4b4c      	ldr	r3, [pc, #304]	; (8004514 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043e2:	69db      	ldr	r3, [r3, #28]
 80043e4:	4a4b      	ldr	r2, [pc, #300]	; (8004514 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80043ea:	61d3      	str	r3, [r2, #28]
 80043ec:	4b49      	ldr	r3, [pc, #292]	; (8004514 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043ee:	69db      	ldr	r3, [r3, #28]
 80043f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043f4:	60bb      	str	r3, [r7, #8]
 80043f6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80043f8:	2301      	movs	r3, #1
 80043fa:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043fc:	4b46      	ldr	r3, [pc, #280]	; (8004518 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004404:	2b00      	cmp	r3, #0
 8004406:	d118      	bne.n	800443a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004408:	4b43      	ldr	r3, [pc, #268]	; (8004518 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	4a42      	ldr	r2, [pc, #264]	; (8004518 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800440e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004412:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004414:	f7fd fe88 	bl	8002128 <HAL_GetTick>
 8004418:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800441a:	e008      	b.n	800442e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800441c:	f7fd fe84 	bl	8002128 <HAL_GetTick>
 8004420:	4602      	mov	r2, r0
 8004422:	693b      	ldr	r3, [r7, #16]
 8004424:	1ad3      	subs	r3, r2, r3
 8004426:	2b64      	cmp	r3, #100	; 0x64
 8004428:	d901      	bls.n	800442e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800442a:	2303      	movs	r3, #3
 800442c:	e06d      	b.n	800450a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800442e:	4b3a      	ldr	r3, [pc, #232]	; (8004518 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004436:	2b00      	cmp	r3, #0
 8004438:	d0f0      	beq.n	800441c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800443a:	4b36      	ldr	r3, [pc, #216]	; (8004514 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800443c:	6a1b      	ldr	r3, [r3, #32]
 800443e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004442:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d02e      	beq.n	80044a8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	685b      	ldr	r3, [r3, #4]
 800444e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004452:	68fa      	ldr	r2, [r7, #12]
 8004454:	429a      	cmp	r2, r3
 8004456:	d027      	beq.n	80044a8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004458:	4b2e      	ldr	r3, [pc, #184]	; (8004514 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800445a:	6a1b      	ldr	r3, [r3, #32]
 800445c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004460:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004462:	4b2e      	ldr	r3, [pc, #184]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004464:	2201      	movs	r2, #1
 8004466:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004468:	4b2c      	ldr	r3, [pc, #176]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800446a:	2200      	movs	r2, #0
 800446c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800446e:	4a29      	ldr	r2, [pc, #164]	; (8004514 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	f003 0301 	and.w	r3, r3, #1
 800447a:	2b00      	cmp	r3, #0
 800447c:	d014      	beq.n	80044a8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800447e:	f7fd fe53 	bl	8002128 <HAL_GetTick>
 8004482:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004484:	e00a      	b.n	800449c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004486:	f7fd fe4f 	bl	8002128 <HAL_GetTick>
 800448a:	4602      	mov	r2, r0
 800448c:	693b      	ldr	r3, [r7, #16]
 800448e:	1ad3      	subs	r3, r2, r3
 8004490:	f241 3288 	movw	r2, #5000	; 0x1388
 8004494:	4293      	cmp	r3, r2
 8004496:	d901      	bls.n	800449c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004498:	2303      	movs	r3, #3
 800449a:	e036      	b.n	800450a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800449c:	4b1d      	ldr	r3, [pc, #116]	; (8004514 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800449e:	6a1b      	ldr	r3, [r3, #32]
 80044a0:	f003 0302 	and.w	r3, r3, #2
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d0ee      	beq.n	8004486 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80044a8:	4b1a      	ldr	r3, [pc, #104]	; (8004514 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044aa:	6a1b      	ldr	r3, [r3, #32]
 80044ac:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	685b      	ldr	r3, [r3, #4]
 80044b4:	4917      	ldr	r1, [pc, #92]	; (8004514 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044b6:	4313      	orrs	r3, r2
 80044b8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80044ba:	7dfb      	ldrb	r3, [r7, #23]
 80044bc:	2b01      	cmp	r3, #1
 80044be:	d105      	bne.n	80044cc <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80044c0:	4b14      	ldr	r3, [pc, #80]	; (8004514 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044c2:	69db      	ldr	r3, [r3, #28]
 80044c4:	4a13      	ldr	r2, [pc, #76]	; (8004514 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044c6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80044ca:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f003 0302 	and.w	r3, r3, #2
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d008      	beq.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80044d8:	4b0e      	ldr	r3, [pc, #56]	; (8004514 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044da:	685b      	ldr	r3, [r3, #4]
 80044dc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	689b      	ldr	r3, [r3, #8]
 80044e4:	490b      	ldr	r1, [pc, #44]	; (8004514 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044e6:	4313      	orrs	r3, r2
 80044e8:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f003 0310 	and.w	r3, r3, #16
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d008      	beq.n	8004508 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80044f6:	4b07      	ldr	r3, [pc, #28]	; (8004514 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044f8:	685b      	ldr	r3, [r3, #4]
 80044fa:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	68db      	ldr	r3, [r3, #12]
 8004502:	4904      	ldr	r1, [pc, #16]	; (8004514 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004504:	4313      	orrs	r3, r2
 8004506:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004508:	2300      	movs	r3, #0
}
 800450a:	4618      	mov	r0, r3
 800450c:	3718      	adds	r7, #24
 800450e:	46bd      	mov	sp, r7
 8004510:	bd80      	pop	{r7, pc}
 8004512:	bf00      	nop
 8004514:	40021000 	.word	0x40021000
 8004518:	40007000 	.word	0x40007000
 800451c:	42420440 	.word	0x42420440

08004520 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004520:	b580      	push	{r7, lr}
 8004522:	b082      	sub	sp, #8
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2b00      	cmp	r3, #0
 800452c:	d101      	bne.n	8004532 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800452e:	2301      	movs	r3, #1
 8004530:	e076      	b.n	8004620 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004536:	2b00      	cmp	r3, #0
 8004538:	d108      	bne.n	800454c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	685b      	ldr	r3, [r3, #4]
 800453e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004542:	d009      	beq.n	8004558 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2200      	movs	r2, #0
 8004548:	61da      	str	r2, [r3, #28]
 800454a:	e005      	b.n	8004558 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2200      	movs	r2, #0
 8004550:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	2200      	movs	r2, #0
 8004556:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2200      	movs	r2, #0
 800455c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004564:	b2db      	uxtb	r3, r3
 8004566:	2b00      	cmp	r3, #0
 8004568:	d106      	bne.n	8004578 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2200      	movs	r2, #0
 800456e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004572:	6878      	ldr	r0, [r7, #4]
 8004574:	f7fd fc40 	bl	8001df8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2202      	movs	r2, #2
 800457c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	681a      	ldr	r2, [r3, #0]
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800458e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	685b      	ldr	r3, [r3, #4]
 8004594:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	689b      	ldr	r3, [r3, #8]
 800459c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80045a0:	431a      	orrs	r2, r3
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	68db      	ldr	r3, [r3, #12]
 80045a6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80045aa:	431a      	orrs	r2, r3
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	691b      	ldr	r3, [r3, #16]
 80045b0:	f003 0302 	and.w	r3, r3, #2
 80045b4:	431a      	orrs	r2, r3
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	695b      	ldr	r3, [r3, #20]
 80045ba:	f003 0301 	and.w	r3, r3, #1
 80045be:	431a      	orrs	r2, r3
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	699b      	ldr	r3, [r3, #24]
 80045c4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80045c8:	431a      	orrs	r2, r3
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	69db      	ldr	r3, [r3, #28]
 80045ce:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80045d2:	431a      	orrs	r2, r3
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6a1b      	ldr	r3, [r3, #32]
 80045d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045dc:	ea42 0103 	orr.w	r1, r2, r3
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045e4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	430a      	orrs	r2, r1
 80045ee:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	699b      	ldr	r3, [r3, #24]
 80045f4:	0c1a      	lsrs	r2, r3, #16
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f002 0204 	and.w	r2, r2, #4
 80045fe:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	69da      	ldr	r2, [r3, #28]
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800460e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2200      	movs	r2, #0
 8004614:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	2201      	movs	r2, #1
 800461a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800461e:	2300      	movs	r3, #0
}
 8004620:	4618      	mov	r0, r3
 8004622:	3708      	adds	r7, #8
 8004624:	46bd      	mov	sp, r7
 8004626:	bd80      	pop	{r7, pc}

08004628 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004628:	b580      	push	{r7, lr}
 800462a:	b088      	sub	sp, #32
 800462c:	af00      	add	r7, sp, #0
 800462e:	60f8      	str	r0, [r7, #12]
 8004630:	60b9      	str	r1, [r7, #8]
 8004632:	603b      	str	r3, [r7, #0]
 8004634:	4613      	mov	r3, r2
 8004636:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004638:	f7fd fd76 	bl	8002128 <HAL_GetTick>
 800463c:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800463e:	88fb      	ldrh	r3, [r7, #6]
 8004640:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004648:	b2db      	uxtb	r3, r3
 800464a:	2b01      	cmp	r3, #1
 800464c:	d001      	beq.n	8004652 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800464e:	2302      	movs	r3, #2
 8004650:	e12a      	b.n	80048a8 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004652:	68bb      	ldr	r3, [r7, #8]
 8004654:	2b00      	cmp	r3, #0
 8004656:	d002      	beq.n	800465e <HAL_SPI_Transmit+0x36>
 8004658:	88fb      	ldrh	r3, [r7, #6]
 800465a:	2b00      	cmp	r3, #0
 800465c:	d101      	bne.n	8004662 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800465e:	2301      	movs	r3, #1
 8004660:	e122      	b.n	80048a8 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004668:	2b01      	cmp	r3, #1
 800466a:	d101      	bne.n	8004670 <HAL_SPI_Transmit+0x48>
 800466c:	2302      	movs	r3, #2
 800466e:	e11b      	b.n	80048a8 <HAL_SPI_Transmit+0x280>
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	2201      	movs	r2, #1
 8004674:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	2203      	movs	r2, #3
 800467c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	2200      	movs	r2, #0
 8004684:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	68ba      	ldr	r2, [r7, #8]
 800468a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	88fa      	ldrh	r2, [r7, #6]
 8004690:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	88fa      	ldrh	r2, [r7, #6]
 8004696:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	2200      	movs	r2, #0
 800469c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	2200      	movs	r2, #0
 80046a2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	2200      	movs	r2, #0
 80046a8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	2200      	movs	r2, #0
 80046ae:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	2200      	movs	r2, #0
 80046b4:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	689b      	ldr	r3, [r3, #8]
 80046ba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80046be:	d10f      	bne.n	80046e0 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	681a      	ldr	r2, [r3, #0]
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80046ce:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	681a      	ldr	r2, [r3, #0]
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80046de:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046ea:	2b40      	cmp	r3, #64	; 0x40
 80046ec:	d007      	beq.n	80046fe <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	681a      	ldr	r2, [r3, #0]
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80046fc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	68db      	ldr	r3, [r3, #12]
 8004702:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004706:	d152      	bne.n	80047ae <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	685b      	ldr	r3, [r3, #4]
 800470c:	2b00      	cmp	r3, #0
 800470e:	d002      	beq.n	8004716 <HAL_SPI_Transmit+0xee>
 8004710:	8b7b      	ldrh	r3, [r7, #26]
 8004712:	2b01      	cmp	r3, #1
 8004714:	d145      	bne.n	80047a2 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800471a:	881a      	ldrh	r2, [r3, #0]
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004726:	1c9a      	adds	r2, r3, #2
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004730:	b29b      	uxth	r3, r3
 8004732:	3b01      	subs	r3, #1
 8004734:	b29a      	uxth	r2, r3
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800473a:	e032      	b.n	80047a2 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	689b      	ldr	r3, [r3, #8]
 8004742:	f003 0302 	and.w	r3, r3, #2
 8004746:	2b02      	cmp	r3, #2
 8004748:	d112      	bne.n	8004770 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800474e:	881a      	ldrh	r2, [r3, #0]
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800475a:	1c9a      	adds	r2, r3, #2
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004764:	b29b      	uxth	r3, r3
 8004766:	3b01      	subs	r3, #1
 8004768:	b29a      	uxth	r2, r3
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	86da      	strh	r2, [r3, #54]	; 0x36
 800476e:	e018      	b.n	80047a2 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004770:	f7fd fcda 	bl	8002128 <HAL_GetTick>
 8004774:	4602      	mov	r2, r0
 8004776:	69fb      	ldr	r3, [r7, #28]
 8004778:	1ad3      	subs	r3, r2, r3
 800477a:	683a      	ldr	r2, [r7, #0]
 800477c:	429a      	cmp	r2, r3
 800477e:	d803      	bhi.n	8004788 <HAL_SPI_Transmit+0x160>
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004786:	d102      	bne.n	800478e <HAL_SPI_Transmit+0x166>
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	2b00      	cmp	r3, #0
 800478c:	d109      	bne.n	80047a2 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	2201      	movs	r2, #1
 8004792:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          __HAL_UNLOCK(hspi);
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	2200      	movs	r2, #0
 800479a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          return HAL_TIMEOUT;
 800479e:	2303      	movs	r3, #3
 80047a0:	e082      	b.n	80048a8 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80047a6:	b29b      	uxth	r3, r3
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d1c7      	bne.n	800473c <HAL_SPI_Transmit+0x114>
 80047ac:	e053      	b.n	8004856 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	685b      	ldr	r3, [r3, #4]
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d002      	beq.n	80047bc <HAL_SPI_Transmit+0x194>
 80047b6:	8b7b      	ldrh	r3, [r7, #26]
 80047b8:	2b01      	cmp	r3, #1
 80047ba:	d147      	bne.n	800484c <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	330c      	adds	r3, #12
 80047c6:	7812      	ldrb	r2, [r2, #0]
 80047c8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047ce:	1c5a      	adds	r2, r3, #1
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80047d8:	b29b      	uxth	r3, r3
 80047da:	3b01      	subs	r3, #1
 80047dc:	b29a      	uxth	r2, r3
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80047e2:	e033      	b.n	800484c <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	689b      	ldr	r3, [r3, #8]
 80047ea:	f003 0302 	and.w	r3, r3, #2
 80047ee:	2b02      	cmp	r3, #2
 80047f0:	d113      	bne.n	800481a <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	330c      	adds	r3, #12
 80047fc:	7812      	ldrb	r2, [r2, #0]
 80047fe:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004804:	1c5a      	adds	r2, r3, #1
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800480e:	b29b      	uxth	r3, r3
 8004810:	3b01      	subs	r3, #1
 8004812:	b29a      	uxth	r2, r3
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	86da      	strh	r2, [r3, #54]	; 0x36
 8004818:	e018      	b.n	800484c <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800481a:	f7fd fc85 	bl	8002128 <HAL_GetTick>
 800481e:	4602      	mov	r2, r0
 8004820:	69fb      	ldr	r3, [r7, #28]
 8004822:	1ad3      	subs	r3, r2, r3
 8004824:	683a      	ldr	r2, [r7, #0]
 8004826:	429a      	cmp	r2, r3
 8004828:	d803      	bhi.n	8004832 <HAL_SPI_Transmit+0x20a>
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004830:	d102      	bne.n	8004838 <HAL_SPI_Transmit+0x210>
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	2b00      	cmp	r3, #0
 8004836:	d109      	bne.n	800484c <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	2201      	movs	r2, #1
 800483c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          __HAL_UNLOCK(hspi);
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	2200      	movs	r2, #0
 8004844:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          return HAL_TIMEOUT;
 8004848:	2303      	movs	r3, #3
 800484a:	e02d      	b.n	80048a8 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004850:	b29b      	uxth	r3, r3
 8004852:	2b00      	cmp	r3, #0
 8004854:	d1c6      	bne.n	80047e4 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004856:	69fa      	ldr	r2, [r7, #28]
 8004858:	6839      	ldr	r1, [r7, #0]
 800485a:	68f8      	ldr	r0, [r7, #12]
 800485c:	f000 fa66 	bl	8004d2c <SPI_EndRxTxTransaction>
 8004860:	4603      	mov	r3, r0
 8004862:	2b00      	cmp	r3, #0
 8004864:	d002      	beq.n	800486c <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	2220      	movs	r2, #32
 800486a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	689b      	ldr	r3, [r3, #8]
 8004870:	2b00      	cmp	r3, #0
 8004872:	d10a      	bne.n	800488a <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004874:	2300      	movs	r3, #0
 8004876:	617b      	str	r3, [r7, #20]
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	68db      	ldr	r3, [r3, #12]
 800487e:	617b      	str	r3, [r7, #20]
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	689b      	ldr	r3, [r3, #8]
 8004886:	617b      	str	r3, [r7, #20]
 8004888:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	2201      	movs	r2, #1
 800488e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	2200      	movs	r2, #0
 8004896:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d001      	beq.n	80048a6 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80048a2:	2301      	movs	r3, #1
 80048a4:	e000      	b.n	80048a8 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80048a6:	2300      	movs	r3, #0
  }
}
 80048a8:	4618      	mov	r0, r3
 80048aa:	3720      	adds	r7, #32
 80048ac:	46bd      	mov	sp, r7
 80048ae:	bd80      	pop	{r7, pc}

080048b0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80048b0:	b580      	push	{r7, lr}
 80048b2:	b08a      	sub	sp, #40	; 0x28
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	60f8      	str	r0, [r7, #12]
 80048b8:	60b9      	str	r1, [r7, #8]
 80048ba:	607a      	str	r2, [r7, #4]
 80048bc:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80048be:	2301      	movs	r3, #1
 80048c0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80048c2:	f7fd fc31 	bl	8002128 <HAL_GetTick>
 80048c6:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80048ce:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	685b      	ldr	r3, [r3, #4]
 80048d4:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80048d6:	887b      	ldrh	r3, [r7, #2]
 80048d8:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80048da:	7ffb      	ldrb	r3, [r7, #31]
 80048dc:	2b01      	cmp	r3, #1
 80048de:	d00c      	beq.n	80048fa <HAL_SPI_TransmitReceive+0x4a>
 80048e0:	69bb      	ldr	r3, [r7, #24]
 80048e2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80048e6:	d106      	bne.n	80048f6 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	689b      	ldr	r3, [r3, #8]
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d102      	bne.n	80048f6 <HAL_SPI_TransmitReceive+0x46>
 80048f0:	7ffb      	ldrb	r3, [r7, #31]
 80048f2:	2b04      	cmp	r3, #4
 80048f4:	d001      	beq.n	80048fa <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80048f6:	2302      	movs	r3, #2
 80048f8:	e17f      	b.n	8004bfa <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80048fa:	68bb      	ldr	r3, [r7, #8]
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d005      	beq.n	800490c <HAL_SPI_TransmitReceive+0x5c>
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2b00      	cmp	r3, #0
 8004904:	d002      	beq.n	800490c <HAL_SPI_TransmitReceive+0x5c>
 8004906:	887b      	ldrh	r3, [r7, #2]
 8004908:	2b00      	cmp	r3, #0
 800490a:	d101      	bne.n	8004910 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800490c:	2301      	movs	r3, #1
 800490e:	e174      	b.n	8004bfa <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004916:	2b01      	cmp	r3, #1
 8004918:	d101      	bne.n	800491e <HAL_SPI_TransmitReceive+0x6e>
 800491a:	2302      	movs	r3, #2
 800491c:	e16d      	b.n	8004bfa <HAL_SPI_TransmitReceive+0x34a>
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	2201      	movs	r2, #1
 8004922:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800492c:	b2db      	uxtb	r3, r3
 800492e:	2b04      	cmp	r3, #4
 8004930:	d003      	beq.n	800493a <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	2205      	movs	r2, #5
 8004936:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	2200      	movs	r2, #0
 800493e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	687a      	ldr	r2, [r7, #4]
 8004944:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	887a      	ldrh	r2, [r7, #2]
 800494a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	887a      	ldrh	r2, [r7, #2]
 8004950:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	68ba      	ldr	r2, [r7, #8]
 8004956:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	887a      	ldrh	r2, [r7, #2]
 800495c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	887a      	ldrh	r2, [r7, #2]
 8004962:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	2200      	movs	r2, #0
 8004968:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	2200      	movs	r2, #0
 800496e:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800497a:	2b40      	cmp	r3, #64	; 0x40
 800497c:	d007      	beq.n	800498e <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	681a      	ldr	r2, [r3, #0]
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800498c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	68db      	ldr	r3, [r3, #12]
 8004992:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004996:	d17e      	bne.n	8004a96 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	685b      	ldr	r3, [r3, #4]
 800499c:	2b00      	cmp	r3, #0
 800499e:	d002      	beq.n	80049a6 <HAL_SPI_TransmitReceive+0xf6>
 80049a0:	8afb      	ldrh	r3, [r7, #22]
 80049a2:	2b01      	cmp	r3, #1
 80049a4:	d16c      	bne.n	8004a80 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049aa:	881a      	ldrh	r2, [r3, #0]
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049b6:	1c9a      	adds	r2, r3, #2
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80049c0:	b29b      	uxth	r3, r3
 80049c2:	3b01      	subs	r3, #1
 80049c4:	b29a      	uxth	r2, r3
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	86da      	strh	r2, [r3, #54]	; 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80049ca:	e059      	b.n	8004a80 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	689b      	ldr	r3, [r3, #8]
 80049d2:	f003 0302 	and.w	r3, r3, #2
 80049d6:	2b02      	cmp	r3, #2
 80049d8:	d11b      	bne.n	8004a12 <HAL_SPI_TransmitReceive+0x162>
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80049de:	b29b      	uxth	r3, r3
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d016      	beq.n	8004a12 <HAL_SPI_TransmitReceive+0x162>
 80049e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049e6:	2b01      	cmp	r3, #1
 80049e8:	d113      	bne.n	8004a12 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049ee:	881a      	ldrh	r2, [r3, #0]
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049fa:	1c9a      	adds	r2, r3, #2
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a04:	b29b      	uxth	r3, r3
 8004a06:	3b01      	subs	r3, #1
 8004a08:	b29a      	uxth	r2, r3
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004a0e:	2300      	movs	r3, #0
 8004a10:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	689b      	ldr	r3, [r3, #8]
 8004a18:	f003 0301 	and.w	r3, r3, #1
 8004a1c:	2b01      	cmp	r3, #1
 8004a1e:	d119      	bne.n	8004a54 <HAL_SPI_TransmitReceive+0x1a4>
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a24:	b29b      	uxth	r3, r3
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d014      	beq.n	8004a54 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	68da      	ldr	r2, [r3, #12]
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a34:	b292      	uxth	r2, r2
 8004a36:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a3c:	1c9a      	adds	r2, r3, #2
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a46:	b29b      	uxth	r3, r3
 8004a48:	3b01      	subs	r3, #1
 8004a4a:	b29a      	uxth	r2, r3
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004a50:	2301      	movs	r3, #1
 8004a52:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004a54:	f7fd fb68 	bl	8002128 <HAL_GetTick>
 8004a58:	4602      	mov	r2, r0
 8004a5a:	6a3b      	ldr	r3, [r7, #32]
 8004a5c:	1ad3      	subs	r3, r2, r3
 8004a5e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004a60:	429a      	cmp	r2, r3
 8004a62:	d80d      	bhi.n	8004a80 <HAL_SPI_TransmitReceive+0x1d0>
 8004a64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a6a:	d009      	beq.n	8004a80 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	2201      	movs	r2, #1
 8004a70:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	2200      	movs	r2, #0
 8004a78:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        return HAL_TIMEOUT;
 8004a7c:	2303      	movs	r3, #3
 8004a7e:	e0bc      	b.n	8004bfa <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a84:	b29b      	uxth	r3, r3
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d1a0      	bne.n	80049cc <HAL_SPI_TransmitReceive+0x11c>
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a8e:	b29b      	uxth	r3, r3
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d19b      	bne.n	80049cc <HAL_SPI_TransmitReceive+0x11c>
 8004a94:	e082      	b.n	8004b9c <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	685b      	ldr	r3, [r3, #4]
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d002      	beq.n	8004aa4 <HAL_SPI_TransmitReceive+0x1f4>
 8004a9e:	8afb      	ldrh	r3, [r7, #22]
 8004aa0:	2b01      	cmp	r3, #1
 8004aa2:	d171      	bne.n	8004b88 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	330c      	adds	r3, #12
 8004aae:	7812      	ldrb	r2, [r2, #0]
 8004ab0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ab6:	1c5a      	adds	r2, r3, #1
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004ac0:	b29b      	uxth	r3, r3
 8004ac2:	3b01      	subs	r3, #1
 8004ac4:	b29a      	uxth	r2, r3
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	86da      	strh	r2, [r3, #54]	; 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004aca:	e05d      	b.n	8004b88 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	689b      	ldr	r3, [r3, #8]
 8004ad2:	f003 0302 	and.w	r3, r3, #2
 8004ad6:	2b02      	cmp	r3, #2
 8004ad8:	d11c      	bne.n	8004b14 <HAL_SPI_TransmitReceive+0x264>
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004ade:	b29b      	uxth	r3, r3
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d017      	beq.n	8004b14 <HAL_SPI_TransmitReceive+0x264>
 8004ae4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ae6:	2b01      	cmp	r3, #1
 8004ae8:	d114      	bne.n	8004b14 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	330c      	adds	r3, #12
 8004af4:	7812      	ldrb	r2, [r2, #0]
 8004af6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004afc:	1c5a      	adds	r2, r3, #1
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004b06:	b29b      	uxth	r3, r3
 8004b08:	3b01      	subs	r3, #1
 8004b0a:	b29a      	uxth	r2, r3
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004b10:	2300      	movs	r3, #0
 8004b12:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	689b      	ldr	r3, [r3, #8]
 8004b1a:	f003 0301 	and.w	r3, r3, #1
 8004b1e:	2b01      	cmp	r3, #1
 8004b20:	d119      	bne.n	8004b56 <HAL_SPI_TransmitReceive+0x2a6>
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b26:	b29b      	uxth	r3, r3
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d014      	beq.n	8004b56 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	68da      	ldr	r2, [r3, #12]
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b36:	b2d2      	uxtb	r2, r2
 8004b38:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b3e:	1c5a      	adds	r2, r3, #1
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b48:	b29b      	uxth	r3, r3
 8004b4a:	3b01      	subs	r3, #1
 8004b4c:	b29a      	uxth	r2, r3
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004b52:	2301      	movs	r3, #1
 8004b54:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004b56:	f7fd fae7 	bl	8002128 <HAL_GetTick>
 8004b5a:	4602      	mov	r2, r0
 8004b5c:	6a3b      	ldr	r3, [r7, #32]
 8004b5e:	1ad3      	subs	r3, r2, r3
 8004b60:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004b62:	429a      	cmp	r2, r3
 8004b64:	d803      	bhi.n	8004b6e <HAL_SPI_TransmitReceive+0x2be>
 8004b66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b6c:	d102      	bne.n	8004b74 <HAL_SPI_TransmitReceive+0x2c4>
 8004b6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d109      	bne.n	8004b88 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	2201      	movs	r2, #1
 8004b78:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	2200      	movs	r2, #0
 8004b80:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        return HAL_TIMEOUT;
 8004b84:	2303      	movs	r3, #3
 8004b86:	e038      	b.n	8004bfa <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004b8c:	b29b      	uxth	r3, r3
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d19c      	bne.n	8004acc <HAL_SPI_TransmitReceive+0x21c>
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b96:	b29b      	uxth	r3, r3
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d197      	bne.n	8004acc <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004b9c:	6a3a      	ldr	r2, [r7, #32]
 8004b9e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004ba0:	68f8      	ldr	r0, [r7, #12]
 8004ba2:	f000 f8c3 	bl	8004d2c <SPI_EndRxTxTransaction>
 8004ba6:	4603      	mov	r3, r0
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d008      	beq.n	8004bbe <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	2220      	movs	r2, #32
 8004bb0:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_UNLOCK(hspi);
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    return HAL_ERROR;
 8004bba:	2301      	movs	r3, #1
 8004bbc:	e01d      	b.n	8004bfa <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	689b      	ldr	r3, [r3, #8]
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d10a      	bne.n	8004bdc <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004bc6:	2300      	movs	r3, #0
 8004bc8:	613b      	str	r3, [r7, #16]
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	68db      	ldr	r3, [r3, #12]
 8004bd0:	613b      	str	r3, [r7, #16]
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	689b      	ldr	r3, [r3, #8]
 8004bd8:	613b      	str	r3, [r7, #16]
 8004bda:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	2201      	movs	r2, #1
 8004be0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	2200      	movs	r2, #0
 8004be8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d001      	beq.n	8004bf8 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8004bf4:	2301      	movs	r3, #1
 8004bf6:	e000      	b.n	8004bfa <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8004bf8:	2300      	movs	r3, #0
  }
}
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	3728      	adds	r7, #40	; 0x28
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	bd80      	pop	{r7, pc}

08004c02 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8004c02:	b480      	push	{r7}
 8004c04:	b083      	sub	sp, #12
 8004c06:	af00      	add	r7, sp, #0
 8004c08:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004c10:	b2db      	uxtb	r3, r3
}
 8004c12:	4618      	mov	r0, r3
 8004c14:	370c      	adds	r7, #12
 8004c16:	46bd      	mov	sp, r7
 8004c18:	bc80      	pop	{r7}
 8004c1a:	4770      	bx	lr

08004c1c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b088      	sub	sp, #32
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	60f8      	str	r0, [r7, #12]
 8004c24:	60b9      	str	r1, [r7, #8]
 8004c26:	603b      	str	r3, [r7, #0]
 8004c28:	4613      	mov	r3, r2
 8004c2a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004c2c:	f7fd fa7c 	bl	8002128 <HAL_GetTick>
 8004c30:	4602      	mov	r2, r0
 8004c32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c34:	1a9b      	subs	r3, r3, r2
 8004c36:	683a      	ldr	r2, [r7, #0]
 8004c38:	4413      	add	r3, r2
 8004c3a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004c3c:	f7fd fa74 	bl	8002128 <HAL_GetTick>
 8004c40:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004c42:	4b39      	ldr	r3, [pc, #228]	; (8004d28 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	015b      	lsls	r3, r3, #5
 8004c48:	0d1b      	lsrs	r3, r3, #20
 8004c4a:	69fa      	ldr	r2, [r7, #28]
 8004c4c:	fb02 f303 	mul.w	r3, r2, r3
 8004c50:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004c52:	e054      	b.n	8004cfe <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004c54:	683b      	ldr	r3, [r7, #0]
 8004c56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c5a:	d050      	beq.n	8004cfe <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004c5c:	f7fd fa64 	bl	8002128 <HAL_GetTick>
 8004c60:	4602      	mov	r2, r0
 8004c62:	69bb      	ldr	r3, [r7, #24]
 8004c64:	1ad3      	subs	r3, r2, r3
 8004c66:	69fa      	ldr	r2, [r7, #28]
 8004c68:	429a      	cmp	r2, r3
 8004c6a:	d902      	bls.n	8004c72 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004c6c:	69fb      	ldr	r3, [r7, #28]
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d13d      	bne.n	8004cee <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	685a      	ldr	r2, [r3, #4]
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004c80:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	685b      	ldr	r3, [r3, #4]
 8004c86:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004c8a:	d111      	bne.n	8004cb0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	689b      	ldr	r3, [r3, #8]
 8004c90:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004c94:	d004      	beq.n	8004ca0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	689b      	ldr	r3, [r3, #8]
 8004c9a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c9e:	d107      	bne.n	8004cb0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	681a      	ldr	r2, [r3, #0]
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004cae:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cb4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004cb8:	d10f      	bne.n	8004cda <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	681a      	ldr	r2, [r3, #0]
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004cc8:	601a      	str	r2, [r3, #0]
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	681a      	ldr	r2, [r3, #0]
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004cd8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	2201      	movs	r2, #1
 8004cde:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004cea:	2303      	movs	r3, #3
 8004cec:	e017      	b.n	8004d1e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004cee:	697b      	ldr	r3, [r7, #20]
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d101      	bne.n	8004cf8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004cf8:	697b      	ldr	r3, [r7, #20]
 8004cfa:	3b01      	subs	r3, #1
 8004cfc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	689a      	ldr	r2, [r3, #8]
 8004d04:	68bb      	ldr	r3, [r7, #8]
 8004d06:	4013      	ands	r3, r2
 8004d08:	68ba      	ldr	r2, [r7, #8]
 8004d0a:	429a      	cmp	r2, r3
 8004d0c:	bf0c      	ite	eq
 8004d0e:	2301      	moveq	r3, #1
 8004d10:	2300      	movne	r3, #0
 8004d12:	b2db      	uxtb	r3, r3
 8004d14:	461a      	mov	r2, r3
 8004d16:	79fb      	ldrb	r3, [r7, #7]
 8004d18:	429a      	cmp	r2, r3
 8004d1a:	d19b      	bne.n	8004c54 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004d1c:	2300      	movs	r3, #0
}
 8004d1e:	4618      	mov	r0, r3
 8004d20:	3720      	adds	r7, #32
 8004d22:	46bd      	mov	sp, r7
 8004d24:	bd80      	pop	{r7, pc}
 8004d26:	bf00      	nop
 8004d28:	20000000 	.word	0x20000000

08004d2c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	b086      	sub	sp, #24
 8004d30:	af02      	add	r7, sp, #8
 8004d32:	60f8      	str	r0, [r7, #12]
 8004d34:	60b9      	str	r1, [r7, #8]
 8004d36:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	9300      	str	r3, [sp, #0]
 8004d3c:	68bb      	ldr	r3, [r7, #8]
 8004d3e:	2201      	movs	r2, #1
 8004d40:	2102      	movs	r1, #2
 8004d42:	68f8      	ldr	r0, [r7, #12]
 8004d44:	f7ff ff6a 	bl	8004c1c <SPI_WaitFlagStateUntilTimeout>
 8004d48:	4603      	mov	r3, r0
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d007      	beq.n	8004d5e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d52:	f043 0220 	orr.w	r2, r3, #32
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8004d5a:	2303      	movs	r3, #3
 8004d5c:	e013      	b.n	8004d86 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	9300      	str	r3, [sp, #0]
 8004d62:	68bb      	ldr	r3, [r7, #8]
 8004d64:	2200      	movs	r2, #0
 8004d66:	2180      	movs	r1, #128	; 0x80
 8004d68:	68f8      	ldr	r0, [r7, #12]
 8004d6a:	f7ff ff57 	bl	8004c1c <SPI_WaitFlagStateUntilTimeout>
 8004d6e:	4603      	mov	r3, r0
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d007      	beq.n	8004d84 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d78:	f043 0220 	orr.w	r2, r3, #32
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8004d80:	2303      	movs	r3, #3
 8004d82:	e000      	b.n	8004d86 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8004d84:	2300      	movs	r3, #0
}
 8004d86:	4618      	mov	r0, r3
 8004d88:	3710      	adds	r7, #16
 8004d8a:	46bd      	mov	sp, r7
 8004d8c:	bd80      	pop	{r7, pc}

08004d8e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004d8e:	b580      	push	{r7, lr}
 8004d90:	b082      	sub	sp, #8
 8004d92:	af00      	add	r7, sp, #0
 8004d94:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d101      	bne.n	8004da0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004d9c:	2301      	movs	r3, #1
 8004d9e:	e041      	b.n	8004e24 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004da6:	b2db      	uxtb	r3, r3
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d106      	bne.n	8004dba <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2200      	movs	r2, #0
 8004db0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004db4:	6878      	ldr	r0, [r7, #4]
 8004db6:	f000 f839 	bl	8004e2c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	2202      	movs	r2, #2
 8004dbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681a      	ldr	r2, [r3, #0]
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	3304      	adds	r3, #4
 8004dca:	4619      	mov	r1, r3
 8004dcc:	4610      	mov	r0, r2
 8004dce:	f000 f99d 	bl	800510c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	2201      	movs	r2, #1
 8004dd6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	2201      	movs	r2, #1
 8004dde:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	2201      	movs	r2, #1
 8004de6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	2201      	movs	r2, #1
 8004dee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2201      	movs	r2, #1
 8004df6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	2201      	movs	r2, #1
 8004dfe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	2201      	movs	r2, #1
 8004e06:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	2201      	movs	r2, #1
 8004e0e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	2201      	movs	r2, #1
 8004e16:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	2201      	movs	r2, #1
 8004e1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004e22:	2300      	movs	r3, #0
}
 8004e24:	4618      	mov	r0, r3
 8004e26:	3708      	adds	r7, #8
 8004e28:	46bd      	mov	sp, r7
 8004e2a:	bd80      	pop	{r7, pc}

08004e2c <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004e2c:	b480      	push	{r7}
 8004e2e:	b083      	sub	sp, #12
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004e34:	bf00      	nop
 8004e36:	370c      	adds	r7, #12
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	bc80      	pop	{r7}
 8004e3c:	4770      	bx	lr
	...

08004e40 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004e40:	b480      	push	{r7}
 8004e42:	b085      	sub	sp, #20
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e4e:	b2db      	uxtb	r3, r3
 8004e50:	2b01      	cmp	r3, #1
 8004e52:	d001      	beq.n	8004e58 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004e54:	2301      	movs	r3, #1
 8004e56:	e03a      	b.n	8004ece <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2202      	movs	r2, #2
 8004e5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	68da      	ldr	r2, [r3, #12]
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f042 0201 	orr.w	r2, r2, #1
 8004e6e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	4a18      	ldr	r2, [pc, #96]	; (8004ed8 <HAL_TIM_Base_Start_IT+0x98>)
 8004e76:	4293      	cmp	r3, r2
 8004e78:	d00e      	beq.n	8004e98 <HAL_TIM_Base_Start_IT+0x58>
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e82:	d009      	beq.n	8004e98 <HAL_TIM_Base_Start_IT+0x58>
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	4a14      	ldr	r2, [pc, #80]	; (8004edc <HAL_TIM_Base_Start_IT+0x9c>)
 8004e8a:	4293      	cmp	r3, r2
 8004e8c:	d004      	beq.n	8004e98 <HAL_TIM_Base_Start_IT+0x58>
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	4a13      	ldr	r2, [pc, #76]	; (8004ee0 <HAL_TIM_Base_Start_IT+0xa0>)
 8004e94:	4293      	cmp	r3, r2
 8004e96:	d111      	bne.n	8004ebc <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	689b      	ldr	r3, [r3, #8]
 8004e9e:	f003 0307 	and.w	r3, r3, #7
 8004ea2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	2b06      	cmp	r3, #6
 8004ea8:	d010      	beq.n	8004ecc <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	681a      	ldr	r2, [r3, #0]
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f042 0201 	orr.w	r2, r2, #1
 8004eb8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004eba:	e007      	b.n	8004ecc <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	681a      	ldr	r2, [r3, #0]
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f042 0201 	orr.w	r2, r2, #1
 8004eca:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004ecc:	2300      	movs	r3, #0
}
 8004ece:	4618      	mov	r0, r3
 8004ed0:	3714      	adds	r7, #20
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	bc80      	pop	{r7}
 8004ed6:	4770      	bx	lr
 8004ed8:	40012c00 	.word	0x40012c00
 8004edc:	40000400 	.word	0x40000400
 8004ee0:	40000800 	.word	0x40000800

08004ee4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004ee4:	b580      	push	{r7, lr}
 8004ee6:	b084      	sub	sp, #16
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	68db      	ldr	r3, [r3, #12]
 8004ef2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	691b      	ldr	r3, [r3, #16]
 8004efa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004efc:	68bb      	ldr	r3, [r7, #8]
 8004efe:	f003 0302 	and.w	r3, r3, #2
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d020      	beq.n	8004f48 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	f003 0302 	and.w	r3, r3, #2
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d01b      	beq.n	8004f48 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	f06f 0202 	mvn.w	r2, #2
 8004f18:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	2201      	movs	r2, #1
 8004f1e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	699b      	ldr	r3, [r3, #24]
 8004f26:	f003 0303 	and.w	r3, r3, #3
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d003      	beq.n	8004f36 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004f2e:	6878      	ldr	r0, [r7, #4]
 8004f30:	f000 f8d1 	bl	80050d6 <HAL_TIM_IC_CaptureCallback>
 8004f34:	e005      	b.n	8004f42 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f36:	6878      	ldr	r0, [r7, #4]
 8004f38:	f000 f8c4 	bl	80050c4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f3c:	6878      	ldr	r0, [r7, #4]
 8004f3e:	f000 f8d3 	bl	80050e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	2200      	movs	r2, #0
 8004f46:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004f48:	68bb      	ldr	r3, [r7, #8]
 8004f4a:	f003 0304 	and.w	r3, r3, #4
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d020      	beq.n	8004f94 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	f003 0304 	and.w	r3, r3, #4
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d01b      	beq.n	8004f94 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f06f 0204 	mvn.w	r2, #4
 8004f64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	2202      	movs	r2, #2
 8004f6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	699b      	ldr	r3, [r3, #24]
 8004f72:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d003      	beq.n	8004f82 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f7a:	6878      	ldr	r0, [r7, #4]
 8004f7c:	f000 f8ab 	bl	80050d6 <HAL_TIM_IC_CaptureCallback>
 8004f80:	e005      	b.n	8004f8e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f82:	6878      	ldr	r0, [r7, #4]
 8004f84:	f000 f89e 	bl	80050c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f88:	6878      	ldr	r0, [r7, #4]
 8004f8a:	f000 f8ad 	bl	80050e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	2200      	movs	r2, #0
 8004f92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004f94:	68bb      	ldr	r3, [r7, #8]
 8004f96:	f003 0308 	and.w	r3, r3, #8
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d020      	beq.n	8004fe0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	f003 0308 	and.w	r3, r3, #8
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d01b      	beq.n	8004fe0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f06f 0208 	mvn.w	r2, #8
 8004fb0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	2204      	movs	r2, #4
 8004fb6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	69db      	ldr	r3, [r3, #28]
 8004fbe:	f003 0303 	and.w	r3, r3, #3
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d003      	beq.n	8004fce <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004fc6:	6878      	ldr	r0, [r7, #4]
 8004fc8:	f000 f885 	bl	80050d6 <HAL_TIM_IC_CaptureCallback>
 8004fcc:	e005      	b.n	8004fda <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004fce:	6878      	ldr	r0, [r7, #4]
 8004fd0:	f000 f878 	bl	80050c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004fd4:	6878      	ldr	r0, [r7, #4]
 8004fd6:	f000 f887 	bl	80050e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	2200      	movs	r2, #0
 8004fde:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004fe0:	68bb      	ldr	r3, [r7, #8]
 8004fe2:	f003 0310 	and.w	r3, r3, #16
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d020      	beq.n	800502c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	f003 0310 	and.w	r3, r3, #16
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d01b      	beq.n	800502c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f06f 0210 	mvn.w	r2, #16
 8004ffc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	2208      	movs	r2, #8
 8005002:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	69db      	ldr	r3, [r3, #28]
 800500a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800500e:	2b00      	cmp	r3, #0
 8005010:	d003      	beq.n	800501a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005012:	6878      	ldr	r0, [r7, #4]
 8005014:	f000 f85f 	bl	80050d6 <HAL_TIM_IC_CaptureCallback>
 8005018:	e005      	b.n	8005026 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800501a:	6878      	ldr	r0, [r7, #4]
 800501c:	f000 f852 	bl	80050c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005020:	6878      	ldr	r0, [r7, #4]
 8005022:	f000 f861 	bl	80050e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	2200      	movs	r2, #0
 800502a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800502c:	68bb      	ldr	r3, [r7, #8]
 800502e:	f003 0301 	and.w	r3, r3, #1
 8005032:	2b00      	cmp	r3, #0
 8005034:	d00c      	beq.n	8005050 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	f003 0301 	and.w	r3, r3, #1
 800503c:	2b00      	cmp	r3, #0
 800503e:	d007      	beq.n	8005050 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f06f 0201 	mvn.w	r2, #1
 8005048:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800504a:	6878      	ldr	r0, [r7, #4]
 800504c:	f7fc fe0a 	bl	8001c64 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005050:	68bb      	ldr	r3, [r7, #8]
 8005052:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005056:	2b00      	cmp	r3, #0
 8005058:	d00c      	beq.n	8005074 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005060:	2b00      	cmp	r3, #0
 8005062:	d007      	beq.n	8005074 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800506c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800506e:	6878      	ldr	r0, [r7, #4]
 8005070:	f000 f8c3 	bl	80051fa <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005074:	68bb      	ldr	r3, [r7, #8]
 8005076:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800507a:	2b00      	cmp	r3, #0
 800507c:	d00c      	beq.n	8005098 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005084:	2b00      	cmp	r3, #0
 8005086:	d007      	beq.n	8005098 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005090:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005092:	6878      	ldr	r0, [r7, #4]
 8005094:	f000 f831 	bl	80050fa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005098:	68bb      	ldr	r3, [r7, #8]
 800509a:	f003 0320 	and.w	r3, r3, #32
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d00c      	beq.n	80050bc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	f003 0320 	and.w	r3, r3, #32
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d007      	beq.n	80050bc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f06f 0220 	mvn.w	r2, #32
 80050b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80050b6:	6878      	ldr	r0, [r7, #4]
 80050b8:	f000 f896 	bl	80051e8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80050bc:	bf00      	nop
 80050be:	3710      	adds	r7, #16
 80050c0:	46bd      	mov	sp, r7
 80050c2:	bd80      	pop	{r7, pc}

080050c4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80050c4:	b480      	push	{r7}
 80050c6:	b083      	sub	sp, #12
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80050cc:	bf00      	nop
 80050ce:	370c      	adds	r7, #12
 80050d0:	46bd      	mov	sp, r7
 80050d2:	bc80      	pop	{r7}
 80050d4:	4770      	bx	lr

080050d6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80050d6:	b480      	push	{r7}
 80050d8:	b083      	sub	sp, #12
 80050da:	af00      	add	r7, sp, #0
 80050dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80050de:	bf00      	nop
 80050e0:	370c      	adds	r7, #12
 80050e2:	46bd      	mov	sp, r7
 80050e4:	bc80      	pop	{r7}
 80050e6:	4770      	bx	lr

080050e8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80050e8:	b480      	push	{r7}
 80050ea:	b083      	sub	sp, #12
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80050f0:	bf00      	nop
 80050f2:	370c      	adds	r7, #12
 80050f4:	46bd      	mov	sp, r7
 80050f6:	bc80      	pop	{r7}
 80050f8:	4770      	bx	lr

080050fa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80050fa:	b480      	push	{r7}
 80050fc:	b083      	sub	sp, #12
 80050fe:	af00      	add	r7, sp, #0
 8005100:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005102:	bf00      	nop
 8005104:	370c      	adds	r7, #12
 8005106:	46bd      	mov	sp, r7
 8005108:	bc80      	pop	{r7}
 800510a:	4770      	bx	lr

0800510c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800510c:	b480      	push	{r7}
 800510e:	b085      	sub	sp, #20
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
 8005114:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	4a2f      	ldr	r2, [pc, #188]	; (80051dc <TIM_Base_SetConfig+0xd0>)
 8005120:	4293      	cmp	r3, r2
 8005122:	d00b      	beq.n	800513c <TIM_Base_SetConfig+0x30>
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800512a:	d007      	beq.n	800513c <TIM_Base_SetConfig+0x30>
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	4a2c      	ldr	r2, [pc, #176]	; (80051e0 <TIM_Base_SetConfig+0xd4>)
 8005130:	4293      	cmp	r3, r2
 8005132:	d003      	beq.n	800513c <TIM_Base_SetConfig+0x30>
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	4a2b      	ldr	r2, [pc, #172]	; (80051e4 <TIM_Base_SetConfig+0xd8>)
 8005138:	4293      	cmp	r3, r2
 800513a:	d108      	bne.n	800514e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005142:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	685b      	ldr	r3, [r3, #4]
 8005148:	68fa      	ldr	r2, [r7, #12]
 800514a:	4313      	orrs	r3, r2
 800514c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	4a22      	ldr	r2, [pc, #136]	; (80051dc <TIM_Base_SetConfig+0xd0>)
 8005152:	4293      	cmp	r3, r2
 8005154:	d00b      	beq.n	800516e <TIM_Base_SetConfig+0x62>
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800515c:	d007      	beq.n	800516e <TIM_Base_SetConfig+0x62>
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	4a1f      	ldr	r2, [pc, #124]	; (80051e0 <TIM_Base_SetConfig+0xd4>)
 8005162:	4293      	cmp	r3, r2
 8005164:	d003      	beq.n	800516e <TIM_Base_SetConfig+0x62>
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	4a1e      	ldr	r2, [pc, #120]	; (80051e4 <TIM_Base_SetConfig+0xd8>)
 800516a:	4293      	cmp	r3, r2
 800516c:	d108      	bne.n	8005180 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005174:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	68db      	ldr	r3, [r3, #12]
 800517a:	68fa      	ldr	r2, [r7, #12]
 800517c:	4313      	orrs	r3, r2
 800517e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005186:	683b      	ldr	r3, [r7, #0]
 8005188:	695b      	ldr	r3, [r3, #20]
 800518a:	4313      	orrs	r3, r2
 800518c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	68fa      	ldr	r2, [r7, #12]
 8005192:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005194:	683b      	ldr	r3, [r7, #0]
 8005196:	689a      	ldr	r2, [r3, #8]
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800519c:	683b      	ldr	r3, [r7, #0]
 800519e:	681a      	ldr	r2, [r3, #0]
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	4a0d      	ldr	r2, [pc, #52]	; (80051dc <TIM_Base_SetConfig+0xd0>)
 80051a8:	4293      	cmp	r3, r2
 80051aa:	d103      	bne.n	80051b4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80051ac:	683b      	ldr	r3, [r7, #0]
 80051ae:	691a      	ldr	r2, [r3, #16]
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2201      	movs	r2, #1
 80051b8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	691b      	ldr	r3, [r3, #16]
 80051be:	f003 0301 	and.w	r3, r3, #1
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d005      	beq.n	80051d2 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	691b      	ldr	r3, [r3, #16]
 80051ca:	f023 0201 	bic.w	r2, r3, #1
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	611a      	str	r2, [r3, #16]
  }
}
 80051d2:	bf00      	nop
 80051d4:	3714      	adds	r7, #20
 80051d6:	46bd      	mov	sp, r7
 80051d8:	bc80      	pop	{r7}
 80051da:	4770      	bx	lr
 80051dc:	40012c00 	.word	0x40012c00
 80051e0:	40000400 	.word	0x40000400
 80051e4:	40000800 	.word	0x40000800

080051e8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80051e8:	b480      	push	{r7}
 80051ea:	b083      	sub	sp, #12
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80051f0:	bf00      	nop
 80051f2:	370c      	adds	r7, #12
 80051f4:	46bd      	mov	sp, r7
 80051f6:	bc80      	pop	{r7}
 80051f8:	4770      	bx	lr

080051fa <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80051fa:	b480      	push	{r7}
 80051fc:	b083      	sub	sp, #12
 80051fe:	af00      	add	r7, sp, #0
 8005200:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005202:	bf00      	nop
 8005204:	370c      	adds	r7, #12
 8005206:	46bd      	mov	sp, r7
 8005208:	bc80      	pop	{r7}
 800520a:	4770      	bx	lr

0800520c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800520c:	b580      	push	{r7, lr}
 800520e:	b082      	sub	sp, #8
 8005210:	af00      	add	r7, sp, #0
 8005212:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	2b00      	cmp	r3, #0
 8005218:	d101      	bne.n	800521e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800521a:	2301      	movs	r3, #1
 800521c:	e042      	b.n	80052a4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005224:	b2db      	uxtb	r3, r3
 8005226:	2b00      	cmp	r3, #0
 8005228:	d106      	bne.n	8005238 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	2200      	movs	r2, #0
 800522e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005232:	6878      	ldr	r0, [r7, #4]
 8005234:	f7fc fe2a 	bl	8001e8c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2224      	movs	r2, #36	; 0x24
 800523c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	68da      	ldr	r2, [r3, #12]
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800524e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005250:	6878      	ldr	r0, [r7, #4]
 8005252:	f000 f971 	bl	8005538 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	691a      	ldr	r2, [r3, #16]
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005264:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	695a      	ldr	r2, [r3, #20]
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005274:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	68da      	ldr	r2, [r3, #12]
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005284:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	2200      	movs	r2, #0
 800528a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2220      	movs	r2, #32
 8005290:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2220      	movs	r2, #32
 8005298:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2200      	movs	r2, #0
 80052a0:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80052a2:	2300      	movs	r3, #0
}
 80052a4:	4618      	mov	r0, r3
 80052a6:	3708      	adds	r7, #8
 80052a8:	46bd      	mov	sp, r7
 80052aa:	bd80      	pop	{r7, pc}

080052ac <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80052ac:	b580      	push	{r7, lr}
 80052ae:	b08a      	sub	sp, #40	; 0x28
 80052b0:	af02      	add	r7, sp, #8
 80052b2:	60f8      	str	r0, [r7, #12]
 80052b4:	60b9      	str	r1, [r7, #8]
 80052b6:	603b      	str	r3, [r7, #0]
 80052b8:	4613      	mov	r3, r2
 80052ba:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80052bc:	2300      	movs	r3, #0
 80052be:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80052c6:	b2db      	uxtb	r3, r3
 80052c8:	2b20      	cmp	r3, #32
 80052ca:	d175      	bne.n	80053b8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80052cc:	68bb      	ldr	r3, [r7, #8]
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d002      	beq.n	80052d8 <HAL_UART_Transmit+0x2c>
 80052d2:	88fb      	ldrh	r3, [r7, #6]
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d101      	bne.n	80052dc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80052d8:	2301      	movs	r3, #1
 80052da:	e06e      	b.n	80053ba <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	2200      	movs	r2, #0
 80052e0:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	2221      	movs	r2, #33	; 0x21
 80052e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80052ea:	f7fc ff1d 	bl	8002128 <HAL_GetTick>
 80052ee:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	88fa      	ldrh	r2, [r7, #6]
 80052f4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	88fa      	ldrh	r2, [r7, #6]
 80052fa:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	689b      	ldr	r3, [r3, #8]
 8005300:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005304:	d108      	bne.n	8005318 <HAL_UART_Transmit+0x6c>
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	691b      	ldr	r3, [r3, #16]
 800530a:	2b00      	cmp	r3, #0
 800530c:	d104      	bne.n	8005318 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800530e:	2300      	movs	r3, #0
 8005310:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005312:	68bb      	ldr	r3, [r7, #8]
 8005314:	61bb      	str	r3, [r7, #24]
 8005316:	e003      	b.n	8005320 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005318:	68bb      	ldr	r3, [r7, #8]
 800531a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800531c:	2300      	movs	r3, #0
 800531e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005320:	e02e      	b.n	8005380 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005322:	683b      	ldr	r3, [r7, #0]
 8005324:	9300      	str	r3, [sp, #0]
 8005326:	697b      	ldr	r3, [r7, #20]
 8005328:	2200      	movs	r2, #0
 800532a:	2180      	movs	r1, #128	; 0x80
 800532c:	68f8      	ldr	r0, [r7, #12]
 800532e:	f000 f848 	bl	80053c2 <UART_WaitOnFlagUntilTimeout>
 8005332:	4603      	mov	r3, r0
 8005334:	2b00      	cmp	r3, #0
 8005336:	d005      	beq.n	8005344 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	2220      	movs	r2, #32
 800533c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8005340:	2303      	movs	r3, #3
 8005342:	e03a      	b.n	80053ba <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005344:	69fb      	ldr	r3, [r7, #28]
 8005346:	2b00      	cmp	r3, #0
 8005348:	d10b      	bne.n	8005362 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800534a:	69bb      	ldr	r3, [r7, #24]
 800534c:	881b      	ldrh	r3, [r3, #0]
 800534e:	461a      	mov	r2, r3
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005358:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800535a:	69bb      	ldr	r3, [r7, #24]
 800535c:	3302      	adds	r3, #2
 800535e:	61bb      	str	r3, [r7, #24]
 8005360:	e007      	b.n	8005372 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005362:	69fb      	ldr	r3, [r7, #28]
 8005364:	781a      	ldrb	r2, [r3, #0]
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800536c:	69fb      	ldr	r3, [r7, #28]
 800536e:	3301      	adds	r3, #1
 8005370:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005376:	b29b      	uxth	r3, r3
 8005378:	3b01      	subs	r3, #1
 800537a:	b29a      	uxth	r2, r3
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005384:	b29b      	uxth	r3, r3
 8005386:	2b00      	cmp	r3, #0
 8005388:	d1cb      	bne.n	8005322 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800538a:	683b      	ldr	r3, [r7, #0]
 800538c:	9300      	str	r3, [sp, #0]
 800538e:	697b      	ldr	r3, [r7, #20]
 8005390:	2200      	movs	r2, #0
 8005392:	2140      	movs	r1, #64	; 0x40
 8005394:	68f8      	ldr	r0, [r7, #12]
 8005396:	f000 f814 	bl	80053c2 <UART_WaitOnFlagUntilTimeout>
 800539a:	4603      	mov	r3, r0
 800539c:	2b00      	cmp	r3, #0
 800539e:	d005      	beq.n	80053ac <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	2220      	movs	r2, #32
 80053a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 80053a8:	2303      	movs	r3, #3
 80053aa:	e006      	b.n	80053ba <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	2220      	movs	r2, #32
 80053b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 80053b4:	2300      	movs	r3, #0
 80053b6:	e000      	b.n	80053ba <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80053b8:	2302      	movs	r3, #2
  }
}
 80053ba:	4618      	mov	r0, r3
 80053bc:	3720      	adds	r7, #32
 80053be:	46bd      	mov	sp, r7
 80053c0:	bd80      	pop	{r7, pc}

080053c2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80053c2:	b580      	push	{r7, lr}
 80053c4:	b086      	sub	sp, #24
 80053c6:	af00      	add	r7, sp, #0
 80053c8:	60f8      	str	r0, [r7, #12]
 80053ca:	60b9      	str	r1, [r7, #8]
 80053cc:	603b      	str	r3, [r7, #0]
 80053ce:	4613      	mov	r3, r2
 80053d0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80053d2:	e03b      	b.n	800544c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80053d4:	6a3b      	ldr	r3, [r7, #32]
 80053d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053da:	d037      	beq.n	800544c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053dc:	f7fc fea4 	bl	8002128 <HAL_GetTick>
 80053e0:	4602      	mov	r2, r0
 80053e2:	683b      	ldr	r3, [r7, #0]
 80053e4:	1ad3      	subs	r3, r2, r3
 80053e6:	6a3a      	ldr	r2, [r7, #32]
 80053e8:	429a      	cmp	r2, r3
 80053ea:	d302      	bcc.n	80053f2 <UART_WaitOnFlagUntilTimeout+0x30>
 80053ec:	6a3b      	ldr	r3, [r7, #32]
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d101      	bne.n	80053f6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80053f2:	2303      	movs	r3, #3
 80053f4:	e03a      	b.n	800546c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	68db      	ldr	r3, [r3, #12]
 80053fc:	f003 0304 	and.w	r3, r3, #4
 8005400:	2b00      	cmp	r3, #0
 8005402:	d023      	beq.n	800544c <UART_WaitOnFlagUntilTimeout+0x8a>
 8005404:	68bb      	ldr	r3, [r7, #8]
 8005406:	2b80      	cmp	r3, #128	; 0x80
 8005408:	d020      	beq.n	800544c <UART_WaitOnFlagUntilTimeout+0x8a>
 800540a:	68bb      	ldr	r3, [r7, #8]
 800540c:	2b40      	cmp	r3, #64	; 0x40
 800540e:	d01d      	beq.n	800544c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	f003 0308 	and.w	r3, r3, #8
 800541a:	2b08      	cmp	r3, #8
 800541c:	d116      	bne.n	800544c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800541e:	2300      	movs	r3, #0
 8005420:	617b      	str	r3, [r7, #20]
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	617b      	str	r3, [r7, #20]
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	685b      	ldr	r3, [r3, #4]
 8005430:	617b      	str	r3, [r7, #20]
 8005432:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005434:	68f8      	ldr	r0, [r7, #12]
 8005436:	f000 f81d 	bl	8005474 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	2208      	movs	r2, #8
 800543e:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	2200      	movs	r2, #0
 8005444:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8005448:	2301      	movs	r3, #1
 800544a:	e00f      	b.n	800546c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	681a      	ldr	r2, [r3, #0]
 8005452:	68bb      	ldr	r3, [r7, #8]
 8005454:	4013      	ands	r3, r2
 8005456:	68ba      	ldr	r2, [r7, #8]
 8005458:	429a      	cmp	r2, r3
 800545a:	bf0c      	ite	eq
 800545c:	2301      	moveq	r3, #1
 800545e:	2300      	movne	r3, #0
 8005460:	b2db      	uxtb	r3, r3
 8005462:	461a      	mov	r2, r3
 8005464:	79fb      	ldrb	r3, [r7, #7]
 8005466:	429a      	cmp	r2, r3
 8005468:	d0b4      	beq.n	80053d4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800546a:	2300      	movs	r3, #0
}
 800546c:	4618      	mov	r0, r3
 800546e:	3718      	adds	r7, #24
 8005470:	46bd      	mov	sp, r7
 8005472:	bd80      	pop	{r7, pc}

08005474 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005474:	b480      	push	{r7}
 8005476:	b095      	sub	sp, #84	; 0x54
 8005478:	af00      	add	r7, sp, #0
 800547a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	330c      	adds	r3, #12
 8005482:	637b      	str	r3, [r7, #52]	; 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005484:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005486:	e853 3f00 	ldrex	r3, [r3]
 800548a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800548c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800548e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005492:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	330c      	adds	r3, #12
 800549a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800549c:	643a      	str	r2, [r7, #64]	; 0x40
 800549e:	63fb      	str	r3, [r7, #60]	; 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054a0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80054a2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80054a4:	e841 2300 	strex	r3, r2, [r1]
 80054a8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80054aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d1e5      	bne.n	800547c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	3314      	adds	r3, #20
 80054b6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054b8:	6a3b      	ldr	r3, [r7, #32]
 80054ba:	e853 3f00 	ldrex	r3, [r3]
 80054be:	61fb      	str	r3, [r7, #28]
   return(result);
 80054c0:	69fb      	ldr	r3, [r7, #28]
 80054c2:	f023 0301 	bic.w	r3, r3, #1
 80054c6:	64bb      	str	r3, [r7, #72]	; 0x48
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	3314      	adds	r3, #20
 80054ce:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80054d0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80054d2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054d4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80054d6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80054d8:	e841 2300 	strex	r3, r2, [r1]
 80054dc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80054de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d1e5      	bne.n	80054b0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054e8:	2b01      	cmp	r3, #1
 80054ea:	d119      	bne.n	8005520 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	330c      	adds	r3, #12
 80054f2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	e853 3f00 	ldrex	r3, [r3]
 80054fa:	60bb      	str	r3, [r7, #8]
   return(result);
 80054fc:	68bb      	ldr	r3, [r7, #8]
 80054fe:	f023 0310 	bic.w	r3, r3, #16
 8005502:	647b      	str	r3, [r7, #68]	; 0x44
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	330c      	adds	r3, #12
 800550a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800550c:	61ba      	str	r2, [r7, #24]
 800550e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005510:	6979      	ldr	r1, [r7, #20]
 8005512:	69ba      	ldr	r2, [r7, #24]
 8005514:	e841 2300 	strex	r3, r2, [r1]
 8005518:	613b      	str	r3, [r7, #16]
   return(result);
 800551a:	693b      	ldr	r3, [r7, #16]
 800551c:	2b00      	cmp	r3, #0
 800551e:	d1e5      	bne.n	80054ec <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	2220      	movs	r2, #32
 8005524:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2200      	movs	r2, #0
 800552c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800552e:	bf00      	nop
 8005530:	3754      	adds	r7, #84	; 0x54
 8005532:	46bd      	mov	sp, r7
 8005534:	bc80      	pop	{r7}
 8005536:	4770      	bx	lr

08005538 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005538:	b580      	push	{r7, lr}
 800553a:	b084      	sub	sp, #16
 800553c:	af00      	add	r7, sp, #0
 800553e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	691b      	ldr	r3, [r3, #16]
 8005546:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	68da      	ldr	r2, [r3, #12]
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	430a      	orrs	r2, r1
 8005554:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	689a      	ldr	r2, [r3, #8]
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	691b      	ldr	r3, [r3, #16]
 800555e:	431a      	orrs	r2, r3
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	695b      	ldr	r3, [r3, #20]
 8005564:	4313      	orrs	r3, r2
 8005566:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	68db      	ldr	r3, [r3, #12]
 800556e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005572:	f023 030c 	bic.w	r3, r3, #12
 8005576:	687a      	ldr	r2, [r7, #4]
 8005578:	6812      	ldr	r2, [r2, #0]
 800557a:	68b9      	ldr	r1, [r7, #8]
 800557c:	430b      	orrs	r3, r1
 800557e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	695b      	ldr	r3, [r3, #20]
 8005586:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	699a      	ldr	r2, [r3, #24]
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	430a      	orrs	r2, r1
 8005594:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	4a2c      	ldr	r2, [pc, #176]	; (800564c <UART_SetConfig+0x114>)
 800559c:	4293      	cmp	r3, r2
 800559e:	d103      	bne.n	80055a8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80055a0:	f7fe fea6 	bl	80042f0 <HAL_RCC_GetPCLK2Freq>
 80055a4:	60f8      	str	r0, [r7, #12]
 80055a6:	e002      	b.n	80055ae <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80055a8:	f7fe fe8e 	bl	80042c8 <HAL_RCC_GetPCLK1Freq>
 80055ac:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80055ae:	68fa      	ldr	r2, [r7, #12]
 80055b0:	4613      	mov	r3, r2
 80055b2:	009b      	lsls	r3, r3, #2
 80055b4:	4413      	add	r3, r2
 80055b6:	009a      	lsls	r2, r3, #2
 80055b8:	441a      	add	r2, r3
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	685b      	ldr	r3, [r3, #4]
 80055be:	009b      	lsls	r3, r3, #2
 80055c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80055c4:	4a22      	ldr	r2, [pc, #136]	; (8005650 <UART_SetConfig+0x118>)
 80055c6:	fba2 2303 	umull	r2, r3, r2, r3
 80055ca:	095b      	lsrs	r3, r3, #5
 80055cc:	0119      	lsls	r1, r3, #4
 80055ce:	68fa      	ldr	r2, [r7, #12]
 80055d0:	4613      	mov	r3, r2
 80055d2:	009b      	lsls	r3, r3, #2
 80055d4:	4413      	add	r3, r2
 80055d6:	009a      	lsls	r2, r3, #2
 80055d8:	441a      	add	r2, r3
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	685b      	ldr	r3, [r3, #4]
 80055de:	009b      	lsls	r3, r3, #2
 80055e0:	fbb2 f2f3 	udiv	r2, r2, r3
 80055e4:	4b1a      	ldr	r3, [pc, #104]	; (8005650 <UART_SetConfig+0x118>)
 80055e6:	fba3 0302 	umull	r0, r3, r3, r2
 80055ea:	095b      	lsrs	r3, r3, #5
 80055ec:	2064      	movs	r0, #100	; 0x64
 80055ee:	fb00 f303 	mul.w	r3, r0, r3
 80055f2:	1ad3      	subs	r3, r2, r3
 80055f4:	011b      	lsls	r3, r3, #4
 80055f6:	3332      	adds	r3, #50	; 0x32
 80055f8:	4a15      	ldr	r2, [pc, #84]	; (8005650 <UART_SetConfig+0x118>)
 80055fa:	fba2 2303 	umull	r2, r3, r2, r3
 80055fe:	095b      	lsrs	r3, r3, #5
 8005600:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005604:	4419      	add	r1, r3
 8005606:	68fa      	ldr	r2, [r7, #12]
 8005608:	4613      	mov	r3, r2
 800560a:	009b      	lsls	r3, r3, #2
 800560c:	4413      	add	r3, r2
 800560e:	009a      	lsls	r2, r3, #2
 8005610:	441a      	add	r2, r3
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	685b      	ldr	r3, [r3, #4]
 8005616:	009b      	lsls	r3, r3, #2
 8005618:	fbb2 f2f3 	udiv	r2, r2, r3
 800561c:	4b0c      	ldr	r3, [pc, #48]	; (8005650 <UART_SetConfig+0x118>)
 800561e:	fba3 0302 	umull	r0, r3, r3, r2
 8005622:	095b      	lsrs	r3, r3, #5
 8005624:	2064      	movs	r0, #100	; 0x64
 8005626:	fb00 f303 	mul.w	r3, r0, r3
 800562a:	1ad3      	subs	r3, r2, r3
 800562c:	011b      	lsls	r3, r3, #4
 800562e:	3332      	adds	r3, #50	; 0x32
 8005630:	4a07      	ldr	r2, [pc, #28]	; (8005650 <UART_SetConfig+0x118>)
 8005632:	fba2 2303 	umull	r2, r3, r2, r3
 8005636:	095b      	lsrs	r3, r3, #5
 8005638:	f003 020f 	and.w	r2, r3, #15
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	440a      	add	r2, r1
 8005642:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005644:	bf00      	nop
 8005646:	3710      	adds	r7, #16
 8005648:	46bd      	mov	sp, r7
 800564a:	bd80      	pop	{r7, pc}
 800564c:	40013800 	.word	0x40013800
 8005650:	51eb851f 	.word	0x51eb851f

08005654 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8005654:	b480      	push	{r7}
 8005656:	b085      	sub	sp, #20
 8005658:	af00      	add	r7, sp, #0
 800565a:	4603      	mov	r3, r0
 800565c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800565e:	2300      	movs	r3, #0
 8005660:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8005662:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005666:	2b84      	cmp	r3, #132	; 0x84
 8005668:	d005      	beq.n	8005676 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800566a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	4413      	add	r3, r2
 8005672:	3303      	adds	r3, #3
 8005674:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8005676:	68fb      	ldr	r3, [r7, #12]
}
 8005678:	4618      	mov	r0, r3
 800567a:	3714      	adds	r7, #20
 800567c:	46bd      	mov	sp, r7
 800567e:	bc80      	pop	{r7}
 8005680:	4770      	bx	lr

08005682 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8005682:	b480      	push	{r7}
 8005684:	b083      	sub	sp, #12
 8005686:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005688:	f3ef 8305 	mrs	r3, IPSR
 800568c:	607b      	str	r3, [r7, #4]
  return(result);
 800568e:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8005690:	2b00      	cmp	r3, #0
 8005692:	bf14      	ite	ne
 8005694:	2301      	movne	r3, #1
 8005696:	2300      	moveq	r3, #0
 8005698:	b2db      	uxtb	r3, r3
}
 800569a:	4618      	mov	r0, r3
 800569c:	370c      	adds	r7, #12
 800569e:	46bd      	mov	sp, r7
 80056a0:	bc80      	pop	{r7}
 80056a2:	4770      	bx	lr

080056a4 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80056a8:	f001 f922 	bl	80068f0 <vTaskStartScheduler>
  
  return osOK;
 80056ac:	2300      	movs	r3, #0
}
 80056ae:	4618      	mov	r0, r3
 80056b0:	bd80      	pop	{r7, pc}

080056b2 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80056b2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80056b4:	b089      	sub	sp, #36	; 0x24
 80056b6:	af04      	add	r7, sp, #16
 80056b8:	6078      	str	r0, [r7, #4]
 80056ba:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	695b      	ldr	r3, [r3, #20]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d020      	beq.n	8005706 <osThreadCreate+0x54>
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	699b      	ldr	r3, [r3, #24]
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d01c      	beq.n	8005706 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	685c      	ldr	r4, [r3, #4]
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681d      	ldr	r5, [r3, #0]
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	691e      	ldr	r6, [r3, #16]
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80056de:	4618      	mov	r0, r3
 80056e0:	f7ff ffb8 	bl	8005654 <makeFreeRtosPriority>
 80056e4:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	695b      	ldr	r3, [r3, #20]
 80056ea:	687a      	ldr	r2, [r7, #4]
 80056ec:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80056ee:	9202      	str	r2, [sp, #8]
 80056f0:	9301      	str	r3, [sp, #4]
 80056f2:	9100      	str	r1, [sp, #0]
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	4632      	mov	r2, r6
 80056f8:	4629      	mov	r1, r5
 80056fa:	4620      	mov	r0, r4
 80056fc:	f000 ff19 	bl	8006532 <xTaskCreateStatic>
 8005700:	4603      	mov	r3, r0
 8005702:	60fb      	str	r3, [r7, #12]
 8005704:	e01c      	b.n	8005740 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	685c      	ldr	r4, [r3, #4]
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005712:	b29e      	uxth	r6, r3
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800571a:	4618      	mov	r0, r3
 800571c:	f7ff ff9a 	bl	8005654 <makeFreeRtosPriority>
 8005720:	4602      	mov	r2, r0
 8005722:	f107 030c 	add.w	r3, r7, #12
 8005726:	9301      	str	r3, [sp, #4]
 8005728:	9200      	str	r2, [sp, #0]
 800572a:	683b      	ldr	r3, [r7, #0]
 800572c:	4632      	mov	r2, r6
 800572e:	4629      	mov	r1, r5
 8005730:	4620      	mov	r0, r4
 8005732:	f000 ff5b 	bl	80065ec <xTaskCreate>
 8005736:	4603      	mov	r3, r0
 8005738:	2b01      	cmp	r3, #1
 800573a:	d001      	beq.n	8005740 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800573c:	2300      	movs	r3, #0
 800573e:	e000      	b.n	8005742 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8005740:	68fb      	ldr	r3, [r7, #12]
}
 8005742:	4618      	mov	r0, r3
 8005744:	3714      	adds	r7, #20
 8005746:	46bd      	mov	sp, r7
 8005748:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800574a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800574a:	b580      	push	{r7, lr}
 800574c:	b084      	sub	sp, #16
 800574e:	af00      	add	r7, sp, #0
 8005750:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	2b00      	cmp	r3, #0
 800575a:	d001      	beq.n	8005760 <osDelay+0x16>
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	e000      	b.n	8005762 <osDelay+0x18>
 8005760:	2301      	movs	r3, #1
 8005762:	4618      	mov	r0, r3
 8005764:	f001 f890 	bl	8006888 <vTaskDelay>
  
  return osOK;
 8005768:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800576a:	4618      	mov	r0, r3
 800576c:	3710      	adds	r7, #16
 800576e:	46bd      	mov	sp, r7
 8005770:	bd80      	pop	{r7, pc}

08005772 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8005772:	b580      	push	{r7, lr}
 8005774:	b086      	sub	sp, #24
 8005776:	af02      	add	r7, sp, #8
 8005778:	6078      	str	r0, [r7, #4]
 800577a:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	685b      	ldr	r3, [r3, #4]
 8005780:	2b00      	cmp	r3, #0
 8005782:	d00f      	beq.n	80057a4 <osSemaphoreCreate+0x32>
    if (count == 1) {
 8005784:	683b      	ldr	r3, [r7, #0]
 8005786:	2b01      	cmp	r3, #1
 8005788:	d10a      	bne.n	80057a0 <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	685b      	ldr	r3, [r3, #4]
 800578e:	2203      	movs	r2, #3
 8005790:	9200      	str	r2, [sp, #0]
 8005792:	2200      	movs	r2, #0
 8005794:	2100      	movs	r1, #0
 8005796:	2001      	movs	r0, #1
 8005798:	f000 f9ba 	bl	8005b10 <xQueueGenericCreateStatic>
 800579c:	4603      	mov	r3, r0
 800579e:	e016      	b.n	80057ce <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 80057a0:	2300      	movs	r3, #0
 80057a2:	e014      	b.n	80057ce <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 80057a4:	683b      	ldr	r3, [r7, #0]
 80057a6:	2b01      	cmp	r3, #1
 80057a8:	d110      	bne.n	80057cc <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 80057aa:	2203      	movs	r2, #3
 80057ac:	2100      	movs	r1, #0
 80057ae:	2001      	movs	r0, #1
 80057b0:	f000 fa26 	bl	8005c00 <xQueueGenericCreate>
 80057b4:	60f8      	str	r0, [r7, #12]
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d005      	beq.n	80057c8 <osSemaphoreCreate+0x56>
 80057bc:	2300      	movs	r3, #0
 80057be:	2200      	movs	r2, #0
 80057c0:	2100      	movs	r1, #0
 80057c2:	68f8      	ldr	r0, [r7, #12]
 80057c4:	f000 fa76 	bl	8005cb4 <xQueueGenericSend>
      return sema;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	e000      	b.n	80057ce <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 80057cc:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 80057ce:	4618      	mov	r0, r3
 80057d0:	3710      	adds	r7, #16
 80057d2:	46bd      	mov	sp, r7
 80057d4:	bd80      	pop	{r7, pc}
	...

080057d8 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 80057d8:	b580      	push	{r7, lr}
 80057da:	b084      	sub	sp, #16
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
 80057e0:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 80057e2:	2300      	movs	r3, #0
 80057e4:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d101      	bne.n	80057f0 <osSemaphoreWait+0x18>
    return osErrorParameter;
 80057ec:	2380      	movs	r3, #128	; 0x80
 80057ee:	e03a      	b.n	8005866 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 80057f0:	2300      	movs	r3, #0
 80057f2:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 80057f4:	683b      	ldr	r3, [r7, #0]
 80057f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057fa:	d103      	bne.n	8005804 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 80057fc:	f04f 33ff 	mov.w	r3, #4294967295
 8005800:	60fb      	str	r3, [r7, #12]
 8005802:	e009      	b.n	8005818 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8005804:	683b      	ldr	r3, [r7, #0]
 8005806:	2b00      	cmp	r3, #0
 8005808:	d006      	beq.n	8005818 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800580a:	683b      	ldr	r3, [r7, #0]
 800580c:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	2b00      	cmp	r3, #0
 8005812:	d101      	bne.n	8005818 <osSemaphoreWait+0x40>
      ticks = 1;
 8005814:	2301      	movs	r3, #1
 8005816:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8005818:	f7ff ff33 	bl	8005682 <inHandlerMode>
 800581c:	4603      	mov	r3, r0
 800581e:	2b00      	cmp	r3, #0
 8005820:	d017      	beq.n	8005852 <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8005822:	f107 0308 	add.w	r3, r7, #8
 8005826:	461a      	mov	r2, r3
 8005828:	2100      	movs	r1, #0
 800582a:	6878      	ldr	r0, [r7, #4]
 800582c:	f000 fcda 	bl	80061e4 <xQueueReceiveFromISR>
 8005830:	4603      	mov	r3, r0
 8005832:	2b01      	cmp	r3, #1
 8005834:	d001      	beq.n	800583a <osSemaphoreWait+0x62>
      return osErrorOS;
 8005836:	23ff      	movs	r3, #255	; 0xff
 8005838:	e015      	b.n	8005866 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800583a:	68bb      	ldr	r3, [r7, #8]
 800583c:	2b00      	cmp	r3, #0
 800583e:	d011      	beq.n	8005864 <osSemaphoreWait+0x8c>
 8005840:	4b0b      	ldr	r3, [pc, #44]	; (8005870 <osSemaphoreWait+0x98>)
 8005842:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005846:	601a      	str	r2, [r3, #0]
 8005848:	f3bf 8f4f 	dsb	sy
 800584c:	f3bf 8f6f 	isb	sy
 8005850:	e008      	b.n	8005864 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8005852:	68f9      	ldr	r1, [r7, #12]
 8005854:	6878      	ldr	r0, [r7, #4]
 8005856:	f000 fbb9 	bl	8005fcc <xQueueSemaphoreTake>
 800585a:	4603      	mov	r3, r0
 800585c:	2b01      	cmp	r3, #1
 800585e:	d001      	beq.n	8005864 <osSemaphoreWait+0x8c>
    return osErrorOS;
 8005860:	23ff      	movs	r3, #255	; 0xff
 8005862:	e000      	b.n	8005866 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8005864:	2300      	movs	r3, #0
}
 8005866:	4618      	mov	r0, r3
 8005868:	3710      	adds	r7, #16
 800586a:	46bd      	mov	sp, r7
 800586c:	bd80      	pop	{r7, pc}
 800586e:	bf00      	nop
 8005870:	e000ed04 	.word	0xe000ed04

08005874 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8005874:	b580      	push	{r7, lr}
 8005876:	b084      	sub	sp, #16
 8005878:	af00      	add	r7, sp, #0
 800587a:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800587c:	2300      	movs	r3, #0
 800587e:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8005880:	2300      	movs	r3, #0
 8005882:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8005884:	f7ff fefd 	bl	8005682 <inHandlerMode>
 8005888:	4603      	mov	r3, r0
 800588a:	2b00      	cmp	r3, #0
 800588c:	d016      	beq.n	80058bc <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800588e:	f107 0308 	add.w	r3, r7, #8
 8005892:	4619      	mov	r1, r3
 8005894:	6878      	ldr	r0, [r7, #4]
 8005896:	f000 fb0b 	bl	8005eb0 <xQueueGiveFromISR>
 800589a:	4603      	mov	r3, r0
 800589c:	2b01      	cmp	r3, #1
 800589e:	d001      	beq.n	80058a4 <osSemaphoreRelease+0x30>
      return osErrorOS;
 80058a0:	23ff      	movs	r3, #255	; 0xff
 80058a2:	e017      	b.n	80058d4 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 80058a4:	68bb      	ldr	r3, [r7, #8]
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d013      	beq.n	80058d2 <osSemaphoreRelease+0x5e>
 80058aa:	4b0c      	ldr	r3, [pc, #48]	; (80058dc <osSemaphoreRelease+0x68>)
 80058ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80058b0:	601a      	str	r2, [r3, #0]
 80058b2:	f3bf 8f4f 	dsb	sy
 80058b6:	f3bf 8f6f 	isb	sy
 80058ba:	e00a      	b.n	80058d2 <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 80058bc:	2300      	movs	r3, #0
 80058be:	2200      	movs	r2, #0
 80058c0:	2100      	movs	r1, #0
 80058c2:	6878      	ldr	r0, [r7, #4]
 80058c4:	f000 f9f6 	bl	8005cb4 <xQueueGenericSend>
 80058c8:	4603      	mov	r3, r0
 80058ca:	2b01      	cmp	r3, #1
 80058cc:	d001      	beq.n	80058d2 <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 80058ce:	23ff      	movs	r3, #255	; 0xff
 80058d0:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 80058d2:	68fb      	ldr	r3, [r7, #12]
}
 80058d4:	4618      	mov	r0, r3
 80058d6:	3710      	adds	r7, #16
 80058d8:	46bd      	mov	sp, r7
 80058da:	bd80      	pop	{r7, pc}
 80058dc:	e000ed04 	.word	0xe000ed04

080058e0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80058e0:	b480      	push	{r7}
 80058e2:	b083      	sub	sp, #12
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	f103 0208 	add.w	r2, r3, #8
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	f04f 32ff 	mov.w	r2, #4294967295
 80058f8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	f103 0208 	add.w	r2, r3, #8
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	f103 0208 	add.w	r2, r3, #8
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	2200      	movs	r2, #0
 8005912:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005914:	bf00      	nop
 8005916:	370c      	adds	r7, #12
 8005918:	46bd      	mov	sp, r7
 800591a:	bc80      	pop	{r7}
 800591c:	4770      	bx	lr

0800591e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800591e:	b480      	push	{r7}
 8005920:	b083      	sub	sp, #12
 8005922:	af00      	add	r7, sp, #0
 8005924:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	2200      	movs	r2, #0
 800592a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800592c:	bf00      	nop
 800592e:	370c      	adds	r7, #12
 8005930:	46bd      	mov	sp, r7
 8005932:	bc80      	pop	{r7}
 8005934:	4770      	bx	lr

08005936 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005936:	b480      	push	{r7}
 8005938:	b085      	sub	sp, #20
 800593a:	af00      	add	r7, sp, #0
 800593c:	6078      	str	r0, [r7, #4]
 800593e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	685b      	ldr	r3, [r3, #4]
 8005944:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005946:	683b      	ldr	r3, [r7, #0]
 8005948:	68fa      	ldr	r2, [r7, #12]
 800594a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	689a      	ldr	r2, [r3, #8]
 8005950:	683b      	ldr	r3, [r7, #0]
 8005952:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	689b      	ldr	r3, [r3, #8]
 8005958:	683a      	ldr	r2, [r7, #0]
 800595a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	683a      	ldr	r2, [r7, #0]
 8005960:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005962:	683b      	ldr	r3, [r7, #0]
 8005964:	687a      	ldr	r2, [r7, #4]
 8005966:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	1c5a      	adds	r2, r3, #1
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	601a      	str	r2, [r3, #0]
}
 8005972:	bf00      	nop
 8005974:	3714      	adds	r7, #20
 8005976:	46bd      	mov	sp, r7
 8005978:	bc80      	pop	{r7}
 800597a:	4770      	bx	lr

0800597c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800597c:	b480      	push	{r7}
 800597e:	b085      	sub	sp, #20
 8005980:	af00      	add	r7, sp, #0
 8005982:	6078      	str	r0, [r7, #4]
 8005984:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005986:	683b      	ldr	r3, [r7, #0]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800598c:	68bb      	ldr	r3, [r7, #8]
 800598e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005992:	d103      	bne.n	800599c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	691b      	ldr	r3, [r3, #16]
 8005998:	60fb      	str	r3, [r7, #12]
 800599a:	e00c      	b.n	80059b6 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	3308      	adds	r3, #8
 80059a0:	60fb      	str	r3, [r7, #12]
 80059a2:	e002      	b.n	80059aa <vListInsert+0x2e>
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	685b      	ldr	r3, [r3, #4]
 80059a8:	60fb      	str	r3, [r7, #12]
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	685b      	ldr	r3, [r3, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	68ba      	ldr	r2, [r7, #8]
 80059b2:	429a      	cmp	r2, r3
 80059b4:	d2f6      	bcs.n	80059a4 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	685a      	ldr	r2, [r3, #4]
 80059ba:	683b      	ldr	r3, [r7, #0]
 80059bc:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80059be:	683b      	ldr	r3, [r7, #0]
 80059c0:	685b      	ldr	r3, [r3, #4]
 80059c2:	683a      	ldr	r2, [r7, #0]
 80059c4:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80059c6:	683b      	ldr	r3, [r7, #0]
 80059c8:	68fa      	ldr	r2, [r7, #12]
 80059ca:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	683a      	ldr	r2, [r7, #0]
 80059d0:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80059d2:	683b      	ldr	r3, [r7, #0]
 80059d4:	687a      	ldr	r2, [r7, #4]
 80059d6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	1c5a      	adds	r2, r3, #1
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	601a      	str	r2, [r3, #0]
}
 80059e2:	bf00      	nop
 80059e4:	3714      	adds	r7, #20
 80059e6:	46bd      	mov	sp, r7
 80059e8:	bc80      	pop	{r7}
 80059ea:	4770      	bx	lr

080059ec <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80059ec:	b480      	push	{r7}
 80059ee:	b085      	sub	sp, #20
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	691b      	ldr	r3, [r3, #16]
 80059f8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	685b      	ldr	r3, [r3, #4]
 80059fe:	687a      	ldr	r2, [r7, #4]
 8005a00:	6892      	ldr	r2, [r2, #8]
 8005a02:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	689b      	ldr	r3, [r3, #8]
 8005a08:	687a      	ldr	r2, [r7, #4]
 8005a0a:	6852      	ldr	r2, [r2, #4]
 8005a0c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	685b      	ldr	r3, [r3, #4]
 8005a12:	687a      	ldr	r2, [r7, #4]
 8005a14:	429a      	cmp	r2, r3
 8005a16:	d103      	bne.n	8005a20 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	689a      	ldr	r2, [r3, #8]
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2200      	movs	r2, #0
 8005a24:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	1e5a      	subs	r2, r3, #1
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	681b      	ldr	r3, [r3, #0]
}
 8005a34:	4618      	mov	r0, r3
 8005a36:	3714      	adds	r7, #20
 8005a38:	46bd      	mov	sp, r7
 8005a3a:	bc80      	pop	{r7}
 8005a3c:	4770      	bx	lr
	...

08005a40 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005a40:	b580      	push	{r7, lr}
 8005a42:	b084      	sub	sp, #16
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	6078      	str	r0, [r7, #4]
 8005a48:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d10a      	bne.n	8005a6a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005a54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a58:	f383 8811 	msr	BASEPRI, r3
 8005a5c:	f3bf 8f6f 	isb	sy
 8005a60:	f3bf 8f4f 	dsb	sy
 8005a64:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005a66:	bf00      	nop
 8005a68:	e7fe      	b.n	8005a68 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005a6a:	f001 fe67 	bl	800773c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	681a      	ldr	r2, [r3, #0]
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a76:	68f9      	ldr	r1, [r7, #12]
 8005a78:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005a7a:	fb01 f303 	mul.w	r3, r1, r3
 8005a7e:	441a      	add	r2, r3
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	2200      	movs	r2, #0
 8005a88:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	681a      	ldr	r2, [r3, #0]
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	681a      	ldr	r2, [r3, #0]
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a9a:	3b01      	subs	r3, #1
 8005a9c:	68f9      	ldr	r1, [r7, #12]
 8005a9e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005aa0:	fb01 f303 	mul.w	r3, r1, r3
 8005aa4:	441a      	add	r2, r3
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	22ff      	movs	r2, #255	; 0xff
 8005aae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	22ff      	movs	r2, #255	; 0xff
 8005ab6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8005aba:	683b      	ldr	r3, [r7, #0]
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d114      	bne.n	8005aea <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	691b      	ldr	r3, [r3, #16]
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d01a      	beq.n	8005afe <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	3310      	adds	r3, #16
 8005acc:	4618      	mov	r0, r3
 8005ace:	f001 f961 	bl	8006d94 <xTaskRemoveFromEventList>
 8005ad2:	4603      	mov	r3, r0
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d012      	beq.n	8005afe <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005ad8:	4b0c      	ldr	r3, [pc, #48]	; (8005b0c <xQueueGenericReset+0xcc>)
 8005ada:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005ade:	601a      	str	r2, [r3, #0]
 8005ae0:	f3bf 8f4f 	dsb	sy
 8005ae4:	f3bf 8f6f 	isb	sy
 8005ae8:	e009      	b.n	8005afe <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	3310      	adds	r3, #16
 8005aee:	4618      	mov	r0, r3
 8005af0:	f7ff fef6 	bl	80058e0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	3324      	adds	r3, #36	; 0x24
 8005af8:	4618      	mov	r0, r3
 8005afa:	f7ff fef1 	bl	80058e0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005afe:	f001 fe4d 	bl	800779c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005b02:	2301      	movs	r3, #1
}
 8005b04:	4618      	mov	r0, r3
 8005b06:	3710      	adds	r7, #16
 8005b08:	46bd      	mov	sp, r7
 8005b0a:	bd80      	pop	{r7, pc}
 8005b0c:	e000ed04 	.word	0xe000ed04

08005b10 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005b10:	b580      	push	{r7, lr}
 8005b12:	b08e      	sub	sp, #56	; 0x38
 8005b14:	af02      	add	r7, sp, #8
 8005b16:	60f8      	str	r0, [r7, #12]
 8005b18:	60b9      	str	r1, [r7, #8]
 8005b1a:	607a      	str	r2, [r7, #4]
 8005b1c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d10a      	bne.n	8005b3a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8005b24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b28:	f383 8811 	msr	BASEPRI, r3
 8005b2c:	f3bf 8f6f 	isb	sy
 8005b30:	f3bf 8f4f 	dsb	sy
 8005b34:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005b36:	bf00      	nop
 8005b38:	e7fe      	b.n	8005b38 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005b3a:	683b      	ldr	r3, [r7, #0]
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d10a      	bne.n	8005b56 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8005b40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b44:	f383 8811 	msr	BASEPRI, r3
 8005b48:	f3bf 8f6f 	isb	sy
 8005b4c:	f3bf 8f4f 	dsb	sy
 8005b50:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005b52:	bf00      	nop
 8005b54:	e7fe      	b.n	8005b54 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d002      	beq.n	8005b62 <xQueueGenericCreateStatic+0x52>
 8005b5c:	68bb      	ldr	r3, [r7, #8]
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d001      	beq.n	8005b66 <xQueueGenericCreateStatic+0x56>
 8005b62:	2301      	movs	r3, #1
 8005b64:	e000      	b.n	8005b68 <xQueueGenericCreateStatic+0x58>
 8005b66:	2300      	movs	r3, #0
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d10a      	bne.n	8005b82 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8005b6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b70:	f383 8811 	msr	BASEPRI, r3
 8005b74:	f3bf 8f6f 	isb	sy
 8005b78:	f3bf 8f4f 	dsb	sy
 8005b7c:	623b      	str	r3, [r7, #32]
}
 8005b7e:	bf00      	nop
 8005b80:	e7fe      	b.n	8005b80 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d102      	bne.n	8005b8e <xQueueGenericCreateStatic+0x7e>
 8005b88:	68bb      	ldr	r3, [r7, #8]
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d101      	bne.n	8005b92 <xQueueGenericCreateStatic+0x82>
 8005b8e:	2301      	movs	r3, #1
 8005b90:	e000      	b.n	8005b94 <xQueueGenericCreateStatic+0x84>
 8005b92:	2300      	movs	r3, #0
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d10a      	bne.n	8005bae <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8005b98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b9c:	f383 8811 	msr	BASEPRI, r3
 8005ba0:	f3bf 8f6f 	isb	sy
 8005ba4:	f3bf 8f4f 	dsb	sy
 8005ba8:	61fb      	str	r3, [r7, #28]
}
 8005baa:	bf00      	nop
 8005bac:	e7fe      	b.n	8005bac <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005bae:	2348      	movs	r3, #72	; 0x48
 8005bb0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005bb2:	697b      	ldr	r3, [r7, #20]
 8005bb4:	2b48      	cmp	r3, #72	; 0x48
 8005bb6:	d00a      	beq.n	8005bce <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8005bb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bbc:	f383 8811 	msr	BASEPRI, r3
 8005bc0:	f3bf 8f6f 	isb	sy
 8005bc4:	f3bf 8f4f 	dsb	sy
 8005bc8:	61bb      	str	r3, [r7, #24]
}
 8005bca:	bf00      	nop
 8005bcc:	e7fe      	b.n	8005bcc <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005bce:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8005bd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d00d      	beq.n	8005bf6 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005bda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bdc:	2201      	movs	r2, #1
 8005bde:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005be2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8005be6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005be8:	9300      	str	r3, [sp, #0]
 8005bea:	4613      	mov	r3, r2
 8005bec:	687a      	ldr	r2, [r7, #4]
 8005bee:	68b9      	ldr	r1, [r7, #8]
 8005bf0:	68f8      	ldr	r0, [r7, #12]
 8005bf2:	f000 f83f 	bl	8005c74 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005bf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8005bf8:	4618      	mov	r0, r3
 8005bfa:	3730      	adds	r7, #48	; 0x30
 8005bfc:	46bd      	mov	sp, r7
 8005bfe:	bd80      	pop	{r7, pc}

08005c00 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005c00:	b580      	push	{r7, lr}
 8005c02:	b08a      	sub	sp, #40	; 0x28
 8005c04:	af02      	add	r7, sp, #8
 8005c06:	60f8      	str	r0, [r7, #12]
 8005c08:	60b9      	str	r1, [r7, #8]
 8005c0a:	4613      	mov	r3, r2
 8005c0c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d10a      	bne.n	8005c2a <xQueueGenericCreate+0x2a>
	__asm volatile
 8005c14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c18:	f383 8811 	msr	BASEPRI, r3
 8005c1c:	f3bf 8f6f 	isb	sy
 8005c20:	f3bf 8f4f 	dsb	sy
 8005c24:	613b      	str	r3, [r7, #16]
}
 8005c26:	bf00      	nop
 8005c28:	e7fe      	b.n	8005c28 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	68ba      	ldr	r2, [r7, #8]
 8005c2e:	fb02 f303 	mul.w	r3, r2, r3
 8005c32:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005c34:	69fb      	ldr	r3, [r7, #28]
 8005c36:	3348      	adds	r3, #72	; 0x48
 8005c38:	4618      	mov	r0, r3
 8005c3a:	f001 fe7f 	bl	800793c <pvPortMalloc>
 8005c3e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005c40:	69bb      	ldr	r3, [r7, #24]
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d011      	beq.n	8005c6a <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005c46:	69bb      	ldr	r3, [r7, #24]
 8005c48:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005c4a:	697b      	ldr	r3, [r7, #20]
 8005c4c:	3348      	adds	r3, #72	; 0x48
 8005c4e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005c50:	69bb      	ldr	r3, [r7, #24]
 8005c52:	2200      	movs	r2, #0
 8005c54:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005c58:	79fa      	ldrb	r2, [r7, #7]
 8005c5a:	69bb      	ldr	r3, [r7, #24]
 8005c5c:	9300      	str	r3, [sp, #0]
 8005c5e:	4613      	mov	r3, r2
 8005c60:	697a      	ldr	r2, [r7, #20]
 8005c62:	68b9      	ldr	r1, [r7, #8]
 8005c64:	68f8      	ldr	r0, [r7, #12]
 8005c66:	f000 f805 	bl	8005c74 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005c6a:	69bb      	ldr	r3, [r7, #24]
	}
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	3720      	adds	r7, #32
 8005c70:	46bd      	mov	sp, r7
 8005c72:	bd80      	pop	{r7, pc}

08005c74 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005c74:	b580      	push	{r7, lr}
 8005c76:	b084      	sub	sp, #16
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	60f8      	str	r0, [r7, #12]
 8005c7c:	60b9      	str	r1, [r7, #8]
 8005c7e:	607a      	str	r2, [r7, #4]
 8005c80:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005c82:	68bb      	ldr	r3, [r7, #8]
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d103      	bne.n	8005c90 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005c88:	69bb      	ldr	r3, [r7, #24]
 8005c8a:	69ba      	ldr	r2, [r7, #24]
 8005c8c:	601a      	str	r2, [r3, #0]
 8005c8e:	e002      	b.n	8005c96 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005c90:	69bb      	ldr	r3, [r7, #24]
 8005c92:	687a      	ldr	r2, [r7, #4]
 8005c94:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005c96:	69bb      	ldr	r3, [r7, #24]
 8005c98:	68fa      	ldr	r2, [r7, #12]
 8005c9a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005c9c:	69bb      	ldr	r3, [r7, #24]
 8005c9e:	68ba      	ldr	r2, [r7, #8]
 8005ca0:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005ca2:	2101      	movs	r1, #1
 8005ca4:	69b8      	ldr	r0, [r7, #24]
 8005ca6:	f7ff fecb 	bl	8005a40 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005caa:	bf00      	nop
 8005cac:	3710      	adds	r7, #16
 8005cae:	46bd      	mov	sp, r7
 8005cb0:	bd80      	pop	{r7, pc}
	...

08005cb4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005cb4:	b580      	push	{r7, lr}
 8005cb6:	b08e      	sub	sp, #56	; 0x38
 8005cb8:	af00      	add	r7, sp, #0
 8005cba:	60f8      	str	r0, [r7, #12]
 8005cbc:	60b9      	str	r1, [r7, #8]
 8005cbe:	607a      	str	r2, [r7, #4]
 8005cc0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005cc2:	2300      	movs	r3, #0
 8005cc4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8005cca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d10a      	bne.n	8005ce6 <xQueueGenericSend+0x32>
	__asm volatile
 8005cd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cd4:	f383 8811 	msr	BASEPRI, r3
 8005cd8:	f3bf 8f6f 	isb	sy
 8005cdc:	f3bf 8f4f 	dsb	sy
 8005ce0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005ce2:	bf00      	nop
 8005ce4:	e7fe      	b.n	8005ce4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005ce6:	68bb      	ldr	r3, [r7, #8]
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d103      	bne.n	8005cf4 <xQueueGenericSend+0x40>
 8005cec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d101      	bne.n	8005cf8 <xQueueGenericSend+0x44>
 8005cf4:	2301      	movs	r3, #1
 8005cf6:	e000      	b.n	8005cfa <xQueueGenericSend+0x46>
 8005cf8:	2300      	movs	r3, #0
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d10a      	bne.n	8005d14 <xQueueGenericSend+0x60>
	__asm volatile
 8005cfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d02:	f383 8811 	msr	BASEPRI, r3
 8005d06:	f3bf 8f6f 	isb	sy
 8005d0a:	f3bf 8f4f 	dsb	sy
 8005d0e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005d10:	bf00      	nop
 8005d12:	e7fe      	b.n	8005d12 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005d14:	683b      	ldr	r3, [r7, #0]
 8005d16:	2b02      	cmp	r3, #2
 8005d18:	d103      	bne.n	8005d22 <xQueueGenericSend+0x6e>
 8005d1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d1e:	2b01      	cmp	r3, #1
 8005d20:	d101      	bne.n	8005d26 <xQueueGenericSend+0x72>
 8005d22:	2301      	movs	r3, #1
 8005d24:	e000      	b.n	8005d28 <xQueueGenericSend+0x74>
 8005d26:	2300      	movs	r3, #0
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d10a      	bne.n	8005d42 <xQueueGenericSend+0x8e>
	__asm volatile
 8005d2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d30:	f383 8811 	msr	BASEPRI, r3
 8005d34:	f3bf 8f6f 	isb	sy
 8005d38:	f3bf 8f4f 	dsb	sy
 8005d3c:	623b      	str	r3, [r7, #32]
}
 8005d3e:	bf00      	nop
 8005d40:	e7fe      	b.n	8005d40 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005d42:	f001 f9e7 	bl	8007114 <xTaskGetSchedulerState>
 8005d46:	4603      	mov	r3, r0
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d102      	bne.n	8005d52 <xQueueGenericSend+0x9e>
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d101      	bne.n	8005d56 <xQueueGenericSend+0xa2>
 8005d52:	2301      	movs	r3, #1
 8005d54:	e000      	b.n	8005d58 <xQueueGenericSend+0xa4>
 8005d56:	2300      	movs	r3, #0
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d10a      	bne.n	8005d72 <xQueueGenericSend+0xbe>
	__asm volatile
 8005d5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d60:	f383 8811 	msr	BASEPRI, r3
 8005d64:	f3bf 8f6f 	isb	sy
 8005d68:	f3bf 8f4f 	dsb	sy
 8005d6c:	61fb      	str	r3, [r7, #28]
}
 8005d6e:	bf00      	nop
 8005d70:	e7fe      	b.n	8005d70 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005d72:	f001 fce3 	bl	800773c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005d76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d78:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005d7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d7e:	429a      	cmp	r2, r3
 8005d80:	d302      	bcc.n	8005d88 <xQueueGenericSend+0xd4>
 8005d82:	683b      	ldr	r3, [r7, #0]
 8005d84:	2b02      	cmp	r3, #2
 8005d86:	d129      	bne.n	8005ddc <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005d88:	683a      	ldr	r2, [r7, #0]
 8005d8a:	68b9      	ldr	r1, [r7, #8]
 8005d8c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005d8e:	f000 fac0 	bl	8006312 <prvCopyDataToQueue>
 8005d92:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005d94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d010      	beq.n	8005dbe <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005d9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d9e:	3324      	adds	r3, #36	; 0x24
 8005da0:	4618      	mov	r0, r3
 8005da2:	f000 fff7 	bl	8006d94 <xTaskRemoveFromEventList>
 8005da6:	4603      	mov	r3, r0
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d013      	beq.n	8005dd4 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005dac:	4b3f      	ldr	r3, [pc, #252]	; (8005eac <xQueueGenericSend+0x1f8>)
 8005dae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005db2:	601a      	str	r2, [r3, #0]
 8005db4:	f3bf 8f4f 	dsb	sy
 8005db8:	f3bf 8f6f 	isb	sy
 8005dbc:	e00a      	b.n	8005dd4 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005dbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d007      	beq.n	8005dd4 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005dc4:	4b39      	ldr	r3, [pc, #228]	; (8005eac <xQueueGenericSend+0x1f8>)
 8005dc6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005dca:	601a      	str	r2, [r3, #0]
 8005dcc:	f3bf 8f4f 	dsb	sy
 8005dd0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005dd4:	f001 fce2 	bl	800779c <vPortExitCritical>
				return pdPASS;
 8005dd8:	2301      	movs	r3, #1
 8005dda:	e063      	b.n	8005ea4 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d103      	bne.n	8005dea <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005de2:	f001 fcdb 	bl	800779c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005de6:	2300      	movs	r3, #0
 8005de8:	e05c      	b.n	8005ea4 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005dea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d106      	bne.n	8005dfe <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005df0:	f107 0314 	add.w	r3, r7, #20
 8005df4:	4618      	mov	r0, r3
 8005df6:	f001 f82f 	bl	8006e58 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005dfa:	2301      	movs	r3, #1
 8005dfc:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005dfe:	f001 fccd 	bl	800779c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005e02:	f000 fddf 	bl	80069c4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005e06:	f001 fc99 	bl	800773c <vPortEnterCritical>
 8005e0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e0c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005e10:	b25b      	sxtb	r3, r3
 8005e12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e16:	d103      	bne.n	8005e20 <xQueueGenericSend+0x16c>
 8005e18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005e20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e22:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005e26:	b25b      	sxtb	r3, r3
 8005e28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e2c:	d103      	bne.n	8005e36 <xQueueGenericSend+0x182>
 8005e2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e30:	2200      	movs	r2, #0
 8005e32:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005e36:	f001 fcb1 	bl	800779c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005e3a:	1d3a      	adds	r2, r7, #4
 8005e3c:	f107 0314 	add.w	r3, r7, #20
 8005e40:	4611      	mov	r1, r2
 8005e42:	4618      	mov	r0, r3
 8005e44:	f001 f81e 	bl	8006e84 <xTaskCheckForTimeOut>
 8005e48:	4603      	mov	r3, r0
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d124      	bne.n	8005e98 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005e4e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005e50:	f000 fb57 	bl	8006502 <prvIsQueueFull>
 8005e54:	4603      	mov	r3, r0
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d018      	beq.n	8005e8c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005e5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e5c:	3310      	adds	r3, #16
 8005e5e:	687a      	ldr	r2, [r7, #4]
 8005e60:	4611      	mov	r1, r2
 8005e62:	4618      	mov	r0, r3
 8005e64:	f000 ff72 	bl	8006d4c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005e68:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005e6a:	f000 fae2 	bl	8006432 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005e6e:	f000 fdb7 	bl	80069e0 <xTaskResumeAll>
 8005e72:	4603      	mov	r3, r0
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	f47f af7c 	bne.w	8005d72 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8005e7a:	4b0c      	ldr	r3, [pc, #48]	; (8005eac <xQueueGenericSend+0x1f8>)
 8005e7c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005e80:	601a      	str	r2, [r3, #0]
 8005e82:	f3bf 8f4f 	dsb	sy
 8005e86:	f3bf 8f6f 	isb	sy
 8005e8a:	e772      	b.n	8005d72 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005e8c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005e8e:	f000 fad0 	bl	8006432 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005e92:	f000 fda5 	bl	80069e0 <xTaskResumeAll>
 8005e96:	e76c      	b.n	8005d72 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005e98:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005e9a:	f000 faca 	bl	8006432 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005e9e:	f000 fd9f 	bl	80069e0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005ea2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005ea4:	4618      	mov	r0, r3
 8005ea6:	3738      	adds	r7, #56	; 0x38
 8005ea8:	46bd      	mov	sp, r7
 8005eaa:	bd80      	pop	{r7, pc}
 8005eac:	e000ed04 	.word	0xe000ed04

08005eb0 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8005eb0:	b580      	push	{r7, lr}
 8005eb2:	b08e      	sub	sp, #56	; 0x38
 8005eb4:	af00      	add	r7, sp, #0
 8005eb6:	6078      	str	r0, [r7, #4]
 8005eb8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8005ebe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d10a      	bne.n	8005eda <xQueueGiveFromISR+0x2a>
	__asm volatile
 8005ec4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ec8:	f383 8811 	msr	BASEPRI, r3
 8005ecc:	f3bf 8f6f 	isb	sy
 8005ed0:	f3bf 8f4f 	dsb	sy
 8005ed4:	623b      	str	r3, [r7, #32]
}
 8005ed6:	bf00      	nop
 8005ed8:	e7fe      	b.n	8005ed8 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005eda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d00a      	beq.n	8005ef8 <xQueueGiveFromISR+0x48>
	__asm volatile
 8005ee2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ee6:	f383 8811 	msr	BASEPRI, r3
 8005eea:	f3bf 8f6f 	isb	sy
 8005eee:	f3bf 8f4f 	dsb	sy
 8005ef2:	61fb      	str	r3, [r7, #28]
}
 8005ef4:	bf00      	nop
 8005ef6:	e7fe      	b.n	8005ef6 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8005ef8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d103      	bne.n	8005f08 <xQueueGiveFromISR+0x58>
 8005f00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f02:	689b      	ldr	r3, [r3, #8]
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d101      	bne.n	8005f0c <xQueueGiveFromISR+0x5c>
 8005f08:	2301      	movs	r3, #1
 8005f0a:	e000      	b.n	8005f0e <xQueueGiveFromISR+0x5e>
 8005f0c:	2300      	movs	r3, #0
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d10a      	bne.n	8005f28 <xQueueGiveFromISR+0x78>
	__asm volatile
 8005f12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f16:	f383 8811 	msr	BASEPRI, r3
 8005f1a:	f3bf 8f6f 	isb	sy
 8005f1e:	f3bf 8f4f 	dsb	sy
 8005f22:	61bb      	str	r3, [r7, #24]
}
 8005f24:	bf00      	nop
 8005f26:	e7fe      	b.n	8005f26 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005f28:	f001 fcca 	bl	80078c0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005f2c:	f3ef 8211 	mrs	r2, BASEPRI
 8005f30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f34:	f383 8811 	msr	BASEPRI, r3
 8005f38:	f3bf 8f6f 	isb	sy
 8005f3c:	f3bf 8f4f 	dsb	sy
 8005f40:	617a      	str	r2, [r7, #20]
 8005f42:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005f44:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005f46:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005f48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f4c:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8005f4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f52:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005f54:	429a      	cmp	r2, r3
 8005f56:	d22b      	bcs.n	8005fb0 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005f58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f5a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005f5e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005f62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f64:	1c5a      	adds	r2, r3, #1
 8005f66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f68:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005f6a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005f6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f72:	d112      	bne.n	8005f9a <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005f74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d016      	beq.n	8005faa <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005f7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f7e:	3324      	adds	r3, #36	; 0x24
 8005f80:	4618      	mov	r0, r3
 8005f82:	f000 ff07 	bl	8006d94 <xTaskRemoveFromEventList>
 8005f86:	4603      	mov	r3, r0
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d00e      	beq.n	8005faa <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005f8c:	683b      	ldr	r3, [r7, #0]
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d00b      	beq.n	8005faa <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005f92:	683b      	ldr	r3, [r7, #0]
 8005f94:	2201      	movs	r2, #1
 8005f96:	601a      	str	r2, [r3, #0]
 8005f98:	e007      	b.n	8005faa <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005f9a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005f9e:	3301      	adds	r3, #1
 8005fa0:	b2db      	uxtb	r3, r3
 8005fa2:	b25a      	sxtb	r2, r3
 8005fa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fa6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8005faa:	2301      	movs	r3, #1
 8005fac:	637b      	str	r3, [r7, #52]	; 0x34
 8005fae:	e001      	b.n	8005fb4 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005fb0:	2300      	movs	r3, #0
 8005fb2:	637b      	str	r3, [r7, #52]	; 0x34
 8005fb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fb6:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005fbe:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005fc0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8005fc2:	4618      	mov	r0, r3
 8005fc4:	3738      	adds	r7, #56	; 0x38
 8005fc6:	46bd      	mov	sp, r7
 8005fc8:	bd80      	pop	{r7, pc}
	...

08005fcc <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8005fcc:	b580      	push	{r7, lr}
 8005fce:	b08e      	sub	sp, #56	; 0x38
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	6078      	str	r0, [r7, #4]
 8005fd4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8005fd6:	2300      	movs	r3, #0
 8005fd8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8005fde:	2300      	movs	r3, #0
 8005fe0:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005fe2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d10a      	bne.n	8005ffe <xQueueSemaphoreTake+0x32>
	__asm volatile
 8005fe8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fec:	f383 8811 	msr	BASEPRI, r3
 8005ff0:	f3bf 8f6f 	isb	sy
 8005ff4:	f3bf 8f4f 	dsb	sy
 8005ff8:	623b      	str	r3, [r7, #32]
}
 8005ffa:	bf00      	nop
 8005ffc:	e7fe      	b.n	8005ffc <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005ffe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006002:	2b00      	cmp	r3, #0
 8006004:	d00a      	beq.n	800601c <xQueueSemaphoreTake+0x50>
	__asm volatile
 8006006:	f04f 0350 	mov.w	r3, #80	; 0x50
 800600a:	f383 8811 	msr	BASEPRI, r3
 800600e:	f3bf 8f6f 	isb	sy
 8006012:	f3bf 8f4f 	dsb	sy
 8006016:	61fb      	str	r3, [r7, #28]
}
 8006018:	bf00      	nop
 800601a:	e7fe      	b.n	800601a <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800601c:	f001 f87a 	bl	8007114 <xTaskGetSchedulerState>
 8006020:	4603      	mov	r3, r0
 8006022:	2b00      	cmp	r3, #0
 8006024:	d102      	bne.n	800602c <xQueueSemaphoreTake+0x60>
 8006026:	683b      	ldr	r3, [r7, #0]
 8006028:	2b00      	cmp	r3, #0
 800602a:	d101      	bne.n	8006030 <xQueueSemaphoreTake+0x64>
 800602c:	2301      	movs	r3, #1
 800602e:	e000      	b.n	8006032 <xQueueSemaphoreTake+0x66>
 8006030:	2300      	movs	r3, #0
 8006032:	2b00      	cmp	r3, #0
 8006034:	d10a      	bne.n	800604c <xQueueSemaphoreTake+0x80>
	__asm volatile
 8006036:	f04f 0350 	mov.w	r3, #80	; 0x50
 800603a:	f383 8811 	msr	BASEPRI, r3
 800603e:	f3bf 8f6f 	isb	sy
 8006042:	f3bf 8f4f 	dsb	sy
 8006046:	61bb      	str	r3, [r7, #24]
}
 8006048:	bf00      	nop
 800604a:	e7fe      	b.n	800604a <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800604c:	f001 fb76 	bl	800773c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8006050:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006052:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006054:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8006056:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006058:	2b00      	cmp	r3, #0
 800605a:	d024      	beq.n	80060a6 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800605c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800605e:	1e5a      	subs	r2, r3, #1
 8006060:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006062:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006064:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	2b00      	cmp	r3, #0
 800606a:	d104      	bne.n	8006076 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800606c:	f001 f9fa 	bl	8007464 <pvTaskIncrementMutexHeldCount>
 8006070:	4602      	mov	r2, r0
 8006072:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006074:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006076:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006078:	691b      	ldr	r3, [r3, #16]
 800607a:	2b00      	cmp	r3, #0
 800607c:	d00f      	beq.n	800609e <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800607e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006080:	3310      	adds	r3, #16
 8006082:	4618      	mov	r0, r3
 8006084:	f000 fe86 	bl	8006d94 <xTaskRemoveFromEventList>
 8006088:	4603      	mov	r3, r0
 800608a:	2b00      	cmp	r3, #0
 800608c:	d007      	beq.n	800609e <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800608e:	4b54      	ldr	r3, [pc, #336]	; (80061e0 <xQueueSemaphoreTake+0x214>)
 8006090:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006094:	601a      	str	r2, [r3, #0]
 8006096:	f3bf 8f4f 	dsb	sy
 800609a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800609e:	f001 fb7d 	bl	800779c <vPortExitCritical>
				return pdPASS;
 80060a2:	2301      	movs	r3, #1
 80060a4:	e097      	b.n	80061d6 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80060a6:	683b      	ldr	r3, [r7, #0]
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d111      	bne.n	80060d0 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80060ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d00a      	beq.n	80060c8 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 80060b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060b6:	f383 8811 	msr	BASEPRI, r3
 80060ba:	f3bf 8f6f 	isb	sy
 80060be:	f3bf 8f4f 	dsb	sy
 80060c2:	617b      	str	r3, [r7, #20]
}
 80060c4:	bf00      	nop
 80060c6:	e7fe      	b.n	80060c6 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80060c8:	f001 fb68 	bl	800779c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80060cc:	2300      	movs	r3, #0
 80060ce:	e082      	b.n	80061d6 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 80060d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d106      	bne.n	80060e4 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80060d6:	f107 030c 	add.w	r3, r7, #12
 80060da:	4618      	mov	r0, r3
 80060dc:	f000 febc 	bl	8006e58 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80060e0:	2301      	movs	r3, #1
 80060e2:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80060e4:	f001 fb5a 	bl	800779c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80060e8:	f000 fc6c 	bl	80069c4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80060ec:	f001 fb26 	bl	800773c <vPortEnterCritical>
 80060f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060f2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80060f6:	b25b      	sxtb	r3, r3
 80060f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060fc:	d103      	bne.n	8006106 <xQueueSemaphoreTake+0x13a>
 80060fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006100:	2200      	movs	r2, #0
 8006102:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006106:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006108:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800610c:	b25b      	sxtb	r3, r3
 800610e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006112:	d103      	bne.n	800611c <xQueueSemaphoreTake+0x150>
 8006114:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006116:	2200      	movs	r2, #0
 8006118:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800611c:	f001 fb3e 	bl	800779c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006120:	463a      	mov	r2, r7
 8006122:	f107 030c 	add.w	r3, r7, #12
 8006126:	4611      	mov	r1, r2
 8006128:	4618      	mov	r0, r3
 800612a:	f000 feab 	bl	8006e84 <xTaskCheckForTimeOut>
 800612e:	4603      	mov	r3, r0
 8006130:	2b00      	cmp	r3, #0
 8006132:	d132      	bne.n	800619a <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006134:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006136:	f000 f9ce 	bl	80064d6 <prvIsQueueEmpty>
 800613a:	4603      	mov	r3, r0
 800613c:	2b00      	cmp	r3, #0
 800613e:	d026      	beq.n	800618e <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006140:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	2b00      	cmp	r3, #0
 8006146:	d109      	bne.n	800615c <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8006148:	f001 faf8 	bl	800773c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800614c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800614e:	689b      	ldr	r3, [r3, #8]
 8006150:	4618      	mov	r0, r3
 8006152:	f000 fffd 	bl	8007150 <xTaskPriorityInherit>
 8006156:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8006158:	f001 fb20 	bl	800779c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800615c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800615e:	3324      	adds	r3, #36	; 0x24
 8006160:	683a      	ldr	r2, [r7, #0]
 8006162:	4611      	mov	r1, r2
 8006164:	4618      	mov	r0, r3
 8006166:	f000 fdf1 	bl	8006d4c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800616a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800616c:	f000 f961 	bl	8006432 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006170:	f000 fc36 	bl	80069e0 <xTaskResumeAll>
 8006174:	4603      	mov	r3, r0
 8006176:	2b00      	cmp	r3, #0
 8006178:	f47f af68 	bne.w	800604c <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800617c:	4b18      	ldr	r3, [pc, #96]	; (80061e0 <xQueueSemaphoreTake+0x214>)
 800617e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006182:	601a      	str	r2, [r3, #0]
 8006184:	f3bf 8f4f 	dsb	sy
 8006188:	f3bf 8f6f 	isb	sy
 800618c:	e75e      	b.n	800604c <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800618e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006190:	f000 f94f 	bl	8006432 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006194:	f000 fc24 	bl	80069e0 <xTaskResumeAll>
 8006198:	e758      	b.n	800604c <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800619a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800619c:	f000 f949 	bl	8006432 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80061a0:	f000 fc1e 	bl	80069e0 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80061a4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80061a6:	f000 f996 	bl	80064d6 <prvIsQueueEmpty>
 80061aa:	4603      	mov	r3, r0
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	f43f af4d 	beq.w	800604c <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80061b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d00d      	beq.n	80061d4 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 80061b8:	f001 fac0 	bl	800773c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80061bc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80061be:	f000 f891 	bl	80062e4 <prvGetDisinheritPriorityAfterTimeout>
 80061c2:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80061c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061c6:	689b      	ldr	r3, [r3, #8]
 80061c8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80061ca:	4618      	mov	r0, r3
 80061cc:	f001 f8bc 	bl	8007348 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80061d0:	f001 fae4 	bl	800779c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80061d4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80061d6:	4618      	mov	r0, r3
 80061d8:	3738      	adds	r7, #56	; 0x38
 80061da:	46bd      	mov	sp, r7
 80061dc:	bd80      	pop	{r7, pc}
 80061de:	bf00      	nop
 80061e0:	e000ed04 	.word	0xe000ed04

080061e4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80061e4:	b580      	push	{r7, lr}
 80061e6:	b08e      	sub	sp, #56	; 0x38
 80061e8:	af00      	add	r7, sp, #0
 80061ea:	60f8      	str	r0, [r7, #12]
 80061ec:	60b9      	str	r1, [r7, #8]
 80061ee:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80061f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d10a      	bne.n	8006210 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 80061fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061fe:	f383 8811 	msr	BASEPRI, r3
 8006202:	f3bf 8f6f 	isb	sy
 8006206:	f3bf 8f4f 	dsb	sy
 800620a:	623b      	str	r3, [r7, #32]
}
 800620c:	bf00      	nop
 800620e:	e7fe      	b.n	800620e <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006210:	68bb      	ldr	r3, [r7, #8]
 8006212:	2b00      	cmp	r3, #0
 8006214:	d103      	bne.n	800621e <xQueueReceiveFromISR+0x3a>
 8006216:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006218:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800621a:	2b00      	cmp	r3, #0
 800621c:	d101      	bne.n	8006222 <xQueueReceiveFromISR+0x3e>
 800621e:	2301      	movs	r3, #1
 8006220:	e000      	b.n	8006224 <xQueueReceiveFromISR+0x40>
 8006222:	2300      	movs	r3, #0
 8006224:	2b00      	cmp	r3, #0
 8006226:	d10a      	bne.n	800623e <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8006228:	f04f 0350 	mov.w	r3, #80	; 0x50
 800622c:	f383 8811 	msr	BASEPRI, r3
 8006230:	f3bf 8f6f 	isb	sy
 8006234:	f3bf 8f4f 	dsb	sy
 8006238:	61fb      	str	r3, [r7, #28]
}
 800623a:	bf00      	nop
 800623c:	e7fe      	b.n	800623c <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800623e:	f001 fb3f 	bl	80078c0 <vPortValidateInterruptPriority>
	__asm volatile
 8006242:	f3ef 8211 	mrs	r2, BASEPRI
 8006246:	f04f 0350 	mov.w	r3, #80	; 0x50
 800624a:	f383 8811 	msr	BASEPRI, r3
 800624e:	f3bf 8f6f 	isb	sy
 8006252:	f3bf 8f4f 	dsb	sy
 8006256:	61ba      	str	r2, [r7, #24]
 8006258:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800625a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800625c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800625e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006260:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006262:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006264:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006266:	2b00      	cmp	r3, #0
 8006268:	d02f      	beq.n	80062ca <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800626a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800626c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006270:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006274:	68b9      	ldr	r1, [r7, #8]
 8006276:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006278:	f000 f8b5 	bl	80063e6 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800627c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800627e:	1e5a      	subs	r2, r3, #1
 8006280:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006282:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8006284:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006288:	f1b3 3fff 	cmp.w	r3, #4294967295
 800628c:	d112      	bne.n	80062b4 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800628e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006290:	691b      	ldr	r3, [r3, #16]
 8006292:	2b00      	cmp	r3, #0
 8006294:	d016      	beq.n	80062c4 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006296:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006298:	3310      	adds	r3, #16
 800629a:	4618      	mov	r0, r3
 800629c:	f000 fd7a 	bl	8006d94 <xTaskRemoveFromEventList>
 80062a0:	4603      	mov	r3, r0
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d00e      	beq.n	80062c4 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d00b      	beq.n	80062c4 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2201      	movs	r2, #1
 80062b0:	601a      	str	r2, [r3, #0]
 80062b2:	e007      	b.n	80062c4 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80062b4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80062b8:	3301      	adds	r3, #1
 80062ba:	b2db      	uxtb	r3, r3
 80062bc:	b25a      	sxtb	r2, r3
 80062be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 80062c4:	2301      	movs	r3, #1
 80062c6:	637b      	str	r3, [r7, #52]	; 0x34
 80062c8:	e001      	b.n	80062ce <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 80062ca:	2300      	movs	r3, #0
 80062cc:	637b      	str	r3, [r7, #52]	; 0x34
 80062ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062d0:	613b      	str	r3, [r7, #16]
	__asm volatile
 80062d2:	693b      	ldr	r3, [r7, #16]
 80062d4:	f383 8811 	msr	BASEPRI, r3
}
 80062d8:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80062da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80062dc:	4618      	mov	r0, r3
 80062de:	3738      	adds	r7, #56	; 0x38
 80062e0:	46bd      	mov	sp, r7
 80062e2:	bd80      	pop	{r7, pc}

080062e4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80062e4:	b480      	push	{r7}
 80062e6:	b085      	sub	sp, #20
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d006      	beq.n	8006302 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f1c3 0307 	rsb	r3, r3, #7
 80062fe:	60fb      	str	r3, [r7, #12]
 8006300:	e001      	b.n	8006306 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8006302:	2300      	movs	r3, #0
 8006304:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8006306:	68fb      	ldr	r3, [r7, #12]
	}
 8006308:	4618      	mov	r0, r3
 800630a:	3714      	adds	r7, #20
 800630c:	46bd      	mov	sp, r7
 800630e:	bc80      	pop	{r7}
 8006310:	4770      	bx	lr

08006312 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006312:	b580      	push	{r7, lr}
 8006314:	b086      	sub	sp, #24
 8006316:	af00      	add	r7, sp, #0
 8006318:	60f8      	str	r0, [r7, #12]
 800631a:	60b9      	str	r1, [r7, #8]
 800631c:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800631e:	2300      	movs	r3, #0
 8006320:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006326:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800632c:	2b00      	cmp	r3, #0
 800632e:	d10d      	bne.n	800634c <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	2b00      	cmp	r3, #0
 8006336:	d14d      	bne.n	80063d4 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	689b      	ldr	r3, [r3, #8]
 800633c:	4618      	mov	r0, r3
 800633e:	f000 ff7d 	bl	800723c <xTaskPriorityDisinherit>
 8006342:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	2200      	movs	r2, #0
 8006348:	609a      	str	r2, [r3, #8]
 800634a:	e043      	b.n	80063d4 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2b00      	cmp	r3, #0
 8006350:	d119      	bne.n	8006386 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	6858      	ldr	r0, [r3, #4]
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800635a:	461a      	mov	r2, r3
 800635c:	68b9      	ldr	r1, [r7, #8]
 800635e:	f001 fd01 	bl	8007d64 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	685a      	ldr	r2, [r3, #4]
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800636a:	441a      	add	r2, r3
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	685a      	ldr	r2, [r3, #4]
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	689b      	ldr	r3, [r3, #8]
 8006378:	429a      	cmp	r2, r3
 800637a:	d32b      	bcc.n	80063d4 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	681a      	ldr	r2, [r3, #0]
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	605a      	str	r2, [r3, #4]
 8006384:	e026      	b.n	80063d4 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	68d8      	ldr	r0, [r3, #12]
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800638e:	461a      	mov	r2, r3
 8006390:	68b9      	ldr	r1, [r7, #8]
 8006392:	f001 fce7 	bl	8007d64 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	68da      	ldr	r2, [r3, #12]
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800639e:	425b      	negs	r3, r3
 80063a0:	441a      	add	r2, r3
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	68da      	ldr	r2, [r3, #12]
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	429a      	cmp	r2, r3
 80063b0:	d207      	bcs.n	80063c2 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	689a      	ldr	r2, [r3, #8]
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063ba:	425b      	negs	r3, r3
 80063bc:	441a      	add	r2, r3
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	2b02      	cmp	r3, #2
 80063c6:	d105      	bne.n	80063d4 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80063c8:	693b      	ldr	r3, [r7, #16]
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d002      	beq.n	80063d4 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80063ce:	693b      	ldr	r3, [r7, #16]
 80063d0:	3b01      	subs	r3, #1
 80063d2:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80063d4:	693b      	ldr	r3, [r7, #16]
 80063d6:	1c5a      	adds	r2, r3, #1
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80063dc:	697b      	ldr	r3, [r7, #20]
}
 80063de:	4618      	mov	r0, r3
 80063e0:	3718      	adds	r7, #24
 80063e2:	46bd      	mov	sp, r7
 80063e4:	bd80      	pop	{r7, pc}

080063e6 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80063e6:	b580      	push	{r7, lr}
 80063e8:	b082      	sub	sp, #8
 80063ea:	af00      	add	r7, sp, #0
 80063ec:	6078      	str	r0, [r7, #4]
 80063ee:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d018      	beq.n	800642a <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	68da      	ldr	r2, [r3, #12]
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006400:	441a      	add	r2, r3
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	68da      	ldr	r2, [r3, #12]
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	689b      	ldr	r3, [r3, #8]
 800640e:	429a      	cmp	r2, r3
 8006410:	d303      	bcc.n	800641a <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681a      	ldr	r2, [r3, #0]
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	68d9      	ldr	r1, [r3, #12]
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006422:	461a      	mov	r2, r3
 8006424:	6838      	ldr	r0, [r7, #0]
 8006426:	f001 fc9d 	bl	8007d64 <memcpy>
	}
}
 800642a:	bf00      	nop
 800642c:	3708      	adds	r7, #8
 800642e:	46bd      	mov	sp, r7
 8006430:	bd80      	pop	{r7, pc}

08006432 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006432:	b580      	push	{r7, lr}
 8006434:	b084      	sub	sp, #16
 8006436:	af00      	add	r7, sp, #0
 8006438:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800643a:	f001 f97f 	bl	800773c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006444:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006446:	e011      	b.n	800646c <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800644c:	2b00      	cmp	r3, #0
 800644e:	d012      	beq.n	8006476 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	3324      	adds	r3, #36	; 0x24
 8006454:	4618      	mov	r0, r3
 8006456:	f000 fc9d 	bl	8006d94 <xTaskRemoveFromEventList>
 800645a:	4603      	mov	r3, r0
 800645c:	2b00      	cmp	r3, #0
 800645e:	d001      	beq.n	8006464 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006460:	f000 fd72 	bl	8006f48 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006464:	7bfb      	ldrb	r3, [r7, #15]
 8006466:	3b01      	subs	r3, #1
 8006468:	b2db      	uxtb	r3, r3
 800646a:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800646c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006470:	2b00      	cmp	r3, #0
 8006472:	dce9      	bgt.n	8006448 <prvUnlockQueue+0x16>
 8006474:	e000      	b.n	8006478 <prvUnlockQueue+0x46>
					break;
 8006476:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	22ff      	movs	r2, #255	; 0xff
 800647c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8006480:	f001 f98c 	bl	800779c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006484:	f001 f95a 	bl	800773c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800648e:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006490:	e011      	b.n	80064b6 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	691b      	ldr	r3, [r3, #16]
 8006496:	2b00      	cmp	r3, #0
 8006498:	d012      	beq.n	80064c0 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	3310      	adds	r3, #16
 800649e:	4618      	mov	r0, r3
 80064a0:	f000 fc78 	bl	8006d94 <xTaskRemoveFromEventList>
 80064a4:	4603      	mov	r3, r0
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d001      	beq.n	80064ae <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80064aa:	f000 fd4d 	bl	8006f48 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80064ae:	7bbb      	ldrb	r3, [r7, #14]
 80064b0:	3b01      	subs	r3, #1
 80064b2:	b2db      	uxtb	r3, r3
 80064b4:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80064b6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	dce9      	bgt.n	8006492 <prvUnlockQueue+0x60>
 80064be:	e000      	b.n	80064c2 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80064c0:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	22ff      	movs	r2, #255	; 0xff
 80064c6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80064ca:	f001 f967 	bl	800779c <vPortExitCritical>
}
 80064ce:	bf00      	nop
 80064d0:	3710      	adds	r7, #16
 80064d2:	46bd      	mov	sp, r7
 80064d4:	bd80      	pop	{r7, pc}

080064d6 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80064d6:	b580      	push	{r7, lr}
 80064d8:	b084      	sub	sp, #16
 80064da:	af00      	add	r7, sp, #0
 80064dc:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80064de:	f001 f92d 	bl	800773c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d102      	bne.n	80064f0 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80064ea:	2301      	movs	r3, #1
 80064ec:	60fb      	str	r3, [r7, #12]
 80064ee:	e001      	b.n	80064f4 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80064f0:	2300      	movs	r3, #0
 80064f2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80064f4:	f001 f952 	bl	800779c <vPortExitCritical>

	return xReturn;
 80064f8:	68fb      	ldr	r3, [r7, #12]
}
 80064fa:	4618      	mov	r0, r3
 80064fc:	3710      	adds	r7, #16
 80064fe:	46bd      	mov	sp, r7
 8006500:	bd80      	pop	{r7, pc}

08006502 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006502:	b580      	push	{r7, lr}
 8006504:	b084      	sub	sp, #16
 8006506:	af00      	add	r7, sp, #0
 8006508:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800650a:	f001 f917 	bl	800773c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006516:	429a      	cmp	r2, r3
 8006518:	d102      	bne.n	8006520 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800651a:	2301      	movs	r3, #1
 800651c:	60fb      	str	r3, [r7, #12]
 800651e:	e001      	b.n	8006524 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006520:	2300      	movs	r3, #0
 8006522:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006524:	f001 f93a 	bl	800779c <vPortExitCritical>

	return xReturn;
 8006528:	68fb      	ldr	r3, [r7, #12]
}
 800652a:	4618      	mov	r0, r3
 800652c:	3710      	adds	r7, #16
 800652e:	46bd      	mov	sp, r7
 8006530:	bd80      	pop	{r7, pc}

08006532 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006532:	b580      	push	{r7, lr}
 8006534:	b08e      	sub	sp, #56	; 0x38
 8006536:	af04      	add	r7, sp, #16
 8006538:	60f8      	str	r0, [r7, #12]
 800653a:	60b9      	str	r1, [r7, #8]
 800653c:	607a      	str	r2, [r7, #4]
 800653e:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006540:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006542:	2b00      	cmp	r3, #0
 8006544:	d10a      	bne.n	800655c <xTaskCreateStatic+0x2a>
	__asm volatile
 8006546:	f04f 0350 	mov.w	r3, #80	; 0x50
 800654a:	f383 8811 	msr	BASEPRI, r3
 800654e:	f3bf 8f6f 	isb	sy
 8006552:	f3bf 8f4f 	dsb	sy
 8006556:	623b      	str	r3, [r7, #32]
}
 8006558:	bf00      	nop
 800655a:	e7fe      	b.n	800655a <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800655c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800655e:	2b00      	cmp	r3, #0
 8006560:	d10a      	bne.n	8006578 <xTaskCreateStatic+0x46>
	__asm volatile
 8006562:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006566:	f383 8811 	msr	BASEPRI, r3
 800656a:	f3bf 8f6f 	isb	sy
 800656e:	f3bf 8f4f 	dsb	sy
 8006572:	61fb      	str	r3, [r7, #28]
}
 8006574:	bf00      	nop
 8006576:	e7fe      	b.n	8006576 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006578:	23b4      	movs	r3, #180	; 0xb4
 800657a:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800657c:	693b      	ldr	r3, [r7, #16]
 800657e:	2bb4      	cmp	r3, #180	; 0xb4
 8006580:	d00a      	beq.n	8006598 <xTaskCreateStatic+0x66>
	__asm volatile
 8006582:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006586:	f383 8811 	msr	BASEPRI, r3
 800658a:	f3bf 8f6f 	isb	sy
 800658e:	f3bf 8f4f 	dsb	sy
 8006592:	61bb      	str	r3, [r7, #24]
}
 8006594:	bf00      	nop
 8006596:	e7fe      	b.n	8006596 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006598:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800659a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800659c:	2b00      	cmp	r3, #0
 800659e:	d01e      	beq.n	80065de <xTaskCreateStatic+0xac>
 80065a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d01b      	beq.n	80065de <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80065a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065a8:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80065aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065ac:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80065ae:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80065b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065b2:	2202      	movs	r2, #2
 80065b4:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80065b8:	2300      	movs	r3, #0
 80065ba:	9303      	str	r3, [sp, #12]
 80065bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065be:	9302      	str	r3, [sp, #8]
 80065c0:	f107 0314 	add.w	r3, r7, #20
 80065c4:	9301      	str	r3, [sp, #4]
 80065c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065c8:	9300      	str	r3, [sp, #0]
 80065ca:	683b      	ldr	r3, [r7, #0]
 80065cc:	687a      	ldr	r2, [r7, #4]
 80065ce:	68b9      	ldr	r1, [r7, #8]
 80065d0:	68f8      	ldr	r0, [r7, #12]
 80065d2:	f000 f851 	bl	8006678 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80065d6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80065d8:	f000 f8ec 	bl	80067b4 <prvAddNewTaskToReadyList>
 80065dc:	e001      	b.n	80065e2 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80065de:	2300      	movs	r3, #0
 80065e0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80065e2:	697b      	ldr	r3, [r7, #20]
	}
 80065e4:	4618      	mov	r0, r3
 80065e6:	3728      	adds	r7, #40	; 0x28
 80065e8:	46bd      	mov	sp, r7
 80065ea:	bd80      	pop	{r7, pc}

080065ec <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80065ec:	b580      	push	{r7, lr}
 80065ee:	b08c      	sub	sp, #48	; 0x30
 80065f0:	af04      	add	r7, sp, #16
 80065f2:	60f8      	str	r0, [r7, #12]
 80065f4:	60b9      	str	r1, [r7, #8]
 80065f6:	603b      	str	r3, [r7, #0]
 80065f8:	4613      	mov	r3, r2
 80065fa:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80065fc:	88fb      	ldrh	r3, [r7, #6]
 80065fe:	009b      	lsls	r3, r3, #2
 8006600:	4618      	mov	r0, r3
 8006602:	f001 f99b 	bl	800793c <pvPortMalloc>
 8006606:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006608:	697b      	ldr	r3, [r7, #20]
 800660a:	2b00      	cmp	r3, #0
 800660c:	d00e      	beq.n	800662c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800660e:	20b4      	movs	r0, #180	; 0xb4
 8006610:	f001 f994 	bl	800793c <pvPortMalloc>
 8006614:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006616:	69fb      	ldr	r3, [r7, #28]
 8006618:	2b00      	cmp	r3, #0
 800661a:	d003      	beq.n	8006624 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800661c:	69fb      	ldr	r3, [r7, #28]
 800661e:	697a      	ldr	r2, [r7, #20]
 8006620:	631a      	str	r2, [r3, #48]	; 0x30
 8006622:	e005      	b.n	8006630 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006624:	6978      	ldr	r0, [r7, #20]
 8006626:	f001 fa55 	bl	8007ad4 <vPortFree>
 800662a:	e001      	b.n	8006630 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800662c:	2300      	movs	r3, #0
 800662e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006630:	69fb      	ldr	r3, [r7, #28]
 8006632:	2b00      	cmp	r3, #0
 8006634:	d017      	beq.n	8006666 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006636:	69fb      	ldr	r3, [r7, #28]
 8006638:	2200      	movs	r2, #0
 800663a:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800663e:	88fa      	ldrh	r2, [r7, #6]
 8006640:	2300      	movs	r3, #0
 8006642:	9303      	str	r3, [sp, #12]
 8006644:	69fb      	ldr	r3, [r7, #28]
 8006646:	9302      	str	r3, [sp, #8]
 8006648:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800664a:	9301      	str	r3, [sp, #4]
 800664c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800664e:	9300      	str	r3, [sp, #0]
 8006650:	683b      	ldr	r3, [r7, #0]
 8006652:	68b9      	ldr	r1, [r7, #8]
 8006654:	68f8      	ldr	r0, [r7, #12]
 8006656:	f000 f80f 	bl	8006678 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800665a:	69f8      	ldr	r0, [r7, #28]
 800665c:	f000 f8aa 	bl	80067b4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006660:	2301      	movs	r3, #1
 8006662:	61bb      	str	r3, [r7, #24]
 8006664:	e002      	b.n	800666c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006666:	f04f 33ff 	mov.w	r3, #4294967295
 800666a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800666c:	69bb      	ldr	r3, [r7, #24]
	}
 800666e:	4618      	mov	r0, r3
 8006670:	3720      	adds	r7, #32
 8006672:	46bd      	mov	sp, r7
 8006674:	bd80      	pop	{r7, pc}
	...

08006678 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006678:	b580      	push	{r7, lr}
 800667a:	b088      	sub	sp, #32
 800667c:	af00      	add	r7, sp, #0
 800667e:	60f8      	str	r0, [r7, #12]
 8006680:	60b9      	str	r1, [r7, #8]
 8006682:	607a      	str	r2, [r7, #4]
 8006684:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006686:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006688:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006690:	3b01      	subs	r3, #1
 8006692:	009b      	lsls	r3, r3, #2
 8006694:	4413      	add	r3, r2
 8006696:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006698:	69bb      	ldr	r3, [r7, #24]
 800669a:	f023 0307 	bic.w	r3, r3, #7
 800669e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80066a0:	69bb      	ldr	r3, [r7, #24]
 80066a2:	f003 0307 	and.w	r3, r3, #7
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d00a      	beq.n	80066c0 <prvInitialiseNewTask+0x48>
	__asm volatile
 80066aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066ae:	f383 8811 	msr	BASEPRI, r3
 80066b2:	f3bf 8f6f 	isb	sy
 80066b6:	f3bf 8f4f 	dsb	sy
 80066ba:	617b      	str	r3, [r7, #20]
}
 80066bc:	bf00      	nop
 80066be:	e7fe      	b.n	80066be <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80066c0:	68bb      	ldr	r3, [r7, #8]
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d01f      	beq.n	8006706 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80066c6:	2300      	movs	r3, #0
 80066c8:	61fb      	str	r3, [r7, #28]
 80066ca:	e012      	b.n	80066f2 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80066cc:	68ba      	ldr	r2, [r7, #8]
 80066ce:	69fb      	ldr	r3, [r7, #28]
 80066d0:	4413      	add	r3, r2
 80066d2:	7819      	ldrb	r1, [r3, #0]
 80066d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80066d6:	69fb      	ldr	r3, [r7, #28]
 80066d8:	4413      	add	r3, r2
 80066da:	3334      	adds	r3, #52	; 0x34
 80066dc:	460a      	mov	r2, r1
 80066de:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80066e0:	68ba      	ldr	r2, [r7, #8]
 80066e2:	69fb      	ldr	r3, [r7, #28]
 80066e4:	4413      	add	r3, r2
 80066e6:	781b      	ldrb	r3, [r3, #0]
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d006      	beq.n	80066fa <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80066ec:	69fb      	ldr	r3, [r7, #28]
 80066ee:	3301      	adds	r3, #1
 80066f0:	61fb      	str	r3, [r7, #28]
 80066f2:	69fb      	ldr	r3, [r7, #28]
 80066f4:	2b0f      	cmp	r3, #15
 80066f6:	d9e9      	bls.n	80066cc <prvInitialiseNewTask+0x54>
 80066f8:	e000      	b.n	80066fc <prvInitialiseNewTask+0x84>
			{
				break;
 80066fa:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80066fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066fe:	2200      	movs	r2, #0
 8006700:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006704:	e003      	b.n	800670e <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006706:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006708:	2200      	movs	r2, #0
 800670a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800670e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006710:	2b06      	cmp	r3, #6
 8006712:	d901      	bls.n	8006718 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006714:	2306      	movs	r3, #6
 8006716:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006718:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800671a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800671c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800671e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006720:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006722:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8006724:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006726:	2200      	movs	r2, #0
 8006728:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800672a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800672c:	3304      	adds	r3, #4
 800672e:	4618      	mov	r0, r3
 8006730:	f7ff f8f5 	bl	800591e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006734:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006736:	3318      	adds	r3, #24
 8006738:	4618      	mov	r0, r3
 800673a:	f7ff f8f0 	bl	800591e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800673e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006740:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006742:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006744:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006746:	f1c3 0207 	rsb	r2, r3, #7
 800674a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800674c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800674e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006750:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006752:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006754:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006756:	2200      	movs	r2, #0
 8006758:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800675c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800675e:	2200      	movs	r2, #0
 8006760:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006764:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006766:	334c      	adds	r3, #76	; 0x4c
 8006768:	2260      	movs	r2, #96	; 0x60
 800676a:	2100      	movs	r1, #0
 800676c:	4618      	mov	r0, r3
 800676e:	f001 fb07 	bl	8007d80 <memset>
 8006772:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006774:	4a0c      	ldr	r2, [pc, #48]	; (80067a8 <prvInitialiseNewTask+0x130>)
 8006776:	651a      	str	r2, [r3, #80]	; 0x50
 8006778:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800677a:	4a0c      	ldr	r2, [pc, #48]	; (80067ac <prvInitialiseNewTask+0x134>)
 800677c:	655a      	str	r2, [r3, #84]	; 0x54
 800677e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006780:	4a0b      	ldr	r2, [pc, #44]	; (80067b0 <prvInitialiseNewTask+0x138>)
 8006782:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006784:	683a      	ldr	r2, [r7, #0]
 8006786:	68f9      	ldr	r1, [r7, #12]
 8006788:	69b8      	ldr	r0, [r7, #24]
 800678a:	f000 fee5 	bl	8007558 <pxPortInitialiseStack>
 800678e:	4602      	mov	r2, r0
 8006790:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006792:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006794:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006796:	2b00      	cmp	r3, #0
 8006798:	d002      	beq.n	80067a0 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800679a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800679c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800679e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80067a0:	bf00      	nop
 80067a2:	3720      	adds	r7, #32
 80067a4:	46bd      	mov	sp, r7
 80067a6:	bd80      	pop	{r7, pc}
 80067a8:	08008a78 	.word	0x08008a78
 80067ac:	08008a98 	.word	0x08008a98
 80067b0:	08008a58 	.word	0x08008a58

080067b4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80067b4:	b580      	push	{r7, lr}
 80067b6:	b082      	sub	sp, #8
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80067bc:	f000 ffbe 	bl	800773c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80067c0:	4b2a      	ldr	r3, [pc, #168]	; (800686c <prvAddNewTaskToReadyList+0xb8>)
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	3301      	adds	r3, #1
 80067c6:	4a29      	ldr	r2, [pc, #164]	; (800686c <prvAddNewTaskToReadyList+0xb8>)
 80067c8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80067ca:	4b29      	ldr	r3, [pc, #164]	; (8006870 <prvAddNewTaskToReadyList+0xbc>)
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d109      	bne.n	80067e6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80067d2:	4a27      	ldr	r2, [pc, #156]	; (8006870 <prvAddNewTaskToReadyList+0xbc>)
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80067d8:	4b24      	ldr	r3, [pc, #144]	; (800686c <prvAddNewTaskToReadyList+0xb8>)
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	2b01      	cmp	r3, #1
 80067de:	d110      	bne.n	8006802 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80067e0:	f000 fbd6 	bl	8006f90 <prvInitialiseTaskLists>
 80067e4:	e00d      	b.n	8006802 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80067e6:	4b23      	ldr	r3, [pc, #140]	; (8006874 <prvAddNewTaskToReadyList+0xc0>)
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d109      	bne.n	8006802 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80067ee:	4b20      	ldr	r3, [pc, #128]	; (8006870 <prvAddNewTaskToReadyList+0xbc>)
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067f8:	429a      	cmp	r2, r3
 80067fa:	d802      	bhi.n	8006802 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80067fc:	4a1c      	ldr	r2, [pc, #112]	; (8006870 <prvAddNewTaskToReadyList+0xbc>)
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006802:	4b1d      	ldr	r3, [pc, #116]	; (8006878 <prvAddNewTaskToReadyList+0xc4>)
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	3301      	adds	r3, #1
 8006808:	4a1b      	ldr	r2, [pc, #108]	; (8006878 <prvAddNewTaskToReadyList+0xc4>)
 800680a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006810:	2201      	movs	r2, #1
 8006812:	409a      	lsls	r2, r3
 8006814:	4b19      	ldr	r3, [pc, #100]	; (800687c <prvAddNewTaskToReadyList+0xc8>)
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	4313      	orrs	r3, r2
 800681a:	4a18      	ldr	r2, [pc, #96]	; (800687c <prvAddNewTaskToReadyList+0xc8>)
 800681c:	6013      	str	r3, [r2, #0]
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006822:	4613      	mov	r3, r2
 8006824:	009b      	lsls	r3, r3, #2
 8006826:	4413      	add	r3, r2
 8006828:	009b      	lsls	r3, r3, #2
 800682a:	4a15      	ldr	r2, [pc, #84]	; (8006880 <prvAddNewTaskToReadyList+0xcc>)
 800682c:	441a      	add	r2, r3
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	3304      	adds	r3, #4
 8006832:	4619      	mov	r1, r3
 8006834:	4610      	mov	r0, r2
 8006836:	f7ff f87e 	bl	8005936 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800683a:	f000 ffaf 	bl	800779c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800683e:	4b0d      	ldr	r3, [pc, #52]	; (8006874 <prvAddNewTaskToReadyList+0xc0>)
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	2b00      	cmp	r3, #0
 8006844:	d00e      	beq.n	8006864 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006846:	4b0a      	ldr	r3, [pc, #40]	; (8006870 <prvAddNewTaskToReadyList+0xbc>)
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006850:	429a      	cmp	r2, r3
 8006852:	d207      	bcs.n	8006864 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006854:	4b0b      	ldr	r3, [pc, #44]	; (8006884 <prvAddNewTaskToReadyList+0xd0>)
 8006856:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800685a:	601a      	str	r2, [r3, #0]
 800685c:	f3bf 8f4f 	dsb	sy
 8006860:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006864:	bf00      	nop
 8006866:	3708      	adds	r7, #8
 8006868:	46bd      	mov	sp, r7
 800686a:	bd80      	pop	{r7, pc}
 800686c:	20000460 	.word	0x20000460
 8006870:	20000360 	.word	0x20000360
 8006874:	2000046c 	.word	0x2000046c
 8006878:	2000047c 	.word	0x2000047c
 800687c:	20000468 	.word	0x20000468
 8006880:	20000364 	.word	0x20000364
 8006884:	e000ed04 	.word	0xe000ed04

08006888 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006888:	b580      	push	{r7, lr}
 800688a:	b084      	sub	sp, #16
 800688c:	af00      	add	r7, sp, #0
 800688e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006890:	2300      	movs	r3, #0
 8006892:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	2b00      	cmp	r3, #0
 8006898:	d017      	beq.n	80068ca <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800689a:	4b13      	ldr	r3, [pc, #76]	; (80068e8 <vTaskDelay+0x60>)
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d00a      	beq.n	80068b8 <vTaskDelay+0x30>
	__asm volatile
 80068a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068a6:	f383 8811 	msr	BASEPRI, r3
 80068aa:	f3bf 8f6f 	isb	sy
 80068ae:	f3bf 8f4f 	dsb	sy
 80068b2:	60bb      	str	r3, [r7, #8]
}
 80068b4:	bf00      	nop
 80068b6:	e7fe      	b.n	80068b6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80068b8:	f000 f884 	bl	80069c4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80068bc:	2100      	movs	r1, #0
 80068be:	6878      	ldr	r0, [r7, #4]
 80068c0:	f000 fde4 	bl	800748c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80068c4:	f000 f88c 	bl	80069e0 <xTaskResumeAll>
 80068c8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d107      	bne.n	80068e0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80068d0:	4b06      	ldr	r3, [pc, #24]	; (80068ec <vTaskDelay+0x64>)
 80068d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80068d6:	601a      	str	r2, [r3, #0]
 80068d8:	f3bf 8f4f 	dsb	sy
 80068dc:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80068e0:	bf00      	nop
 80068e2:	3710      	adds	r7, #16
 80068e4:	46bd      	mov	sp, r7
 80068e6:	bd80      	pop	{r7, pc}
 80068e8:	20000488 	.word	0x20000488
 80068ec:	e000ed04 	.word	0xe000ed04

080068f0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80068f0:	b580      	push	{r7, lr}
 80068f2:	b08a      	sub	sp, #40	; 0x28
 80068f4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80068f6:	2300      	movs	r3, #0
 80068f8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80068fa:	2300      	movs	r3, #0
 80068fc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80068fe:	463a      	mov	r2, r7
 8006900:	1d39      	adds	r1, r7, #4
 8006902:	f107 0308 	add.w	r3, r7, #8
 8006906:	4618      	mov	r0, r3
 8006908:	f7fa fd04 	bl	8001314 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800690c:	6839      	ldr	r1, [r7, #0]
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	68ba      	ldr	r2, [r7, #8]
 8006912:	9202      	str	r2, [sp, #8]
 8006914:	9301      	str	r3, [sp, #4]
 8006916:	2300      	movs	r3, #0
 8006918:	9300      	str	r3, [sp, #0]
 800691a:	2300      	movs	r3, #0
 800691c:	460a      	mov	r2, r1
 800691e:	4921      	ldr	r1, [pc, #132]	; (80069a4 <vTaskStartScheduler+0xb4>)
 8006920:	4821      	ldr	r0, [pc, #132]	; (80069a8 <vTaskStartScheduler+0xb8>)
 8006922:	f7ff fe06 	bl	8006532 <xTaskCreateStatic>
 8006926:	4603      	mov	r3, r0
 8006928:	4a20      	ldr	r2, [pc, #128]	; (80069ac <vTaskStartScheduler+0xbc>)
 800692a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800692c:	4b1f      	ldr	r3, [pc, #124]	; (80069ac <vTaskStartScheduler+0xbc>)
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	2b00      	cmp	r3, #0
 8006932:	d002      	beq.n	800693a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006934:	2301      	movs	r3, #1
 8006936:	617b      	str	r3, [r7, #20]
 8006938:	e001      	b.n	800693e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800693a:	2300      	movs	r3, #0
 800693c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800693e:	697b      	ldr	r3, [r7, #20]
 8006940:	2b01      	cmp	r3, #1
 8006942:	d11b      	bne.n	800697c <vTaskStartScheduler+0x8c>
	__asm volatile
 8006944:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006948:	f383 8811 	msr	BASEPRI, r3
 800694c:	f3bf 8f6f 	isb	sy
 8006950:	f3bf 8f4f 	dsb	sy
 8006954:	613b      	str	r3, [r7, #16]
}
 8006956:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006958:	4b15      	ldr	r3, [pc, #84]	; (80069b0 <vTaskStartScheduler+0xc0>)
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	334c      	adds	r3, #76	; 0x4c
 800695e:	4a15      	ldr	r2, [pc, #84]	; (80069b4 <vTaskStartScheduler+0xc4>)
 8006960:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006962:	4b15      	ldr	r3, [pc, #84]	; (80069b8 <vTaskStartScheduler+0xc8>)
 8006964:	f04f 32ff 	mov.w	r2, #4294967295
 8006968:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800696a:	4b14      	ldr	r3, [pc, #80]	; (80069bc <vTaskStartScheduler+0xcc>)
 800696c:	2201      	movs	r2, #1
 800696e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006970:	4b13      	ldr	r3, [pc, #76]	; (80069c0 <vTaskStartScheduler+0xd0>)
 8006972:	2200      	movs	r2, #0
 8006974:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006976:	f000 fe6f 	bl	8007658 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800697a:	e00e      	b.n	800699a <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800697c:	697b      	ldr	r3, [r7, #20]
 800697e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006982:	d10a      	bne.n	800699a <vTaskStartScheduler+0xaa>
	__asm volatile
 8006984:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006988:	f383 8811 	msr	BASEPRI, r3
 800698c:	f3bf 8f6f 	isb	sy
 8006990:	f3bf 8f4f 	dsb	sy
 8006994:	60fb      	str	r3, [r7, #12]
}
 8006996:	bf00      	nop
 8006998:	e7fe      	b.n	8006998 <vTaskStartScheduler+0xa8>
}
 800699a:	bf00      	nop
 800699c:	3718      	adds	r7, #24
 800699e:	46bd      	mov	sp, r7
 80069a0:	bd80      	pop	{r7, pc}
 80069a2:	bf00      	nop
 80069a4:	08008a04 	.word	0x08008a04
 80069a8:	08006f61 	.word	0x08006f61
 80069ac:	20000484 	.word	0x20000484
 80069b0:	20000360 	.word	0x20000360
 80069b4:	20000010 	.word	0x20000010
 80069b8:	20000480 	.word	0x20000480
 80069bc:	2000046c 	.word	0x2000046c
 80069c0:	20000464 	.word	0x20000464

080069c4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80069c4:	b480      	push	{r7}
 80069c6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80069c8:	4b04      	ldr	r3, [pc, #16]	; (80069dc <vTaskSuspendAll+0x18>)
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	3301      	adds	r3, #1
 80069ce:	4a03      	ldr	r2, [pc, #12]	; (80069dc <vTaskSuspendAll+0x18>)
 80069d0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80069d2:	bf00      	nop
 80069d4:	46bd      	mov	sp, r7
 80069d6:	bc80      	pop	{r7}
 80069d8:	4770      	bx	lr
 80069da:	bf00      	nop
 80069dc:	20000488 	.word	0x20000488

080069e0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80069e0:	b580      	push	{r7, lr}
 80069e2:	b084      	sub	sp, #16
 80069e4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80069e6:	2300      	movs	r3, #0
 80069e8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80069ea:	2300      	movs	r3, #0
 80069ec:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80069ee:	4b41      	ldr	r3, [pc, #260]	; (8006af4 <xTaskResumeAll+0x114>)
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d10a      	bne.n	8006a0c <xTaskResumeAll+0x2c>
	__asm volatile
 80069f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069fa:	f383 8811 	msr	BASEPRI, r3
 80069fe:	f3bf 8f6f 	isb	sy
 8006a02:	f3bf 8f4f 	dsb	sy
 8006a06:	603b      	str	r3, [r7, #0]
}
 8006a08:	bf00      	nop
 8006a0a:	e7fe      	b.n	8006a0a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006a0c:	f000 fe96 	bl	800773c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006a10:	4b38      	ldr	r3, [pc, #224]	; (8006af4 <xTaskResumeAll+0x114>)
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	3b01      	subs	r3, #1
 8006a16:	4a37      	ldr	r2, [pc, #220]	; (8006af4 <xTaskResumeAll+0x114>)
 8006a18:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006a1a:	4b36      	ldr	r3, [pc, #216]	; (8006af4 <xTaskResumeAll+0x114>)
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d161      	bne.n	8006ae6 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006a22:	4b35      	ldr	r3, [pc, #212]	; (8006af8 <xTaskResumeAll+0x118>)
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d05d      	beq.n	8006ae6 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006a2a:	e02e      	b.n	8006a8a <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006a2c:	4b33      	ldr	r3, [pc, #204]	; (8006afc <xTaskResumeAll+0x11c>)
 8006a2e:	68db      	ldr	r3, [r3, #12]
 8006a30:	68db      	ldr	r3, [r3, #12]
 8006a32:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	3318      	adds	r3, #24
 8006a38:	4618      	mov	r0, r3
 8006a3a:	f7fe ffd7 	bl	80059ec <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	3304      	adds	r3, #4
 8006a42:	4618      	mov	r0, r3
 8006a44:	f7fe ffd2 	bl	80059ec <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a4c:	2201      	movs	r2, #1
 8006a4e:	409a      	lsls	r2, r3
 8006a50:	4b2b      	ldr	r3, [pc, #172]	; (8006b00 <xTaskResumeAll+0x120>)
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	4313      	orrs	r3, r2
 8006a56:	4a2a      	ldr	r2, [pc, #168]	; (8006b00 <xTaskResumeAll+0x120>)
 8006a58:	6013      	str	r3, [r2, #0]
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a5e:	4613      	mov	r3, r2
 8006a60:	009b      	lsls	r3, r3, #2
 8006a62:	4413      	add	r3, r2
 8006a64:	009b      	lsls	r3, r3, #2
 8006a66:	4a27      	ldr	r2, [pc, #156]	; (8006b04 <xTaskResumeAll+0x124>)
 8006a68:	441a      	add	r2, r3
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	3304      	adds	r3, #4
 8006a6e:	4619      	mov	r1, r3
 8006a70:	4610      	mov	r0, r2
 8006a72:	f7fe ff60 	bl	8005936 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a7a:	4b23      	ldr	r3, [pc, #140]	; (8006b08 <xTaskResumeAll+0x128>)
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a80:	429a      	cmp	r2, r3
 8006a82:	d302      	bcc.n	8006a8a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8006a84:	4b21      	ldr	r3, [pc, #132]	; (8006b0c <xTaskResumeAll+0x12c>)
 8006a86:	2201      	movs	r2, #1
 8006a88:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006a8a:	4b1c      	ldr	r3, [pc, #112]	; (8006afc <xTaskResumeAll+0x11c>)
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d1cc      	bne.n	8006a2c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d001      	beq.n	8006a9c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006a98:	f000 fb1c 	bl	80070d4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006a9c:	4b1c      	ldr	r3, [pc, #112]	; (8006b10 <xTaskResumeAll+0x130>)
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d010      	beq.n	8006aca <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006aa8:	f000 f836 	bl	8006b18 <xTaskIncrementTick>
 8006aac:	4603      	mov	r3, r0
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d002      	beq.n	8006ab8 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8006ab2:	4b16      	ldr	r3, [pc, #88]	; (8006b0c <xTaskResumeAll+0x12c>)
 8006ab4:	2201      	movs	r2, #1
 8006ab6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	3b01      	subs	r3, #1
 8006abc:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d1f1      	bne.n	8006aa8 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8006ac4:	4b12      	ldr	r3, [pc, #72]	; (8006b10 <xTaskResumeAll+0x130>)
 8006ac6:	2200      	movs	r2, #0
 8006ac8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006aca:	4b10      	ldr	r3, [pc, #64]	; (8006b0c <xTaskResumeAll+0x12c>)
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d009      	beq.n	8006ae6 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006ad2:	2301      	movs	r3, #1
 8006ad4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006ad6:	4b0f      	ldr	r3, [pc, #60]	; (8006b14 <xTaskResumeAll+0x134>)
 8006ad8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006adc:	601a      	str	r2, [r3, #0]
 8006ade:	f3bf 8f4f 	dsb	sy
 8006ae2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006ae6:	f000 fe59 	bl	800779c <vPortExitCritical>

	return xAlreadyYielded;
 8006aea:	68bb      	ldr	r3, [r7, #8]
}
 8006aec:	4618      	mov	r0, r3
 8006aee:	3710      	adds	r7, #16
 8006af0:	46bd      	mov	sp, r7
 8006af2:	bd80      	pop	{r7, pc}
 8006af4:	20000488 	.word	0x20000488
 8006af8:	20000460 	.word	0x20000460
 8006afc:	20000420 	.word	0x20000420
 8006b00:	20000468 	.word	0x20000468
 8006b04:	20000364 	.word	0x20000364
 8006b08:	20000360 	.word	0x20000360
 8006b0c:	20000474 	.word	0x20000474
 8006b10:	20000470 	.word	0x20000470
 8006b14:	e000ed04 	.word	0xe000ed04

08006b18 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006b18:	b580      	push	{r7, lr}
 8006b1a:	b086      	sub	sp, #24
 8006b1c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006b1e:	2300      	movs	r3, #0
 8006b20:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006b22:	4b4e      	ldr	r3, [pc, #312]	; (8006c5c <xTaskIncrementTick+0x144>)
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	f040 808e 	bne.w	8006c48 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006b2c:	4b4c      	ldr	r3, [pc, #304]	; (8006c60 <xTaskIncrementTick+0x148>)
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	3301      	adds	r3, #1
 8006b32:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006b34:	4a4a      	ldr	r2, [pc, #296]	; (8006c60 <xTaskIncrementTick+0x148>)
 8006b36:	693b      	ldr	r3, [r7, #16]
 8006b38:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006b3a:	693b      	ldr	r3, [r7, #16]
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d120      	bne.n	8006b82 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8006b40:	4b48      	ldr	r3, [pc, #288]	; (8006c64 <xTaskIncrementTick+0x14c>)
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d00a      	beq.n	8006b60 <xTaskIncrementTick+0x48>
	__asm volatile
 8006b4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b4e:	f383 8811 	msr	BASEPRI, r3
 8006b52:	f3bf 8f6f 	isb	sy
 8006b56:	f3bf 8f4f 	dsb	sy
 8006b5a:	603b      	str	r3, [r7, #0]
}
 8006b5c:	bf00      	nop
 8006b5e:	e7fe      	b.n	8006b5e <xTaskIncrementTick+0x46>
 8006b60:	4b40      	ldr	r3, [pc, #256]	; (8006c64 <xTaskIncrementTick+0x14c>)
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	60fb      	str	r3, [r7, #12]
 8006b66:	4b40      	ldr	r3, [pc, #256]	; (8006c68 <xTaskIncrementTick+0x150>)
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	4a3e      	ldr	r2, [pc, #248]	; (8006c64 <xTaskIncrementTick+0x14c>)
 8006b6c:	6013      	str	r3, [r2, #0]
 8006b6e:	4a3e      	ldr	r2, [pc, #248]	; (8006c68 <xTaskIncrementTick+0x150>)
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	6013      	str	r3, [r2, #0]
 8006b74:	4b3d      	ldr	r3, [pc, #244]	; (8006c6c <xTaskIncrementTick+0x154>)
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	3301      	adds	r3, #1
 8006b7a:	4a3c      	ldr	r2, [pc, #240]	; (8006c6c <xTaskIncrementTick+0x154>)
 8006b7c:	6013      	str	r3, [r2, #0]
 8006b7e:	f000 faa9 	bl	80070d4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006b82:	4b3b      	ldr	r3, [pc, #236]	; (8006c70 <xTaskIncrementTick+0x158>)
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	693a      	ldr	r2, [r7, #16]
 8006b88:	429a      	cmp	r2, r3
 8006b8a:	d348      	bcc.n	8006c1e <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006b8c:	4b35      	ldr	r3, [pc, #212]	; (8006c64 <xTaskIncrementTick+0x14c>)
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d104      	bne.n	8006ba0 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006b96:	4b36      	ldr	r3, [pc, #216]	; (8006c70 <xTaskIncrementTick+0x158>)
 8006b98:	f04f 32ff 	mov.w	r2, #4294967295
 8006b9c:	601a      	str	r2, [r3, #0]
					break;
 8006b9e:	e03e      	b.n	8006c1e <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006ba0:	4b30      	ldr	r3, [pc, #192]	; (8006c64 <xTaskIncrementTick+0x14c>)
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	68db      	ldr	r3, [r3, #12]
 8006ba6:	68db      	ldr	r3, [r3, #12]
 8006ba8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006baa:	68bb      	ldr	r3, [r7, #8]
 8006bac:	685b      	ldr	r3, [r3, #4]
 8006bae:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006bb0:	693a      	ldr	r2, [r7, #16]
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	429a      	cmp	r2, r3
 8006bb6:	d203      	bcs.n	8006bc0 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006bb8:	4a2d      	ldr	r2, [pc, #180]	; (8006c70 <xTaskIncrementTick+0x158>)
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006bbe:	e02e      	b.n	8006c1e <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006bc0:	68bb      	ldr	r3, [r7, #8]
 8006bc2:	3304      	adds	r3, #4
 8006bc4:	4618      	mov	r0, r3
 8006bc6:	f7fe ff11 	bl	80059ec <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006bca:	68bb      	ldr	r3, [r7, #8]
 8006bcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d004      	beq.n	8006bdc <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006bd2:	68bb      	ldr	r3, [r7, #8]
 8006bd4:	3318      	adds	r3, #24
 8006bd6:	4618      	mov	r0, r3
 8006bd8:	f7fe ff08 	bl	80059ec <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006bdc:	68bb      	ldr	r3, [r7, #8]
 8006bde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006be0:	2201      	movs	r2, #1
 8006be2:	409a      	lsls	r2, r3
 8006be4:	4b23      	ldr	r3, [pc, #140]	; (8006c74 <xTaskIncrementTick+0x15c>)
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	4313      	orrs	r3, r2
 8006bea:	4a22      	ldr	r2, [pc, #136]	; (8006c74 <xTaskIncrementTick+0x15c>)
 8006bec:	6013      	str	r3, [r2, #0]
 8006bee:	68bb      	ldr	r3, [r7, #8]
 8006bf0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006bf2:	4613      	mov	r3, r2
 8006bf4:	009b      	lsls	r3, r3, #2
 8006bf6:	4413      	add	r3, r2
 8006bf8:	009b      	lsls	r3, r3, #2
 8006bfa:	4a1f      	ldr	r2, [pc, #124]	; (8006c78 <xTaskIncrementTick+0x160>)
 8006bfc:	441a      	add	r2, r3
 8006bfe:	68bb      	ldr	r3, [r7, #8]
 8006c00:	3304      	adds	r3, #4
 8006c02:	4619      	mov	r1, r3
 8006c04:	4610      	mov	r0, r2
 8006c06:	f7fe fe96 	bl	8005936 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006c0a:	68bb      	ldr	r3, [r7, #8]
 8006c0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c0e:	4b1b      	ldr	r3, [pc, #108]	; (8006c7c <xTaskIncrementTick+0x164>)
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c14:	429a      	cmp	r2, r3
 8006c16:	d3b9      	bcc.n	8006b8c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8006c18:	2301      	movs	r3, #1
 8006c1a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006c1c:	e7b6      	b.n	8006b8c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006c1e:	4b17      	ldr	r3, [pc, #92]	; (8006c7c <xTaskIncrementTick+0x164>)
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c24:	4914      	ldr	r1, [pc, #80]	; (8006c78 <xTaskIncrementTick+0x160>)
 8006c26:	4613      	mov	r3, r2
 8006c28:	009b      	lsls	r3, r3, #2
 8006c2a:	4413      	add	r3, r2
 8006c2c:	009b      	lsls	r3, r3, #2
 8006c2e:	440b      	add	r3, r1
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	2b01      	cmp	r3, #1
 8006c34:	d901      	bls.n	8006c3a <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8006c36:	2301      	movs	r3, #1
 8006c38:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006c3a:	4b11      	ldr	r3, [pc, #68]	; (8006c80 <xTaskIncrementTick+0x168>)
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d007      	beq.n	8006c52 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8006c42:	2301      	movs	r3, #1
 8006c44:	617b      	str	r3, [r7, #20]
 8006c46:	e004      	b.n	8006c52 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006c48:	4b0e      	ldr	r3, [pc, #56]	; (8006c84 <xTaskIncrementTick+0x16c>)
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	3301      	adds	r3, #1
 8006c4e:	4a0d      	ldr	r2, [pc, #52]	; (8006c84 <xTaskIncrementTick+0x16c>)
 8006c50:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006c52:	697b      	ldr	r3, [r7, #20]
}
 8006c54:	4618      	mov	r0, r3
 8006c56:	3718      	adds	r7, #24
 8006c58:	46bd      	mov	sp, r7
 8006c5a:	bd80      	pop	{r7, pc}
 8006c5c:	20000488 	.word	0x20000488
 8006c60:	20000464 	.word	0x20000464
 8006c64:	20000418 	.word	0x20000418
 8006c68:	2000041c 	.word	0x2000041c
 8006c6c:	20000478 	.word	0x20000478
 8006c70:	20000480 	.word	0x20000480
 8006c74:	20000468 	.word	0x20000468
 8006c78:	20000364 	.word	0x20000364
 8006c7c:	20000360 	.word	0x20000360
 8006c80:	20000474 	.word	0x20000474
 8006c84:	20000470 	.word	0x20000470

08006c88 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006c88:	b480      	push	{r7}
 8006c8a:	b087      	sub	sp, #28
 8006c8c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006c8e:	4b29      	ldr	r3, [pc, #164]	; (8006d34 <vTaskSwitchContext+0xac>)
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d003      	beq.n	8006c9e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006c96:	4b28      	ldr	r3, [pc, #160]	; (8006d38 <vTaskSwitchContext+0xb0>)
 8006c98:	2201      	movs	r2, #1
 8006c9a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006c9c:	e044      	b.n	8006d28 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8006c9e:	4b26      	ldr	r3, [pc, #152]	; (8006d38 <vTaskSwitchContext+0xb0>)
 8006ca0:	2200      	movs	r2, #0
 8006ca2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006ca4:	4b25      	ldr	r3, [pc, #148]	; (8006d3c <vTaskSwitchContext+0xb4>)
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	fab3 f383 	clz	r3, r3
 8006cb0:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8006cb2:	7afb      	ldrb	r3, [r7, #11]
 8006cb4:	f1c3 031f 	rsb	r3, r3, #31
 8006cb8:	617b      	str	r3, [r7, #20]
 8006cba:	4921      	ldr	r1, [pc, #132]	; (8006d40 <vTaskSwitchContext+0xb8>)
 8006cbc:	697a      	ldr	r2, [r7, #20]
 8006cbe:	4613      	mov	r3, r2
 8006cc0:	009b      	lsls	r3, r3, #2
 8006cc2:	4413      	add	r3, r2
 8006cc4:	009b      	lsls	r3, r3, #2
 8006cc6:	440b      	add	r3, r1
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d10a      	bne.n	8006ce4 <vTaskSwitchContext+0x5c>
	__asm volatile
 8006cce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cd2:	f383 8811 	msr	BASEPRI, r3
 8006cd6:	f3bf 8f6f 	isb	sy
 8006cda:	f3bf 8f4f 	dsb	sy
 8006cde:	607b      	str	r3, [r7, #4]
}
 8006ce0:	bf00      	nop
 8006ce2:	e7fe      	b.n	8006ce2 <vTaskSwitchContext+0x5a>
 8006ce4:	697a      	ldr	r2, [r7, #20]
 8006ce6:	4613      	mov	r3, r2
 8006ce8:	009b      	lsls	r3, r3, #2
 8006cea:	4413      	add	r3, r2
 8006cec:	009b      	lsls	r3, r3, #2
 8006cee:	4a14      	ldr	r2, [pc, #80]	; (8006d40 <vTaskSwitchContext+0xb8>)
 8006cf0:	4413      	add	r3, r2
 8006cf2:	613b      	str	r3, [r7, #16]
 8006cf4:	693b      	ldr	r3, [r7, #16]
 8006cf6:	685b      	ldr	r3, [r3, #4]
 8006cf8:	685a      	ldr	r2, [r3, #4]
 8006cfa:	693b      	ldr	r3, [r7, #16]
 8006cfc:	605a      	str	r2, [r3, #4]
 8006cfe:	693b      	ldr	r3, [r7, #16]
 8006d00:	685a      	ldr	r2, [r3, #4]
 8006d02:	693b      	ldr	r3, [r7, #16]
 8006d04:	3308      	adds	r3, #8
 8006d06:	429a      	cmp	r2, r3
 8006d08:	d104      	bne.n	8006d14 <vTaskSwitchContext+0x8c>
 8006d0a:	693b      	ldr	r3, [r7, #16]
 8006d0c:	685b      	ldr	r3, [r3, #4]
 8006d0e:	685a      	ldr	r2, [r3, #4]
 8006d10:	693b      	ldr	r3, [r7, #16]
 8006d12:	605a      	str	r2, [r3, #4]
 8006d14:	693b      	ldr	r3, [r7, #16]
 8006d16:	685b      	ldr	r3, [r3, #4]
 8006d18:	68db      	ldr	r3, [r3, #12]
 8006d1a:	4a0a      	ldr	r2, [pc, #40]	; (8006d44 <vTaskSwitchContext+0xbc>)
 8006d1c:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006d1e:	4b09      	ldr	r3, [pc, #36]	; (8006d44 <vTaskSwitchContext+0xbc>)
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	334c      	adds	r3, #76	; 0x4c
 8006d24:	4a08      	ldr	r2, [pc, #32]	; (8006d48 <vTaskSwitchContext+0xc0>)
 8006d26:	6013      	str	r3, [r2, #0]
}
 8006d28:	bf00      	nop
 8006d2a:	371c      	adds	r7, #28
 8006d2c:	46bd      	mov	sp, r7
 8006d2e:	bc80      	pop	{r7}
 8006d30:	4770      	bx	lr
 8006d32:	bf00      	nop
 8006d34:	20000488 	.word	0x20000488
 8006d38:	20000474 	.word	0x20000474
 8006d3c:	20000468 	.word	0x20000468
 8006d40:	20000364 	.word	0x20000364
 8006d44:	20000360 	.word	0x20000360
 8006d48:	20000010 	.word	0x20000010

08006d4c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006d4c:	b580      	push	{r7, lr}
 8006d4e:	b084      	sub	sp, #16
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	6078      	str	r0, [r7, #4]
 8006d54:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d10a      	bne.n	8006d72 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8006d5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d60:	f383 8811 	msr	BASEPRI, r3
 8006d64:	f3bf 8f6f 	isb	sy
 8006d68:	f3bf 8f4f 	dsb	sy
 8006d6c:	60fb      	str	r3, [r7, #12]
}
 8006d6e:	bf00      	nop
 8006d70:	e7fe      	b.n	8006d70 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006d72:	4b07      	ldr	r3, [pc, #28]	; (8006d90 <vTaskPlaceOnEventList+0x44>)
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	3318      	adds	r3, #24
 8006d78:	4619      	mov	r1, r3
 8006d7a:	6878      	ldr	r0, [r7, #4]
 8006d7c:	f7fe fdfe 	bl	800597c <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006d80:	2101      	movs	r1, #1
 8006d82:	6838      	ldr	r0, [r7, #0]
 8006d84:	f000 fb82 	bl	800748c <prvAddCurrentTaskToDelayedList>
}
 8006d88:	bf00      	nop
 8006d8a:	3710      	adds	r7, #16
 8006d8c:	46bd      	mov	sp, r7
 8006d8e:	bd80      	pop	{r7, pc}
 8006d90:	20000360 	.word	0x20000360

08006d94 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006d94:	b580      	push	{r7, lr}
 8006d96:	b086      	sub	sp, #24
 8006d98:	af00      	add	r7, sp, #0
 8006d9a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	68db      	ldr	r3, [r3, #12]
 8006da0:	68db      	ldr	r3, [r3, #12]
 8006da2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006da4:	693b      	ldr	r3, [r7, #16]
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d10a      	bne.n	8006dc0 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8006daa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dae:	f383 8811 	msr	BASEPRI, r3
 8006db2:	f3bf 8f6f 	isb	sy
 8006db6:	f3bf 8f4f 	dsb	sy
 8006dba:	60fb      	str	r3, [r7, #12]
}
 8006dbc:	bf00      	nop
 8006dbe:	e7fe      	b.n	8006dbe <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006dc0:	693b      	ldr	r3, [r7, #16]
 8006dc2:	3318      	adds	r3, #24
 8006dc4:	4618      	mov	r0, r3
 8006dc6:	f7fe fe11 	bl	80059ec <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006dca:	4b1d      	ldr	r3, [pc, #116]	; (8006e40 <xTaskRemoveFromEventList+0xac>)
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d11c      	bne.n	8006e0c <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006dd2:	693b      	ldr	r3, [r7, #16]
 8006dd4:	3304      	adds	r3, #4
 8006dd6:	4618      	mov	r0, r3
 8006dd8:	f7fe fe08 	bl	80059ec <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006ddc:	693b      	ldr	r3, [r7, #16]
 8006dde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006de0:	2201      	movs	r2, #1
 8006de2:	409a      	lsls	r2, r3
 8006de4:	4b17      	ldr	r3, [pc, #92]	; (8006e44 <xTaskRemoveFromEventList+0xb0>)
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	4313      	orrs	r3, r2
 8006dea:	4a16      	ldr	r2, [pc, #88]	; (8006e44 <xTaskRemoveFromEventList+0xb0>)
 8006dec:	6013      	str	r3, [r2, #0]
 8006dee:	693b      	ldr	r3, [r7, #16]
 8006df0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006df2:	4613      	mov	r3, r2
 8006df4:	009b      	lsls	r3, r3, #2
 8006df6:	4413      	add	r3, r2
 8006df8:	009b      	lsls	r3, r3, #2
 8006dfa:	4a13      	ldr	r2, [pc, #76]	; (8006e48 <xTaskRemoveFromEventList+0xb4>)
 8006dfc:	441a      	add	r2, r3
 8006dfe:	693b      	ldr	r3, [r7, #16]
 8006e00:	3304      	adds	r3, #4
 8006e02:	4619      	mov	r1, r3
 8006e04:	4610      	mov	r0, r2
 8006e06:	f7fe fd96 	bl	8005936 <vListInsertEnd>
 8006e0a:	e005      	b.n	8006e18 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006e0c:	693b      	ldr	r3, [r7, #16]
 8006e0e:	3318      	adds	r3, #24
 8006e10:	4619      	mov	r1, r3
 8006e12:	480e      	ldr	r0, [pc, #56]	; (8006e4c <xTaskRemoveFromEventList+0xb8>)
 8006e14:	f7fe fd8f 	bl	8005936 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006e18:	693b      	ldr	r3, [r7, #16]
 8006e1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e1c:	4b0c      	ldr	r3, [pc, #48]	; (8006e50 <xTaskRemoveFromEventList+0xbc>)
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e22:	429a      	cmp	r2, r3
 8006e24:	d905      	bls.n	8006e32 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006e26:	2301      	movs	r3, #1
 8006e28:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006e2a:	4b0a      	ldr	r3, [pc, #40]	; (8006e54 <xTaskRemoveFromEventList+0xc0>)
 8006e2c:	2201      	movs	r2, #1
 8006e2e:	601a      	str	r2, [r3, #0]
 8006e30:	e001      	b.n	8006e36 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8006e32:	2300      	movs	r3, #0
 8006e34:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006e36:	697b      	ldr	r3, [r7, #20]
}
 8006e38:	4618      	mov	r0, r3
 8006e3a:	3718      	adds	r7, #24
 8006e3c:	46bd      	mov	sp, r7
 8006e3e:	bd80      	pop	{r7, pc}
 8006e40:	20000488 	.word	0x20000488
 8006e44:	20000468 	.word	0x20000468
 8006e48:	20000364 	.word	0x20000364
 8006e4c:	20000420 	.word	0x20000420
 8006e50:	20000360 	.word	0x20000360
 8006e54:	20000474 	.word	0x20000474

08006e58 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006e58:	b480      	push	{r7}
 8006e5a:	b083      	sub	sp, #12
 8006e5c:	af00      	add	r7, sp, #0
 8006e5e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006e60:	4b06      	ldr	r3, [pc, #24]	; (8006e7c <vTaskInternalSetTimeOutState+0x24>)
 8006e62:	681a      	ldr	r2, [r3, #0]
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006e68:	4b05      	ldr	r3, [pc, #20]	; (8006e80 <vTaskInternalSetTimeOutState+0x28>)
 8006e6a:	681a      	ldr	r2, [r3, #0]
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	605a      	str	r2, [r3, #4]
}
 8006e70:	bf00      	nop
 8006e72:	370c      	adds	r7, #12
 8006e74:	46bd      	mov	sp, r7
 8006e76:	bc80      	pop	{r7}
 8006e78:	4770      	bx	lr
 8006e7a:	bf00      	nop
 8006e7c:	20000478 	.word	0x20000478
 8006e80:	20000464 	.word	0x20000464

08006e84 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006e84:	b580      	push	{r7, lr}
 8006e86:	b088      	sub	sp, #32
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	6078      	str	r0, [r7, #4]
 8006e8c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d10a      	bne.n	8006eaa <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8006e94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e98:	f383 8811 	msr	BASEPRI, r3
 8006e9c:	f3bf 8f6f 	isb	sy
 8006ea0:	f3bf 8f4f 	dsb	sy
 8006ea4:	613b      	str	r3, [r7, #16]
}
 8006ea6:	bf00      	nop
 8006ea8:	e7fe      	b.n	8006ea8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006eaa:	683b      	ldr	r3, [r7, #0]
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d10a      	bne.n	8006ec6 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8006eb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006eb4:	f383 8811 	msr	BASEPRI, r3
 8006eb8:	f3bf 8f6f 	isb	sy
 8006ebc:	f3bf 8f4f 	dsb	sy
 8006ec0:	60fb      	str	r3, [r7, #12]
}
 8006ec2:	bf00      	nop
 8006ec4:	e7fe      	b.n	8006ec4 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8006ec6:	f000 fc39 	bl	800773c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006eca:	4b1d      	ldr	r3, [pc, #116]	; (8006f40 <xTaskCheckForTimeOut+0xbc>)
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	685b      	ldr	r3, [r3, #4]
 8006ed4:	69ba      	ldr	r2, [r7, #24]
 8006ed6:	1ad3      	subs	r3, r2, r3
 8006ed8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006eda:	683b      	ldr	r3, [r7, #0]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ee2:	d102      	bne.n	8006eea <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006ee4:	2300      	movs	r3, #0
 8006ee6:	61fb      	str	r3, [r7, #28]
 8006ee8:	e023      	b.n	8006f32 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681a      	ldr	r2, [r3, #0]
 8006eee:	4b15      	ldr	r3, [pc, #84]	; (8006f44 <xTaskCheckForTimeOut+0xc0>)
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	429a      	cmp	r2, r3
 8006ef4:	d007      	beq.n	8006f06 <xTaskCheckForTimeOut+0x82>
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	685b      	ldr	r3, [r3, #4]
 8006efa:	69ba      	ldr	r2, [r7, #24]
 8006efc:	429a      	cmp	r2, r3
 8006efe:	d302      	bcc.n	8006f06 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006f00:	2301      	movs	r3, #1
 8006f02:	61fb      	str	r3, [r7, #28]
 8006f04:	e015      	b.n	8006f32 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006f06:	683b      	ldr	r3, [r7, #0]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	697a      	ldr	r2, [r7, #20]
 8006f0c:	429a      	cmp	r2, r3
 8006f0e:	d20b      	bcs.n	8006f28 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006f10:	683b      	ldr	r3, [r7, #0]
 8006f12:	681a      	ldr	r2, [r3, #0]
 8006f14:	697b      	ldr	r3, [r7, #20]
 8006f16:	1ad2      	subs	r2, r2, r3
 8006f18:	683b      	ldr	r3, [r7, #0]
 8006f1a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006f1c:	6878      	ldr	r0, [r7, #4]
 8006f1e:	f7ff ff9b 	bl	8006e58 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006f22:	2300      	movs	r3, #0
 8006f24:	61fb      	str	r3, [r7, #28]
 8006f26:	e004      	b.n	8006f32 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8006f28:	683b      	ldr	r3, [r7, #0]
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006f2e:	2301      	movs	r3, #1
 8006f30:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006f32:	f000 fc33 	bl	800779c <vPortExitCritical>

	return xReturn;
 8006f36:	69fb      	ldr	r3, [r7, #28]
}
 8006f38:	4618      	mov	r0, r3
 8006f3a:	3720      	adds	r7, #32
 8006f3c:	46bd      	mov	sp, r7
 8006f3e:	bd80      	pop	{r7, pc}
 8006f40:	20000464 	.word	0x20000464
 8006f44:	20000478 	.word	0x20000478

08006f48 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006f48:	b480      	push	{r7}
 8006f4a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006f4c:	4b03      	ldr	r3, [pc, #12]	; (8006f5c <vTaskMissedYield+0x14>)
 8006f4e:	2201      	movs	r2, #1
 8006f50:	601a      	str	r2, [r3, #0]
}
 8006f52:	bf00      	nop
 8006f54:	46bd      	mov	sp, r7
 8006f56:	bc80      	pop	{r7}
 8006f58:	4770      	bx	lr
 8006f5a:	bf00      	nop
 8006f5c:	20000474 	.word	0x20000474

08006f60 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006f60:	b580      	push	{r7, lr}
 8006f62:	b082      	sub	sp, #8
 8006f64:	af00      	add	r7, sp, #0
 8006f66:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006f68:	f000 f852 	bl	8007010 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006f6c:	4b06      	ldr	r3, [pc, #24]	; (8006f88 <prvIdleTask+0x28>)
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	2b01      	cmp	r3, #1
 8006f72:	d9f9      	bls.n	8006f68 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006f74:	4b05      	ldr	r3, [pc, #20]	; (8006f8c <prvIdleTask+0x2c>)
 8006f76:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006f7a:	601a      	str	r2, [r3, #0]
 8006f7c:	f3bf 8f4f 	dsb	sy
 8006f80:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006f84:	e7f0      	b.n	8006f68 <prvIdleTask+0x8>
 8006f86:	bf00      	nop
 8006f88:	20000364 	.word	0x20000364
 8006f8c:	e000ed04 	.word	0xe000ed04

08006f90 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006f90:	b580      	push	{r7, lr}
 8006f92:	b082      	sub	sp, #8
 8006f94:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006f96:	2300      	movs	r3, #0
 8006f98:	607b      	str	r3, [r7, #4]
 8006f9a:	e00c      	b.n	8006fb6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006f9c:	687a      	ldr	r2, [r7, #4]
 8006f9e:	4613      	mov	r3, r2
 8006fa0:	009b      	lsls	r3, r3, #2
 8006fa2:	4413      	add	r3, r2
 8006fa4:	009b      	lsls	r3, r3, #2
 8006fa6:	4a12      	ldr	r2, [pc, #72]	; (8006ff0 <prvInitialiseTaskLists+0x60>)
 8006fa8:	4413      	add	r3, r2
 8006faa:	4618      	mov	r0, r3
 8006fac:	f7fe fc98 	bl	80058e0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	3301      	adds	r3, #1
 8006fb4:	607b      	str	r3, [r7, #4]
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	2b06      	cmp	r3, #6
 8006fba:	d9ef      	bls.n	8006f9c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006fbc:	480d      	ldr	r0, [pc, #52]	; (8006ff4 <prvInitialiseTaskLists+0x64>)
 8006fbe:	f7fe fc8f 	bl	80058e0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006fc2:	480d      	ldr	r0, [pc, #52]	; (8006ff8 <prvInitialiseTaskLists+0x68>)
 8006fc4:	f7fe fc8c 	bl	80058e0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006fc8:	480c      	ldr	r0, [pc, #48]	; (8006ffc <prvInitialiseTaskLists+0x6c>)
 8006fca:	f7fe fc89 	bl	80058e0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006fce:	480c      	ldr	r0, [pc, #48]	; (8007000 <prvInitialiseTaskLists+0x70>)
 8006fd0:	f7fe fc86 	bl	80058e0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006fd4:	480b      	ldr	r0, [pc, #44]	; (8007004 <prvInitialiseTaskLists+0x74>)
 8006fd6:	f7fe fc83 	bl	80058e0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006fda:	4b0b      	ldr	r3, [pc, #44]	; (8007008 <prvInitialiseTaskLists+0x78>)
 8006fdc:	4a05      	ldr	r2, [pc, #20]	; (8006ff4 <prvInitialiseTaskLists+0x64>)
 8006fde:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006fe0:	4b0a      	ldr	r3, [pc, #40]	; (800700c <prvInitialiseTaskLists+0x7c>)
 8006fe2:	4a05      	ldr	r2, [pc, #20]	; (8006ff8 <prvInitialiseTaskLists+0x68>)
 8006fe4:	601a      	str	r2, [r3, #0]
}
 8006fe6:	bf00      	nop
 8006fe8:	3708      	adds	r7, #8
 8006fea:	46bd      	mov	sp, r7
 8006fec:	bd80      	pop	{r7, pc}
 8006fee:	bf00      	nop
 8006ff0:	20000364 	.word	0x20000364
 8006ff4:	200003f0 	.word	0x200003f0
 8006ff8:	20000404 	.word	0x20000404
 8006ffc:	20000420 	.word	0x20000420
 8007000:	20000434 	.word	0x20000434
 8007004:	2000044c 	.word	0x2000044c
 8007008:	20000418 	.word	0x20000418
 800700c:	2000041c 	.word	0x2000041c

08007010 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007010:	b580      	push	{r7, lr}
 8007012:	b082      	sub	sp, #8
 8007014:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007016:	e019      	b.n	800704c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007018:	f000 fb90 	bl	800773c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800701c:	4b10      	ldr	r3, [pc, #64]	; (8007060 <prvCheckTasksWaitingTermination+0x50>)
 800701e:	68db      	ldr	r3, [r3, #12]
 8007020:	68db      	ldr	r3, [r3, #12]
 8007022:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	3304      	adds	r3, #4
 8007028:	4618      	mov	r0, r3
 800702a:	f7fe fcdf 	bl	80059ec <uxListRemove>
				--uxCurrentNumberOfTasks;
 800702e:	4b0d      	ldr	r3, [pc, #52]	; (8007064 <prvCheckTasksWaitingTermination+0x54>)
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	3b01      	subs	r3, #1
 8007034:	4a0b      	ldr	r2, [pc, #44]	; (8007064 <prvCheckTasksWaitingTermination+0x54>)
 8007036:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007038:	4b0b      	ldr	r3, [pc, #44]	; (8007068 <prvCheckTasksWaitingTermination+0x58>)
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	3b01      	subs	r3, #1
 800703e:	4a0a      	ldr	r2, [pc, #40]	; (8007068 <prvCheckTasksWaitingTermination+0x58>)
 8007040:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007042:	f000 fbab 	bl	800779c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007046:	6878      	ldr	r0, [r7, #4]
 8007048:	f000 f810 	bl	800706c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800704c:	4b06      	ldr	r3, [pc, #24]	; (8007068 <prvCheckTasksWaitingTermination+0x58>)
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	2b00      	cmp	r3, #0
 8007052:	d1e1      	bne.n	8007018 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007054:	bf00      	nop
 8007056:	bf00      	nop
 8007058:	3708      	adds	r7, #8
 800705a:	46bd      	mov	sp, r7
 800705c:	bd80      	pop	{r7, pc}
 800705e:	bf00      	nop
 8007060:	20000434 	.word	0x20000434
 8007064:	20000460 	.word	0x20000460
 8007068:	20000448 	.word	0x20000448

0800706c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800706c:	b580      	push	{r7, lr}
 800706e:	b084      	sub	sp, #16
 8007070:	af00      	add	r7, sp, #0
 8007072:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	334c      	adds	r3, #76	; 0x4c
 8007078:	4618      	mov	r0, r3
 800707a:	f000 fef1 	bl	8007e60 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8007084:	2b00      	cmp	r3, #0
 8007086:	d108      	bne.n	800709a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800708c:	4618      	mov	r0, r3
 800708e:	f000 fd21 	bl	8007ad4 <vPortFree>
				vPortFree( pxTCB );
 8007092:	6878      	ldr	r0, [r7, #4]
 8007094:	f000 fd1e 	bl	8007ad4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007098:	e018      	b.n	80070cc <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 80070a0:	2b01      	cmp	r3, #1
 80070a2:	d103      	bne.n	80070ac <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80070a4:	6878      	ldr	r0, [r7, #4]
 80070a6:	f000 fd15 	bl	8007ad4 <vPortFree>
	}
 80070aa:	e00f      	b.n	80070cc <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 80070b2:	2b02      	cmp	r3, #2
 80070b4:	d00a      	beq.n	80070cc <prvDeleteTCB+0x60>
	__asm volatile
 80070b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070ba:	f383 8811 	msr	BASEPRI, r3
 80070be:	f3bf 8f6f 	isb	sy
 80070c2:	f3bf 8f4f 	dsb	sy
 80070c6:	60fb      	str	r3, [r7, #12]
}
 80070c8:	bf00      	nop
 80070ca:	e7fe      	b.n	80070ca <prvDeleteTCB+0x5e>
	}
 80070cc:	bf00      	nop
 80070ce:	3710      	adds	r7, #16
 80070d0:	46bd      	mov	sp, r7
 80070d2:	bd80      	pop	{r7, pc}

080070d4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80070d4:	b480      	push	{r7}
 80070d6:	b083      	sub	sp, #12
 80070d8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80070da:	4b0c      	ldr	r3, [pc, #48]	; (800710c <prvResetNextTaskUnblockTime+0x38>)
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d104      	bne.n	80070ee <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80070e4:	4b0a      	ldr	r3, [pc, #40]	; (8007110 <prvResetNextTaskUnblockTime+0x3c>)
 80070e6:	f04f 32ff 	mov.w	r2, #4294967295
 80070ea:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80070ec:	e008      	b.n	8007100 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80070ee:	4b07      	ldr	r3, [pc, #28]	; (800710c <prvResetNextTaskUnblockTime+0x38>)
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	68db      	ldr	r3, [r3, #12]
 80070f4:	68db      	ldr	r3, [r3, #12]
 80070f6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	685b      	ldr	r3, [r3, #4]
 80070fc:	4a04      	ldr	r2, [pc, #16]	; (8007110 <prvResetNextTaskUnblockTime+0x3c>)
 80070fe:	6013      	str	r3, [r2, #0]
}
 8007100:	bf00      	nop
 8007102:	370c      	adds	r7, #12
 8007104:	46bd      	mov	sp, r7
 8007106:	bc80      	pop	{r7}
 8007108:	4770      	bx	lr
 800710a:	bf00      	nop
 800710c:	20000418 	.word	0x20000418
 8007110:	20000480 	.word	0x20000480

08007114 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007114:	b480      	push	{r7}
 8007116:	b083      	sub	sp, #12
 8007118:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800711a:	4b0b      	ldr	r3, [pc, #44]	; (8007148 <xTaskGetSchedulerState+0x34>)
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	2b00      	cmp	r3, #0
 8007120:	d102      	bne.n	8007128 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007122:	2301      	movs	r3, #1
 8007124:	607b      	str	r3, [r7, #4]
 8007126:	e008      	b.n	800713a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007128:	4b08      	ldr	r3, [pc, #32]	; (800714c <xTaskGetSchedulerState+0x38>)
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	2b00      	cmp	r3, #0
 800712e:	d102      	bne.n	8007136 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007130:	2302      	movs	r3, #2
 8007132:	607b      	str	r3, [r7, #4]
 8007134:	e001      	b.n	800713a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007136:	2300      	movs	r3, #0
 8007138:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800713a:	687b      	ldr	r3, [r7, #4]
	}
 800713c:	4618      	mov	r0, r3
 800713e:	370c      	adds	r7, #12
 8007140:	46bd      	mov	sp, r7
 8007142:	bc80      	pop	{r7}
 8007144:	4770      	bx	lr
 8007146:	bf00      	nop
 8007148:	2000046c 	.word	0x2000046c
 800714c:	20000488 	.word	0x20000488

08007150 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8007150:	b580      	push	{r7, lr}
 8007152:	b084      	sub	sp, #16
 8007154:	af00      	add	r7, sp, #0
 8007156:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800715c:	2300      	movs	r3, #0
 800715e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	2b00      	cmp	r3, #0
 8007164:	d05e      	beq.n	8007224 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8007166:	68bb      	ldr	r3, [r7, #8]
 8007168:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800716a:	4b31      	ldr	r3, [pc, #196]	; (8007230 <xTaskPriorityInherit+0xe0>)
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007170:	429a      	cmp	r2, r3
 8007172:	d24e      	bcs.n	8007212 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007174:	68bb      	ldr	r3, [r7, #8]
 8007176:	699b      	ldr	r3, [r3, #24]
 8007178:	2b00      	cmp	r3, #0
 800717a:	db06      	blt.n	800718a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800717c:	4b2c      	ldr	r3, [pc, #176]	; (8007230 <xTaskPriorityInherit+0xe0>)
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007182:	f1c3 0207 	rsb	r2, r3, #7
 8007186:	68bb      	ldr	r3, [r7, #8]
 8007188:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800718a:	68bb      	ldr	r3, [r7, #8]
 800718c:	6959      	ldr	r1, [r3, #20]
 800718e:	68bb      	ldr	r3, [r7, #8]
 8007190:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007192:	4613      	mov	r3, r2
 8007194:	009b      	lsls	r3, r3, #2
 8007196:	4413      	add	r3, r2
 8007198:	009b      	lsls	r3, r3, #2
 800719a:	4a26      	ldr	r2, [pc, #152]	; (8007234 <xTaskPriorityInherit+0xe4>)
 800719c:	4413      	add	r3, r2
 800719e:	4299      	cmp	r1, r3
 80071a0:	d12f      	bne.n	8007202 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80071a2:	68bb      	ldr	r3, [r7, #8]
 80071a4:	3304      	adds	r3, #4
 80071a6:	4618      	mov	r0, r3
 80071a8:	f7fe fc20 	bl	80059ec <uxListRemove>
 80071ac:	4603      	mov	r3, r0
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d10a      	bne.n	80071c8 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 80071b2:	68bb      	ldr	r3, [r7, #8]
 80071b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071b6:	2201      	movs	r2, #1
 80071b8:	fa02 f303 	lsl.w	r3, r2, r3
 80071bc:	43da      	mvns	r2, r3
 80071be:	4b1e      	ldr	r3, [pc, #120]	; (8007238 <xTaskPriorityInherit+0xe8>)
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	4013      	ands	r3, r2
 80071c4:	4a1c      	ldr	r2, [pc, #112]	; (8007238 <xTaskPriorityInherit+0xe8>)
 80071c6:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80071c8:	4b19      	ldr	r3, [pc, #100]	; (8007230 <xTaskPriorityInherit+0xe0>)
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071ce:	68bb      	ldr	r3, [r7, #8]
 80071d0:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80071d2:	68bb      	ldr	r3, [r7, #8]
 80071d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071d6:	2201      	movs	r2, #1
 80071d8:	409a      	lsls	r2, r3
 80071da:	4b17      	ldr	r3, [pc, #92]	; (8007238 <xTaskPriorityInherit+0xe8>)
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	4313      	orrs	r3, r2
 80071e0:	4a15      	ldr	r2, [pc, #84]	; (8007238 <xTaskPriorityInherit+0xe8>)
 80071e2:	6013      	str	r3, [r2, #0]
 80071e4:	68bb      	ldr	r3, [r7, #8]
 80071e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071e8:	4613      	mov	r3, r2
 80071ea:	009b      	lsls	r3, r3, #2
 80071ec:	4413      	add	r3, r2
 80071ee:	009b      	lsls	r3, r3, #2
 80071f0:	4a10      	ldr	r2, [pc, #64]	; (8007234 <xTaskPriorityInherit+0xe4>)
 80071f2:	441a      	add	r2, r3
 80071f4:	68bb      	ldr	r3, [r7, #8]
 80071f6:	3304      	adds	r3, #4
 80071f8:	4619      	mov	r1, r3
 80071fa:	4610      	mov	r0, r2
 80071fc:	f7fe fb9b 	bl	8005936 <vListInsertEnd>
 8007200:	e004      	b.n	800720c <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007202:	4b0b      	ldr	r3, [pc, #44]	; (8007230 <xTaskPriorityInherit+0xe0>)
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007208:	68bb      	ldr	r3, [r7, #8]
 800720a:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800720c:	2301      	movs	r3, #1
 800720e:	60fb      	str	r3, [r7, #12]
 8007210:	e008      	b.n	8007224 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8007212:	68bb      	ldr	r3, [r7, #8]
 8007214:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007216:	4b06      	ldr	r3, [pc, #24]	; (8007230 <xTaskPriorityInherit+0xe0>)
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800721c:	429a      	cmp	r2, r3
 800721e:	d201      	bcs.n	8007224 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8007220:	2301      	movs	r3, #1
 8007222:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007224:	68fb      	ldr	r3, [r7, #12]
	}
 8007226:	4618      	mov	r0, r3
 8007228:	3710      	adds	r7, #16
 800722a:	46bd      	mov	sp, r7
 800722c:	bd80      	pop	{r7, pc}
 800722e:	bf00      	nop
 8007230:	20000360 	.word	0x20000360
 8007234:	20000364 	.word	0x20000364
 8007238:	20000468 	.word	0x20000468

0800723c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800723c:	b580      	push	{r7, lr}
 800723e:	b086      	sub	sp, #24
 8007240:	af00      	add	r7, sp, #0
 8007242:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007248:	2300      	movs	r3, #0
 800724a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	2b00      	cmp	r3, #0
 8007250:	d06e      	beq.n	8007330 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007252:	4b3a      	ldr	r3, [pc, #232]	; (800733c <xTaskPriorityDisinherit+0x100>)
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	693a      	ldr	r2, [r7, #16]
 8007258:	429a      	cmp	r2, r3
 800725a:	d00a      	beq.n	8007272 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800725c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007260:	f383 8811 	msr	BASEPRI, r3
 8007264:	f3bf 8f6f 	isb	sy
 8007268:	f3bf 8f4f 	dsb	sy
 800726c:	60fb      	str	r3, [r7, #12]
}
 800726e:	bf00      	nop
 8007270:	e7fe      	b.n	8007270 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007272:	693b      	ldr	r3, [r7, #16]
 8007274:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007276:	2b00      	cmp	r3, #0
 8007278:	d10a      	bne.n	8007290 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800727a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800727e:	f383 8811 	msr	BASEPRI, r3
 8007282:	f3bf 8f6f 	isb	sy
 8007286:	f3bf 8f4f 	dsb	sy
 800728a:	60bb      	str	r3, [r7, #8]
}
 800728c:	bf00      	nop
 800728e:	e7fe      	b.n	800728e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8007290:	693b      	ldr	r3, [r7, #16]
 8007292:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007294:	1e5a      	subs	r2, r3, #1
 8007296:	693b      	ldr	r3, [r7, #16]
 8007298:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800729a:	693b      	ldr	r3, [r7, #16]
 800729c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800729e:	693b      	ldr	r3, [r7, #16]
 80072a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80072a2:	429a      	cmp	r2, r3
 80072a4:	d044      	beq.n	8007330 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80072a6:	693b      	ldr	r3, [r7, #16]
 80072a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d140      	bne.n	8007330 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80072ae:	693b      	ldr	r3, [r7, #16]
 80072b0:	3304      	adds	r3, #4
 80072b2:	4618      	mov	r0, r3
 80072b4:	f7fe fb9a 	bl	80059ec <uxListRemove>
 80072b8:	4603      	mov	r3, r0
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d115      	bne.n	80072ea <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80072be:	693b      	ldr	r3, [r7, #16]
 80072c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072c2:	491f      	ldr	r1, [pc, #124]	; (8007340 <xTaskPriorityDisinherit+0x104>)
 80072c4:	4613      	mov	r3, r2
 80072c6:	009b      	lsls	r3, r3, #2
 80072c8:	4413      	add	r3, r2
 80072ca:	009b      	lsls	r3, r3, #2
 80072cc:	440b      	add	r3, r1
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d10a      	bne.n	80072ea <xTaskPriorityDisinherit+0xae>
 80072d4:	693b      	ldr	r3, [r7, #16]
 80072d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072d8:	2201      	movs	r2, #1
 80072da:	fa02 f303 	lsl.w	r3, r2, r3
 80072de:	43da      	mvns	r2, r3
 80072e0:	4b18      	ldr	r3, [pc, #96]	; (8007344 <xTaskPriorityDisinherit+0x108>)
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	4013      	ands	r3, r2
 80072e6:	4a17      	ldr	r2, [pc, #92]	; (8007344 <xTaskPriorityDisinherit+0x108>)
 80072e8:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80072ea:	693b      	ldr	r3, [r7, #16]
 80072ec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80072ee:	693b      	ldr	r3, [r7, #16]
 80072f0:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80072f2:	693b      	ldr	r3, [r7, #16]
 80072f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072f6:	f1c3 0207 	rsb	r2, r3, #7
 80072fa:	693b      	ldr	r3, [r7, #16]
 80072fc:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80072fe:	693b      	ldr	r3, [r7, #16]
 8007300:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007302:	2201      	movs	r2, #1
 8007304:	409a      	lsls	r2, r3
 8007306:	4b0f      	ldr	r3, [pc, #60]	; (8007344 <xTaskPriorityDisinherit+0x108>)
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	4313      	orrs	r3, r2
 800730c:	4a0d      	ldr	r2, [pc, #52]	; (8007344 <xTaskPriorityDisinherit+0x108>)
 800730e:	6013      	str	r3, [r2, #0]
 8007310:	693b      	ldr	r3, [r7, #16]
 8007312:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007314:	4613      	mov	r3, r2
 8007316:	009b      	lsls	r3, r3, #2
 8007318:	4413      	add	r3, r2
 800731a:	009b      	lsls	r3, r3, #2
 800731c:	4a08      	ldr	r2, [pc, #32]	; (8007340 <xTaskPriorityDisinherit+0x104>)
 800731e:	441a      	add	r2, r3
 8007320:	693b      	ldr	r3, [r7, #16]
 8007322:	3304      	adds	r3, #4
 8007324:	4619      	mov	r1, r3
 8007326:	4610      	mov	r0, r2
 8007328:	f7fe fb05 	bl	8005936 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800732c:	2301      	movs	r3, #1
 800732e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007330:	697b      	ldr	r3, [r7, #20]
	}
 8007332:	4618      	mov	r0, r3
 8007334:	3718      	adds	r7, #24
 8007336:	46bd      	mov	sp, r7
 8007338:	bd80      	pop	{r7, pc}
 800733a:	bf00      	nop
 800733c:	20000360 	.word	0x20000360
 8007340:	20000364 	.word	0x20000364
 8007344:	20000468 	.word	0x20000468

08007348 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8007348:	b580      	push	{r7, lr}
 800734a:	b088      	sub	sp, #32
 800734c:	af00      	add	r7, sp, #0
 800734e:	6078      	str	r0, [r7, #4]
 8007350:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8007356:	2301      	movs	r3, #1
 8007358:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	2b00      	cmp	r3, #0
 800735e:	d077      	beq.n	8007450 <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8007360:	69bb      	ldr	r3, [r7, #24]
 8007362:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007364:	2b00      	cmp	r3, #0
 8007366:	d10a      	bne.n	800737e <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8007368:	f04f 0350 	mov.w	r3, #80	; 0x50
 800736c:	f383 8811 	msr	BASEPRI, r3
 8007370:	f3bf 8f6f 	isb	sy
 8007374:	f3bf 8f4f 	dsb	sy
 8007378:	60fb      	str	r3, [r7, #12]
}
 800737a:	bf00      	nop
 800737c:	e7fe      	b.n	800737c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800737e:	69bb      	ldr	r3, [r7, #24]
 8007380:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007382:	683a      	ldr	r2, [r7, #0]
 8007384:	429a      	cmp	r2, r3
 8007386:	d902      	bls.n	800738e <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8007388:	683b      	ldr	r3, [r7, #0]
 800738a:	61fb      	str	r3, [r7, #28]
 800738c:	e002      	b.n	8007394 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800738e:	69bb      	ldr	r3, [r7, #24]
 8007390:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007392:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8007394:	69bb      	ldr	r3, [r7, #24]
 8007396:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007398:	69fa      	ldr	r2, [r7, #28]
 800739a:	429a      	cmp	r2, r3
 800739c:	d058      	beq.n	8007450 <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800739e:	69bb      	ldr	r3, [r7, #24]
 80073a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80073a2:	697a      	ldr	r2, [r7, #20]
 80073a4:	429a      	cmp	r2, r3
 80073a6:	d153      	bne.n	8007450 <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80073a8:	4b2b      	ldr	r3, [pc, #172]	; (8007458 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	69ba      	ldr	r2, [r7, #24]
 80073ae:	429a      	cmp	r2, r3
 80073b0:	d10a      	bne.n	80073c8 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 80073b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073b6:	f383 8811 	msr	BASEPRI, r3
 80073ba:	f3bf 8f6f 	isb	sy
 80073be:	f3bf 8f4f 	dsb	sy
 80073c2:	60bb      	str	r3, [r7, #8]
}
 80073c4:	bf00      	nop
 80073c6:	e7fe      	b.n	80073c6 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80073c8:	69bb      	ldr	r3, [r7, #24]
 80073ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073cc:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80073ce:	69bb      	ldr	r3, [r7, #24]
 80073d0:	69fa      	ldr	r2, [r7, #28]
 80073d2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80073d4:	69bb      	ldr	r3, [r7, #24]
 80073d6:	699b      	ldr	r3, [r3, #24]
 80073d8:	2b00      	cmp	r3, #0
 80073da:	db04      	blt.n	80073e6 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80073dc:	69fb      	ldr	r3, [r7, #28]
 80073de:	f1c3 0207 	rsb	r2, r3, #7
 80073e2:	69bb      	ldr	r3, [r7, #24]
 80073e4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80073e6:	69bb      	ldr	r3, [r7, #24]
 80073e8:	6959      	ldr	r1, [r3, #20]
 80073ea:	693a      	ldr	r2, [r7, #16]
 80073ec:	4613      	mov	r3, r2
 80073ee:	009b      	lsls	r3, r3, #2
 80073f0:	4413      	add	r3, r2
 80073f2:	009b      	lsls	r3, r3, #2
 80073f4:	4a19      	ldr	r2, [pc, #100]	; (800745c <vTaskPriorityDisinheritAfterTimeout+0x114>)
 80073f6:	4413      	add	r3, r2
 80073f8:	4299      	cmp	r1, r3
 80073fa:	d129      	bne.n	8007450 <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80073fc:	69bb      	ldr	r3, [r7, #24]
 80073fe:	3304      	adds	r3, #4
 8007400:	4618      	mov	r0, r3
 8007402:	f7fe faf3 	bl	80059ec <uxListRemove>
 8007406:	4603      	mov	r3, r0
 8007408:	2b00      	cmp	r3, #0
 800740a:	d10a      	bne.n	8007422 <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800740c:	69bb      	ldr	r3, [r7, #24]
 800740e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007410:	2201      	movs	r2, #1
 8007412:	fa02 f303 	lsl.w	r3, r2, r3
 8007416:	43da      	mvns	r2, r3
 8007418:	4b11      	ldr	r3, [pc, #68]	; (8007460 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	4013      	ands	r3, r2
 800741e:	4a10      	ldr	r2, [pc, #64]	; (8007460 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8007420:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8007422:	69bb      	ldr	r3, [r7, #24]
 8007424:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007426:	2201      	movs	r2, #1
 8007428:	409a      	lsls	r2, r3
 800742a:	4b0d      	ldr	r3, [pc, #52]	; (8007460 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	4313      	orrs	r3, r2
 8007430:	4a0b      	ldr	r2, [pc, #44]	; (8007460 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8007432:	6013      	str	r3, [r2, #0]
 8007434:	69bb      	ldr	r3, [r7, #24]
 8007436:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007438:	4613      	mov	r3, r2
 800743a:	009b      	lsls	r3, r3, #2
 800743c:	4413      	add	r3, r2
 800743e:	009b      	lsls	r3, r3, #2
 8007440:	4a06      	ldr	r2, [pc, #24]	; (800745c <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8007442:	441a      	add	r2, r3
 8007444:	69bb      	ldr	r3, [r7, #24]
 8007446:	3304      	adds	r3, #4
 8007448:	4619      	mov	r1, r3
 800744a:	4610      	mov	r0, r2
 800744c:	f7fe fa73 	bl	8005936 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007450:	bf00      	nop
 8007452:	3720      	adds	r7, #32
 8007454:	46bd      	mov	sp, r7
 8007456:	bd80      	pop	{r7, pc}
 8007458:	20000360 	.word	0x20000360
 800745c:	20000364 	.word	0x20000364
 8007460:	20000468 	.word	0x20000468

08007464 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8007464:	b480      	push	{r7}
 8007466:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8007468:	4b07      	ldr	r3, [pc, #28]	; (8007488 <pvTaskIncrementMutexHeldCount+0x24>)
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	2b00      	cmp	r3, #0
 800746e:	d004      	beq.n	800747a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8007470:	4b05      	ldr	r3, [pc, #20]	; (8007488 <pvTaskIncrementMutexHeldCount+0x24>)
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007476:	3201      	adds	r2, #1
 8007478:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800747a:	4b03      	ldr	r3, [pc, #12]	; (8007488 <pvTaskIncrementMutexHeldCount+0x24>)
 800747c:	681b      	ldr	r3, [r3, #0]
	}
 800747e:	4618      	mov	r0, r3
 8007480:	46bd      	mov	sp, r7
 8007482:	bc80      	pop	{r7}
 8007484:	4770      	bx	lr
 8007486:	bf00      	nop
 8007488:	20000360 	.word	0x20000360

0800748c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800748c:	b580      	push	{r7, lr}
 800748e:	b084      	sub	sp, #16
 8007490:	af00      	add	r7, sp, #0
 8007492:	6078      	str	r0, [r7, #4]
 8007494:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007496:	4b29      	ldr	r3, [pc, #164]	; (800753c <prvAddCurrentTaskToDelayedList+0xb0>)
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800749c:	4b28      	ldr	r3, [pc, #160]	; (8007540 <prvAddCurrentTaskToDelayedList+0xb4>)
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	3304      	adds	r3, #4
 80074a2:	4618      	mov	r0, r3
 80074a4:	f7fe faa2 	bl	80059ec <uxListRemove>
 80074a8:	4603      	mov	r3, r0
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d10b      	bne.n	80074c6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80074ae:	4b24      	ldr	r3, [pc, #144]	; (8007540 <prvAddCurrentTaskToDelayedList+0xb4>)
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074b4:	2201      	movs	r2, #1
 80074b6:	fa02 f303 	lsl.w	r3, r2, r3
 80074ba:	43da      	mvns	r2, r3
 80074bc:	4b21      	ldr	r3, [pc, #132]	; (8007544 <prvAddCurrentTaskToDelayedList+0xb8>)
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	4013      	ands	r3, r2
 80074c2:	4a20      	ldr	r2, [pc, #128]	; (8007544 <prvAddCurrentTaskToDelayedList+0xb8>)
 80074c4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074cc:	d10a      	bne.n	80074e4 <prvAddCurrentTaskToDelayedList+0x58>
 80074ce:	683b      	ldr	r3, [r7, #0]
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d007      	beq.n	80074e4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80074d4:	4b1a      	ldr	r3, [pc, #104]	; (8007540 <prvAddCurrentTaskToDelayedList+0xb4>)
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	3304      	adds	r3, #4
 80074da:	4619      	mov	r1, r3
 80074dc:	481a      	ldr	r0, [pc, #104]	; (8007548 <prvAddCurrentTaskToDelayedList+0xbc>)
 80074de:	f7fe fa2a 	bl	8005936 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80074e2:	e026      	b.n	8007532 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80074e4:	68fa      	ldr	r2, [r7, #12]
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	4413      	add	r3, r2
 80074ea:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80074ec:	4b14      	ldr	r3, [pc, #80]	; (8007540 <prvAddCurrentTaskToDelayedList+0xb4>)
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	68ba      	ldr	r2, [r7, #8]
 80074f2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80074f4:	68ba      	ldr	r2, [r7, #8]
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	429a      	cmp	r2, r3
 80074fa:	d209      	bcs.n	8007510 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80074fc:	4b13      	ldr	r3, [pc, #76]	; (800754c <prvAddCurrentTaskToDelayedList+0xc0>)
 80074fe:	681a      	ldr	r2, [r3, #0]
 8007500:	4b0f      	ldr	r3, [pc, #60]	; (8007540 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	3304      	adds	r3, #4
 8007506:	4619      	mov	r1, r3
 8007508:	4610      	mov	r0, r2
 800750a:	f7fe fa37 	bl	800597c <vListInsert>
}
 800750e:	e010      	b.n	8007532 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007510:	4b0f      	ldr	r3, [pc, #60]	; (8007550 <prvAddCurrentTaskToDelayedList+0xc4>)
 8007512:	681a      	ldr	r2, [r3, #0]
 8007514:	4b0a      	ldr	r3, [pc, #40]	; (8007540 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	3304      	adds	r3, #4
 800751a:	4619      	mov	r1, r3
 800751c:	4610      	mov	r0, r2
 800751e:	f7fe fa2d 	bl	800597c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007522:	4b0c      	ldr	r3, [pc, #48]	; (8007554 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	68ba      	ldr	r2, [r7, #8]
 8007528:	429a      	cmp	r2, r3
 800752a:	d202      	bcs.n	8007532 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800752c:	4a09      	ldr	r2, [pc, #36]	; (8007554 <prvAddCurrentTaskToDelayedList+0xc8>)
 800752e:	68bb      	ldr	r3, [r7, #8]
 8007530:	6013      	str	r3, [r2, #0]
}
 8007532:	bf00      	nop
 8007534:	3710      	adds	r7, #16
 8007536:	46bd      	mov	sp, r7
 8007538:	bd80      	pop	{r7, pc}
 800753a:	bf00      	nop
 800753c:	20000464 	.word	0x20000464
 8007540:	20000360 	.word	0x20000360
 8007544:	20000468 	.word	0x20000468
 8007548:	2000044c 	.word	0x2000044c
 800754c:	2000041c 	.word	0x2000041c
 8007550:	20000418 	.word	0x20000418
 8007554:	20000480 	.word	0x20000480

08007558 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007558:	b480      	push	{r7}
 800755a:	b085      	sub	sp, #20
 800755c:	af00      	add	r7, sp, #0
 800755e:	60f8      	str	r0, [r7, #12]
 8007560:	60b9      	str	r1, [r7, #8]
 8007562:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	3b04      	subs	r3, #4
 8007568:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007570:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	3b04      	subs	r3, #4
 8007576:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007578:	68bb      	ldr	r3, [r7, #8]
 800757a:	f023 0201 	bic.w	r2, r3, #1
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	3b04      	subs	r3, #4
 8007586:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007588:	4a08      	ldr	r2, [pc, #32]	; (80075ac <pxPortInitialiseStack+0x54>)
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	3b14      	subs	r3, #20
 8007592:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007594:	687a      	ldr	r2, [r7, #4]
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	3b20      	subs	r3, #32
 800759e:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80075a0:	68fb      	ldr	r3, [r7, #12]
}
 80075a2:	4618      	mov	r0, r3
 80075a4:	3714      	adds	r7, #20
 80075a6:	46bd      	mov	sp, r7
 80075a8:	bc80      	pop	{r7}
 80075aa:	4770      	bx	lr
 80075ac:	080075b1 	.word	0x080075b1

080075b0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80075b0:	b480      	push	{r7}
 80075b2:	b085      	sub	sp, #20
 80075b4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 80075b6:	2300      	movs	r3, #0
 80075b8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80075ba:	4b12      	ldr	r3, [pc, #72]	; (8007604 <prvTaskExitError+0x54>)
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075c2:	d00a      	beq.n	80075da <prvTaskExitError+0x2a>
	__asm volatile
 80075c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075c8:	f383 8811 	msr	BASEPRI, r3
 80075cc:	f3bf 8f6f 	isb	sy
 80075d0:	f3bf 8f4f 	dsb	sy
 80075d4:	60fb      	str	r3, [r7, #12]
}
 80075d6:	bf00      	nop
 80075d8:	e7fe      	b.n	80075d8 <prvTaskExitError+0x28>
	__asm volatile
 80075da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075de:	f383 8811 	msr	BASEPRI, r3
 80075e2:	f3bf 8f6f 	isb	sy
 80075e6:	f3bf 8f4f 	dsb	sy
 80075ea:	60bb      	str	r3, [r7, #8]
}
 80075ec:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80075ee:	bf00      	nop
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d0fc      	beq.n	80075f0 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80075f6:	bf00      	nop
 80075f8:	bf00      	nop
 80075fa:	3714      	adds	r7, #20
 80075fc:	46bd      	mov	sp, r7
 80075fe:	bc80      	pop	{r7}
 8007600:	4770      	bx	lr
 8007602:	bf00      	nop
 8007604:	2000000c 	.word	0x2000000c
	...

08007610 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007610:	4b07      	ldr	r3, [pc, #28]	; (8007630 <pxCurrentTCBConst2>)
 8007612:	6819      	ldr	r1, [r3, #0]
 8007614:	6808      	ldr	r0, [r1, #0]
 8007616:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800761a:	f380 8809 	msr	PSP, r0
 800761e:	f3bf 8f6f 	isb	sy
 8007622:	f04f 0000 	mov.w	r0, #0
 8007626:	f380 8811 	msr	BASEPRI, r0
 800762a:	f04e 0e0d 	orr.w	lr, lr, #13
 800762e:	4770      	bx	lr

08007630 <pxCurrentTCBConst2>:
 8007630:	20000360 	.word	0x20000360
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007634:	bf00      	nop
 8007636:	bf00      	nop

08007638 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8007638:	4806      	ldr	r0, [pc, #24]	; (8007654 <prvPortStartFirstTask+0x1c>)
 800763a:	6800      	ldr	r0, [r0, #0]
 800763c:	6800      	ldr	r0, [r0, #0]
 800763e:	f380 8808 	msr	MSP, r0
 8007642:	b662      	cpsie	i
 8007644:	b661      	cpsie	f
 8007646:	f3bf 8f4f 	dsb	sy
 800764a:	f3bf 8f6f 	isb	sy
 800764e:	df00      	svc	0
 8007650:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007652:	bf00      	nop
 8007654:	e000ed08 	.word	0xe000ed08

08007658 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007658:	b580      	push	{r7, lr}
 800765a:	b084      	sub	sp, #16
 800765c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800765e:	4b32      	ldr	r3, [pc, #200]	; (8007728 <xPortStartScheduler+0xd0>)
 8007660:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	781b      	ldrb	r3, [r3, #0]
 8007666:	b2db      	uxtb	r3, r3
 8007668:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	22ff      	movs	r2, #255	; 0xff
 800766e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	781b      	ldrb	r3, [r3, #0]
 8007674:	b2db      	uxtb	r3, r3
 8007676:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007678:	78fb      	ldrb	r3, [r7, #3]
 800767a:	b2db      	uxtb	r3, r3
 800767c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007680:	b2da      	uxtb	r2, r3
 8007682:	4b2a      	ldr	r3, [pc, #168]	; (800772c <xPortStartScheduler+0xd4>)
 8007684:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007686:	4b2a      	ldr	r3, [pc, #168]	; (8007730 <xPortStartScheduler+0xd8>)
 8007688:	2207      	movs	r2, #7
 800768a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800768c:	e009      	b.n	80076a2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800768e:	4b28      	ldr	r3, [pc, #160]	; (8007730 <xPortStartScheduler+0xd8>)
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	3b01      	subs	r3, #1
 8007694:	4a26      	ldr	r2, [pc, #152]	; (8007730 <xPortStartScheduler+0xd8>)
 8007696:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007698:	78fb      	ldrb	r3, [r7, #3]
 800769a:	b2db      	uxtb	r3, r3
 800769c:	005b      	lsls	r3, r3, #1
 800769e:	b2db      	uxtb	r3, r3
 80076a0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80076a2:	78fb      	ldrb	r3, [r7, #3]
 80076a4:	b2db      	uxtb	r3, r3
 80076a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80076aa:	2b80      	cmp	r3, #128	; 0x80
 80076ac:	d0ef      	beq.n	800768e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80076ae:	4b20      	ldr	r3, [pc, #128]	; (8007730 <xPortStartScheduler+0xd8>)
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	f1c3 0307 	rsb	r3, r3, #7
 80076b6:	2b04      	cmp	r3, #4
 80076b8:	d00a      	beq.n	80076d0 <xPortStartScheduler+0x78>
	__asm volatile
 80076ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076be:	f383 8811 	msr	BASEPRI, r3
 80076c2:	f3bf 8f6f 	isb	sy
 80076c6:	f3bf 8f4f 	dsb	sy
 80076ca:	60bb      	str	r3, [r7, #8]
}
 80076cc:	bf00      	nop
 80076ce:	e7fe      	b.n	80076ce <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80076d0:	4b17      	ldr	r3, [pc, #92]	; (8007730 <xPortStartScheduler+0xd8>)
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	021b      	lsls	r3, r3, #8
 80076d6:	4a16      	ldr	r2, [pc, #88]	; (8007730 <xPortStartScheduler+0xd8>)
 80076d8:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80076da:	4b15      	ldr	r3, [pc, #84]	; (8007730 <xPortStartScheduler+0xd8>)
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80076e2:	4a13      	ldr	r2, [pc, #76]	; (8007730 <xPortStartScheduler+0xd8>)
 80076e4:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	b2da      	uxtb	r2, r3
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80076ee:	4b11      	ldr	r3, [pc, #68]	; (8007734 <xPortStartScheduler+0xdc>)
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	4a10      	ldr	r2, [pc, #64]	; (8007734 <xPortStartScheduler+0xdc>)
 80076f4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80076f8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80076fa:	4b0e      	ldr	r3, [pc, #56]	; (8007734 <xPortStartScheduler+0xdc>)
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	4a0d      	ldr	r2, [pc, #52]	; (8007734 <xPortStartScheduler+0xdc>)
 8007700:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8007704:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007706:	f000 f8b9 	bl	800787c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800770a:	4b0b      	ldr	r3, [pc, #44]	; (8007738 <xPortStartScheduler+0xe0>)
 800770c:	2200      	movs	r2, #0
 800770e:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007710:	f7ff ff92 	bl	8007638 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007714:	f7ff fab8 	bl	8006c88 <vTaskSwitchContext>
	prvTaskExitError();
 8007718:	f7ff ff4a 	bl	80075b0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800771c:	2300      	movs	r3, #0
}
 800771e:	4618      	mov	r0, r3
 8007720:	3710      	adds	r7, #16
 8007722:	46bd      	mov	sp, r7
 8007724:	bd80      	pop	{r7, pc}
 8007726:	bf00      	nop
 8007728:	e000e400 	.word	0xe000e400
 800772c:	2000048c 	.word	0x2000048c
 8007730:	20000490 	.word	0x20000490
 8007734:	e000ed20 	.word	0xe000ed20
 8007738:	2000000c 	.word	0x2000000c

0800773c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800773c:	b480      	push	{r7}
 800773e:	b083      	sub	sp, #12
 8007740:	af00      	add	r7, sp, #0
	__asm volatile
 8007742:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007746:	f383 8811 	msr	BASEPRI, r3
 800774a:	f3bf 8f6f 	isb	sy
 800774e:	f3bf 8f4f 	dsb	sy
 8007752:	607b      	str	r3, [r7, #4]
}
 8007754:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007756:	4b0f      	ldr	r3, [pc, #60]	; (8007794 <vPortEnterCritical+0x58>)
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	3301      	adds	r3, #1
 800775c:	4a0d      	ldr	r2, [pc, #52]	; (8007794 <vPortEnterCritical+0x58>)
 800775e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007760:	4b0c      	ldr	r3, [pc, #48]	; (8007794 <vPortEnterCritical+0x58>)
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	2b01      	cmp	r3, #1
 8007766:	d10f      	bne.n	8007788 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007768:	4b0b      	ldr	r3, [pc, #44]	; (8007798 <vPortEnterCritical+0x5c>)
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	b2db      	uxtb	r3, r3
 800776e:	2b00      	cmp	r3, #0
 8007770:	d00a      	beq.n	8007788 <vPortEnterCritical+0x4c>
	__asm volatile
 8007772:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007776:	f383 8811 	msr	BASEPRI, r3
 800777a:	f3bf 8f6f 	isb	sy
 800777e:	f3bf 8f4f 	dsb	sy
 8007782:	603b      	str	r3, [r7, #0]
}
 8007784:	bf00      	nop
 8007786:	e7fe      	b.n	8007786 <vPortEnterCritical+0x4a>
	}
}
 8007788:	bf00      	nop
 800778a:	370c      	adds	r7, #12
 800778c:	46bd      	mov	sp, r7
 800778e:	bc80      	pop	{r7}
 8007790:	4770      	bx	lr
 8007792:	bf00      	nop
 8007794:	2000000c 	.word	0x2000000c
 8007798:	e000ed04 	.word	0xe000ed04

0800779c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800779c:	b480      	push	{r7}
 800779e:	b083      	sub	sp, #12
 80077a0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80077a2:	4b11      	ldr	r3, [pc, #68]	; (80077e8 <vPortExitCritical+0x4c>)
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d10a      	bne.n	80077c0 <vPortExitCritical+0x24>
	__asm volatile
 80077aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077ae:	f383 8811 	msr	BASEPRI, r3
 80077b2:	f3bf 8f6f 	isb	sy
 80077b6:	f3bf 8f4f 	dsb	sy
 80077ba:	607b      	str	r3, [r7, #4]
}
 80077bc:	bf00      	nop
 80077be:	e7fe      	b.n	80077be <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80077c0:	4b09      	ldr	r3, [pc, #36]	; (80077e8 <vPortExitCritical+0x4c>)
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	3b01      	subs	r3, #1
 80077c6:	4a08      	ldr	r2, [pc, #32]	; (80077e8 <vPortExitCritical+0x4c>)
 80077c8:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80077ca:	4b07      	ldr	r3, [pc, #28]	; (80077e8 <vPortExitCritical+0x4c>)
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d105      	bne.n	80077de <vPortExitCritical+0x42>
 80077d2:	2300      	movs	r3, #0
 80077d4:	603b      	str	r3, [r7, #0]
	__asm volatile
 80077d6:	683b      	ldr	r3, [r7, #0]
 80077d8:	f383 8811 	msr	BASEPRI, r3
}
 80077dc:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80077de:	bf00      	nop
 80077e0:	370c      	adds	r7, #12
 80077e2:	46bd      	mov	sp, r7
 80077e4:	bc80      	pop	{r7}
 80077e6:	4770      	bx	lr
 80077e8:	2000000c 	.word	0x2000000c
 80077ec:	00000000 	.word	0x00000000

080077f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80077f0:	f3ef 8009 	mrs	r0, PSP
 80077f4:	f3bf 8f6f 	isb	sy
 80077f8:	4b0d      	ldr	r3, [pc, #52]	; (8007830 <pxCurrentTCBConst>)
 80077fa:	681a      	ldr	r2, [r3, #0]
 80077fc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007800:	6010      	str	r0, [r2, #0]
 8007802:	e92d 4008 	stmdb	sp!, {r3, lr}
 8007806:	f04f 0050 	mov.w	r0, #80	; 0x50
 800780a:	f380 8811 	msr	BASEPRI, r0
 800780e:	f7ff fa3b 	bl	8006c88 <vTaskSwitchContext>
 8007812:	f04f 0000 	mov.w	r0, #0
 8007816:	f380 8811 	msr	BASEPRI, r0
 800781a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800781e:	6819      	ldr	r1, [r3, #0]
 8007820:	6808      	ldr	r0, [r1, #0]
 8007822:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007826:	f380 8809 	msr	PSP, r0
 800782a:	f3bf 8f6f 	isb	sy
 800782e:	4770      	bx	lr

08007830 <pxCurrentTCBConst>:
 8007830:	20000360 	.word	0x20000360
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007834:	bf00      	nop
 8007836:	bf00      	nop

08007838 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007838:	b580      	push	{r7, lr}
 800783a:	b082      	sub	sp, #8
 800783c:	af00      	add	r7, sp, #0
	__asm volatile
 800783e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007842:	f383 8811 	msr	BASEPRI, r3
 8007846:	f3bf 8f6f 	isb	sy
 800784a:	f3bf 8f4f 	dsb	sy
 800784e:	607b      	str	r3, [r7, #4]
}
 8007850:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007852:	f7ff f961 	bl	8006b18 <xTaskIncrementTick>
 8007856:	4603      	mov	r3, r0
 8007858:	2b00      	cmp	r3, #0
 800785a:	d003      	beq.n	8007864 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800785c:	4b06      	ldr	r3, [pc, #24]	; (8007878 <SysTick_Handler+0x40>)
 800785e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007862:	601a      	str	r2, [r3, #0]
 8007864:	2300      	movs	r3, #0
 8007866:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007868:	683b      	ldr	r3, [r7, #0]
 800786a:	f383 8811 	msr	BASEPRI, r3
}
 800786e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007870:	bf00      	nop
 8007872:	3708      	adds	r7, #8
 8007874:	46bd      	mov	sp, r7
 8007876:	bd80      	pop	{r7, pc}
 8007878:	e000ed04 	.word	0xe000ed04

0800787c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800787c:	b480      	push	{r7}
 800787e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007880:	4b0a      	ldr	r3, [pc, #40]	; (80078ac <vPortSetupTimerInterrupt+0x30>)
 8007882:	2200      	movs	r2, #0
 8007884:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007886:	4b0a      	ldr	r3, [pc, #40]	; (80078b0 <vPortSetupTimerInterrupt+0x34>)
 8007888:	2200      	movs	r2, #0
 800788a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800788c:	4b09      	ldr	r3, [pc, #36]	; (80078b4 <vPortSetupTimerInterrupt+0x38>)
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	4a09      	ldr	r2, [pc, #36]	; (80078b8 <vPortSetupTimerInterrupt+0x3c>)
 8007892:	fba2 2303 	umull	r2, r3, r2, r3
 8007896:	099b      	lsrs	r3, r3, #6
 8007898:	4a08      	ldr	r2, [pc, #32]	; (80078bc <vPortSetupTimerInterrupt+0x40>)
 800789a:	3b01      	subs	r3, #1
 800789c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800789e:	4b03      	ldr	r3, [pc, #12]	; (80078ac <vPortSetupTimerInterrupt+0x30>)
 80078a0:	2207      	movs	r2, #7
 80078a2:	601a      	str	r2, [r3, #0]
}
 80078a4:	bf00      	nop
 80078a6:	46bd      	mov	sp, r7
 80078a8:	bc80      	pop	{r7}
 80078aa:	4770      	bx	lr
 80078ac:	e000e010 	.word	0xe000e010
 80078b0:	e000e018 	.word	0xe000e018
 80078b4:	20000000 	.word	0x20000000
 80078b8:	10624dd3 	.word	0x10624dd3
 80078bc:	e000e014 	.word	0xe000e014

080078c0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80078c0:	b480      	push	{r7}
 80078c2:	b085      	sub	sp, #20
 80078c4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80078c6:	f3ef 8305 	mrs	r3, IPSR
 80078ca:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	2b0f      	cmp	r3, #15
 80078d0:	d914      	bls.n	80078fc <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80078d2:	4a16      	ldr	r2, [pc, #88]	; (800792c <vPortValidateInterruptPriority+0x6c>)
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	4413      	add	r3, r2
 80078d8:	781b      	ldrb	r3, [r3, #0]
 80078da:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80078dc:	4b14      	ldr	r3, [pc, #80]	; (8007930 <vPortValidateInterruptPriority+0x70>)
 80078de:	781b      	ldrb	r3, [r3, #0]
 80078e0:	7afa      	ldrb	r2, [r7, #11]
 80078e2:	429a      	cmp	r2, r3
 80078e4:	d20a      	bcs.n	80078fc <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80078e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078ea:	f383 8811 	msr	BASEPRI, r3
 80078ee:	f3bf 8f6f 	isb	sy
 80078f2:	f3bf 8f4f 	dsb	sy
 80078f6:	607b      	str	r3, [r7, #4]
}
 80078f8:	bf00      	nop
 80078fa:	e7fe      	b.n	80078fa <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80078fc:	4b0d      	ldr	r3, [pc, #52]	; (8007934 <vPortValidateInterruptPriority+0x74>)
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8007904:	4b0c      	ldr	r3, [pc, #48]	; (8007938 <vPortValidateInterruptPriority+0x78>)
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	429a      	cmp	r2, r3
 800790a:	d90a      	bls.n	8007922 <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800790c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007910:	f383 8811 	msr	BASEPRI, r3
 8007914:	f3bf 8f6f 	isb	sy
 8007918:	f3bf 8f4f 	dsb	sy
 800791c:	603b      	str	r3, [r7, #0]
}
 800791e:	bf00      	nop
 8007920:	e7fe      	b.n	8007920 <vPortValidateInterruptPriority+0x60>
	}
 8007922:	bf00      	nop
 8007924:	3714      	adds	r7, #20
 8007926:	46bd      	mov	sp, r7
 8007928:	bc80      	pop	{r7}
 800792a:	4770      	bx	lr
 800792c:	e000e3f0 	.word	0xe000e3f0
 8007930:	2000048c 	.word	0x2000048c
 8007934:	e000ed0c 	.word	0xe000ed0c
 8007938:	20000490 	.word	0x20000490

0800793c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800793c:	b580      	push	{r7, lr}
 800793e:	b08a      	sub	sp, #40	; 0x28
 8007940:	af00      	add	r7, sp, #0
 8007942:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007944:	2300      	movs	r3, #0
 8007946:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007948:	f7ff f83c 	bl	80069c4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800794c:	4b5b      	ldr	r3, [pc, #364]	; (8007abc <pvPortMalloc+0x180>)
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	2b00      	cmp	r3, #0
 8007952:	d101      	bne.n	8007958 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007954:	f000 f920 	bl	8007b98 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007958:	4b59      	ldr	r3, [pc, #356]	; (8007ac0 <pvPortMalloc+0x184>)
 800795a:	681a      	ldr	r2, [r3, #0]
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	4013      	ands	r3, r2
 8007960:	2b00      	cmp	r3, #0
 8007962:	f040 8093 	bne.w	8007a8c <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	2b00      	cmp	r3, #0
 800796a:	d01d      	beq.n	80079a8 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800796c:	2208      	movs	r2, #8
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	4413      	add	r3, r2
 8007972:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	f003 0307 	and.w	r3, r3, #7
 800797a:	2b00      	cmp	r3, #0
 800797c:	d014      	beq.n	80079a8 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	f023 0307 	bic.w	r3, r3, #7
 8007984:	3308      	adds	r3, #8
 8007986:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	f003 0307 	and.w	r3, r3, #7
 800798e:	2b00      	cmp	r3, #0
 8007990:	d00a      	beq.n	80079a8 <pvPortMalloc+0x6c>
	__asm volatile
 8007992:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007996:	f383 8811 	msr	BASEPRI, r3
 800799a:	f3bf 8f6f 	isb	sy
 800799e:	f3bf 8f4f 	dsb	sy
 80079a2:	617b      	str	r3, [r7, #20]
}
 80079a4:	bf00      	nop
 80079a6:	e7fe      	b.n	80079a6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d06e      	beq.n	8007a8c <pvPortMalloc+0x150>
 80079ae:	4b45      	ldr	r3, [pc, #276]	; (8007ac4 <pvPortMalloc+0x188>)
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	687a      	ldr	r2, [r7, #4]
 80079b4:	429a      	cmp	r2, r3
 80079b6:	d869      	bhi.n	8007a8c <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80079b8:	4b43      	ldr	r3, [pc, #268]	; (8007ac8 <pvPortMalloc+0x18c>)
 80079ba:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80079bc:	4b42      	ldr	r3, [pc, #264]	; (8007ac8 <pvPortMalloc+0x18c>)
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80079c2:	e004      	b.n	80079ce <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80079c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079c6:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80079c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80079ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079d0:	685b      	ldr	r3, [r3, #4]
 80079d2:	687a      	ldr	r2, [r7, #4]
 80079d4:	429a      	cmp	r2, r3
 80079d6:	d903      	bls.n	80079e0 <pvPortMalloc+0xa4>
 80079d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d1f1      	bne.n	80079c4 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80079e0:	4b36      	ldr	r3, [pc, #216]	; (8007abc <pvPortMalloc+0x180>)
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80079e6:	429a      	cmp	r2, r3
 80079e8:	d050      	beq.n	8007a8c <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80079ea:	6a3b      	ldr	r3, [r7, #32]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	2208      	movs	r2, #8
 80079f0:	4413      	add	r3, r2
 80079f2:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80079f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079f6:	681a      	ldr	r2, [r3, #0]
 80079f8:	6a3b      	ldr	r3, [r7, #32]
 80079fa:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80079fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079fe:	685a      	ldr	r2, [r3, #4]
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	1ad2      	subs	r2, r2, r3
 8007a04:	2308      	movs	r3, #8
 8007a06:	005b      	lsls	r3, r3, #1
 8007a08:	429a      	cmp	r2, r3
 8007a0a:	d91f      	bls.n	8007a4c <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007a0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	4413      	add	r3, r2
 8007a12:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007a14:	69bb      	ldr	r3, [r7, #24]
 8007a16:	f003 0307 	and.w	r3, r3, #7
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d00a      	beq.n	8007a34 <pvPortMalloc+0xf8>
	__asm volatile
 8007a1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a22:	f383 8811 	msr	BASEPRI, r3
 8007a26:	f3bf 8f6f 	isb	sy
 8007a2a:	f3bf 8f4f 	dsb	sy
 8007a2e:	613b      	str	r3, [r7, #16]
}
 8007a30:	bf00      	nop
 8007a32:	e7fe      	b.n	8007a32 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007a34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a36:	685a      	ldr	r2, [r3, #4]
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	1ad2      	subs	r2, r2, r3
 8007a3c:	69bb      	ldr	r3, [r7, #24]
 8007a3e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007a40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a42:	687a      	ldr	r2, [r7, #4]
 8007a44:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007a46:	69b8      	ldr	r0, [r7, #24]
 8007a48:	f000 f908 	bl	8007c5c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007a4c:	4b1d      	ldr	r3, [pc, #116]	; (8007ac4 <pvPortMalloc+0x188>)
 8007a4e:	681a      	ldr	r2, [r3, #0]
 8007a50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a52:	685b      	ldr	r3, [r3, #4]
 8007a54:	1ad3      	subs	r3, r2, r3
 8007a56:	4a1b      	ldr	r2, [pc, #108]	; (8007ac4 <pvPortMalloc+0x188>)
 8007a58:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007a5a:	4b1a      	ldr	r3, [pc, #104]	; (8007ac4 <pvPortMalloc+0x188>)
 8007a5c:	681a      	ldr	r2, [r3, #0]
 8007a5e:	4b1b      	ldr	r3, [pc, #108]	; (8007acc <pvPortMalloc+0x190>)
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	429a      	cmp	r2, r3
 8007a64:	d203      	bcs.n	8007a6e <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007a66:	4b17      	ldr	r3, [pc, #92]	; (8007ac4 <pvPortMalloc+0x188>)
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	4a18      	ldr	r2, [pc, #96]	; (8007acc <pvPortMalloc+0x190>)
 8007a6c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007a6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a70:	685a      	ldr	r2, [r3, #4]
 8007a72:	4b13      	ldr	r3, [pc, #76]	; (8007ac0 <pvPortMalloc+0x184>)
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	431a      	orrs	r2, r3
 8007a78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a7a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007a7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a7e:	2200      	movs	r2, #0
 8007a80:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007a82:	4b13      	ldr	r3, [pc, #76]	; (8007ad0 <pvPortMalloc+0x194>)
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	3301      	adds	r3, #1
 8007a88:	4a11      	ldr	r2, [pc, #68]	; (8007ad0 <pvPortMalloc+0x194>)
 8007a8a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007a8c:	f7fe ffa8 	bl	80069e0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007a90:	69fb      	ldr	r3, [r7, #28]
 8007a92:	f003 0307 	and.w	r3, r3, #7
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d00a      	beq.n	8007ab0 <pvPortMalloc+0x174>
	__asm volatile
 8007a9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a9e:	f383 8811 	msr	BASEPRI, r3
 8007aa2:	f3bf 8f6f 	isb	sy
 8007aa6:	f3bf 8f4f 	dsb	sy
 8007aaa:	60fb      	str	r3, [r7, #12]
}
 8007aac:	bf00      	nop
 8007aae:	e7fe      	b.n	8007aae <pvPortMalloc+0x172>
	return pvReturn;
 8007ab0:	69fb      	ldr	r3, [r7, #28]
}
 8007ab2:	4618      	mov	r0, r3
 8007ab4:	3728      	adds	r7, #40	; 0x28
 8007ab6:	46bd      	mov	sp, r7
 8007ab8:	bd80      	pop	{r7, pc}
 8007aba:	bf00      	nop
 8007abc:	2000109c 	.word	0x2000109c
 8007ac0:	200010b0 	.word	0x200010b0
 8007ac4:	200010a0 	.word	0x200010a0
 8007ac8:	20001094 	.word	0x20001094
 8007acc:	200010a4 	.word	0x200010a4
 8007ad0:	200010a8 	.word	0x200010a8

08007ad4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007ad4:	b580      	push	{r7, lr}
 8007ad6:	b086      	sub	sp, #24
 8007ad8:	af00      	add	r7, sp, #0
 8007ada:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d04d      	beq.n	8007b82 <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007ae6:	2308      	movs	r3, #8
 8007ae8:	425b      	negs	r3, r3
 8007aea:	697a      	ldr	r2, [r7, #20]
 8007aec:	4413      	add	r3, r2
 8007aee:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007af0:	697b      	ldr	r3, [r7, #20]
 8007af2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007af4:	693b      	ldr	r3, [r7, #16]
 8007af6:	685a      	ldr	r2, [r3, #4]
 8007af8:	4b24      	ldr	r3, [pc, #144]	; (8007b8c <vPortFree+0xb8>)
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	4013      	ands	r3, r2
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d10a      	bne.n	8007b18 <vPortFree+0x44>
	__asm volatile
 8007b02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b06:	f383 8811 	msr	BASEPRI, r3
 8007b0a:	f3bf 8f6f 	isb	sy
 8007b0e:	f3bf 8f4f 	dsb	sy
 8007b12:	60fb      	str	r3, [r7, #12]
}
 8007b14:	bf00      	nop
 8007b16:	e7fe      	b.n	8007b16 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007b18:	693b      	ldr	r3, [r7, #16]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d00a      	beq.n	8007b36 <vPortFree+0x62>
	__asm volatile
 8007b20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b24:	f383 8811 	msr	BASEPRI, r3
 8007b28:	f3bf 8f6f 	isb	sy
 8007b2c:	f3bf 8f4f 	dsb	sy
 8007b30:	60bb      	str	r3, [r7, #8]
}
 8007b32:	bf00      	nop
 8007b34:	e7fe      	b.n	8007b34 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007b36:	693b      	ldr	r3, [r7, #16]
 8007b38:	685a      	ldr	r2, [r3, #4]
 8007b3a:	4b14      	ldr	r3, [pc, #80]	; (8007b8c <vPortFree+0xb8>)
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	4013      	ands	r3, r2
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d01e      	beq.n	8007b82 <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007b44:	693b      	ldr	r3, [r7, #16]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d11a      	bne.n	8007b82 <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007b4c:	693b      	ldr	r3, [r7, #16]
 8007b4e:	685a      	ldr	r2, [r3, #4]
 8007b50:	4b0e      	ldr	r3, [pc, #56]	; (8007b8c <vPortFree+0xb8>)
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	43db      	mvns	r3, r3
 8007b56:	401a      	ands	r2, r3
 8007b58:	693b      	ldr	r3, [r7, #16]
 8007b5a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007b5c:	f7fe ff32 	bl	80069c4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007b60:	693b      	ldr	r3, [r7, #16]
 8007b62:	685a      	ldr	r2, [r3, #4]
 8007b64:	4b0a      	ldr	r3, [pc, #40]	; (8007b90 <vPortFree+0xbc>)
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	4413      	add	r3, r2
 8007b6a:	4a09      	ldr	r2, [pc, #36]	; (8007b90 <vPortFree+0xbc>)
 8007b6c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007b6e:	6938      	ldr	r0, [r7, #16]
 8007b70:	f000 f874 	bl	8007c5c <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007b74:	4b07      	ldr	r3, [pc, #28]	; (8007b94 <vPortFree+0xc0>)
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	3301      	adds	r3, #1
 8007b7a:	4a06      	ldr	r2, [pc, #24]	; (8007b94 <vPortFree+0xc0>)
 8007b7c:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007b7e:	f7fe ff2f 	bl	80069e0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007b82:	bf00      	nop
 8007b84:	3718      	adds	r7, #24
 8007b86:	46bd      	mov	sp, r7
 8007b88:	bd80      	pop	{r7, pc}
 8007b8a:	bf00      	nop
 8007b8c:	200010b0 	.word	0x200010b0
 8007b90:	200010a0 	.word	0x200010a0
 8007b94:	200010ac 	.word	0x200010ac

08007b98 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007b98:	b480      	push	{r7}
 8007b9a:	b085      	sub	sp, #20
 8007b9c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007b9e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8007ba2:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007ba4:	4b27      	ldr	r3, [pc, #156]	; (8007c44 <prvHeapInit+0xac>)
 8007ba6:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	f003 0307 	and.w	r3, r3, #7
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d00c      	beq.n	8007bcc <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	3307      	adds	r3, #7
 8007bb6:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	f023 0307 	bic.w	r3, r3, #7
 8007bbe:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007bc0:	68ba      	ldr	r2, [r7, #8]
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	1ad3      	subs	r3, r2, r3
 8007bc6:	4a1f      	ldr	r2, [pc, #124]	; (8007c44 <prvHeapInit+0xac>)
 8007bc8:	4413      	add	r3, r2
 8007bca:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007bd0:	4a1d      	ldr	r2, [pc, #116]	; (8007c48 <prvHeapInit+0xb0>)
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007bd6:	4b1c      	ldr	r3, [pc, #112]	; (8007c48 <prvHeapInit+0xb0>)
 8007bd8:	2200      	movs	r2, #0
 8007bda:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	68ba      	ldr	r2, [r7, #8]
 8007be0:	4413      	add	r3, r2
 8007be2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007be4:	2208      	movs	r2, #8
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	1a9b      	subs	r3, r3, r2
 8007bea:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	f023 0307 	bic.w	r3, r3, #7
 8007bf2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	4a15      	ldr	r2, [pc, #84]	; (8007c4c <prvHeapInit+0xb4>)
 8007bf8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007bfa:	4b14      	ldr	r3, [pc, #80]	; (8007c4c <prvHeapInit+0xb4>)
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	2200      	movs	r2, #0
 8007c00:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007c02:	4b12      	ldr	r3, [pc, #72]	; (8007c4c <prvHeapInit+0xb4>)
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	2200      	movs	r2, #0
 8007c08:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007c0e:	683b      	ldr	r3, [r7, #0]
 8007c10:	68fa      	ldr	r2, [r7, #12]
 8007c12:	1ad2      	subs	r2, r2, r3
 8007c14:	683b      	ldr	r3, [r7, #0]
 8007c16:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007c18:	4b0c      	ldr	r3, [pc, #48]	; (8007c4c <prvHeapInit+0xb4>)
 8007c1a:	681a      	ldr	r2, [r3, #0]
 8007c1c:	683b      	ldr	r3, [r7, #0]
 8007c1e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007c20:	683b      	ldr	r3, [r7, #0]
 8007c22:	685b      	ldr	r3, [r3, #4]
 8007c24:	4a0a      	ldr	r2, [pc, #40]	; (8007c50 <prvHeapInit+0xb8>)
 8007c26:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007c28:	683b      	ldr	r3, [r7, #0]
 8007c2a:	685b      	ldr	r3, [r3, #4]
 8007c2c:	4a09      	ldr	r2, [pc, #36]	; (8007c54 <prvHeapInit+0xbc>)
 8007c2e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007c30:	4b09      	ldr	r3, [pc, #36]	; (8007c58 <prvHeapInit+0xc0>)
 8007c32:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007c36:	601a      	str	r2, [r3, #0]
}
 8007c38:	bf00      	nop
 8007c3a:	3714      	adds	r7, #20
 8007c3c:	46bd      	mov	sp, r7
 8007c3e:	bc80      	pop	{r7}
 8007c40:	4770      	bx	lr
 8007c42:	bf00      	nop
 8007c44:	20000494 	.word	0x20000494
 8007c48:	20001094 	.word	0x20001094
 8007c4c:	2000109c 	.word	0x2000109c
 8007c50:	200010a4 	.word	0x200010a4
 8007c54:	200010a0 	.word	0x200010a0
 8007c58:	200010b0 	.word	0x200010b0

08007c5c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007c5c:	b480      	push	{r7}
 8007c5e:	b085      	sub	sp, #20
 8007c60:	af00      	add	r7, sp, #0
 8007c62:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007c64:	4b27      	ldr	r3, [pc, #156]	; (8007d04 <prvInsertBlockIntoFreeList+0xa8>)
 8007c66:	60fb      	str	r3, [r7, #12]
 8007c68:	e002      	b.n	8007c70 <prvInsertBlockIntoFreeList+0x14>
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	60fb      	str	r3, [r7, #12]
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	687a      	ldr	r2, [r7, #4]
 8007c76:	429a      	cmp	r2, r3
 8007c78:	d8f7      	bhi.n	8007c6a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	685b      	ldr	r3, [r3, #4]
 8007c82:	68ba      	ldr	r2, [r7, #8]
 8007c84:	4413      	add	r3, r2
 8007c86:	687a      	ldr	r2, [r7, #4]
 8007c88:	429a      	cmp	r2, r3
 8007c8a:	d108      	bne.n	8007c9e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	685a      	ldr	r2, [r3, #4]
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	685b      	ldr	r3, [r3, #4]
 8007c94:	441a      	add	r2, r3
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	685b      	ldr	r3, [r3, #4]
 8007ca6:	68ba      	ldr	r2, [r7, #8]
 8007ca8:	441a      	add	r2, r3
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	429a      	cmp	r2, r3
 8007cb0:	d118      	bne.n	8007ce4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	681a      	ldr	r2, [r3, #0]
 8007cb6:	4b14      	ldr	r3, [pc, #80]	; (8007d08 <prvInsertBlockIntoFreeList+0xac>)
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	429a      	cmp	r2, r3
 8007cbc:	d00d      	beq.n	8007cda <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	685a      	ldr	r2, [r3, #4]
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	685b      	ldr	r3, [r3, #4]
 8007cc8:	441a      	add	r2, r3
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	681a      	ldr	r2, [r3, #0]
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	601a      	str	r2, [r3, #0]
 8007cd8:	e008      	b.n	8007cec <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007cda:	4b0b      	ldr	r3, [pc, #44]	; (8007d08 <prvInsertBlockIntoFreeList+0xac>)
 8007cdc:	681a      	ldr	r2, [r3, #0]
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	601a      	str	r2, [r3, #0]
 8007ce2:	e003      	b.n	8007cec <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	681a      	ldr	r2, [r3, #0]
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007cec:	68fa      	ldr	r2, [r7, #12]
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	429a      	cmp	r2, r3
 8007cf2:	d002      	beq.n	8007cfa <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	687a      	ldr	r2, [r7, #4]
 8007cf8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007cfa:	bf00      	nop
 8007cfc:	3714      	adds	r7, #20
 8007cfe:	46bd      	mov	sp, r7
 8007d00:	bc80      	pop	{r7}
 8007d02:	4770      	bx	lr
 8007d04:	20001094 	.word	0x20001094
 8007d08:	2000109c 	.word	0x2000109c

08007d0c <__errno>:
 8007d0c:	4b01      	ldr	r3, [pc, #4]	; (8007d14 <__errno+0x8>)
 8007d0e:	6818      	ldr	r0, [r3, #0]
 8007d10:	4770      	bx	lr
 8007d12:	bf00      	nop
 8007d14:	20000010 	.word	0x20000010

08007d18 <__libc_init_array>:
 8007d18:	b570      	push	{r4, r5, r6, lr}
 8007d1a:	2600      	movs	r6, #0
 8007d1c:	4d0c      	ldr	r5, [pc, #48]	; (8007d50 <__libc_init_array+0x38>)
 8007d1e:	4c0d      	ldr	r4, [pc, #52]	; (8007d54 <__libc_init_array+0x3c>)
 8007d20:	1b64      	subs	r4, r4, r5
 8007d22:	10a4      	asrs	r4, r4, #2
 8007d24:	42a6      	cmp	r6, r4
 8007d26:	d109      	bne.n	8007d3c <__libc_init_array+0x24>
 8007d28:	f000 fce0 	bl	80086ec <_init>
 8007d2c:	2600      	movs	r6, #0
 8007d2e:	4d0a      	ldr	r5, [pc, #40]	; (8007d58 <__libc_init_array+0x40>)
 8007d30:	4c0a      	ldr	r4, [pc, #40]	; (8007d5c <__libc_init_array+0x44>)
 8007d32:	1b64      	subs	r4, r4, r5
 8007d34:	10a4      	asrs	r4, r4, #2
 8007d36:	42a6      	cmp	r6, r4
 8007d38:	d105      	bne.n	8007d46 <__libc_init_array+0x2e>
 8007d3a:	bd70      	pop	{r4, r5, r6, pc}
 8007d3c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d40:	4798      	blx	r3
 8007d42:	3601      	adds	r6, #1
 8007d44:	e7ee      	b.n	8007d24 <__libc_init_array+0xc>
 8007d46:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d4a:	4798      	blx	r3
 8007d4c:	3601      	adds	r6, #1
 8007d4e:	e7f2      	b.n	8007d36 <__libc_init_array+0x1e>
 8007d50:	08008af4 	.word	0x08008af4
 8007d54:	08008af4 	.word	0x08008af4
 8007d58:	08008af4 	.word	0x08008af4
 8007d5c:	08008af8 	.word	0x08008af8

08007d60 <__retarget_lock_acquire_recursive>:
 8007d60:	4770      	bx	lr

08007d62 <__retarget_lock_release_recursive>:
 8007d62:	4770      	bx	lr

08007d64 <memcpy>:
 8007d64:	440a      	add	r2, r1
 8007d66:	4291      	cmp	r1, r2
 8007d68:	f100 33ff 	add.w	r3, r0, #4294967295
 8007d6c:	d100      	bne.n	8007d70 <memcpy+0xc>
 8007d6e:	4770      	bx	lr
 8007d70:	b510      	push	{r4, lr}
 8007d72:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007d76:	4291      	cmp	r1, r2
 8007d78:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007d7c:	d1f9      	bne.n	8007d72 <memcpy+0xe>
 8007d7e:	bd10      	pop	{r4, pc}

08007d80 <memset>:
 8007d80:	4603      	mov	r3, r0
 8007d82:	4402      	add	r2, r0
 8007d84:	4293      	cmp	r3, r2
 8007d86:	d100      	bne.n	8007d8a <memset+0xa>
 8007d88:	4770      	bx	lr
 8007d8a:	f803 1b01 	strb.w	r1, [r3], #1
 8007d8e:	e7f9      	b.n	8007d84 <memset+0x4>

08007d90 <_malloc_r>:
 8007d90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d92:	1ccd      	adds	r5, r1, #3
 8007d94:	f025 0503 	bic.w	r5, r5, #3
 8007d98:	3508      	adds	r5, #8
 8007d9a:	2d0c      	cmp	r5, #12
 8007d9c:	bf38      	it	cc
 8007d9e:	250c      	movcc	r5, #12
 8007da0:	2d00      	cmp	r5, #0
 8007da2:	4606      	mov	r6, r0
 8007da4:	db01      	blt.n	8007daa <_malloc_r+0x1a>
 8007da6:	42a9      	cmp	r1, r5
 8007da8:	d903      	bls.n	8007db2 <_malloc_r+0x22>
 8007daa:	230c      	movs	r3, #12
 8007dac:	6033      	str	r3, [r6, #0]
 8007dae:	2000      	movs	r0, #0
 8007db0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007db2:	f000 f8fb 	bl	8007fac <__malloc_lock>
 8007db6:	4921      	ldr	r1, [pc, #132]	; (8007e3c <_malloc_r+0xac>)
 8007db8:	680a      	ldr	r2, [r1, #0]
 8007dba:	4614      	mov	r4, r2
 8007dbc:	b99c      	cbnz	r4, 8007de6 <_malloc_r+0x56>
 8007dbe:	4f20      	ldr	r7, [pc, #128]	; (8007e40 <_malloc_r+0xb0>)
 8007dc0:	683b      	ldr	r3, [r7, #0]
 8007dc2:	b923      	cbnz	r3, 8007dce <_malloc_r+0x3e>
 8007dc4:	4621      	mov	r1, r4
 8007dc6:	4630      	mov	r0, r6
 8007dc8:	f000 f8a6 	bl	8007f18 <_sbrk_r>
 8007dcc:	6038      	str	r0, [r7, #0]
 8007dce:	4629      	mov	r1, r5
 8007dd0:	4630      	mov	r0, r6
 8007dd2:	f000 f8a1 	bl	8007f18 <_sbrk_r>
 8007dd6:	1c43      	adds	r3, r0, #1
 8007dd8:	d123      	bne.n	8007e22 <_malloc_r+0x92>
 8007dda:	230c      	movs	r3, #12
 8007ddc:	4630      	mov	r0, r6
 8007dde:	6033      	str	r3, [r6, #0]
 8007de0:	f000 f8ea 	bl	8007fb8 <__malloc_unlock>
 8007de4:	e7e3      	b.n	8007dae <_malloc_r+0x1e>
 8007de6:	6823      	ldr	r3, [r4, #0]
 8007de8:	1b5b      	subs	r3, r3, r5
 8007dea:	d417      	bmi.n	8007e1c <_malloc_r+0x8c>
 8007dec:	2b0b      	cmp	r3, #11
 8007dee:	d903      	bls.n	8007df8 <_malloc_r+0x68>
 8007df0:	6023      	str	r3, [r4, #0]
 8007df2:	441c      	add	r4, r3
 8007df4:	6025      	str	r5, [r4, #0]
 8007df6:	e004      	b.n	8007e02 <_malloc_r+0x72>
 8007df8:	6863      	ldr	r3, [r4, #4]
 8007dfa:	42a2      	cmp	r2, r4
 8007dfc:	bf0c      	ite	eq
 8007dfe:	600b      	streq	r3, [r1, #0]
 8007e00:	6053      	strne	r3, [r2, #4]
 8007e02:	4630      	mov	r0, r6
 8007e04:	f000 f8d8 	bl	8007fb8 <__malloc_unlock>
 8007e08:	f104 000b 	add.w	r0, r4, #11
 8007e0c:	1d23      	adds	r3, r4, #4
 8007e0e:	f020 0007 	bic.w	r0, r0, #7
 8007e12:	1ac2      	subs	r2, r0, r3
 8007e14:	d0cc      	beq.n	8007db0 <_malloc_r+0x20>
 8007e16:	1a1b      	subs	r3, r3, r0
 8007e18:	50a3      	str	r3, [r4, r2]
 8007e1a:	e7c9      	b.n	8007db0 <_malloc_r+0x20>
 8007e1c:	4622      	mov	r2, r4
 8007e1e:	6864      	ldr	r4, [r4, #4]
 8007e20:	e7cc      	b.n	8007dbc <_malloc_r+0x2c>
 8007e22:	1cc4      	adds	r4, r0, #3
 8007e24:	f024 0403 	bic.w	r4, r4, #3
 8007e28:	42a0      	cmp	r0, r4
 8007e2a:	d0e3      	beq.n	8007df4 <_malloc_r+0x64>
 8007e2c:	1a21      	subs	r1, r4, r0
 8007e2e:	4630      	mov	r0, r6
 8007e30:	f000 f872 	bl	8007f18 <_sbrk_r>
 8007e34:	3001      	adds	r0, #1
 8007e36:	d1dd      	bne.n	8007df4 <_malloc_r+0x64>
 8007e38:	e7cf      	b.n	8007dda <_malloc_r+0x4a>
 8007e3a:	bf00      	nop
 8007e3c:	200010b4 	.word	0x200010b4
 8007e40:	200010b8 	.word	0x200010b8

08007e44 <cleanup_glue>:
 8007e44:	b538      	push	{r3, r4, r5, lr}
 8007e46:	460c      	mov	r4, r1
 8007e48:	6809      	ldr	r1, [r1, #0]
 8007e4a:	4605      	mov	r5, r0
 8007e4c:	b109      	cbz	r1, 8007e52 <cleanup_glue+0xe>
 8007e4e:	f7ff fff9 	bl	8007e44 <cleanup_glue>
 8007e52:	4621      	mov	r1, r4
 8007e54:	4628      	mov	r0, r5
 8007e56:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007e5a:	f000 b8b3 	b.w	8007fc4 <_free_r>
	...

08007e60 <_reclaim_reent>:
 8007e60:	4b2c      	ldr	r3, [pc, #176]	; (8007f14 <_reclaim_reent+0xb4>)
 8007e62:	b570      	push	{r4, r5, r6, lr}
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	4604      	mov	r4, r0
 8007e68:	4283      	cmp	r3, r0
 8007e6a:	d051      	beq.n	8007f10 <_reclaim_reent+0xb0>
 8007e6c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8007e6e:	b143      	cbz	r3, 8007e82 <_reclaim_reent+0x22>
 8007e70:	68db      	ldr	r3, [r3, #12]
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d14a      	bne.n	8007f0c <_reclaim_reent+0xac>
 8007e76:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007e78:	6819      	ldr	r1, [r3, #0]
 8007e7a:	b111      	cbz	r1, 8007e82 <_reclaim_reent+0x22>
 8007e7c:	4620      	mov	r0, r4
 8007e7e:	f000 f8a1 	bl	8007fc4 <_free_r>
 8007e82:	6961      	ldr	r1, [r4, #20]
 8007e84:	b111      	cbz	r1, 8007e8c <_reclaim_reent+0x2c>
 8007e86:	4620      	mov	r0, r4
 8007e88:	f000 f89c 	bl	8007fc4 <_free_r>
 8007e8c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8007e8e:	b111      	cbz	r1, 8007e96 <_reclaim_reent+0x36>
 8007e90:	4620      	mov	r0, r4
 8007e92:	f000 f897 	bl	8007fc4 <_free_r>
 8007e96:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8007e98:	b111      	cbz	r1, 8007ea0 <_reclaim_reent+0x40>
 8007e9a:	4620      	mov	r0, r4
 8007e9c:	f000 f892 	bl	8007fc4 <_free_r>
 8007ea0:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8007ea2:	b111      	cbz	r1, 8007eaa <_reclaim_reent+0x4a>
 8007ea4:	4620      	mov	r0, r4
 8007ea6:	f000 f88d 	bl	8007fc4 <_free_r>
 8007eaa:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8007eac:	b111      	cbz	r1, 8007eb4 <_reclaim_reent+0x54>
 8007eae:	4620      	mov	r0, r4
 8007eb0:	f000 f888 	bl	8007fc4 <_free_r>
 8007eb4:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8007eb6:	b111      	cbz	r1, 8007ebe <_reclaim_reent+0x5e>
 8007eb8:	4620      	mov	r0, r4
 8007eba:	f000 f883 	bl	8007fc4 <_free_r>
 8007ebe:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8007ec0:	b111      	cbz	r1, 8007ec8 <_reclaim_reent+0x68>
 8007ec2:	4620      	mov	r0, r4
 8007ec4:	f000 f87e 	bl	8007fc4 <_free_r>
 8007ec8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007eca:	b111      	cbz	r1, 8007ed2 <_reclaim_reent+0x72>
 8007ecc:	4620      	mov	r0, r4
 8007ece:	f000 f879 	bl	8007fc4 <_free_r>
 8007ed2:	69a3      	ldr	r3, [r4, #24]
 8007ed4:	b1e3      	cbz	r3, 8007f10 <_reclaim_reent+0xb0>
 8007ed6:	4620      	mov	r0, r4
 8007ed8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8007eda:	4798      	blx	r3
 8007edc:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8007ede:	b1b9      	cbz	r1, 8007f10 <_reclaim_reent+0xb0>
 8007ee0:	4620      	mov	r0, r4
 8007ee2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007ee6:	f7ff bfad 	b.w	8007e44 <cleanup_glue>
 8007eea:	5949      	ldr	r1, [r1, r5]
 8007eec:	b941      	cbnz	r1, 8007f00 <_reclaim_reent+0xa0>
 8007eee:	3504      	adds	r5, #4
 8007ef0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007ef2:	2d80      	cmp	r5, #128	; 0x80
 8007ef4:	68d9      	ldr	r1, [r3, #12]
 8007ef6:	d1f8      	bne.n	8007eea <_reclaim_reent+0x8a>
 8007ef8:	4620      	mov	r0, r4
 8007efa:	f000 f863 	bl	8007fc4 <_free_r>
 8007efe:	e7ba      	b.n	8007e76 <_reclaim_reent+0x16>
 8007f00:	680e      	ldr	r6, [r1, #0]
 8007f02:	4620      	mov	r0, r4
 8007f04:	f000 f85e 	bl	8007fc4 <_free_r>
 8007f08:	4631      	mov	r1, r6
 8007f0a:	e7ef      	b.n	8007eec <_reclaim_reent+0x8c>
 8007f0c:	2500      	movs	r5, #0
 8007f0e:	e7ef      	b.n	8007ef0 <_reclaim_reent+0x90>
 8007f10:	bd70      	pop	{r4, r5, r6, pc}
 8007f12:	bf00      	nop
 8007f14:	20000010 	.word	0x20000010

08007f18 <_sbrk_r>:
 8007f18:	b538      	push	{r3, r4, r5, lr}
 8007f1a:	2300      	movs	r3, #0
 8007f1c:	4d05      	ldr	r5, [pc, #20]	; (8007f34 <_sbrk_r+0x1c>)
 8007f1e:	4604      	mov	r4, r0
 8007f20:	4608      	mov	r0, r1
 8007f22:	602b      	str	r3, [r5, #0]
 8007f24:	f7fa f876 	bl	8002014 <_sbrk>
 8007f28:	1c43      	adds	r3, r0, #1
 8007f2a:	d102      	bne.n	8007f32 <_sbrk_r+0x1a>
 8007f2c:	682b      	ldr	r3, [r5, #0]
 8007f2e:	b103      	cbz	r3, 8007f32 <_sbrk_r+0x1a>
 8007f30:	6023      	str	r3, [r4, #0]
 8007f32:	bd38      	pop	{r3, r4, r5, pc}
 8007f34:	200013e0 	.word	0x200013e0

08007f38 <_vsniprintf_r>:
 8007f38:	b530      	push	{r4, r5, lr}
 8007f3a:	1e14      	subs	r4, r2, #0
 8007f3c:	4605      	mov	r5, r0
 8007f3e:	b09b      	sub	sp, #108	; 0x6c
 8007f40:	4618      	mov	r0, r3
 8007f42:	da05      	bge.n	8007f50 <_vsniprintf_r+0x18>
 8007f44:	238b      	movs	r3, #139	; 0x8b
 8007f46:	f04f 30ff 	mov.w	r0, #4294967295
 8007f4a:	602b      	str	r3, [r5, #0]
 8007f4c:	b01b      	add	sp, #108	; 0x6c
 8007f4e:	bd30      	pop	{r4, r5, pc}
 8007f50:	f44f 7302 	mov.w	r3, #520	; 0x208
 8007f54:	f8ad 300c 	strh.w	r3, [sp, #12]
 8007f58:	bf0c      	ite	eq
 8007f5a:	4623      	moveq	r3, r4
 8007f5c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007f60:	9302      	str	r3, [sp, #8]
 8007f62:	9305      	str	r3, [sp, #20]
 8007f64:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007f68:	4602      	mov	r2, r0
 8007f6a:	9100      	str	r1, [sp, #0]
 8007f6c:	9104      	str	r1, [sp, #16]
 8007f6e:	f8ad 300e 	strh.w	r3, [sp, #14]
 8007f72:	4669      	mov	r1, sp
 8007f74:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8007f76:	4628      	mov	r0, r5
 8007f78:	f000 f8cc 	bl	8008114 <_svfiprintf_r>
 8007f7c:	1c43      	adds	r3, r0, #1
 8007f7e:	bfbc      	itt	lt
 8007f80:	238b      	movlt	r3, #139	; 0x8b
 8007f82:	602b      	strlt	r3, [r5, #0]
 8007f84:	2c00      	cmp	r4, #0
 8007f86:	d0e1      	beq.n	8007f4c <_vsniprintf_r+0x14>
 8007f88:	2200      	movs	r2, #0
 8007f8a:	9b00      	ldr	r3, [sp, #0]
 8007f8c:	701a      	strb	r2, [r3, #0]
 8007f8e:	e7dd      	b.n	8007f4c <_vsniprintf_r+0x14>

08007f90 <vsniprintf>:
 8007f90:	b507      	push	{r0, r1, r2, lr}
 8007f92:	9300      	str	r3, [sp, #0]
 8007f94:	4613      	mov	r3, r2
 8007f96:	460a      	mov	r2, r1
 8007f98:	4601      	mov	r1, r0
 8007f9a:	4803      	ldr	r0, [pc, #12]	; (8007fa8 <vsniprintf+0x18>)
 8007f9c:	6800      	ldr	r0, [r0, #0]
 8007f9e:	f7ff ffcb 	bl	8007f38 <_vsniprintf_r>
 8007fa2:	b003      	add	sp, #12
 8007fa4:	f85d fb04 	ldr.w	pc, [sp], #4
 8007fa8:	20000010 	.word	0x20000010

08007fac <__malloc_lock>:
 8007fac:	4801      	ldr	r0, [pc, #4]	; (8007fb4 <__malloc_lock+0x8>)
 8007fae:	f7ff bed7 	b.w	8007d60 <__retarget_lock_acquire_recursive>
 8007fb2:	bf00      	nop
 8007fb4:	200013d8 	.word	0x200013d8

08007fb8 <__malloc_unlock>:
 8007fb8:	4801      	ldr	r0, [pc, #4]	; (8007fc0 <__malloc_unlock+0x8>)
 8007fba:	f7ff bed2 	b.w	8007d62 <__retarget_lock_release_recursive>
 8007fbe:	bf00      	nop
 8007fc0:	200013d8 	.word	0x200013d8

08007fc4 <_free_r>:
 8007fc4:	b538      	push	{r3, r4, r5, lr}
 8007fc6:	4605      	mov	r5, r0
 8007fc8:	2900      	cmp	r1, #0
 8007fca:	d043      	beq.n	8008054 <_free_r+0x90>
 8007fcc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007fd0:	1f0c      	subs	r4, r1, #4
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	bfb8      	it	lt
 8007fd6:	18e4      	addlt	r4, r4, r3
 8007fd8:	f7ff ffe8 	bl	8007fac <__malloc_lock>
 8007fdc:	4a1e      	ldr	r2, [pc, #120]	; (8008058 <_free_r+0x94>)
 8007fde:	6813      	ldr	r3, [r2, #0]
 8007fe0:	4610      	mov	r0, r2
 8007fe2:	b933      	cbnz	r3, 8007ff2 <_free_r+0x2e>
 8007fe4:	6063      	str	r3, [r4, #4]
 8007fe6:	6014      	str	r4, [r2, #0]
 8007fe8:	4628      	mov	r0, r5
 8007fea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007fee:	f7ff bfe3 	b.w	8007fb8 <__malloc_unlock>
 8007ff2:	42a3      	cmp	r3, r4
 8007ff4:	d90a      	bls.n	800800c <_free_r+0x48>
 8007ff6:	6821      	ldr	r1, [r4, #0]
 8007ff8:	1862      	adds	r2, r4, r1
 8007ffa:	4293      	cmp	r3, r2
 8007ffc:	bf01      	itttt	eq
 8007ffe:	681a      	ldreq	r2, [r3, #0]
 8008000:	685b      	ldreq	r3, [r3, #4]
 8008002:	1852      	addeq	r2, r2, r1
 8008004:	6022      	streq	r2, [r4, #0]
 8008006:	6063      	str	r3, [r4, #4]
 8008008:	6004      	str	r4, [r0, #0]
 800800a:	e7ed      	b.n	8007fe8 <_free_r+0x24>
 800800c:	461a      	mov	r2, r3
 800800e:	685b      	ldr	r3, [r3, #4]
 8008010:	b10b      	cbz	r3, 8008016 <_free_r+0x52>
 8008012:	42a3      	cmp	r3, r4
 8008014:	d9fa      	bls.n	800800c <_free_r+0x48>
 8008016:	6811      	ldr	r1, [r2, #0]
 8008018:	1850      	adds	r0, r2, r1
 800801a:	42a0      	cmp	r0, r4
 800801c:	d10b      	bne.n	8008036 <_free_r+0x72>
 800801e:	6820      	ldr	r0, [r4, #0]
 8008020:	4401      	add	r1, r0
 8008022:	1850      	adds	r0, r2, r1
 8008024:	4283      	cmp	r3, r0
 8008026:	6011      	str	r1, [r2, #0]
 8008028:	d1de      	bne.n	8007fe8 <_free_r+0x24>
 800802a:	6818      	ldr	r0, [r3, #0]
 800802c:	685b      	ldr	r3, [r3, #4]
 800802e:	4401      	add	r1, r0
 8008030:	6011      	str	r1, [r2, #0]
 8008032:	6053      	str	r3, [r2, #4]
 8008034:	e7d8      	b.n	8007fe8 <_free_r+0x24>
 8008036:	d902      	bls.n	800803e <_free_r+0x7a>
 8008038:	230c      	movs	r3, #12
 800803a:	602b      	str	r3, [r5, #0]
 800803c:	e7d4      	b.n	8007fe8 <_free_r+0x24>
 800803e:	6820      	ldr	r0, [r4, #0]
 8008040:	1821      	adds	r1, r4, r0
 8008042:	428b      	cmp	r3, r1
 8008044:	bf01      	itttt	eq
 8008046:	6819      	ldreq	r1, [r3, #0]
 8008048:	685b      	ldreq	r3, [r3, #4]
 800804a:	1809      	addeq	r1, r1, r0
 800804c:	6021      	streq	r1, [r4, #0]
 800804e:	6063      	str	r3, [r4, #4]
 8008050:	6054      	str	r4, [r2, #4]
 8008052:	e7c9      	b.n	8007fe8 <_free_r+0x24>
 8008054:	bd38      	pop	{r3, r4, r5, pc}
 8008056:	bf00      	nop
 8008058:	200010b4 	.word	0x200010b4

0800805c <__ssputs_r>:
 800805c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008060:	688e      	ldr	r6, [r1, #8]
 8008062:	4682      	mov	sl, r0
 8008064:	429e      	cmp	r6, r3
 8008066:	460c      	mov	r4, r1
 8008068:	4690      	mov	r8, r2
 800806a:	461f      	mov	r7, r3
 800806c:	d838      	bhi.n	80080e0 <__ssputs_r+0x84>
 800806e:	898a      	ldrh	r2, [r1, #12]
 8008070:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008074:	d032      	beq.n	80080dc <__ssputs_r+0x80>
 8008076:	6825      	ldr	r5, [r4, #0]
 8008078:	6909      	ldr	r1, [r1, #16]
 800807a:	3301      	adds	r3, #1
 800807c:	eba5 0901 	sub.w	r9, r5, r1
 8008080:	6965      	ldr	r5, [r4, #20]
 8008082:	444b      	add	r3, r9
 8008084:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008088:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800808c:	106d      	asrs	r5, r5, #1
 800808e:	429d      	cmp	r5, r3
 8008090:	bf38      	it	cc
 8008092:	461d      	movcc	r5, r3
 8008094:	0553      	lsls	r3, r2, #21
 8008096:	d531      	bpl.n	80080fc <__ssputs_r+0xa0>
 8008098:	4629      	mov	r1, r5
 800809a:	f7ff fe79 	bl	8007d90 <_malloc_r>
 800809e:	4606      	mov	r6, r0
 80080a0:	b950      	cbnz	r0, 80080b8 <__ssputs_r+0x5c>
 80080a2:	230c      	movs	r3, #12
 80080a4:	f04f 30ff 	mov.w	r0, #4294967295
 80080a8:	f8ca 3000 	str.w	r3, [sl]
 80080ac:	89a3      	ldrh	r3, [r4, #12]
 80080ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80080b2:	81a3      	strh	r3, [r4, #12]
 80080b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080b8:	464a      	mov	r2, r9
 80080ba:	6921      	ldr	r1, [r4, #16]
 80080bc:	f7ff fe52 	bl	8007d64 <memcpy>
 80080c0:	89a3      	ldrh	r3, [r4, #12]
 80080c2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80080c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80080ca:	81a3      	strh	r3, [r4, #12]
 80080cc:	6126      	str	r6, [r4, #16]
 80080ce:	444e      	add	r6, r9
 80080d0:	6026      	str	r6, [r4, #0]
 80080d2:	463e      	mov	r6, r7
 80080d4:	6165      	str	r5, [r4, #20]
 80080d6:	eba5 0509 	sub.w	r5, r5, r9
 80080da:	60a5      	str	r5, [r4, #8]
 80080dc:	42be      	cmp	r6, r7
 80080de:	d900      	bls.n	80080e2 <__ssputs_r+0x86>
 80080e0:	463e      	mov	r6, r7
 80080e2:	4632      	mov	r2, r6
 80080e4:	4641      	mov	r1, r8
 80080e6:	6820      	ldr	r0, [r4, #0]
 80080e8:	f000 fab8 	bl	800865c <memmove>
 80080ec:	68a3      	ldr	r3, [r4, #8]
 80080ee:	6822      	ldr	r2, [r4, #0]
 80080f0:	1b9b      	subs	r3, r3, r6
 80080f2:	4432      	add	r2, r6
 80080f4:	2000      	movs	r0, #0
 80080f6:	60a3      	str	r3, [r4, #8]
 80080f8:	6022      	str	r2, [r4, #0]
 80080fa:	e7db      	b.n	80080b4 <__ssputs_r+0x58>
 80080fc:	462a      	mov	r2, r5
 80080fe:	f000 fac7 	bl	8008690 <_realloc_r>
 8008102:	4606      	mov	r6, r0
 8008104:	2800      	cmp	r0, #0
 8008106:	d1e1      	bne.n	80080cc <__ssputs_r+0x70>
 8008108:	4650      	mov	r0, sl
 800810a:	6921      	ldr	r1, [r4, #16]
 800810c:	f7ff ff5a 	bl	8007fc4 <_free_r>
 8008110:	e7c7      	b.n	80080a2 <__ssputs_r+0x46>
	...

08008114 <_svfiprintf_r>:
 8008114:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008118:	4698      	mov	r8, r3
 800811a:	898b      	ldrh	r3, [r1, #12]
 800811c:	4607      	mov	r7, r0
 800811e:	061b      	lsls	r3, r3, #24
 8008120:	460d      	mov	r5, r1
 8008122:	4614      	mov	r4, r2
 8008124:	b09d      	sub	sp, #116	; 0x74
 8008126:	d50e      	bpl.n	8008146 <_svfiprintf_r+0x32>
 8008128:	690b      	ldr	r3, [r1, #16]
 800812a:	b963      	cbnz	r3, 8008146 <_svfiprintf_r+0x32>
 800812c:	2140      	movs	r1, #64	; 0x40
 800812e:	f7ff fe2f 	bl	8007d90 <_malloc_r>
 8008132:	6028      	str	r0, [r5, #0]
 8008134:	6128      	str	r0, [r5, #16]
 8008136:	b920      	cbnz	r0, 8008142 <_svfiprintf_r+0x2e>
 8008138:	230c      	movs	r3, #12
 800813a:	603b      	str	r3, [r7, #0]
 800813c:	f04f 30ff 	mov.w	r0, #4294967295
 8008140:	e0d1      	b.n	80082e6 <_svfiprintf_r+0x1d2>
 8008142:	2340      	movs	r3, #64	; 0x40
 8008144:	616b      	str	r3, [r5, #20]
 8008146:	2300      	movs	r3, #0
 8008148:	9309      	str	r3, [sp, #36]	; 0x24
 800814a:	2320      	movs	r3, #32
 800814c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008150:	2330      	movs	r3, #48	; 0x30
 8008152:	f04f 0901 	mov.w	r9, #1
 8008156:	f8cd 800c 	str.w	r8, [sp, #12]
 800815a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008300 <_svfiprintf_r+0x1ec>
 800815e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008162:	4623      	mov	r3, r4
 8008164:	469a      	mov	sl, r3
 8008166:	f813 2b01 	ldrb.w	r2, [r3], #1
 800816a:	b10a      	cbz	r2, 8008170 <_svfiprintf_r+0x5c>
 800816c:	2a25      	cmp	r2, #37	; 0x25
 800816e:	d1f9      	bne.n	8008164 <_svfiprintf_r+0x50>
 8008170:	ebba 0b04 	subs.w	fp, sl, r4
 8008174:	d00b      	beq.n	800818e <_svfiprintf_r+0x7a>
 8008176:	465b      	mov	r3, fp
 8008178:	4622      	mov	r2, r4
 800817a:	4629      	mov	r1, r5
 800817c:	4638      	mov	r0, r7
 800817e:	f7ff ff6d 	bl	800805c <__ssputs_r>
 8008182:	3001      	adds	r0, #1
 8008184:	f000 80aa 	beq.w	80082dc <_svfiprintf_r+0x1c8>
 8008188:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800818a:	445a      	add	r2, fp
 800818c:	9209      	str	r2, [sp, #36]	; 0x24
 800818e:	f89a 3000 	ldrb.w	r3, [sl]
 8008192:	2b00      	cmp	r3, #0
 8008194:	f000 80a2 	beq.w	80082dc <_svfiprintf_r+0x1c8>
 8008198:	2300      	movs	r3, #0
 800819a:	f04f 32ff 	mov.w	r2, #4294967295
 800819e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80081a2:	f10a 0a01 	add.w	sl, sl, #1
 80081a6:	9304      	str	r3, [sp, #16]
 80081a8:	9307      	str	r3, [sp, #28]
 80081aa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80081ae:	931a      	str	r3, [sp, #104]	; 0x68
 80081b0:	4654      	mov	r4, sl
 80081b2:	2205      	movs	r2, #5
 80081b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80081b8:	4851      	ldr	r0, [pc, #324]	; (8008300 <_svfiprintf_r+0x1ec>)
 80081ba:	f000 fa41 	bl	8008640 <memchr>
 80081be:	9a04      	ldr	r2, [sp, #16]
 80081c0:	b9d8      	cbnz	r0, 80081fa <_svfiprintf_r+0xe6>
 80081c2:	06d0      	lsls	r0, r2, #27
 80081c4:	bf44      	itt	mi
 80081c6:	2320      	movmi	r3, #32
 80081c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80081cc:	0711      	lsls	r1, r2, #28
 80081ce:	bf44      	itt	mi
 80081d0:	232b      	movmi	r3, #43	; 0x2b
 80081d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80081d6:	f89a 3000 	ldrb.w	r3, [sl]
 80081da:	2b2a      	cmp	r3, #42	; 0x2a
 80081dc:	d015      	beq.n	800820a <_svfiprintf_r+0xf6>
 80081de:	4654      	mov	r4, sl
 80081e0:	2000      	movs	r0, #0
 80081e2:	f04f 0c0a 	mov.w	ip, #10
 80081e6:	9a07      	ldr	r2, [sp, #28]
 80081e8:	4621      	mov	r1, r4
 80081ea:	f811 3b01 	ldrb.w	r3, [r1], #1
 80081ee:	3b30      	subs	r3, #48	; 0x30
 80081f0:	2b09      	cmp	r3, #9
 80081f2:	d94e      	bls.n	8008292 <_svfiprintf_r+0x17e>
 80081f4:	b1b0      	cbz	r0, 8008224 <_svfiprintf_r+0x110>
 80081f6:	9207      	str	r2, [sp, #28]
 80081f8:	e014      	b.n	8008224 <_svfiprintf_r+0x110>
 80081fa:	eba0 0308 	sub.w	r3, r0, r8
 80081fe:	fa09 f303 	lsl.w	r3, r9, r3
 8008202:	4313      	orrs	r3, r2
 8008204:	46a2      	mov	sl, r4
 8008206:	9304      	str	r3, [sp, #16]
 8008208:	e7d2      	b.n	80081b0 <_svfiprintf_r+0x9c>
 800820a:	9b03      	ldr	r3, [sp, #12]
 800820c:	1d19      	adds	r1, r3, #4
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	9103      	str	r1, [sp, #12]
 8008212:	2b00      	cmp	r3, #0
 8008214:	bfbb      	ittet	lt
 8008216:	425b      	neglt	r3, r3
 8008218:	f042 0202 	orrlt.w	r2, r2, #2
 800821c:	9307      	strge	r3, [sp, #28]
 800821e:	9307      	strlt	r3, [sp, #28]
 8008220:	bfb8      	it	lt
 8008222:	9204      	strlt	r2, [sp, #16]
 8008224:	7823      	ldrb	r3, [r4, #0]
 8008226:	2b2e      	cmp	r3, #46	; 0x2e
 8008228:	d10c      	bne.n	8008244 <_svfiprintf_r+0x130>
 800822a:	7863      	ldrb	r3, [r4, #1]
 800822c:	2b2a      	cmp	r3, #42	; 0x2a
 800822e:	d135      	bne.n	800829c <_svfiprintf_r+0x188>
 8008230:	9b03      	ldr	r3, [sp, #12]
 8008232:	3402      	adds	r4, #2
 8008234:	1d1a      	adds	r2, r3, #4
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	9203      	str	r2, [sp, #12]
 800823a:	2b00      	cmp	r3, #0
 800823c:	bfb8      	it	lt
 800823e:	f04f 33ff 	movlt.w	r3, #4294967295
 8008242:	9305      	str	r3, [sp, #20]
 8008244:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008310 <_svfiprintf_r+0x1fc>
 8008248:	2203      	movs	r2, #3
 800824a:	4650      	mov	r0, sl
 800824c:	7821      	ldrb	r1, [r4, #0]
 800824e:	f000 f9f7 	bl	8008640 <memchr>
 8008252:	b140      	cbz	r0, 8008266 <_svfiprintf_r+0x152>
 8008254:	2340      	movs	r3, #64	; 0x40
 8008256:	eba0 000a 	sub.w	r0, r0, sl
 800825a:	fa03 f000 	lsl.w	r0, r3, r0
 800825e:	9b04      	ldr	r3, [sp, #16]
 8008260:	3401      	adds	r4, #1
 8008262:	4303      	orrs	r3, r0
 8008264:	9304      	str	r3, [sp, #16]
 8008266:	f814 1b01 	ldrb.w	r1, [r4], #1
 800826a:	2206      	movs	r2, #6
 800826c:	4825      	ldr	r0, [pc, #148]	; (8008304 <_svfiprintf_r+0x1f0>)
 800826e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008272:	f000 f9e5 	bl	8008640 <memchr>
 8008276:	2800      	cmp	r0, #0
 8008278:	d038      	beq.n	80082ec <_svfiprintf_r+0x1d8>
 800827a:	4b23      	ldr	r3, [pc, #140]	; (8008308 <_svfiprintf_r+0x1f4>)
 800827c:	bb1b      	cbnz	r3, 80082c6 <_svfiprintf_r+0x1b2>
 800827e:	9b03      	ldr	r3, [sp, #12]
 8008280:	3307      	adds	r3, #7
 8008282:	f023 0307 	bic.w	r3, r3, #7
 8008286:	3308      	adds	r3, #8
 8008288:	9303      	str	r3, [sp, #12]
 800828a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800828c:	4433      	add	r3, r6
 800828e:	9309      	str	r3, [sp, #36]	; 0x24
 8008290:	e767      	b.n	8008162 <_svfiprintf_r+0x4e>
 8008292:	460c      	mov	r4, r1
 8008294:	2001      	movs	r0, #1
 8008296:	fb0c 3202 	mla	r2, ip, r2, r3
 800829a:	e7a5      	b.n	80081e8 <_svfiprintf_r+0xd4>
 800829c:	2300      	movs	r3, #0
 800829e:	f04f 0c0a 	mov.w	ip, #10
 80082a2:	4619      	mov	r1, r3
 80082a4:	3401      	adds	r4, #1
 80082a6:	9305      	str	r3, [sp, #20]
 80082a8:	4620      	mov	r0, r4
 80082aa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80082ae:	3a30      	subs	r2, #48	; 0x30
 80082b0:	2a09      	cmp	r2, #9
 80082b2:	d903      	bls.n	80082bc <_svfiprintf_r+0x1a8>
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d0c5      	beq.n	8008244 <_svfiprintf_r+0x130>
 80082b8:	9105      	str	r1, [sp, #20]
 80082ba:	e7c3      	b.n	8008244 <_svfiprintf_r+0x130>
 80082bc:	4604      	mov	r4, r0
 80082be:	2301      	movs	r3, #1
 80082c0:	fb0c 2101 	mla	r1, ip, r1, r2
 80082c4:	e7f0      	b.n	80082a8 <_svfiprintf_r+0x194>
 80082c6:	ab03      	add	r3, sp, #12
 80082c8:	9300      	str	r3, [sp, #0]
 80082ca:	462a      	mov	r2, r5
 80082cc:	4638      	mov	r0, r7
 80082ce:	4b0f      	ldr	r3, [pc, #60]	; (800830c <_svfiprintf_r+0x1f8>)
 80082d0:	a904      	add	r1, sp, #16
 80082d2:	f3af 8000 	nop.w
 80082d6:	1c42      	adds	r2, r0, #1
 80082d8:	4606      	mov	r6, r0
 80082da:	d1d6      	bne.n	800828a <_svfiprintf_r+0x176>
 80082dc:	89ab      	ldrh	r3, [r5, #12]
 80082de:	065b      	lsls	r3, r3, #25
 80082e0:	f53f af2c 	bmi.w	800813c <_svfiprintf_r+0x28>
 80082e4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80082e6:	b01d      	add	sp, #116	; 0x74
 80082e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082ec:	ab03      	add	r3, sp, #12
 80082ee:	9300      	str	r3, [sp, #0]
 80082f0:	462a      	mov	r2, r5
 80082f2:	4638      	mov	r0, r7
 80082f4:	4b05      	ldr	r3, [pc, #20]	; (800830c <_svfiprintf_r+0x1f8>)
 80082f6:	a904      	add	r1, sp, #16
 80082f8:	f000 f87c 	bl	80083f4 <_printf_i>
 80082fc:	e7eb      	b.n	80082d6 <_svfiprintf_r+0x1c2>
 80082fe:	bf00      	nop
 8008300:	08008ab8 	.word	0x08008ab8
 8008304:	08008ac2 	.word	0x08008ac2
 8008308:	00000000 	.word	0x00000000
 800830c:	0800805d 	.word	0x0800805d
 8008310:	08008abe 	.word	0x08008abe

08008314 <_printf_common>:
 8008314:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008318:	4616      	mov	r6, r2
 800831a:	4699      	mov	r9, r3
 800831c:	688a      	ldr	r2, [r1, #8]
 800831e:	690b      	ldr	r3, [r1, #16]
 8008320:	4607      	mov	r7, r0
 8008322:	4293      	cmp	r3, r2
 8008324:	bfb8      	it	lt
 8008326:	4613      	movlt	r3, r2
 8008328:	6033      	str	r3, [r6, #0]
 800832a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800832e:	460c      	mov	r4, r1
 8008330:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008334:	b10a      	cbz	r2, 800833a <_printf_common+0x26>
 8008336:	3301      	adds	r3, #1
 8008338:	6033      	str	r3, [r6, #0]
 800833a:	6823      	ldr	r3, [r4, #0]
 800833c:	0699      	lsls	r1, r3, #26
 800833e:	bf42      	ittt	mi
 8008340:	6833      	ldrmi	r3, [r6, #0]
 8008342:	3302      	addmi	r3, #2
 8008344:	6033      	strmi	r3, [r6, #0]
 8008346:	6825      	ldr	r5, [r4, #0]
 8008348:	f015 0506 	ands.w	r5, r5, #6
 800834c:	d106      	bne.n	800835c <_printf_common+0x48>
 800834e:	f104 0a19 	add.w	sl, r4, #25
 8008352:	68e3      	ldr	r3, [r4, #12]
 8008354:	6832      	ldr	r2, [r6, #0]
 8008356:	1a9b      	subs	r3, r3, r2
 8008358:	42ab      	cmp	r3, r5
 800835a:	dc28      	bgt.n	80083ae <_printf_common+0x9a>
 800835c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008360:	1e13      	subs	r3, r2, #0
 8008362:	6822      	ldr	r2, [r4, #0]
 8008364:	bf18      	it	ne
 8008366:	2301      	movne	r3, #1
 8008368:	0692      	lsls	r2, r2, #26
 800836a:	d42d      	bmi.n	80083c8 <_printf_common+0xb4>
 800836c:	4649      	mov	r1, r9
 800836e:	4638      	mov	r0, r7
 8008370:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008374:	47c0      	blx	r8
 8008376:	3001      	adds	r0, #1
 8008378:	d020      	beq.n	80083bc <_printf_common+0xa8>
 800837a:	6823      	ldr	r3, [r4, #0]
 800837c:	68e5      	ldr	r5, [r4, #12]
 800837e:	f003 0306 	and.w	r3, r3, #6
 8008382:	2b04      	cmp	r3, #4
 8008384:	bf18      	it	ne
 8008386:	2500      	movne	r5, #0
 8008388:	6832      	ldr	r2, [r6, #0]
 800838a:	f04f 0600 	mov.w	r6, #0
 800838e:	68a3      	ldr	r3, [r4, #8]
 8008390:	bf08      	it	eq
 8008392:	1aad      	subeq	r5, r5, r2
 8008394:	6922      	ldr	r2, [r4, #16]
 8008396:	bf08      	it	eq
 8008398:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800839c:	4293      	cmp	r3, r2
 800839e:	bfc4      	itt	gt
 80083a0:	1a9b      	subgt	r3, r3, r2
 80083a2:	18ed      	addgt	r5, r5, r3
 80083a4:	341a      	adds	r4, #26
 80083a6:	42b5      	cmp	r5, r6
 80083a8:	d11a      	bne.n	80083e0 <_printf_common+0xcc>
 80083aa:	2000      	movs	r0, #0
 80083ac:	e008      	b.n	80083c0 <_printf_common+0xac>
 80083ae:	2301      	movs	r3, #1
 80083b0:	4652      	mov	r2, sl
 80083b2:	4649      	mov	r1, r9
 80083b4:	4638      	mov	r0, r7
 80083b6:	47c0      	blx	r8
 80083b8:	3001      	adds	r0, #1
 80083ba:	d103      	bne.n	80083c4 <_printf_common+0xb0>
 80083bc:	f04f 30ff 	mov.w	r0, #4294967295
 80083c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083c4:	3501      	adds	r5, #1
 80083c6:	e7c4      	b.n	8008352 <_printf_common+0x3e>
 80083c8:	2030      	movs	r0, #48	; 0x30
 80083ca:	18e1      	adds	r1, r4, r3
 80083cc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80083d0:	1c5a      	adds	r2, r3, #1
 80083d2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80083d6:	4422      	add	r2, r4
 80083d8:	3302      	adds	r3, #2
 80083da:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80083de:	e7c5      	b.n	800836c <_printf_common+0x58>
 80083e0:	2301      	movs	r3, #1
 80083e2:	4622      	mov	r2, r4
 80083e4:	4649      	mov	r1, r9
 80083e6:	4638      	mov	r0, r7
 80083e8:	47c0      	blx	r8
 80083ea:	3001      	adds	r0, #1
 80083ec:	d0e6      	beq.n	80083bc <_printf_common+0xa8>
 80083ee:	3601      	adds	r6, #1
 80083f0:	e7d9      	b.n	80083a6 <_printf_common+0x92>
	...

080083f4 <_printf_i>:
 80083f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80083f8:	460c      	mov	r4, r1
 80083fa:	7e27      	ldrb	r7, [r4, #24]
 80083fc:	4691      	mov	r9, r2
 80083fe:	2f78      	cmp	r7, #120	; 0x78
 8008400:	4680      	mov	r8, r0
 8008402:	469a      	mov	sl, r3
 8008404:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008406:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800840a:	d807      	bhi.n	800841c <_printf_i+0x28>
 800840c:	2f62      	cmp	r7, #98	; 0x62
 800840e:	d80a      	bhi.n	8008426 <_printf_i+0x32>
 8008410:	2f00      	cmp	r7, #0
 8008412:	f000 80d9 	beq.w	80085c8 <_printf_i+0x1d4>
 8008416:	2f58      	cmp	r7, #88	; 0x58
 8008418:	f000 80a4 	beq.w	8008564 <_printf_i+0x170>
 800841c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008420:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008424:	e03a      	b.n	800849c <_printf_i+0xa8>
 8008426:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800842a:	2b15      	cmp	r3, #21
 800842c:	d8f6      	bhi.n	800841c <_printf_i+0x28>
 800842e:	a001      	add	r0, pc, #4	; (adr r0, 8008434 <_printf_i+0x40>)
 8008430:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8008434:	0800848d 	.word	0x0800848d
 8008438:	080084a1 	.word	0x080084a1
 800843c:	0800841d 	.word	0x0800841d
 8008440:	0800841d 	.word	0x0800841d
 8008444:	0800841d 	.word	0x0800841d
 8008448:	0800841d 	.word	0x0800841d
 800844c:	080084a1 	.word	0x080084a1
 8008450:	0800841d 	.word	0x0800841d
 8008454:	0800841d 	.word	0x0800841d
 8008458:	0800841d 	.word	0x0800841d
 800845c:	0800841d 	.word	0x0800841d
 8008460:	080085af 	.word	0x080085af
 8008464:	080084d1 	.word	0x080084d1
 8008468:	08008591 	.word	0x08008591
 800846c:	0800841d 	.word	0x0800841d
 8008470:	0800841d 	.word	0x0800841d
 8008474:	080085d1 	.word	0x080085d1
 8008478:	0800841d 	.word	0x0800841d
 800847c:	080084d1 	.word	0x080084d1
 8008480:	0800841d 	.word	0x0800841d
 8008484:	0800841d 	.word	0x0800841d
 8008488:	08008599 	.word	0x08008599
 800848c:	680b      	ldr	r3, [r1, #0]
 800848e:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008492:	1d1a      	adds	r2, r3, #4
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	600a      	str	r2, [r1, #0]
 8008498:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800849c:	2301      	movs	r3, #1
 800849e:	e0a4      	b.n	80085ea <_printf_i+0x1f6>
 80084a0:	6825      	ldr	r5, [r4, #0]
 80084a2:	6808      	ldr	r0, [r1, #0]
 80084a4:	062e      	lsls	r6, r5, #24
 80084a6:	f100 0304 	add.w	r3, r0, #4
 80084aa:	d50a      	bpl.n	80084c2 <_printf_i+0xce>
 80084ac:	6805      	ldr	r5, [r0, #0]
 80084ae:	600b      	str	r3, [r1, #0]
 80084b0:	2d00      	cmp	r5, #0
 80084b2:	da03      	bge.n	80084bc <_printf_i+0xc8>
 80084b4:	232d      	movs	r3, #45	; 0x2d
 80084b6:	426d      	negs	r5, r5
 80084b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80084bc:	230a      	movs	r3, #10
 80084be:	485e      	ldr	r0, [pc, #376]	; (8008638 <_printf_i+0x244>)
 80084c0:	e019      	b.n	80084f6 <_printf_i+0x102>
 80084c2:	f015 0f40 	tst.w	r5, #64	; 0x40
 80084c6:	6805      	ldr	r5, [r0, #0]
 80084c8:	600b      	str	r3, [r1, #0]
 80084ca:	bf18      	it	ne
 80084cc:	b22d      	sxthne	r5, r5
 80084ce:	e7ef      	b.n	80084b0 <_printf_i+0xbc>
 80084d0:	680b      	ldr	r3, [r1, #0]
 80084d2:	6825      	ldr	r5, [r4, #0]
 80084d4:	1d18      	adds	r0, r3, #4
 80084d6:	6008      	str	r0, [r1, #0]
 80084d8:	0628      	lsls	r0, r5, #24
 80084da:	d501      	bpl.n	80084e0 <_printf_i+0xec>
 80084dc:	681d      	ldr	r5, [r3, #0]
 80084de:	e002      	b.n	80084e6 <_printf_i+0xf2>
 80084e0:	0669      	lsls	r1, r5, #25
 80084e2:	d5fb      	bpl.n	80084dc <_printf_i+0xe8>
 80084e4:	881d      	ldrh	r5, [r3, #0]
 80084e6:	2f6f      	cmp	r7, #111	; 0x6f
 80084e8:	bf0c      	ite	eq
 80084ea:	2308      	moveq	r3, #8
 80084ec:	230a      	movne	r3, #10
 80084ee:	4852      	ldr	r0, [pc, #328]	; (8008638 <_printf_i+0x244>)
 80084f0:	2100      	movs	r1, #0
 80084f2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80084f6:	6866      	ldr	r6, [r4, #4]
 80084f8:	2e00      	cmp	r6, #0
 80084fa:	bfa8      	it	ge
 80084fc:	6821      	ldrge	r1, [r4, #0]
 80084fe:	60a6      	str	r6, [r4, #8]
 8008500:	bfa4      	itt	ge
 8008502:	f021 0104 	bicge.w	r1, r1, #4
 8008506:	6021      	strge	r1, [r4, #0]
 8008508:	b90d      	cbnz	r5, 800850e <_printf_i+0x11a>
 800850a:	2e00      	cmp	r6, #0
 800850c:	d04d      	beq.n	80085aa <_printf_i+0x1b6>
 800850e:	4616      	mov	r6, r2
 8008510:	fbb5 f1f3 	udiv	r1, r5, r3
 8008514:	fb03 5711 	mls	r7, r3, r1, r5
 8008518:	5dc7      	ldrb	r7, [r0, r7]
 800851a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800851e:	462f      	mov	r7, r5
 8008520:	42bb      	cmp	r3, r7
 8008522:	460d      	mov	r5, r1
 8008524:	d9f4      	bls.n	8008510 <_printf_i+0x11c>
 8008526:	2b08      	cmp	r3, #8
 8008528:	d10b      	bne.n	8008542 <_printf_i+0x14e>
 800852a:	6823      	ldr	r3, [r4, #0]
 800852c:	07df      	lsls	r7, r3, #31
 800852e:	d508      	bpl.n	8008542 <_printf_i+0x14e>
 8008530:	6923      	ldr	r3, [r4, #16]
 8008532:	6861      	ldr	r1, [r4, #4]
 8008534:	4299      	cmp	r1, r3
 8008536:	bfde      	ittt	le
 8008538:	2330      	movle	r3, #48	; 0x30
 800853a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800853e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008542:	1b92      	subs	r2, r2, r6
 8008544:	6122      	str	r2, [r4, #16]
 8008546:	464b      	mov	r3, r9
 8008548:	4621      	mov	r1, r4
 800854a:	4640      	mov	r0, r8
 800854c:	f8cd a000 	str.w	sl, [sp]
 8008550:	aa03      	add	r2, sp, #12
 8008552:	f7ff fedf 	bl	8008314 <_printf_common>
 8008556:	3001      	adds	r0, #1
 8008558:	d14c      	bne.n	80085f4 <_printf_i+0x200>
 800855a:	f04f 30ff 	mov.w	r0, #4294967295
 800855e:	b004      	add	sp, #16
 8008560:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008564:	4834      	ldr	r0, [pc, #208]	; (8008638 <_printf_i+0x244>)
 8008566:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800856a:	680e      	ldr	r6, [r1, #0]
 800856c:	6823      	ldr	r3, [r4, #0]
 800856e:	f856 5b04 	ldr.w	r5, [r6], #4
 8008572:	061f      	lsls	r7, r3, #24
 8008574:	600e      	str	r6, [r1, #0]
 8008576:	d514      	bpl.n	80085a2 <_printf_i+0x1ae>
 8008578:	07d9      	lsls	r1, r3, #31
 800857a:	bf44      	itt	mi
 800857c:	f043 0320 	orrmi.w	r3, r3, #32
 8008580:	6023      	strmi	r3, [r4, #0]
 8008582:	b91d      	cbnz	r5, 800858c <_printf_i+0x198>
 8008584:	6823      	ldr	r3, [r4, #0]
 8008586:	f023 0320 	bic.w	r3, r3, #32
 800858a:	6023      	str	r3, [r4, #0]
 800858c:	2310      	movs	r3, #16
 800858e:	e7af      	b.n	80084f0 <_printf_i+0xfc>
 8008590:	6823      	ldr	r3, [r4, #0]
 8008592:	f043 0320 	orr.w	r3, r3, #32
 8008596:	6023      	str	r3, [r4, #0]
 8008598:	2378      	movs	r3, #120	; 0x78
 800859a:	4828      	ldr	r0, [pc, #160]	; (800863c <_printf_i+0x248>)
 800859c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80085a0:	e7e3      	b.n	800856a <_printf_i+0x176>
 80085a2:	065e      	lsls	r6, r3, #25
 80085a4:	bf48      	it	mi
 80085a6:	b2ad      	uxthmi	r5, r5
 80085a8:	e7e6      	b.n	8008578 <_printf_i+0x184>
 80085aa:	4616      	mov	r6, r2
 80085ac:	e7bb      	b.n	8008526 <_printf_i+0x132>
 80085ae:	680b      	ldr	r3, [r1, #0]
 80085b0:	6826      	ldr	r6, [r4, #0]
 80085b2:	1d1d      	adds	r5, r3, #4
 80085b4:	6960      	ldr	r0, [r4, #20]
 80085b6:	600d      	str	r5, [r1, #0]
 80085b8:	0635      	lsls	r5, r6, #24
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	d501      	bpl.n	80085c2 <_printf_i+0x1ce>
 80085be:	6018      	str	r0, [r3, #0]
 80085c0:	e002      	b.n	80085c8 <_printf_i+0x1d4>
 80085c2:	0671      	lsls	r1, r6, #25
 80085c4:	d5fb      	bpl.n	80085be <_printf_i+0x1ca>
 80085c6:	8018      	strh	r0, [r3, #0]
 80085c8:	2300      	movs	r3, #0
 80085ca:	4616      	mov	r6, r2
 80085cc:	6123      	str	r3, [r4, #16]
 80085ce:	e7ba      	b.n	8008546 <_printf_i+0x152>
 80085d0:	680b      	ldr	r3, [r1, #0]
 80085d2:	1d1a      	adds	r2, r3, #4
 80085d4:	600a      	str	r2, [r1, #0]
 80085d6:	681e      	ldr	r6, [r3, #0]
 80085d8:	2100      	movs	r1, #0
 80085da:	4630      	mov	r0, r6
 80085dc:	6862      	ldr	r2, [r4, #4]
 80085de:	f000 f82f 	bl	8008640 <memchr>
 80085e2:	b108      	cbz	r0, 80085e8 <_printf_i+0x1f4>
 80085e4:	1b80      	subs	r0, r0, r6
 80085e6:	6060      	str	r0, [r4, #4]
 80085e8:	6863      	ldr	r3, [r4, #4]
 80085ea:	6123      	str	r3, [r4, #16]
 80085ec:	2300      	movs	r3, #0
 80085ee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80085f2:	e7a8      	b.n	8008546 <_printf_i+0x152>
 80085f4:	4632      	mov	r2, r6
 80085f6:	4649      	mov	r1, r9
 80085f8:	4640      	mov	r0, r8
 80085fa:	6923      	ldr	r3, [r4, #16]
 80085fc:	47d0      	blx	sl
 80085fe:	3001      	adds	r0, #1
 8008600:	d0ab      	beq.n	800855a <_printf_i+0x166>
 8008602:	6823      	ldr	r3, [r4, #0]
 8008604:	079b      	lsls	r3, r3, #30
 8008606:	d413      	bmi.n	8008630 <_printf_i+0x23c>
 8008608:	68e0      	ldr	r0, [r4, #12]
 800860a:	9b03      	ldr	r3, [sp, #12]
 800860c:	4298      	cmp	r0, r3
 800860e:	bfb8      	it	lt
 8008610:	4618      	movlt	r0, r3
 8008612:	e7a4      	b.n	800855e <_printf_i+0x16a>
 8008614:	2301      	movs	r3, #1
 8008616:	4632      	mov	r2, r6
 8008618:	4649      	mov	r1, r9
 800861a:	4640      	mov	r0, r8
 800861c:	47d0      	blx	sl
 800861e:	3001      	adds	r0, #1
 8008620:	d09b      	beq.n	800855a <_printf_i+0x166>
 8008622:	3501      	adds	r5, #1
 8008624:	68e3      	ldr	r3, [r4, #12]
 8008626:	9903      	ldr	r1, [sp, #12]
 8008628:	1a5b      	subs	r3, r3, r1
 800862a:	42ab      	cmp	r3, r5
 800862c:	dcf2      	bgt.n	8008614 <_printf_i+0x220>
 800862e:	e7eb      	b.n	8008608 <_printf_i+0x214>
 8008630:	2500      	movs	r5, #0
 8008632:	f104 0619 	add.w	r6, r4, #25
 8008636:	e7f5      	b.n	8008624 <_printf_i+0x230>
 8008638:	08008ac9 	.word	0x08008ac9
 800863c:	08008ada 	.word	0x08008ada

08008640 <memchr>:
 8008640:	4603      	mov	r3, r0
 8008642:	b510      	push	{r4, lr}
 8008644:	b2c9      	uxtb	r1, r1
 8008646:	4402      	add	r2, r0
 8008648:	4293      	cmp	r3, r2
 800864a:	4618      	mov	r0, r3
 800864c:	d101      	bne.n	8008652 <memchr+0x12>
 800864e:	2000      	movs	r0, #0
 8008650:	e003      	b.n	800865a <memchr+0x1a>
 8008652:	7804      	ldrb	r4, [r0, #0]
 8008654:	3301      	adds	r3, #1
 8008656:	428c      	cmp	r4, r1
 8008658:	d1f6      	bne.n	8008648 <memchr+0x8>
 800865a:	bd10      	pop	{r4, pc}

0800865c <memmove>:
 800865c:	4288      	cmp	r0, r1
 800865e:	b510      	push	{r4, lr}
 8008660:	eb01 0402 	add.w	r4, r1, r2
 8008664:	d902      	bls.n	800866c <memmove+0x10>
 8008666:	4284      	cmp	r4, r0
 8008668:	4623      	mov	r3, r4
 800866a:	d807      	bhi.n	800867c <memmove+0x20>
 800866c:	1e43      	subs	r3, r0, #1
 800866e:	42a1      	cmp	r1, r4
 8008670:	d008      	beq.n	8008684 <memmove+0x28>
 8008672:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008676:	f803 2f01 	strb.w	r2, [r3, #1]!
 800867a:	e7f8      	b.n	800866e <memmove+0x12>
 800867c:	4601      	mov	r1, r0
 800867e:	4402      	add	r2, r0
 8008680:	428a      	cmp	r2, r1
 8008682:	d100      	bne.n	8008686 <memmove+0x2a>
 8008684:	bd10      	pop	{r4, pc}
 8008686:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800868a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800868e:	e7f7      	b.n	8008680 <memmove+0x24>

08008690 <_realloc_r>:
 8008690:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008692:	4607      	mov	r7, r0
 8008694:	4614      	mov	r4, r2
 8008696:	460e      	mov	r6, r1
 8008698:	b921      	cbnz	r1, 80086a4 <_realloc_r+0x14>
 800869a:	4611      	mov	r1, r2
 800869c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80086a0:	f7ff bb76 	b.w	8007d90 <_malloc_r>
 80086a4:	b922      	cbnz	r2, 80086b0 <_realloc_r+0x20>
 80086a6:	f7ff fc8d 	bl	8007fc4 <_free_r>
 80086aa:	4625      	mov	r5, r4
 80086ac:	4628      	mov	r0, r5
 80086ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80086b0:	f000 f814 	bl	80086dc <_malloc_usable_size_r>
 80086b4:	42a0      	cmp	r0, r4
 80086b6:	d20f      	bcs.n	80086d8 <_realloc_r+0x48>
 80086b8:	4621      	mov	r1, r4
 80086ba:	4638      	mov	r0, r7
 80086bc:	f7ff fb68 	bl	8007d90 <_malloc_r>
 80086c0:	4605      	mov	r5, r0
 80086c2:	2800      	cmp	r0, #0
 80086c4:	d0f2      	beq.n	80086ac <_realloc_r+0x1c>
 80086c6:	4631      	mov	r1, r6
 80086c8:	4622      	mov	r2, r4
 80086ca:	f7ff fb4b 	bl	8007d64 <memcpy>
 80086ce:	4631      	mov	r1, r6
 80086d0:	4638      	mov	r0, r7
 80086d2:	f7ff fc77 	bl	8007fc4 <_free_r>
 80086d6:	e7e9      	b.n	80086ac <_realloc_r+0x1c>
 80086d8:	4635      	mov	r5, r6
 80086da:	e7e7      	b.n	80086ac <_realloc_r+0x1c>

080086dc <_malloc_usable_size_r>:
 80086dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80086e0:	1f18      	subs	r0, r3, #4
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	bfbc      	itt	lt
 80086e6:	580b      	ldrlt	r3, [r1, r0]
 80086e8:	18c0      	addlt	r0, r0, r3
 80086ea:	4770      	bx	lr

080086ec <_init>:
 80086ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086ee:	bf00      	nop
 80086f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80086f2:	bc08      	pop	{r3}
 80086f4:	469e      	mov	lr, r3
 80086f6:	4770      	bx	lr

080086f8 <_fini>:
 80086f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086fa:	bf00      	nop
 80086fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80086fe:	bc08      	pop	{r3}
 8008700:	469e      	mov	lr, r3
 8008702:	4770      	bx	lr
