# Synopsys Constraint Checker(syntax only), version maplat, Build 1796R, built Aug  4 2017
# Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Sat Jan  4 14:07:57 2020


##### DESIGN INFO #######################################################

Top View:                "top"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                                   Requested     Requested     Clock                                       Clock                     Clock
Level     Clock                                                   Frequency     Period        Type                                        Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       PLL|CLKOP_inferred_clock                                1.0 MHz       1000.000      inferred                                    Autoconstr_clkgroup_0     955  
1 .         CIC_23s_8s_1|d_clk_derived_clock                      1.0 MHz       1000.000      derived (from PLL|CLKOP_inferred_clock)     Autoconstr_clkgroup_0     755  
1 .         CIC_23s_8s_0|d_clk_derived_clock                      1.0 MHz       1000.000      derived (from PLL|CLKOP_inferred_clock)     Autoconstr_clkgroup_0     753  
1 .         uart_rx_130s_0_1_2_3_4|UartClk_1_derived_clock[2]     1.0 MHz       1000.000      derived (from PLL|CLKOP_inferred_clock)     Autoconstr_clkgroup_0     30   
1 .         uart_tx_130s_0_1_2_3_4|UartClk_1_derived_clock[2]     1.0 MHz       1000.000      derived (from PLL|CLKOP_inferred_clock)     Autoconstr_clkgroup_0     20   
1 .         uart_rx_130s_0_1_2_3_4|UartClk_derived_clock[2]       1.0 MHz       1000.000      derived (from PLL|CLKOP_inferred_clock)     Autoconstr_clkgroup_0     3    
1 .         uart_tx_130s_0_1_2_3_4|UartClk_derived_clock[2]       1.0 MHz       1000.000      derived (from PLL|CLKOP_inferred_clock)     Autoconstr_clkgroup_0     3    
=========================================================================================================================================================================
