
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.009223                       # Number of seconds simulated
sim_ticks                                  9222554000                       # Number of ticks simulated
final_tick                                 9222554000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  31782                       # Simulator instruction rate (inst/s)
host_op_rate                                    67437                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               78278271                       # Simulator tick rate (ticks/s)
host_mem_usage                                2210116                       # Number of bytes of host memory used
host_seconds                                   117.82                       # Real time elapsed on the host
sim_insts                                     3744478                       # Number of instructions simulated
sim_ops                                       7945257                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             25344                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             60608                       # Number of bytes read from this memory
system.physmem.bytes_read::total                85952                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        25344                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           25344                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                396                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                947                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1343                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst              2748046                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data              6571715                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 9319761                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst         2748046                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2748046                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst             2748046                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data             6571715                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                9319761                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                       1199.590557                       # Cycle average of tags in use
system.l2.total_refs                            36085                       # Total number of references to valid blocks.
system.l2.sampled_refs                           1291                       # Sample count of references to valid blocks.
system.l2.avg_refs                          27.951201                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           365.863695                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             354.102355                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             479.624507                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.089322                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.086451                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.117096                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.292869                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                28105                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                 3528                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   31633                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             4877                       # number of Writeback hits
system.l2.Writeback_hits::total                  4877                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data               1436                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1436                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                 28105                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                  4964                       # number of demand (read+write) hits
system.l2.demand_hits::total                    33069                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                28105                       # number of overall hits
system.l2.overall_hits::cpu.data                 4964                       # number of overall hits
system.l2.overall_hits::total                   33069                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                397                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                497                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   894                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              450                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 450                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 397                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 947                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1344                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                397                       # number of overall misses
system.l2.overall_misses::cpu.data                947                       # number of overall misses
system.l2.overall_misses::total                  1344                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     20927500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     25984000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        46911500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     23628500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      23628500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      20927500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      49612500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         70540000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     20927500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     49612500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        70540000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst            28502                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data             4025                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               32527                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         4877                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              4877                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           1886                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1886                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             28502                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              5911                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                34413                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            28502                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             5911                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               34413                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.013929                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.123478                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.027485                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.238600                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.238600                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.013929                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.160210                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.039055                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.013929                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.160210                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.039055                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 52714.105793                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 52281.690141                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52473.713647                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52507.777778                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52507.777778                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 52714.105793                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52389.123548                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52485.119048                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 52714.105793                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52389.123548                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52485.119048                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           397                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           497                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              894                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          450                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            450                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            397                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            947                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1344                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           397                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           947                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1344                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     16086500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     19985000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     36071500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     18057500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     18057500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     16086500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     38042500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     54129000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     16086500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     38042500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     54129000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.013929                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.123478                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.027485                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.238600                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.238600                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.013929                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.160210                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.039055                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.013929                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.160210                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.039055                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40520.151134                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40211.267606                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40348.434004                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40127.777778                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40127.777778                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40520.151134                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40171.594509                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40274.553571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40520.151134                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40171.594509                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40274.553571                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                  968420                       # Number of BP lookups
system.cpu.branchPred.condPredicted            968420                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            124643                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               572972                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  553203                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.549744                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                 1341                       # Number of system calls
system.cpu.numCycles                         18445109                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1025311                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        3908917                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      968420                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             553203                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       4450544                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  249288                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles               12624630                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                    466105                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2800                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           18225129                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.455437                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.825315                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 13871664     76.11%     76.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   406528      2.23%     78.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3946937     21.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             18225129                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.052503                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.211922                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  3913902                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               9846054                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   3072503                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1268026                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 124644                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                8279554                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 124644                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  4864153                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 7781709                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          10841                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1782331                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3661451                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                8229280                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                1992997                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                   108                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands             9532668                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              20572014                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         18600387                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           1971627                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               9277947                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   254721                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               1344                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           1343                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5416856                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               742555                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              759846                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 1                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    8044321                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                1352                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   8042668                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               179                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           14216                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        33837                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             10                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      18225129                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.441296                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.651054                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            11798281     64.74%     64.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             4811028     26.40%     91.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1615820      8.87%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        18225129                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 47481    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            196691      2.45%      2.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6120253     76.10%     78.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     78.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     78.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              223426      2.78%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               742552      9.23%     90.55% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              759746      9.45%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                8042668                       # Type of FU issued
system.cpu.iq.rate                           0.436033                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       47481                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.005904                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           33107035                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           7456520                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      7420675                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             1251090                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             603369                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       600308                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                7244262                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  649196                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads             8689                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         8477                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         1443                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 124644                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  917497                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                371878                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             8045673                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             18756                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                742555                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               759846                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               1344                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 183939                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          33614                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        91029                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               124643                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               8023849                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                736944                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             18819                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1496680                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   956802                       # Number of branches executed
system.cpu.iew.exec_stores                     759736                       # Number of stores executed
system.cpu.iew.exec_rate                     0.435012                       # Inst execution rate
system.cpu.iew.wb_sent                        8020985                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       8020983                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   1666532                       # num instructions producing a value
system.cpu.iew.wb_consumers                   1714355                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.434857                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.972104                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          100415                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1342                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            124643                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     18100485                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.438953                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.635848                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     11585438     64.01%     64.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      5084837     28.09%     92.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1430210      7.90%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     18100485                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              3744478                       # Number of instructions committed
system.cpu.commit.committedOps                7945257                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        1492481                       # Number of memory references committed
system.cpu.commit.loads                        734078                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     956802                       # Number of branches committed
system.cpu.commit.fp_insts                     598767                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   7732762                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events               1430210                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                     24715947                       # The number of ROB reads
system.cpu.rob.rob_writes                    16215988                       # The number of ROB writes
system.cpu.timesIdled                           30073                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          219980                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     3744478                       # Number of Instructions Simulated
system.cpu.committedOps                       7945257                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total               3744478                       # Number of Instructions Simulated
system.cpu.cpi                               4.925949                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.925949                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.203007                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.203007                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 16327230                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9076229                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    768733                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   210346                       # number of floating regfile writes
system.cpu.misc_regfile_reads                 3204238                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                  28256                       # number of replacements
system.cpu.icache.tagsinuse                230.850689                       # Cycle average of tags in use
system.cpu.icache.total_refs                   437474                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                  28501                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                  15.349426                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     230.850689                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.901761                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.901761                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst       437474                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          437474                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        437474                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           437474                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       437474                       # number of overall hits
system.cpu.icache.overall_hits::total          437474                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        28631                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         28631                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        28631                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          28631                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        28631                       # number of overall misses
system.cpu.icache.overall_misses::total         28631                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    389039500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    389039500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    389039500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    389039500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    389039500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    389039500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       466105                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       466105                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       466105                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       466105                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       466105                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       466105                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.061426                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.061426                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.061426                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.061426                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.061426                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.061426                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13588.051413                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13588.051413                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13588.051413                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13588.051413                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13588.051413                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13588.051413                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          129                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          129                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          129                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          129                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          129                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          129                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        28502                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        28502                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        28502                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        28502                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        28502                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        28502                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    330481500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    330481500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    330481500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    330481500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    330481500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    330481500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.061149                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.061149                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.061149                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.061149                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.061149                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.061149                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11595.028419                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11595.028419                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11595.028419                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11595.028419                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11595.028419                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11595.028419                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                   5655                       # number of replacements
system.cpu.dcache.tagsinuse                255.509327                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  1481712                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   5911                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                 250.670276                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle               35240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     255.509327                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.998083                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.998083                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data       724644                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          724644                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       757068                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         757068                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       1481712                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1481712                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      1481712                       # number of overall hits
system.cpu.dcache.overall_hits::total         1481712                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         4332                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4332                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         1886                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1886                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         6218                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6218                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         6218                       # number of overall misses
system.cpu.dcache.overall_misses::total          6218                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     80253500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     80253500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     43646500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     43646500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    123900000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    123900000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    123900000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    123900000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       728976                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       728976                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       758954                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       758954                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      1487930                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1487930                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      1487930                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1487930                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.005943                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005943                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.002485                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002485                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.004179                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004179                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.004179                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004179                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 18525.738689                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18525.738689                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 23142.364793                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 23142.364793                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 19926.021229                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19926.021229                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 19926.021229                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19926.021229                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         4877                       # number of writebacks
system.cpu.dcache.writebacks::total              4877                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          307                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          307                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          307                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          307                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          307                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          307                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         4025                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4025                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         1886                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1886                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         5911                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5911                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         5911                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5911                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     65295500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     65295500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     39874500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     39874500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    105170000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    105170000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    105170000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    105170000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.005521                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005521                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.002485                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002485                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.003973                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003973                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.003973                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003973                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 16222.484472                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16222.484472                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 21142.364793                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 21142.364793                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 17792.251734                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17792.251734                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 17792.251734                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17792.251734                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
