{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1710795588627 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710795588627 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 18 23:59:48 2024 " "Processing started: Mon Mar 18 23:59:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710795588627 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1710795588627 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VERILOGStart04 -c VERILOGStart04 " "Command: quartus_map --read_settings_files=on --write_settings_files=off VERILOGStart04 -c VERILOGStart04" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1710795588627 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1710795588808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilogstart04.v 1 1 " "Found 1 design units, including 1 entities, in source file verilogstart04.v" { { "Info" "ISGN_ENTITY_NAME" "1 VERILOGStart04 " "Found entity 1: VERILOGStart04" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710795588840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710795588840 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "digitBuf3 VERILOGStart04.v(200) " "Verilog HDL error at VERILOGStart04.v(200): object \"digitBuf3\" is not declared" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 200 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1710795588840 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "digitBuf2 VERILOGStart04.v(201) " "Verilog HDL error at VERILOGStart04.v(201): object \"digitBuf2\" is not declared" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 201 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1710795588840 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "digit3 VERILOGStart04.v(202) " "Verilog HDL error at VERILOGStart04.v(202): object \"digit3\" is not declared" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 202 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1710795588841 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "digitBuf3 VERILOGStart04.v(202) " "Verilog HDL error at VERILOGStart04.v(202): object \"digitBuf3\" is not declared" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 202 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1710795588841 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "digit2 VERILOGStart04.v(203) " "Verilog HDL error at VERILOGStart04.v(203): object \"digit2\" is not declared" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 203 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1710795588841 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "digitBuf2 VERILOGStart04.v(203) " "Verilog HDL error at VERILOGStart04.v(203): object \"digitBuf2\" is not declared" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 203 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1710795588841 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "digit3 VERILOGStart04.v(204) " "Verilog HDL error at VERILOGStart04.v(204): object \"digit3\" is not declared" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 204 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1710795588841 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "digit2 VERILOGStart04.v(217) " "Verilog HDL error at VERILOGStart04.v(217): object \"digit2\" is not declared" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 217 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1710795588841 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "digit3 VERILOGStart04.v(240) " "Verilog HDL error at VERILOGStart04.v(240): object \"digit3\" is not declared" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 240 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1710795588841 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "digit2 VERILOGStart04.v(242) " "Verilog HDL error at VERILOGStart04.v(242): object \"digit2\" is not declared" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 242 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1710795588841 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "digit2 VERILOGStart04.v(244) " "Verilog HDL error at VERILOGStart04.v(244): object \"digit2\" is not declared" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 244 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1710795588841 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "digit1 VERILOGStart04.v(245) " "Verilog HDL error at VERILOGStart04.v(245): object \"digit1\" is not declared" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 245 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1710795588841 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "digit3 VERILOGStart04.v(246) " "Verilog HDL error at VERILOGStart04.v(246): object \"digit3\" is not declared" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 246 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1710795588841 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "digit2 VERILOGStart04.v(259) " "Verilog HDL error at VERILOGStart04.v(259): object \"digit2\" is not declared" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 259 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1710795588841 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "digit1 VERILOGStart04.v(278) " "Verilog HDL error at VERILOGStart04.v(278): object \"digit1\" is not declared" {  } { { "VERILOGStart04.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VERILOGStart03/VERILOGStart04.v" 278 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1710795588841 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 15 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 15 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4610 " "Peak virtual memory: 4610 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710795588883 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 18 23:59:48 2024 " "Processing ended: Mon Mar 18 23:59:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710795588883 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710795588883 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710795588883 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1710795588883 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 17 s 0 s " "Quartus II Full Compilation was unsuccessful. 17 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1710795589456 ""}
