{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1748228619893 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1748228619894 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "frequency_counter_assembly 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"frequency_counter_assembly\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1748228619903 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1748228619937 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1748228619937 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_module:ref_pll_module\|altpll:altpll_component\|pll_module_altpll1:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"pll_module:ref_pll_module\|altpll:altpll_component\|pll_module_altpll1:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_module:ref_pll_module\|altpll:altpll_component\|pll_module_altpll1:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_module:ref_pll_module\|altpll:altpll_component\|pll_module_altpll1:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_module_altpll1.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/pll_module_altpll1.v" 46 -1 0 } } { "" "" { Generic "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1748228619979 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_module:ref_pll_module\|altpll:altpll_component\|pll_module_altpll1:auto_generated\|wire_pll1_clk\[1\] 2 1 72 2000 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 72 degrees (2000 ps) for pll_module:ref_pll_module\|altpll:altpll_component\|pll_module_altpll1:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_module_altpll1.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/pll_module_altpll1.v" 46 -1 0 } } { "" "" { Generic "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1748228619979 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_module:ref_pll_module\|altpll:altpll_component\|pll_module_altpll1:auto_generated\|wire_pll1_clk\[2\] 2 1 144 4000 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 144 degrees (4000 ps) for pll_module:ref_pll_module\|altpll:altpll_component\|pll_module_altpll1:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_module_altpll1.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/pll_module_altpll1.v" 46 -1 0 } } { "" "" { Generic "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1748228619979 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_module:ref_pll_module\|altpll:altpll_component\|pll_module_altpll1:auto_generated\|wire_pll1_clk\[3\] 2 1 216 6000 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 216 degrees (6000 ps) for pll_module:ref_pll_module\|altpll:altpll_component\|pll_module_altpll1:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll_module_altpll1.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/pll_module_altpll1.v" 46 -1 0 } } { "" "" { Generic "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1748228619979 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_module:ref_pll_module\|altpll:altpll_component\|pll_module_altpll1:auto_generated\|wire_pll1_clk\[4\] 2 1 288 8000 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 288 degrees (8000 ps) for pll_module:ref_pll_module\|altpll:altpll_component\|pll_module_altpll1:auto_generated\|wire_pll1_clk\[4\] port" {  } { { "db/pll_module_altpll1.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/pll_module_altpll1.v" 46 -1 0 } } { "" "" { Generic "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1748228619979 ""}  } { { "db/pll_module_altpll1.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/pll_module_altpll1.v" 46 -1 0 } } { "" "" { Generic "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1748228619979 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_sample_signal:sample_pll_module\|altpll:altpll_component\|pll_sample_signal_altpll1:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"pll_sample_signal:sample_pll_module\|altpll:altpll_component\|pll_sample_signal_altpll1:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_sample_signal:sample_pll_module\|altpll:altpll_component\|pll_sample_signal_altpll1:auto_generated\|wire_pll1_clk\[0\] 1 50 0 0 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for pll_sample_signal:sample_pll_module\|altpll:altpll_component\|pll_sample_signal_altpll1:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_sample_signal_altpll1.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/pll_sample_signal_altpll1.v" 46 -1 0 } } { "" "" { Generic "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1748228619979 ""}  } { { "db/pll_sample_signal_altpll1.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/pll_sample_signal_altpll1.v" 46 -1 0 } } { "" "" { Generic "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1748228619979 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1748228620102 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1748228620105 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1748228620151 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1748228620151 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1748228620151 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1748228620151 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1748228620151 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1748228620151 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1748228620151 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1748228620151 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1748228620151 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1748228620151 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1748228620151 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1748228620151 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1748228620151 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1748228620151 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/mnt/Backyard/Intel_Quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/Backyard/Intel_Quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 5411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1748228620155 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/mnt/Backyard/Intel_Quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/Backyard/Intel_Quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 5413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1748228620155 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/mnt/Backyard/Intel_Quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/Backyard/Intel_Quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 5415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1748228620155 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/mnt/Backyard/Intel_Quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/Backyard/Intel_Quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 5417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1748228620155 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/mnt/Backyard/Intel_Quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/Backyard/Intel_Quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 5419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1748228620155 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/mnt/Backyard/Intel_Quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/Backyard/Intel_Quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 5421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1748228620155 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/mnt/Backyard/Intel_Quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/Backyard/Intel_Quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 5423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1748228620155 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/mnt/Backyard/Intel_Quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/mnt/Backyard/Intel_Quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 5425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1748228620155 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1748228620155 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1748228620155 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1748228620155 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1748228620155 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1748228620155 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1748228620156 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1748228620318 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 32 " "No exact pin location assignment(s) for 2 pins of 32 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1748228620456 ""}
{ "Info" "ISTA_SDC_FOUND" "timing.sdc " "Reading SDC File: 'timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1748228620867 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ref_pll_module\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 20.00 -name \{ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{ref_pll_module\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 20.00 -name \{ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1748228620879 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ref_pll_module\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 72.00 -duty_cycle 20.00 -name \{ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{ref_pll_module\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 72.00 -duty_cycle 20.00 -name \{ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1748228620879 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ref_pll_module\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 144.00 -duty_cycle 20.00 -name \{ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{ref_pll_module\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 144.00 -duty_cycle 20.00 -name \{ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1748228620879 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ref_pll_module\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 216.00 -duty_cycle 20.00 -name \{ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{ref_pll_module\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 216.00 -duty_cycle 20.00 -name \{ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1748228620879 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ref_pll_module\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 288.00 -duty_cycle 20.00 -name \{ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{ref_pll_module\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 288.00 -duty_cycle 20.00 -name \{ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1748228620879 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sample_pll_module\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{sample_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{sample_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{sample_pll_module\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{sample_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{sample_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1748228620879 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1748228620879 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1748228620879 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "timing.sdc 7 ref_measure_signal_internal port " "Ignored filter at timing.sdc(7): ref_measure_signal_internal could not be matched with a port" {  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1748228620879 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock timing.sdc 7 Argument <targets> is an empty collection " "Ignored create_clock at timing.sdc(7): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -add -name measure_signal_i -period 100.000 \[get_ports \{ref_measure_signal_internal\}\] " "create_clock -add -name measure_signal_i -period 100.000 \[get_ports \{ref_measure_signal_internal\}\]" {  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748228620879 ""}  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748228620879 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "timing.sdc 8 ref_measurement_clk_main port " "Ignored filter at timing.sdc(8): ref_measurement_clk_main could not be matched with a port" {  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1748228620879 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock timing.sdc 8 Argument <targets> is an empty collection " "Ignored create_clock at timing.sdc(8): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -add -name ref_measurement_clk_main -period 10.000 -waveform \{0.000 5.000\} \[get_ports \{ref_measurement_clk_main\}\]  " "create_clock -add -name ref_measurement_clk_main -period 10.000 -waveform \{0.000 5.000\} \[get_ports \{ref_measurement_clk_main\}\] " {  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748228620880 ""}  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748228620880 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "timing.sdc 9 ref_measurement_clk_interpolate\[3\] port " "Ignored filter at timing.sdc(9): ref_measurement_clk_interpolate\[3\] could not be matched with a port" {  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1748228620880 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock timing.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at timing.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -add -name ref_measurement_clk_main -period 10.000 -waveform \{0.000 5.000\} \[get_ports \{ref_measurement_clk_interpolate\[3\]\}\] " "create_clock -add -name ref_measurement_clk_main -period 10.000 -waveform \{0.000 5.000\} \[get_ports \{ref_measurement_clk_interpolate\[3\]\}\]" {  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748228620880 ""}  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748228620880 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "timing.sdc 10 ref_measurement_clk_interpolate\[2\] port " "Ignored filter at timing.sdc(10): ref_measurement_clk_interpolate\[2\] could not be matched with a port" {  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1748228620880 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock timing.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at timing.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -add -name ref_measurement_clk_main -period 10.000 -waveform \{0.000 5.000\} \[get_ports \{ref_measurement_clk_interpolate\[2\]\}\] " "create_clock -add -name ref_measurement_clk_main -period 10.000 -waveform \{0.000 5.000\} \[get_ports \{ref_measurement_clk_interpolate\[2\]\}\]" {  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748228620880 ""}  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748228620880 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "timing.sdc 11 ref_measurement_clk_interpolate\[1\] port " "Ignored filter at timing.sdc(11): ref_measurement_clk_interpolate\[1\] could not be matched with a port" {  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1748228620880 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock timing.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at timing.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -add -name ref_measurement_clk_main -period 10.000 -waveform \{0.000 5.000\} \[get_ports \{ref_measurement_clk_interpolate\[1\]\}\] " "create_clock -add -name ref_measurement_clk_main -period 10.000 -waveform \{0.000 5.000\} \[get_ports \{ref_measurement_clk_interpolate\[1\]\}\]" {  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748228620880 ""}  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748228620880 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "timing.sdc 12 ref_measurement_clk_interpolate\[0\] port " "Ignored filter at timing.sdc(12): ref_measurement_clk_interpolate\[0\] could not be matched with a port" {  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1748228620880 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock timing.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at timing.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -add -name ref_measurement_clk_main -period 10.000 -waveform \{0.000 5.000\} \[get_ports \{ref_measurement_clk_interpolate\[0\]\}\] " "create_clock -add -name ref_measurement_clk_main -period 10.000 -waveform \{0.000 5.000\} \[get_ports \{ref_measurement_clk_interpolate\[0\]\}\]" {  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748228620880 ""}  } { { "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/timing.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748228620880 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "measure_signal_i " "Node: measure_signal_i was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register frequency_counter:counter_module\|measurement_is_done measure_signal_i " "Register frequency_counter:counter_module\|measurement_is_done is being clocked by measure_signal_i" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1748228620884 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1748228620884 "|top_level|measure_signal_i"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1748228620893 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1748228620894 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 7 clocks " "Found 7 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1748228620894 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1748228620894 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000        clk_i " "  20.000        clk_i" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1748228620894 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1748228620894 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  10.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1748228620894 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  10.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1748228620894 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "  10.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1748228620894 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[4\] " "  10.000 ref_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[4\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1748228620894 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "1000.000 sample_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "1000.000 sample_pll_module\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1748228620894 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1748228620894 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_i_ext~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk_i_ext~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1748228621070 ""}  } { { "top_level.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 5397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1748228621070 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_module:ref_pll_module\|altpll:altpll_component\|pll_module_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll_module:ref_pll_module\|altpll:altpll_component\|pll_module_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1748228621070 ""}  } { { "db/pll_module_altpll1.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/pll_module_altpll1.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1748228621070 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_module:ref_pll_module\|altpll:altpll_component\|pll_module_altpll1:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll_module:ref_pll_module\|altpll:altpll_component\|pll_module_altpll1:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1748228621070 ""}  } { { "db/pll_module_altpll1.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/pll_module_altpll1.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1748228621070 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_module:ref_pll_module\|altpll:altpll_component\|pll_module_altpll1:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll_module:ref_pll_module\|altpll:altpll_component\|pll_module_altpll1:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1748228621070 ""}  } { { "db/pll_module_altpll1.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/pll_module_altpll1.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1748228621070 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_module:ref_pll_module\|altpll:altpll_component\|pll_module_altpll1:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_1) " "Automatically promoted node pll_module:ref_pll_module\|altpll:altpll_component\|pll_module_altpll1:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1748228621070 ""}  } { { "db/pll_module_altpll1.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/pll_module_altpll1.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1748228621070 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_module:ref_pll_module\|altpll:altpll_component\|pll_module_altpll1:auto_generated\|wire_pll1_clk\[4\] (placed in counter C4 of PLL_1) " "Automatically promoted node pll_module:ref_pll_module\|altpll:altpll_component\|pll_module_altpll1:auto_generated\|wire_pll1_clk\[4\] (placed in counter C4 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1748228621070 ""}  } { { "db/pll_module_altpll1.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/pll_module_altpll1.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1748228621070 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_sample_signal:sample_pll_module\|altpll:altpll_component\|pll_sample_signal_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node pll_sample_signal:sample_pll_module\|altpll:altpll_component\|pll_sample_signal_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1748228621070 ""}  } { { "db/pll_sample_signal_altpll1.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/pll_sample_signal_altpll1.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1748228621070 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1748228621404 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1748228621407 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1748228621408 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1748228621412 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1748228621419 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1748228621425 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1748228621491 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 Embedded multiplier block " "Packed 32 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1748228621494 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "10 " "Created 10 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1748228621494 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1748228621494 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 0 2 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 0 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1748228621510 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1748228621510 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1748228621510 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1748228621511 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1748228621511 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1748228621511 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 5 43 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1748228621511 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1748228621511 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1748228621511 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 11 49 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1748228621511 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 14 38 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 14 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1748228621511 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1748228621511 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1748228621511 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1748228621511 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1748228621697 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1748228621701 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1748228622415 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1748228622649 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1748228622673 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1748228624618 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1748228624618 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1748228625075 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X33_Y22 X44_Y32 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32"} { { 12 { 0 ""} 33 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1748228626341 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1748228626341 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1748228626581 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1748228626581 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1748228626581 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1748228626583 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.61 " "Total time spent on timing analysis during the Fitter is 0.61 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1748228626727 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1748228626744 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1748228627229 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1748228627230 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1748228627786 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1748228628302 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/output_files/frequency_counter_assembly.fit.smsg " "Generated suppressed messages file /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/output_files/frequency_counter_assembly.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1748228628723 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 19 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1914 " "Peak virtual memory: 1914 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748228629140 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 26 10:03:49 2025 " "Processing ended: Mon May 26 10:03:49 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748228629140 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748228629140 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748228629140 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1748228629140 ""}
