{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741785827739 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741785827740 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 12 07:23:47 2025 " "Processing started: Wed Mar 12 07:23:47 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741785827740 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741785827740 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RestadorParametrizadoN -c RestadorParametrizadoN " "Command: quartus_map --read_settings_files=on --write_settings_files=off RestadorParametrizadoN -c RestadorParametrizadoN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741785827740 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741785828017 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741785828017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restadorparametrizadon_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file restadorparametrizadon_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Restador_tb " "Found entity 1: Restador_tb" {  } { { "RestadorParametrizadoN_tb.sv" "" { Text "E:/DEV/TEC/CE3201_LAB01/Laboratorio #1/Problema #3/RestadorParametrizadoN_tb.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741785835407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741785835407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restadorparametrizadon.sv 4 4 " "Found 4 design units, including 4 entities, in source file restadorparametrizadon.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Restador " "Found entity 1: Restador" {  } { { "RestadorParametrizadoN.sv" "" { Text "E:/DEV/TEC/CE3201_LAB01/Laboratorio #1/Problema #3/RestadorParametrizadoN.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741785835408 ""} { "Info" "ISGN_ENTITY_NAME" "2 Binario_a_BCD " "Found entity 2: Binario_a_BCD" {  } { { "RestadorParametrizadoN.sv" "" { Text "E:/DEV/TEC/CE3201_LAB01/Laboratorio #1/Problema #3/RestadorParametrizadoN.sv" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741785835408 ""} { "Info" "ISGN_ENTITY_NAME" "3 Decodificador7Segmentos " "Found entity 3: Decodificador7Segmentos" {  } { { "RestadorParametrizadoN.sv" "" { Text "E:/DEV/TEC/CE3201_LAB01/Laboratorio #1/Problema #3/RestadorParametrizadoN.sv" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741785835408 ""} { "Info" "ISGN_ENTITY_NAME" "4 RestadorParametrizableN " "Found entity 4: RestadorParametrizableN" {  } { { "RestadorParametrizadoN.sv" "" { Text "E:/DEV/TEC/CE3201_LAB01/Laboratorio #1/Problema #3/RestadorParametrizadoN.sv" 192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741785835408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741785835408 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RestadorParametrizableN " "Elaborating entity \"RestadorParametrizableN\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1741785835474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Restador Restador:u_restador " "Elaborating entity \"Restador\" for hierarchy \"Restador:u_restador\"" {  } { { "RestadorParametrizadoN.sv" "u_restador" { Text "E:/DEV/TEC/CE3201_LAB01/Laboratorio #1/Problema #3/RestadorParametrizadoN.sv" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741785835480 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 RestadorParametrizadoN.sv(63) " "Verilog HDL assignment warning at RestadorParametrizadoN.sv(63): truncated value with size 32 to match size of target (6)" {  } { { "RestadorParametrizadoN.sv" "" { Text "E:/DEV/TEC/CE3201_LAB01/Laboratorio #1/Problema #3/RestadorParametrizadoN.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741785835480 "|RestadorParametrizableN|Restador:u_restador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Binario_a_BCD Binario_a_BCD:u_bin2bcd " "Elaborating entity \"Binario_a_BCD\" for hierarchy \"Binario_a_BCD:u_bin2bcd\"" {  } { { "RestadorParametrizadoN.sv" "u_bin2bcd" { Text "E:/DEV/TEC/CE3201_LAB01/Laboratorio #1/Problema #3/RestadorParametrizadoN.sv" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741785835483 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RestadorParametrizadoN.sv(97) " "Verilog HDL assignment warning at RestadorParametrizadoN.sv(97): truncated value with size 32 to match size of target (4)" {  } { { "RestadorParametrizadoN.sv" "" { Text "E:/DEV/TEC/CE3201_LAB01/Laboratorio #1/Problema #3/RestadorParametrizadoN.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741785835484 "|RestadorParametrizableN|Binario_a_BCD:u_bin2bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RestadorParametrizadoN.sv(98) " "Verilog HDL assignment warning at RestadorParametrizadoN.sv(98): truncated value with size 32 to match size of target (4)" {  } { { "RestadorParametrizadoN.sv" "" { Text "E:/DEV/TEC/CE3201_LAB01/Laboratorio #1/Problema #3/RestadorParametrizadoN.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741785835484 "|RestadorParametrizableN|Binario_a_BCD:u_bin2bcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decodificador7Segmentos Decodificador7Segmentos:u_decodificador " "Elaborating entity \"Decodificador7Segmentos\" for hierarchy \"Decodificador7Segmentos:u_decodificador\"" {  } { { "RestadorParametrizadoN.sv" "u_decodificador" { Text "E:/DEV/TEC/CE3201_LAB01/Laboratorio #1/Problema #3/RestadorParametrizadoN.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741785835488 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Binario_a_BCD:u_bin2bcd\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Binario_a_BCD:u_bin2bcd\|Div0\"" {  } { { "RestadorParametrizadoN.sv" "Div0" { Text "E:/DEV/TEC/CE3201_LAB01/Laboratorio #1/Problema #3/RestadorParametrizadoN.sv" 97 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741785835724 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Binario_a_BCD:u_bin2bcd\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Binario_a_BCD:u_bin2bcd\|Mod0\"" {  } { { "RestadorParametrizadoN.sv" "Mod0" { Text "E:/DEV/TEC/CE3201_LAB01/Laboratorio #1/Problema #3/RestadorParametrizadoN.sv" 98 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741785835724 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1741785835724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Binario_a_BCD:u_bin2bcd\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Binario_a_BCD:u_bin2bcd\|lpm_divide:Div0\"" {  } { { "RestadorParametrizadoN.sv" "" { Text "E:/DEV/TEC/CE3201_LAB01/Laboratorio #1/Problema #3/RestadorParametrizadoN.sv" 97 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741785835766 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Binario_a_BCD:u_bin2bcd\|lpm_divide:Div0 " "Instantiated megafunction \"Binario_a_BCD:u_bin2bcd\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741785835767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741785835767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741785835767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741785835767 ""}  } { { "RestadorParametrizadoN.sv" "" { Text "E:/DEV/TEC/CE3201_LAB01/Laboratorio #1/Problema #3/RestadorParametrizadoN.sv" 97 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741785835767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3am " "Found entity 1: lpm_divide_3am" {  } { { "db/lpm_divide_3am.tdf" "" { Text "E:/DEV/TEC/CE3201_LAB01/Laboratorio #1/Problema #3/db/lpm_divide_3am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741785835798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741785835798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "E:/DEV/TEC/CE3201_LAB01/Laboratorio #1/Problema #3/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741785835820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741785835820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ose.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ose " "Found entity 1: alt_u_div_ose" {  } { { "db/alt_u_div_ose.tdf" "" { Text "E:/DEV/TEC/CE3201_LAB01/Laboratorio #1/Problema #3/db/alt_u_div_ose.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741785835845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741785835845 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Binario_a_BCD:u_bin2bcd\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Binario_a_BCD:u_bin2bcd\|lpm_divide:Mod0\"" {  } { { "RestadorParametrizadoN.sv" "" { Text "E:/DEV/TEC/CE3201_LAB01/Laboratorio #1/Problema #3/RestadorParametrizadoN.sv" 98 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741785835878 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Binario_a_BCD:u_bin2bcd\|lpm_divide:Mod0 " "Instantiated megafunction \"Binario_a_BCD:u_bin2bcd\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741785835878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741785835878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741785835878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741785835878 ""}  } { { "RestadorParametrizadoN.sv" "" { Text "E:/DEV/TEC/CE3201_LAB01/Laboratorio #1/Problema #3/RestadorParametrizadoN.sv" 98 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741785835878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_62m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_62m " "Found entity 1: lpm_divide_62m" {  } { { "db/lpm_divide_62m.tdf" "" { Text "E:/DEV/TEC/CE3201_LAB01/Laboratorio #1/Problema #3/db/lpm_divide_62m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741785835909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741785835909 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Restador:u_restador\|data_out\[0\] Restador:u_restador\|data_out\[0\]~_emulated Restador:u_restador\|data_out\[0\]~1 " "Register \"Restador:u_restador\|data_out\[0\]\" is converted into an equivalent circuit using register \"Restador:u_restador\|data_out\[0\]~_emulated\" and latch \"Restador:u_restador\|data_out\[0\]~1\"" {  } { { "RestadorParametrizadoN.sv" "" { Text "E:/DEV/TEC/CE3201_LAB01/Laboratorio #1/Problema #3/RestadorParametrizadoN.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1741785836006 "|RestadorParametrizableN|Restador:u_restador|data_out[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Restador:u_restador\|data_out\[1\] Restador:u_restador\|data_out\[1\]~_emulated Restador:u_restador\|data_out\[1\]~5 " "Register \"Restador:u_restador\|data_out\[1\]\" is converted into an equivalent circuit using register \"Restador:u_restador\|data_out\[1\]~_emulated\" and latch \"Restador:u_restador\|data_out\[1\]~5\"" {  } { { "RestadorParametrizadoN.sv" "" { Text "E:/DEV/TEC/CE3201_LAB01/Laboratorio #1/Problema #3/RestadorParametrizadoN.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1741785836006 "|RestadorParametrizableN|Restador:u_restador|data_out[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Restador:u_restador\|data_out\[2\] Restador:u_restador\|data_out\[2\]~_emulated Restador:u_restador\|data_out\[2\]~9 " "Register \"Restador:u_restador\|data_out\[2\]\" is converted into an equivalent circuit using register \"Restador:u_restador\|data_out\[2\]~_emulated\" and latch \"Restador:u_restador\|data_out\[2\]~9\"" {  } { { "RestadorParametrizadoN.sv" "" { Text "E:/DEV/TEC/CE3201_LAB01/Laboratorio #1/Problema #3/RestadorParametrizadoN.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1741785836006 "|RestadorParametrizableN|Restador:u_restador|data_out[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Restador:u_restador\|data_out\[3\] Restador:u_restador\|data_out\[3\]~_emulated Restador:u_restador\|data_out\[3\]~13 " "Register \"Restador:u_restador\|data_out\[3\]\" is converted into an equivalent circuit using register \"Restador:u_restador\|data_out\[3\]~_emulated\" and latch \"Restador:u_restador\|data_out\[3\]~13\"" {  } { { "RestadorParametrizadoN.sv" "" { Text "E:/DEV/TEC/CE3201_LAB01/Laboratorio #1/Problema #3/RestadorParametrizadoN.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1741785836006 "|RestadorParametrizableN|Restador:u_restador|data_out[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Restador:u_restador\|data_out\[4\] Restador:u_restador\|data_out\[4\]~_emulated Restador:u_restador\|data_out\[4\]~17 " "Register \"Restador:u_restador\|data_out\[4\]\" is converted into an equivalent circuit using register \"Restador:u_restador\|data_out\[4\]~_emulated\" and latch \"Restador:u_restador\|data_out\[4\]~17\"" {  } { { "RestadorParametrizadoN.sv" "" { Text "E:/DEV/TEC/CE3201_LAB01/Laboratorio #1/Problema #3/RestadorParametrizadoN.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1741785836006 "|RestadorParametrizableN|Restador:u_restador|data_out[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Restador:u_restador\|data_out\[5\] Restador:u_restador\|data_out\[5\]~_emulated Restador:u_restador\|data_out\[5\]~21 " "Register \"Restador:u_restador\|data_out\[5\]\" is converted into an equivalent circuit using register \"Restador:u_restador\|data_out\[5\]~_emulated\" and latch \"Restador:u_restador\|data_out\[5\]~21\"" {  } { { "RestadorParametrizadoN.sv" "" { Text "E:/DEV/TEC/CE3201_LAB01/Laboratorio #1/Problema #3/RestadorParametrizadoN.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1741785836006 "|RestadorParametrizableN|Restador:u_restador|data_out[5]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1741785836006 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1741785836085 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1741785836320 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741785836320 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "112 " "Implemented 112 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1741785836350 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1741785836350 ""} { "Info" "ICUT_CUT_TM_LCELLS" "90 " "Implemented 90 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1741785836350 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1741785836350 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741785836371 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 12 07:23:56 2025 " "Processing ended: Wed Mar 12 07:23:56 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741785836371 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741785836371 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741785836371 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741785836371 ""}
