/***************************************************************************
 *             __________               __   ___.
 *   Open      \______   \ ____   ____ |  | _\_ |__   _______  ___
 *   Source     |       _//  _ \_/ ___\|  |/ /| __ \ /  _ \  \/  /
 *   Jukebox    |    |   (  <_> )  \___|    < | \_\ (  <_> > <  <
 *   Firmware   |____|_  /\____/ \___  >__|_ \|___  /\____/__/\_ \
 *                     \/            \/     \/    \/            \/
 * This file was automatically generated by headergen, DO NOT EDIT it.
 * headergen version: 3.0.0
 * atj213x version: 1.1
 * atj213x authors: Marcin Bukat
 *
 * Copyright (C) 2015 by the authors
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
 * KIND, either express or implied.
 *
 ****************************************************************************/
#ifndef __HEADERGEN_REGS_DMAC_H__
#define __HEADERGEN_REGS_DMAC_H__

#define DMAC_CTL        (*(volatile uint32_t *)DMAC_CTL_ADDR)
#define DMAC_CTL_ADDR   (0xb0060000 + 0x0)

#define DMAC_IRQEN      (*(volatile uint32_t *)DMAC_IRQEN_ADDR)
#define DMAC_IRQEN_ADDR (0xb0060000 + 0x4)

#define DMAC_IRQPD      (*(volatile uint32_t *)DMAC_IRQPD_ADDR)
#define DMAC_IRQPD_ADDR (0xb0060000 + 0x8)

#define DMAC_DMA_MODE(_n1)                  (*(volatile uint32_t *)DMAC_DMA_MODE_ADDR(_n1))
#define DMAC_DMA_MODE_ADDR(_n1)             (0xb0060000 + 0x100 + (0x20*(_n1)))
#define BP_DMAC_DMA_MODE_DBURLEN            29
#define BM_DMAC_DMA_MODE_DBURLEN            0xe0000000
#define BV_DMAC_DMA_MODE_DBURLEN__SINGLE    0x0
#define BV_DMAC_DMA_MODE_DBURLEN__INCR4     0x3
#define BV_DMAC_DMA_MODE_DBURLEN__INCR8     0x5
#define BF_DMAC_DMA_MODE_DBURLEN(v)         (((v) & 0x7) << 29)
#define BFM_DMAC_DMA_MODE_DBURLEN(v)        BM_DMAC_DMA_MODE_DBURLEN
#define BF_DMAC_DMA_MODE_DBURLEN_V(e)       BF_DMAC_DMA_MODE_DBURLEN(BV_DMAC_DMA_MODE_DBURLEN__##e)
#define BFM_DMAC_DMA_MODE_DBURLEN_V(v)      BM_DMAC_DMA_MODE_DBURLEN
#define BP_DMAC_DMA_MODE_RELO               28
#define BM_DMAC_DMA_MODE_RELO               0x10000000
#define BF_DMAC_DMA_MODE_RELO(v)            (((v) & 0x1) << 28)
#define BFM_DMAC_DMA_MODE_RELO(v)           BM_DMAC_DMA_MODE_RELO
#define BF_DMAC_DMA_MODE_RELO_V(e)          BF_DMAC_DMA_MODE_RELO(BV_DMAC_DMA_MODE_RELO__##e)
#define BFM_DMAC_DMA_MODE_RELO_V(v)         BM_DMAC_DMA_MODE_RELO
#define BP_DMAC_DMA_MODE_DDSP               27
#define BM_DMAC_DMA_MODE_DDSP               0x8000000
#define BF_DMAC_DMA_MODE_DDSP(v)            (((v) & 0x1) << 27)
#define BFM_DMAC_DMA_MODE_DDSP(v)           BM_DMAC_DMA_MODE_DDSP
#define BF_DMAC_DMA_MODE_DDSP_V(e)          BF_DMAC_DMA_MODE_DDSP(BV_DMAC_DMA_MODE_DDSP__##e)
#define BFM_DMAC_DMA_MODE_DDSP_V(v)         BM_DMAC_DMA_MODE_DDSP
#define BP_DMAC_DMA_MODE_DCOL               26
#define BM_DMAC_DMA_MODE_DCOL               0x4000000
#define BF_DMAC_DMA_MODE_DCOL(v)            (((v) & 0x1) << 26)
#define BFM_DMAC_DMA_MODE_DCOL(v)           BM_DMAC_DMA_MODE_DCOL
#define BF_DMAC_DMA_MODE_DCOL_V(e)          BF_DMAC_DMA_MODE_DCOL(BV_DMAC_DMA_MODE_DCOL__##e)
#define BFM_DMAC_DMA_MODE_DCOL_V(v)         BM_DMAC_DMA_MODE_DCOL
#define BP_DMAC_DMA_MODE_DDIR               25
#define BM_DMAC_DMA_MODE_DDIR               0x2000000
#define BV_DMAC_DMA_MODE_DDIR__INCREASE     0x0
#define BV_DMAC_DMA_MODE_DDIR__DECREASE     0x1
#define BF_DMAC_DMA_MODE_DDIR(v)            (((v) & 0x1) << 25)
#define BFM_DMAC_DMA_MODE_DDIR(v)           BM_DMAC_DMA_MODE_DDIR
#define BF_DMAC_DMA_MODE_DDIR_V(e)          BF_DMAC_DMA_MODE_DDIR(BV_DMAC_DMA_MODE_DDIR__##e)
#define BFM_DMAC_DMA_MODE_DDIR_V(v)         BM_DMAC_DMA_MODE_DDIR
#define BP_DMAC_DMA_MODE_DFXA               24
#define BM_DMAC_DMA_MODE_DFXA               0x1000000
#define BV_DMAC_DMA_MODE_DFXA__NOT_FIXED    0x0
#define BV_DMAC_DMA_MODE_DFXA__FIXED        0x1
#define BF_DMAC_DMA_MODE_DFXA(v)            (((v) & 0x1) << 24)
#define BFM_DMAC_DMA_MODE_DFXA(v)           BM_DMAC_DMA_MODE_DFXA
#define BF_DMAC_DMA_MODE_DFXA_V(e)          BF_DMAC_DMA_MODE_DFXA(BV_DMAC_DMA_MODE_DFXA__##e)
#define BFM_DMAC_DMA_MODE_DFXA_V(v)         BM_DMAC_DMA_MODE_DFXA
#define BP_DMAC_DMA_MODE_DTRG               19
#define BM_DMAC_DMA_MODE_DTRG               0xf80000
#define BV_DMAC_DMA_MODE_DTRG__DAC          0x6
#define BV_DMAC_DMA_MODE_DTRG__SDRAM        0x10
#define BV_DMAC_DMA_MODE_DTRG__IRAM         0x11
#define BV_DMAC_DMA_MODE_DTRG__SD           0x16
#define BV_DMAC_DMA_MODE_DTRG__OTG          0x17
#define BV_DMAC_DMA_MODE_DTRG__LCM          0x18
#define BF_DMAC_DMA_MODE_DTRG(v)            (((v) & 0x1f) << 19)
#define BFM_DMAC_DMA_MODE_DTRG(v)           BM_DMAC_DMA_MODE_DTRG
#define BF_DMAC_DMA_MODE_DTRG_V(e)          BF_DMAC_DMA_MODE_DTRG(BV_DMAC_DMA_MODE_DTRG__##e)
#define BFM_DMAC_DMA_MODE_DTRG_V(v)         BM_DMAC_DMA_MODE_DTRG
#define BP_DMAC_DMA_MODE_DTRANWID           17
#define BM_DMAC_DMA_MODE_DTRANWID           0x60000
#define BV_DMAC_DMA_MODE_DTRANWID__WIDTH8   0x0
#define BV_DMAC_DMA_MODE_DTRANWID__WIDTH16  0x1
#define BV_DMAC_DMA_MODE_DTRANWID__WIDTH32  0x2
#define BF_DMAC_DMA_MODE_DTRANWID(v)        (((v) & 0x3) << 17)
#define BFM_DMAC_DMA_MODE_DTRANWID(v)       BM_DMAC_DMA_MODE_DTRANWID
#define BF_DMAC_DMA_MODE_DTRANWID_V(e)      BF_DMAC_DMA_MODE_DTRANWID(BV_DMAC_DMA_MODE_DTRANWID__##e)
#define BFM_DMAC_DMA_MODE_DTRANWID_V(v)     BM_DMAC_DMA_MODE_DTRANWID
#define BP_DMAC_DMA_MODE_DFXS               16
#define BM_DMAC_DMA_MODE_DFXS               0x10000
#define BF_DMAC_DMA_MODE_DFXS(v)            (((v) & 0x1) << 16)
#define BFM_DMAC_DMA_MODE_DFXS(v)           BM_DMAC_DMA_MODE_DFXS
#define BF_DMAC_DMA_MODE_DFXS_V(e)          BF_DMAC_DMA_MODE_DFXS(BV_DMAC_DMA_MODE_DFXS__##e)
#define BFM_DMAC_DMA_MODE_DFXS_V(v)         BM_DMAC_DMA_MODE_DFXS
#define BP_DMAC_DMA_MODE_SBURLEN            13
#define BM_DMAC_DMA_MODE_SBURLEN            0xe000
#define BV_DMAC_DMA_MODE_SBURLEN__SINGLE    0x0
#define BV_DMAC_DMA_MODE_SBURLEN__INCR4     0x3
#define BV_DMAC_DMA_MODE_SBURLEN__INCR8     0x5
#define BF_DMAC_DMA_MODE_SBURLEN(v)         (((v) & 0x7) << 13)
#define BFM_DMAC_DMA_MODE_SBURLEN(v)        BM_DMAC_DMA_MODE_SBURLEN
#define BF_DMAC_DMA_MODE_SBURLEN_V(e)       BF_DMAC_DMA_MODE_SBURLEN(BV_DMAC_DMA_MODE_SBURLEN__##e)
#define BFM_DMAC_DMA_MODE_SBURLEN_V(v)      BM_DMAC_DMA_MODE_SBURLEN
#define BP_DMAC_DMA_MODE_SDSP               11
#define BM_DMAC_DMA_MODE_SDSP               0x800
#define BF_DMAC_DMA_MODE_SDSP(v)            (((v) & 0x1) << 11)
#define BFM_DMAC_DMA_MODE_SDSP(v)           BM_DMAC_DMA_MODE_SDSP
#define BF_DMAC_DMA_MODE_SDSP_V(e)          BF_DMAC_DMA_MODE_SDSP(BV_DMAC_DMA_MODE_SDSP__##e)
#define BFM_DMAC_DMA_MODE_SDSP_V(v)         BM_DMAC_DMA_MODE_SDSP
#define BP_DMAC_DMA_MODE_SCOL               10
#define BM_DMAC_DMA_MODE_SCOL               0x400
#define BF_DMAC_DMA_MODE_SCOL(v)            (((v) & 0x1) << 10)
#define BFM_DMAC_DMA_MODE_SCOL(v)           BM_DMAC_DMA_MODE_SCOL
#define BF_DMAC_DMA_MODE_SCOL_V(e)          BF_DMAC_DMA_MODE_SCOL(BV_DMAC_DMA_MODE_SCOL__##e)
#define BFM_DMAC_DMA_MODE_SCOL_V(v)         BM_DMAC_DMA_MODE_SCOL
#define BP_DMAC_DMA_MODE_SDIR               9
#define BM_DMAC_DMA_MODE_SDIR               0x200
#define BV_DMAC_DMA_MODE_SDIR__INCREASE     0x0
#define BV_DMAC_DMA_MODE_SDIR__DECREASE     0x1
#define BF_DMAC_DMA_MODE_SDIR(v)            (((v) & 0x1) << 9)
#define BFM_DMAC_DMA_MODE_SDIR(v)           BM_DMAC_DMA_MODE_SDIR
#define BF_DMAC_DMA_MODE_SDIR_V(e)          BF_DMAC_DMA_MODE_SDIR(BV_DMAC_DMA_MODE_SDIR__##e)
#define BFM_DMAC_DMA_MODE_SDIR_V(v)         BM_DMAC_DMA_MODE_SDIR
#define BP_DMAC_DMA_MODE_SFXA               8
#define BM_DMAC_DMA_MODE_SFXA               0x100
#define BV_DMAC_DMA_MODE_SFXA__NOT_FIXED    0x0
#define BV_DMAC_DMA_MODE_SFXA__FIXED        0x1
#define BF_DMAC_DMA_MODE_SFXA(v)            (((v) & 0x1) << 8)
#define BFM_DMAC_DMA_MODE_SFXA(v)           BM_DMAC_DMA_MODE_SFXA
#define BF_DMAC_DMA_MODE_SFXA_V(e)          BF_DMAC_DMA_MODE_SFXA(BV_DMAC_DMA_MODE_SFXA__##e)
#define BFM_DMAC_DMA_MODE_SFXA_V(v)         BM_DMAC_DMA_MODE_SFXA
#define BP_DMAC_DMA_MODE_STRG               3
#define BM_DMAC_DMA_MODE_STRG               0xf8
#define BV_DMAC_DMA_MODE_STRG__DAC          0x6
#define BV_DMAC_DMA_MODE_STRG__SDRAM        0x10
#define BV_DMAC_DMA_MODE_STRG__IRAM         0x11
#define BV_DMAC_DMA_MODE_STRG__SD           0x16
#define BV_DMAC_DMA_MODE_STRG__OTG          0x17
#define BV_DMAC_DMA_MODE_STRG__LCM          0x18
#define BF_DMAC_DMA_MODE_STRG(v)            (((v) & 0x1f) << 3)
#define BFM_DMAC_DMA_MODE_STRG(v)           BM_DMAC_DMA_MODE_STRG
#define BF_DMAC_DMA_MODE_STRG_V(e)          BF_DMAC_DMA_MODE_STRG(BV_DMAC_DMA_MODE_STRG__##e)
#define BFM_DMAC_DMA_MODE_STRG_V(v)         BM_DMAC_DMA_MODE_STRG
#define BP_DMAC_DMA_MODE_STRANWID           1
#define BM_DMAC_DMA_MODE_STRANWID           0x6
#define BV_DMAC_DMA_MODE_STRANWID__WIDTH8   0x0
#define BV_DMAC_DMA_MODE_STRANWID__WIDTH16  0x1
#define BV_DMAC_DMA_MODE_STRANWID__WIDTH32  0x2
#define BF_DMAC_DMA_MODE_STRANWID(v)        (((v) & 0x3) << 1)
#define BFM_DMAC_DMA_MODE_STRANWID(v)       BM_DMAC_DMA_MODE_STRANWID
#define BF_DMAC_DMA_MODE_STRANWID_V(e)      BF_DMAC_DMA_MODE_STRANWID(BV_DMAC_DMA_MODE_STRANWID__##e)
#define BFM_DMAC_DMA_MODE_STRANWID_V(v)     BM_DMAC_DMA_MODE_STRANWID
#define BP_DMAC_DMA_MODE_SFXS               0
#define BM_DMAC_DMA_MODE_SFXS               0x1
#define BF_DMAC_DMA_MODE_SFXS(v)            (((v) & 0x1) << 0)
#define BFM_DMAC_DMA_MODE_SFXS(v)           BM_DMAC_DMA_MODE_SFXS
#define BF_DMAC_DMA_MODE_SFXS_V(e)          BF_DMAC_DMA_MODE_SFXS(BV_DMAC_DMA_MODE_SFXS__##e)
#define BFM_DMAC_DMA_MODE_SFXS_V(v)         BM_DMAC_DMA_MODE_SFXS

#define DMAC_DMA_SRC(_n1)       (*(volatile uint32_t *)DMAC_DMA_SRC_ADDR(_n1))
#define DMAC_DMA_SRC_ADDR(_n1)  (0xb0060000 + 0x104 + (0x20*(_n1)))

#define DMAC_DMA_DST(_n1)       (*(volatile uint32_t *)DMAC_DMA_DST_ADDR(_n1))
#define DMAC_DMA_DST_ADDR(_n1)  (0xb0060000 + 0x108 + (0x20*(_n1)))

#define DMAC_DMA_CNT(_n1)       (*(volatile uint32_t *)DMAC_DMA_CNT_ADDR(_n1))
#define DMAC_DMA_CNT_ADDR(_n1)  (0xb0060000 + 0x10c + (0x20*(_n1)))

#define DMAC_DMA_REM(_n1)       (*(volatile uint32_t *)DMAC_DMA_REM_ADDR(_n1))
#define DMAC_DMA_REM_ADDR(_n1)  (0xb0060000 + 0x110 + (0x20*(_n1)))

#define DMAC_DMA_CMD(_n1)       (*(volatile uint32_t *)DMAC_DMA_CMD_ADDR(_n1))
#define DMAC_DMA_CMD_ADDR(_n1)  (0xb0060000 + 0x114 + (0x20*(_n1)))

#endif /* __HEADERGEN_REGS_DMAC_H__*/
