	component RSencoder is
		port (
			clk_clk           : in  std_logic                     := 'X';             -- clk
			in_startofpacket  : in  std_logic                     := 'X';             -- startofpacket
			in_endofpacket    : in  std_logic                     := 'X';             -- endofpacket
			in_valid          : in  std_logic                     := 'X';             -- valid
			in_ready          : out std_logic;                                        -- ready
			in_data           : in  std_logic_vector(79 downto 0) := (others => 'X'); -- data
			out_startofpacket : out std_logic;                                        -- startofpacket
			out_endofpacket   : out std_logic;                                        -- endofpacket
			out_valid         : out std_logic;                                        -- valid
			out_data          : out std_logic_vector(79 downto 0);                    -- data
			reset_reset_n     : in  std_logic                     := 'X'              -- reset_n
		);
	end component RSencoder;

