// Seed: 3053669998
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_8;
  assign module_1.type_7 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output tri0 id_1,
    output wor id_2,
    input tri1 id_3,
    input supply0 id_4
    , id_23,
    output uwire id_5,
    input supply0 id_6,
    input tri id_7,
    input tri id_8,
    input tri0 id_9,
    output uwire id_10,
    output wor id_11,
    input tri id_12,
    input wand id_13,
    input tri0 id_14,
    output tri id_15,
    output wor id_16,
    input tri1 id_17,
    input supply0 id_18,
    input tri id_19,
    output tri1 id_20,
    output tri id_21
);
  always @(negedge 1 == 1'b0) begin : LABEL_0
    if (1'h0) begin : LABEL_0
      if (1)
        assume (1);
        else disable id_24;
    end
  end
  xnor primCall (
      id_20, id_17, id_6, id_8, id_23, id_24, id_3, id_13, id_19, id_9, id_12, id_7, id_4
  );
  module_0 modCall_1 (
      id_23,
      id_24,
      id_23,
      id_24,
      id_23,
      id_24,
      id_23
  );
endmodule
