
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.012376                       # Number of seconds simulated
sim_ticks                                 12375788550                       # Number of ticks simulated
final_tick                               577674220377                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 187743                       # Simulator instruction rate (inst/s)
host_op_rate                                   242093                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 273620                       # Simulator tick rate (ticks/s)
host_mem_usage                               67381924                       # Number of bytes of host memory used
host_seconds                                 45229.79                       # Real time elapsed on the host
sim_insts                                  8491569966                       # Number of instructions simulated
sim_ops                                   10949800164                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       197888                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       198016                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       198144                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       183040                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       123264                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       407808                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       123136                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       187648                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1655808                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           36864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       557184                       # Number of bytes written to this memory
system.physmem.bytes_written::total            557184                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1546                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1547                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1548                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1430                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          963                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         3186                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          962                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         1466                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 12936                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4353                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4353                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       341312                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     15989931                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       351654                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16000273                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       279255                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16010616                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       393025                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     14790169                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       444739                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      9960093                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       361997                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     32952082                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       424054                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data      9949750                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       382683                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     15162509                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               133794141                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       341312                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       351654                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       279255                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       393025                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       444739                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       361997                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       424054                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       382683                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2978719                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          45022101                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               45022101                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          45022101                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       341312                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     15989931                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       351654                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16000273                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       279255                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16010616                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       393025                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     14790169                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       444739                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      9960093                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       361997                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     32952082                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       424054                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data      9949750                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       382683                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     15162509                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              178816242                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus0.numCycles                29678151                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2182516                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1952440                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       175080                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1459633                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1434596                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          128214                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5238                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     23121797                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              12405682                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2182516                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1562810                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2766672                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         575707                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        522021                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1399901                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       171536                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     26810181                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.517567                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.755984                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        24043509     89.68%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          425778      1.59%     91.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          210669      0.79%     92.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          420376      1.57%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          131254      0.49%     94.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          389546      1.45%     95.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           60276      0.22%     95.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           96770      0.36%     96.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1032003      3.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     26810181                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.073539                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.418007                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        22910671                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       738794                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2761024                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         2238                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        397450                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       202960                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2211                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      13851262                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         5110                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        397450                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        22935438                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         451422                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       211377                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2737060                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        77430                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      13831059                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         10577                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        58692                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     18100834                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     62642438                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     62642438                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14646429                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         3454378                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         1833                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          933                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           180674                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2518104                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       398427                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         3311                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        90409                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          13759013                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         1840                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         12870725                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         8354                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      2506111                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      5158055                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     26810181                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.480069                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.091636                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     21168990     78.96%     78.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1753595      6.54%     85.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1912569      7.13%     92.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      1102154      4.11%     96.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       561077      2.09%     98.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       140075      0.52%     99.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       164495      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         3931      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         3295      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     26810181                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          21087     57.21%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          8579     23.28%     80.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         7191     19.51%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10078996     78.31%     78.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        99370      0.77%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          901      0.01%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2296488     17.84%     96.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       394970      3.07%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      12870725                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.433677                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              36857                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002864                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     52596840                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16267007                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     12541467                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      12907582                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         9608                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       515145                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           47                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        10119                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        397450                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         363645                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         9381                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     13760867                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1804                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2518104                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       398427                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          932                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4503                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          190                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           47                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       117619                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        67636                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       185255                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     12708299                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2264120                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       162424                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   14                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2659056                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1933731                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            394936                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.428204                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              12544372                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             12541467                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7596442                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         16448481                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.422582                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.461832                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11236445                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2524907                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         1818                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       173804                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     26412731                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.425418                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.295363                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     22237874     84.19%     84.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1633124      6.18%     90.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      1056650      4.00%     94.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       330893      1.25%     95.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       555510      2.10%     97.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       105899      0.40%     98.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        67546      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        61349      0.23%     98.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       363886      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     26412731                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11236445                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2391264                       # Number of memory references committed
system.switch_cpus0.commit.loads              2002956                       # Number of loads committed
system.switch_cpus0.commit.membars                907                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1725938                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9812681                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       138175                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       363886                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            39810158                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           27920507                       # The number of ROB writes
system.switch_cpus0.timesIdled                 517790                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2867970                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11236445                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.967815                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.967815                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.336948                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.336948                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        59102258                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       16319127                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       14745359                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          1816                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus1.numCycles                29678151                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2179876                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1949816                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       175201                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1457056                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1431796                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          128195                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         5221                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     23081987                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              12387536                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2179876                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1559991                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2762767                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         575838                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        538203                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1398031                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       171647                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     26782659                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.517388                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.755655                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        24019892     89.68%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          424525      1.59%     91.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          211025      0.79%     92.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          419532      1.57%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          131297      0.49%     94.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          389022      1.45%     95.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           60442      0.23%     95.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           96498      0.36%     96.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1030426      3.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     26782659                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.073451                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.417396                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        22872237                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       753681                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2757120                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         2161                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        397456                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       202965                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2217                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      13831842                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         5164                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        397456                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        22896971                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         460329                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       217829                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2733116                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        76954                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      13811476                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           25                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         10434                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        58402                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     18080241                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     62556946                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     62556946                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     14621921                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         3458300                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         1832                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          933                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           178999                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2511330                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       398498                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         3311                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        90801                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          13739172                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         1837                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         12851146                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         8541                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      2505538                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      5154607                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           23                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     26782659                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.479831                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.091550                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     21150223     78.97%     78.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1751853      6.54%     85.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1908281      7.13%     92.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1100731      4.11%     96.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       559774      2.09%     98.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       139810      0.52%     99.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       164811      0.62%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         3882      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         3294      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     26782659                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          21198     57.36%     57.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          8582     23.22%     80.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         7173     19.41%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     10065286     78.32%     78.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        99247      0.77%     79.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          900      0.01%     79.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2290953     17.83%     96.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       394760      3.07%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      12851146                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.433017                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              36953                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002875                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     52530445                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     16246584                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     12522239                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      12888099                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         9876                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       512899                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        10541                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        397456                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         372885                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9395                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     13741025                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1734                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2511330                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       398498                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          931                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4571                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          188                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           39                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       117825                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        67846                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       185671                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     12688066                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2258309                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       163080                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   16                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2653035                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1930799                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            394726                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.427522                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              12525155                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             12522239                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          7583913                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         16428804                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.421935                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.461623                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9981601                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11216967                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      2524536                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         1814                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       173921                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     26385203                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.425123                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.295083                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     22217436     84.20%     84.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1631289      6.18%     90.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      1054315      4.00%     94.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       329874      1.25%     95.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       554529      2.10%     97.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       105446      0.40%     98.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        67645      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        61142      0.23%     98.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       363527      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     26385203                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9981601                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11216967                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2386384                       # Number of memory references committed
system.switch_cpus1.commit.loads              1998427                       # Number of loads committed
system.switch_cpus1.commit.membars                905                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1722883                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          9796018                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       138063                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       363527                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            39763140                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           27880811                       # The number of ROB writes
system.switch_cpus1.timesIdled                 517249                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2895492                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9981601                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11216967                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9981601                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.973286                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.973286                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.336328                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.336328                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        59005866                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       16297193                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       14722405                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          1812                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus2.numCycles                29678151                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2186301                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1955853                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       175734                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1461620                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1436942                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          128215                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         5256                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     23168740                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              12426848                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2186301                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1565157                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2771489                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         577505                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        515655                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1402863                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       172199                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     26856711                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.517544                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.755887                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        24085222     89.68%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          426405      1.59%     91.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          211076      0.79%     92.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          421107      1.57%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          131606      0.49%     94.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          390533      1.45%     95.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           60540      0.23%     95.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           96452      0.36%     96.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1033770      3.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     26856711                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.073667                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.418720                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        22957200                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       732838                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2765820                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         2262                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        398587                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       203322                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         2210                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      13874930                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         5086                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        398587                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        22982146                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         448368                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       208397                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2741764                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        77445                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      13854559                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         10462                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        58769                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     18133270                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     62746415                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     62746415                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     14668357                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         3464887                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         1832                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          931                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           179780                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      2521984                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       399072                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         3296                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        90514                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          13782364                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         1838                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         12892023                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         8510                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      2512097                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      5168466                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     26856711                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.480030                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.091446                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     21205140     78.96%     78.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1757320      6.54%     85.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1916170      7.13%     92.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      1104147      4.11%     96.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       562013      2.09%     98.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       140021      0.52%     99.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       164795      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         3845      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         3260      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     26856711                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          21207     57.25%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          8602     23.22%     80.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         7236     19.53%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     10095774     78.31%     78.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        99497      0.77%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.08% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          902      0.01%     79.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      2300332     17.84%     96.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       395518      3.07%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      12892023                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.434394                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              37045                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002873                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     52686312                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     16296348                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     12562264                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      12929068                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         9567                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       515540                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           53                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        10253                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        398587                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         360359                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         9369                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     13784218                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         1804                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      2521984                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       399072                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          930                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4441                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          190                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           53                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       118045                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        68110                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       186155                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     12729893                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      2268506                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       162130                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   16                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2663988                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1936840                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            395482                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.428931                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              12565185                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             12562264                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          7608134                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         16471926                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.423283                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.461885                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10015628                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11253720                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      2530964                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         1818                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       174460                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     26458124                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.425341                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.295379                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     22277397     84.20%     84.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1635671      6.18%     90.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      1057618      4.00%     94.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       330985      1.25%     95.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       556686      2.10%     97.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       106090      0.40%     98.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        67641      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        61470      0.23%     98.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       364566      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     26458124                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10015628                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11253720                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               2395256                       # Number of memory references committed
system.switch_cpus2.commit.loads              2006437                       # Number of loads committed
system.switch_cpus2.commit.membars                907                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1728662                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          9827661                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       138371                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       364566                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            39878203                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           27968297                       # The number of ROB writes
system.switch_cpus2.timesIdled                 518890                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2821440                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10015628                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11253720                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10015628                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.963184                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.963184                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.337475                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.337475                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        59202118                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       16346971                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       14770487                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          1816                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus3.numCycles                29678151                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2344894                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1922523                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       232176                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       957746                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          912492                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          240033                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        10299                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     22402629                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              13339079                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2344894                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1152525                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2932052                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         660900                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       1196370                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1382574                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       230652                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     26956036                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.605253                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.952330                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        24023984     89.12%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          317898      1.18%     90.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          366345      1.36%     91.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          201263      0.75%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          231699      0.86%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          127312      0.47%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           87585      0.32%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          227617      0.84%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1372333      5.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     26956036                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.079011                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.449458                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        22220734                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      1382014                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2907453                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        23203                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        422628                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       380844                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         2357                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      16286076                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        12163                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        422628                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        22256308                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         358600                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       925535                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2896242                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        96719                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      16275886                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           26                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         22823                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        45940                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     22622742                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     75785456                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     75785456                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     19276425                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         3346317                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4221                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2339                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           264769                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1555141                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       845427                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        21985                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       188949                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          16248801                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4232                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15344292                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        21501                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      2055298                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      4760869                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          445                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     26956036                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.569234                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.260417                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     20495141     76.03%     76.03% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2594645      9.63%     85.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1396762      5.18%     90.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       969198      3.60%     94.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       845048      3.13%     97.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       431812      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       105317      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        67529      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        50584      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     26956036                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           3767     11.28%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         14718     44.05%     55.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        14925     44.67%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12845424     83.71%     83.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       239788      1.56%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1877      0.01%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1417743      9.24%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       839460      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15344292                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.517023                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              33410                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002177                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     57699531                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     18308502                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     15085709                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15377702                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        38026                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       278283                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           94                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          176                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        19605                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads          938                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          108                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        422628                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         305888                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        14912                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     16253057                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         5439                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1555141                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       845427                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2341                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         10675                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          176                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       133790                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       130997                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       264787                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     15114650                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1330736                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       229642                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   24                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2169939                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2114760                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            839203                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.509285                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              15085994                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             15085709                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8966002                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         23498527                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.508310                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381556                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     11318678                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     13886826                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      2366379                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3787                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       233338                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     26533408                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.523371                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.341531                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     20860624     78.62%     78.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2630311      9.91%     88.53% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      1103685      4.16%     92.69% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       660902      2.49%     95.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       458813      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       296260      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       154409      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       123799      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       244605      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     26533408                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     11318678                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      13886826                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               2102680                       # Number of memory references committed
system.switch_cpus3.commit.loads              1276858                       # Number of loads committed
system.switch_cpus3.commit.membars               1890                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1987731                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         12519216                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       282511                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       244605                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            42541930                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           32929061                       # The number of ROB writes
system.switch_cpus3.timesIdled                 345074                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2722115                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           11318678                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             13886826                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     11318678                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.622051                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.622051                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.381381                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.381381                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        68172181                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20942185                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       15193447                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3782                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus4.numCycles                29678151                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2412485                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1974321                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       237198                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       992200                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          948038                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          248210                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        10753                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     23203810                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              13488622                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2412485                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1196248                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2815372                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         649183                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        630231                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.CacheLines          1421516                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       237372                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     27058355                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.612271                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.954337                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        24242983     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          131650      0.49%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          208336      0.77%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          281767      1.04%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          290440      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          245414      0.91%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          136930      0.51%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          203678      0.75%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1317157      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     27058355                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081288                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.454497                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        22967950                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       868431                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2809977                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         3342                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        408654                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       396687                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          265                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      16551881                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1542                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        408654                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        23031246                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         167418                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       556314                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2750649                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       144071                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      16544814                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           30                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         20524                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        62228                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     23086843                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     76967583                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     76967583                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     19973762                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         3113081                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3987                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         2022                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           429435                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1551204                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       837683                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         9761                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       224823                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          16520884                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3999                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         15673917                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         2297                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1852560                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      4457506                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           44                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     27058355                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.579263                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.269423                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     20407279     75.42%     75.42% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2748896     10.16%     85.58% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1389666      5.14%     90.71% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      1035802      3.83%     94.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       814052      3.01%     97.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       331508      1.23%     98.78% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       208130      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       108421      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        14601      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     27058355                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           3132     11.80%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         10076     37.97%     49.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        13331     50.23%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     13182102     84.10%     84.10% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       234229      1.49%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1962      0.01%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1420655      9.06%     94.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       834969      5.33%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      15673917                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.528130                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              26539                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001693                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     58435025                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     18377516                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     15435640                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      15700456                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        31268                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       253850                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           75                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        12461                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        408654                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         133692                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        13849                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     16524911                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         7500                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1551204                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       837683                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         2024                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         11725                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           75                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       137258                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       134199                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       271457                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     15455221                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1335787                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       218696                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   28                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             2170679                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         2196491                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            834892                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.520761                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              15435773                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             15435640                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          8863882                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         23884957                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.520101                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.371107                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     11643516                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     14326863                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      2198050                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3955                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       239946                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     26649701                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.537599                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.383387                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     20753916     77.88%     77.88% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2931706     11.00%     88.88% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      1099238      4.12%     93.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       523525      1.96%     94.97% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       452534      1.70%     96.66% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       253642      0.95%     97.62% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       216363      0.81%     98.43% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       100634      0.38%     98.81% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       318143      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     26649701                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     11643516                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      14326863                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               2122576                       # Number of memory references committed
system.switch_cpus4.commit.loads              1297354                       # Number of loads committed
system.switch_cpus4.commit.membars               1974                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           2066041                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         12908192                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       294992                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       318143                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            42856393                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           33458498                       # The number of ROB writes
system.switch_cpus4.timesIdled                 353356                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                2619796                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           11643516                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             14326863                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     11643516                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.548899                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.548899                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.392326                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.392326                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        69552423                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       21505361                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       15339865                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3950                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus5.numCycles                29678151                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         2209187                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1993019                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       117773                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       842118                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          787415                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          121793                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         5272                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     23391170                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              13886328                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            2209187                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       909208                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2744933                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         370248                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       1523176                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1344354                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       118118                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     27908854                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.583772                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.902304                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        25163921     90.16%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           96965      0.35%     90.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          200230      0.72%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           84496      0.30%     91.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          456300      1.63%     93.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          405777      1.45%     94.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           78518      0.28%     94.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          164872      0.59%     95.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1257775      4.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     27908854                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.074438                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.467897                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        23227335                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      1688799                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2734643                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         8746                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        249326                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       194124                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          249                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      16282167                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1496                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        249326                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        23254150                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        1477267                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       125882                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2718637                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        83587                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      16271695                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         37622                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        29784                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents          584                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands     19110554                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     76629453                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     76629453                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     16914534                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         2196008                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         1895                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          961                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           206090                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      3837331                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      1939462                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        17811                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        94900                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          16236798                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         1900                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         15599143                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         9160                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1270478                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      3058730                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     27908854                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.558932                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.354031                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     22343267     80.06%     80.06% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      1678248      6.01%     86.07% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1371943      4.92%     90.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       592984      2.12%     93.11% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       746242      2.67%     95.79% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       716419      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       407426      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        32162      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        20163      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     27908854                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          39328     11.17%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead        304101     86.33%     97.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         8814      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      9787831     62.75%     62.75% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       136198      0.87%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          932      0.01%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      3739415     23.97%     87.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      1934767     12.40%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      15599143                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.525610                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             352243                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022581                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     59468543                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     17509586                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     15464628                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      15951386                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        28086                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       151693                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           67                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          412                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        12608                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         1373                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        249326                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        1424039                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        23734                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     16238716                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          155                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      3837331                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      1939462                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          962                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         15777                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           14                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          412                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        67706                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        69984                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       137690                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     15489126                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      3726786                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       110017                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   18                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             5661319                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         2029902                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           1934533                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.521903                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              15465162                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             15464628                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          8353114                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         16469998                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.521078                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.507172                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     12556297                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     14755108                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      1485580                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         1879                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       120127                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     27659528                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.533455                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.355476                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     22299839     80.62%     80.62% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      1962842      7.10%     87.72% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       917805      3.32%     91.04% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       906472      3.28%     94.31% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       247378      0.89%     95.21% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      1046181      3.78%     98.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        78902      0.29%     99.28% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        57461      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       142648      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     27659528                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     12556297                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      14755108                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               5612485                       # Number of memory references committed
system.switch_cpus5.commit.loads              3685631                       # Number of loads committed
system.switch_cpus5.commit.membars                938                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1948797                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         13120367                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       142840                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       142648                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            43757529                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           32730744                       # The number of ROB writes
system.switch_cpus5.timesIdled                 509824                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1769297                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           12556297                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             14755108                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     12556297                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.363607                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.363607                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.423082                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.423082                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        76567312                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       17964073                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       19381175                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          1876                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus6.numCycles                29678151                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         2414853                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1976694                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       238107                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       991925                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          947366                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          248323                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        10778                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     23221634                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              13502025                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            2414853                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1195689                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2816715                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         652543                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        623069                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.CacheLines          1423193                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       238180                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     27072808                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.612506                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.954915                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        24256093     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          131795      0.49%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          207828      0.77%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          280845      1.04%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          290880      1.07%     92.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          245189      0.91%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          137083      0.51%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          204460      0.76%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1318635      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     27072808                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081368                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.454948                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        22985125                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       861910                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2811406                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         3264                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        411102                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       396600                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          264                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      16567187                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1556                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        411102                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        23048553                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         164444                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       552365                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2751853                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       144488                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      16559906                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           33                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         20618                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        62410                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     23107132                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     77034647                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     77034647                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     19977782                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         3129331                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         4039                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         2074                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           430584                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1552415                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       838353                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         9889                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       224451                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          16536958                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         4053                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         15684237                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         2280                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1864945                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      4481906                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           94                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     27072808                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.579335                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.269494                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     20417854     75.42%     75.42% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2750596     10.16%     85.58% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1389481      5.13%     90.71% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      1036485      3.83%     94.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       815319      3.01%     97.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       332066      1.23%     98.78% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       207929      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       108580      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        14498      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     27072808                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           3082     11.63%     11.63% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         10077     38.01%     49.64% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        13351     50.36%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     13191065     84.10%     84.10% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       234402      1.49%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1963      0.01%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1421206      9.06%     94.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       835601      5.33%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      15684237                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.528478                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              26510                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001690                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     58470072                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     18406031                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     15445622                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      15710747                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        31874                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       254809                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           80                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        12949                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        411102                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         130317                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        13865                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     16541038                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         7111                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1552415                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       838353                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         2076                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         11766                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           80                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       137880                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       134885                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       272765                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     15465418                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1336704                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       218819                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   27                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             2172235                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         2197245                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            835531                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.521104                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              15445769                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             15445622                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          8869440                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         23901846                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.520437                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.371078                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     11645925                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     14329718                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      2211327                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3959                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       240859                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     26661706                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.537464                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.383214                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     20765072     77.88%     77.88% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2931445     10.99%     88.88% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      1100152      4.13%     93.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       523313      1.96%     94.97% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       452630      1.70%     96.67% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       253664      0.95%     97.62% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       216877      0.81%     98.43% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       100496      0.38%     98.81% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       318057      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     26661706                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     11645925                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      14329718                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               2123010                       # Number of memory references committed
system.switch_cpus6.commit.loads              1297606                       # Number of loads committed
system.switch_cpus6.commit.membars               1976                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           2066406                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         12910779                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       295036                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       318057                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            42884616                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           33493224                       # The number of ROB writes
system.switch_cpus6.timesIdled                 354068                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                2605343                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           11645925                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             14329718                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     11645925                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.548372                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.548372                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.392407                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.392407                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        69597590                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       21519245                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       15354580                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3954                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus7.numCycles                29678151                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         2345527                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1923160                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       232320                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       956974                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          912414                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          240267                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        10304                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     22397462                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              13340301                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            2345527                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1152681                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2932859                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         661518                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       1149968                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1382493                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       230769                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     26905712                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.606476                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.954185                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        23972853     89.10%     89.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          317824      1.18%     90.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          367921      1.37%     91.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          201508      0.75%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          230466      0.86%     93.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          127337      0.47%     93.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           86972      0.32%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          227550      0.85%     94.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1373281      5.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     26905712                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.079032                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.449499                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        22215259                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      1335963                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2907967                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        23462                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        423057                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       380889                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred         2366                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      16288625                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts        12014                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        423057                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        22251245                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         406528                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       830496                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2896607                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        97775                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      16278441                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           31                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         23450                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        46173                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     22627970                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     75794011                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     75794011                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     19269460                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         3358464                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         4183                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         2301                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           267267                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1556310                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       845042                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        21868                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       188333                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          16250490                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         4193                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         15343349                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        21942                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      2061942                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      4779690                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          406                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     26905712                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.570264                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.261343                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     20445194     75.99%     75.99% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2594366      9.64%     85.63% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1396891      5.19%     90.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       969317      3.60%     94.43% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       844856      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       431663      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       105237      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        67415      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        50773      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     26905712                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           3844     11.49%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         14716     43.99%     55.48% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        14895     44.52%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     12844243     83.71%     83.71% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       239711      1.56%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1877      0.01%     85.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1418485      9.24%     94.53% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       839033      5.47%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      15343349                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.516991                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              33455                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002180                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     57647805                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     18316794                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     15082497                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      15376804                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        37591                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       279883                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           89                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          172                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        19479                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          938                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked          185                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        423057                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         352372                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        15560                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     16254710                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         5667                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1556310                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       845042                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         2302                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         11044                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          172                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       133570                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       131362                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       264932                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     15111767                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1330392                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       231580                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   27                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             2169161                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         2114258                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            838769                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.509188                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              15082770                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             15082497                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          8965084                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         23494529                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.508202                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.381582                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     11314714                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     13881945                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      2372897                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3787                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       233433                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     26482655                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.524190                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.342409                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     20811422     78.59%     78.59% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2630172      9.93%     88.52% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      1103104      4.17%     92.68% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       660596      2.49%     95.18% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       458511      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       296108      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       154502      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       123739      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       244501      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     26482655                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     11314714                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      13881945                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               2101988                       # Number of memory references committed
system.switch_cpus7.commit.loads              1276427                       # Number of loads committed
system.switch_cpus7.commit.membars               1890                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1987036                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         12514830                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       282417                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       244501                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            42492918                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           32932787                       # The number of ROB writes
system.switch_cpus7.timesIdled                 345392                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                2772439                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           11314714                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             13881945                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     11314714                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.622970                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.622970                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.381247                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.381247                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        68155730                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       20940276                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       15193686                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3782                       # number of misc regfile writes
system.l20.replacements                          1579                       # number of replacements
system.l20.tagsinuse                      4095.804496                       # Cycle average of tags in use
system.l20.total_refs                          209701                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5675                       # Sample count of references to valid blocks.
system.l20.avg_refs                         36.951718                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           51.747177                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    25.486172                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   820.494832                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3198.076315                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.012634                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.006222                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.200316                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.780780                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999952                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         4475                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   4476                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             822                       # number of Writeback hits
system.l20.Writeback_hits::total                  822                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data            9                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         4484                       # number of demand (read+write) hits
system.l20.demand_hits::total                    4485                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         4484                       # number of overall hits
system.l20.overall_hits::total                   4485                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           33                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1546                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1579                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           33                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1546                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1579                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           33                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1546                       # number of overall misses
system.l20.overall_misses::total                 1579                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     19021026                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    703651323                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      722672349                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     19021026                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    703651323                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       722672349                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     19021026                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    703651323                       # number of overall miss cycles
system.l20.overall_miss_latency::total      722672349                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           34                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         6021                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               6055                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          822                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              822                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            9                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           34                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         6030                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                6064                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           34                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         6030                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               6064                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.970588                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.256768                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.260776                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.970588                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.256385                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.260389                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.970588                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.256385                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.260389                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 576394.727273                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 455143.158473                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 457677.231792                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 576394.727273                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 455143.158473                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 457677.231792                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 576394.727273                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 455143.158473                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 457677.231792                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 229                       # number of writebacks
system.l20.writebacks::total                      229                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           33                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1546                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1579                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           33                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1546                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1579                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           33                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1546                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1579                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     16651090                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    592579652                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    609230742                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     16651090                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    592579652                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    609230742                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     16651090                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    592579652                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    609230742                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.256768                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.260776                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.970588                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.256385                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.260389                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.970588                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.256385                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.260389                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 504578.484848                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 383298.610608                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 385833.275491                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 504578.484848                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 383298.610608                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 385833.275491                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 504578.484848                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 383298.610608                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 385833.275491                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1581                       # number of replacements
system.l21.tagsinuse                      4095.802482                       # Cycle average of tags in use
system.l21.total_refs                          209701                       # Total number of references to valid blocks.
system.l21.sampled_refs                          5677                       # Sample count of references to valid blocks.
system.l21.avg_refs                         36.938700                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           51.745318                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    28.067581                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   819.309906                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3196.679677                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.012633                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.006852                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.200027                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.780439                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999952                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         4473                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4474                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             824                       # number of Writeback hits
system.l21.Writeback_hits::total                  824                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data            9                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         4482                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4483                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         4482                       # number of overall hits
system.l21.overall_hits::total                   4483                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           34                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1547                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1581                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           34                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1547                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1581                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           34                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1547                       # number of overall misses
system.l21.overall_misses::total                 1581                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     38032678                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    727372901                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      765405579                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     38032678                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    727372901                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       765405579                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     38032678                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    727372901                       # number of overall miss cycles
system.l21.overall_miss_latency::total      765405579                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           35                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         6020                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               6055                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          824                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              824                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            9                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           35                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         6029                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                6064                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           35                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         6029                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               6064                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.256977                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.261107                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.256593                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.260719                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.256593                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.260719                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 1118608.176471                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 470182.870718                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 484127.500949                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 1118608.176471                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 470182.870718                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 484127.500949                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 1118608.176471                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 470182.870718                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 484127.500949                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 228                       # number of writebacks
system.l21.writebacks::total                      228                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           34                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1547                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1581                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           34                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1547                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1581                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           34                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1547                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1581                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     35590047                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    616195133                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    651785180                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     35590047                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    616195133                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    651785180                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     35590047                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    616195133                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    651785180                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.256977                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.261107                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.256593                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.260719                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.256593                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.260719                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 1046766.088235                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 398316.181642                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 412261.340923                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 1046766.088235                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 398316.181642                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 412261.340923                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 1046766.088235                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 398316.181642                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 412261.340923                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          1575                       # number of replacements
system.l22.tagsinuse                      4095.806637                       # Cycle average of tags in use
system.l22.total_refs                          209691                       # Total number of references to valid blocks.
system.l22.sampled_refs                          5671                       # Sample count of references to valid blocks.
system.l22.avg_refs                         36.976018                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           51.749396                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    23.709956                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   823.204319                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3197.142966                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.012634                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.005789                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.200978                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.780552                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999953                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         4466                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   4467                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             821                       # number of Writeback hits
system.l22.Writeback_hits::total                  821                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data            9                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         4475                       # number of demand (read+write) hits
system.l22.demand_hits::total                    4476                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         4475                       # number of overall hits
system.l22.overall_hits::total                   4476                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           27                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         1548                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 1575                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           27                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         1548                       # number of demand (read+write) misses
system.l22.demand_misses::total                  1575                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           27                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         1548                       # number of overall misses
system.l22.overall_misses::total                 1575                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     16205200                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    680535802                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      696741002                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     16205200                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    680535802                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       696741002                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     16205200                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    680535802                       # number of overall miss cycles
system.l22.overall_miss_latency::total      696741002                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           28                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         6014                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               6042                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          821                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              821                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            9                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           28                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         6023                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                6051                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           28                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         6023                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               6051                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.964286                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.257399                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.260675                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.964286                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.257015                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.260288                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.964286                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.257015                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.260288                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 600192.592593                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 439622.611111                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 442375.239365                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 600192.592593                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 439622.611111                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 442375.239365                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 600192.592593                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 439622.611111                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 442375.239365                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 229                       # number of writebacks
system.l22.writebacks::total                      229                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           27                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         1548                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            1575                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           27                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         1548                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             1575                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           27                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         1548                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            1575                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     14266600                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    569339159                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    583605759                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     14266600                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    569339159                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    583605759                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     14266600                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    569339159                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    583605759                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.257399                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.260675                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.964286                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.257015                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.260288                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.964286                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.257015                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.260288                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 528392.592593                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 367790.154393                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 370543.339048                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 528392.592593                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 367790.154393                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 370543.339048                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 528392.592593                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 367790.154393                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 370543.339048                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1469                       # number of replacements
system.l23.tagsinuse                      4095.489543                       # Cycle average of tags in use
system.l23.total_refs                          371023                       # Total number of references to valid blocks.
system.l23.sampled_refs                          5562                       # Sample count of references to valid blocks.
system.l23.avg_refs                         66.706760                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          146.610156                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    30.129455                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   699.684130                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3219.065802                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.035793                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.007356                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.170821                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.785905                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999875                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         4653                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   4654                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            2638                       # number of Writeback hits
system.l23.Writeback_hits::total                 2638                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           17                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   17                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         4670                       # number of demand (read+write) hits
system.l23.demand_hits::total                    4671                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         4670                       # number of overall hits
system.l23.overall_hits::total                   4671                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           38                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1430                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1468                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           38                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1430                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1468                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           38                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1430                       # number of overall misses
system.l23.overall_misses::total                 1468                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     35528059                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    733226640                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      768754699                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     35528059                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    733226640                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       768754699                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     35528059                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    733226640                       # number of overall miss cycles
system.l23.overall_miss_latency::total      768754699                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           39                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         6083                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               6122                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         2638                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             2638                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           17                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               17                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           39                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         6100                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                6139                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           39                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         6100                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               6139                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.974359                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.235081                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.239791                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.974359                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.234426                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.239127                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.974359                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.234426                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.239127                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 934948.921053                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 512745.902098                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 523674.863079                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 934948.921053                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 512745.902098                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 523674.863079                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 934948.921053                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 512745.902098                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 523674.863079                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 929                       # number of writebacks
system.l23.writebacks::total                      929                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           38                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1430                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1468                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           38                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1430                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1468                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           38                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1430                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1468                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     32799067                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    630464509                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    663263576                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     32799067                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    630464509                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    663263576                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     32799067                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    630464509                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    663263576                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.235081                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.239791                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.974359                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.234426                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.239127                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.974359                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.234426                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.239127                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 863133.342105                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 440884.272028                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 451814.425068                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 863133.342105                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 440884.272028                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 451814.425068                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 863133.342105                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 440884.272028                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 451814.425068                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                          1006                       # number of replacements
system.l24.tagsinuse                      4095.286502                       # Cycle average of tags in use
system.l24.total_refs                          286684                       # Total number of references to valid blocks.
system.l24.sampled_refs                          5100                       # Sample count of references to valid blocks.
system.l24.avg_refs                         56.212549                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           78.217439                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    33.823923                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data   481.476034                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3501.769105                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.019096                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.008258                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.117548                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.854924                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999826                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data         3626                       # number of ReadReq hits
system.l24.ReadReq_hits::total                   3628                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks            1121                       # number of Writeback hits
system.l24.Writeback_hits::total                 1121                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data           18                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data         3644                       # number of demand (read+write) hits
system.l24.demand_hits::total                    3646                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data         3644                       # number of overall hits
system.l24.overall_hits::total                   3646                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           43                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data          964                       # number of ReadReq misses
system.l24.ReadReq_misses::total                 1007                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           43                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data          964                       # number of demand (read+write) misses
system.l24.demand_misses::total                  1007                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           43                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data          964                       # number of overall misses
system.l24.overall_misses::total                 1007                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     37902692                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data    450150512                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total      488053204                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     37902692                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data    450150512                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total       488053204                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     37902692                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data    450150512                       # number of overall miss cycles
system.l24.overall_miss_latency::total      488053204                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           45                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data         4590                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total               4635                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks         1121                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total             1121                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data           18                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           45                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data         4608                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                4653                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           45                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data         4608                       # number of overall (read+write) accesses
system.l24.overall_accesses::total               4653                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.955556                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.210022                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.217260                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.955556                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.209201                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.216420                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.955556                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.209201                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.216420                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 881457.953488                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 466961.112033                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 484660.579940                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 881457.953488                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 466961.112033                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 484660.579940                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 881457.953488                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 466961.112033                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 484660.579940                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                 534                       # number of writebacks
system.l24.writebacks::total                      534                       # number of writebacks
system.l24.ReadReq_mshr_hits::switch_cpus4.data            1                       # number of ReadReq MSHR hits
system.l24.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l24.demand_mshr_hits::switch_cpus4.data            1                       # number of demand (read+write) MSHR hits
system.l24.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l24.overall_mshr_hits::switch_cpus4.data            1                       # number of overall MSHR hits
system.l24.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           43                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data          963                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total            1006                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           43                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data          963                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total             1006                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           43                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data          963                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total            1006                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     34814300                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data    379419912                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total    414234212                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     34814300                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data    379419912                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total    414234212                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     34814300                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data    379419912                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total    414234212                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.955556                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.209804                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.217044                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.955556                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.208984                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.216205                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.955556                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.208984                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.216205                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 809634.883721                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 393997.831776                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 411763.630219                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 809634.883721                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 393997.831776                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 411763.630219                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 809634.883721                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 393997.831776                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 411763.630219                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                          3221                       # number of replacements
system.l25.tagsinuse                      4095.903193                       # Cycle average of tags in use
system.l25.total_refs                          353952                       # Total number of references to valid blocks.
system.l25.sampled_refs                          7317                       # Sample count of references to valid blocks.
system.l25.avg_refs                         48.373924                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           13.826989                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    25.917287                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  1520.566287                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          2535.592631                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.003376                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.006327                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.371232                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.619041                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999976                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data         5839                       # number of ReadReq hits
system.l25.ReadReq_hits::total                   5840                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks            2431                       # number of Writeback hits
system.l25.Writeback_hits::total                 2431                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data            9                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data         5848                       # number of demand (read+write) hits
system.l25.demand_hits::total                    5849                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data         5848                       # number of overall hits
system.l25.overall_hits::total                   5849                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           35                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data         3186                       # number of ReadReq misses
system.l25.ReadReq_misses::total                 3221                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           35                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data         3186                       # number of demand (read+write) misses
system.l25.demand_misses::total                  3221                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           35                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data         3186                       # number of overall misses
system.l25.overall_misses::total                 3221                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     34197247                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data   1664106220                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total     1698303467                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     34197247                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data   1664106220                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total      1698303467                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     34197247                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data   1664106220                       # number of overall miss cycles
system.l25.overall_miss_latency::total     1698303467                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           36                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data         9025                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total               9061                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks         2431                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total             2431                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data            9                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           36                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data         9034                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                9070                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           36                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data         9034                       # number of overall (read+write) accesses
system.l25.overall_accesses::total               9070                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.972222                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.353019                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.355480                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.972222                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.352668                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.355127                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.972222                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.352668                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.355127                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 977064.200000                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 522318.336472                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 527259.691711                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 977064.200000                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 522318.336472                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 527259.691711                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 977064.200000                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 522318.336472                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 527259.691711                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                 716                       # number of writebacks
system.l25.writebacks::total                      716                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           35                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data         3186                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total            3221                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           35                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data         3186                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total             3221                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           35                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data         3186                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total            3221                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     31683427                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data   1435260664                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total   1466944091                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     31683427                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data   1435260664                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total   1466944091                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     31683427                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data   1435260664                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total   1466944091                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.353019                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.355480                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.972222                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.352668                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.355127                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.972222                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.352668                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.355127                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 905240.771429                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 450489.850596                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 455431.260789                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 905240.771429                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 450489.850596                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 455431.260789                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 905240.771429                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 450489.850596                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 455431.260789                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                          1003                       # number of replacements
system.l26.tagsinuse                      4095.291071                       # Cycle average of tags in use
system.l26.total_refs                          286689                       # Total number of references to valid blocks.
system.l26.sampled_refs                          5097                       # Sample count of references to valid blocks.
system.l26.avg_refs                         56.246616                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           78.221781                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    31.161698                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data   481.562983                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3504.344610                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.019097                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.007608                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.117569                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.855553                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999827                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data         3631                       # number of ReadReq hits
system.l26.ReadReq_hits::total                   3633                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks            1121                       # number of Writeback hits
system.l26.Writeback_hits::total                 1121                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data           18                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data         3649                       # number of demand (read+write) hits
system.l26.demand_hits::total                    3651                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data         3649                       # number of overall hits
system.l26.overall_hits::total                   3651                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           41                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data          963                       # number of ReadReq misses
system.l26.ReadReq_misses::total                 1004                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           41                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data          963                       # number of demand (read+write) misses
system.l26.demand_misses::total                  1004                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           41                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data          963                       # number of overall misses
system.l26.overall_misses::total                 1004                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     27926699                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data    435851301                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total      463778000                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     27926699                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data    435851301                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total       463778000                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     27926699                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data    435851301                       # number of overall miss cycles
system.l26.overall_miss_latency::total      463778000                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           43                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data         4594                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total               4637                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks         1121                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total             1121                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           18                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           43                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data         4612                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                4655                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           43                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data         4612                       # number of overall (read+write) accesses
system.l26.overall_accesses::total               4655                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.953488                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.209621                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.216519                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.953488                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.208803                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.215682                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.953488                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.208803                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.215682                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst       681139                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 452597.404984                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 461930.278884                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst       681139                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 452597.404984                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 461930.278884                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst       681139                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 452597.404984                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 461930.278884                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 533                       # number of writebacks
system.l26.writebacks::total                      533                       # number of writebacks
system.l26.ReadReq_mshr_hits::switch_cpus6.data            1                       # number of ReadReq MSHR hits
system.l26.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l26.demand_mshr_hits::switch_cpus6.data            1                       # number of demand (read+write) MSHR hits
system.l26.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l26.overall_mshr_hits::switch_cpus6.data            1                       # number of overall MSHR hits
system.l26.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           41                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data          962                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total            1003                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           41                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data          962                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total             1003                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           41                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data          962                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total            1003                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     24981229                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data    366071643                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total    391052872                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     24981229                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data    366071643                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total    391052872                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     24981229                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data    366071643                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total    391052872                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.209404                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.216304                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.953488                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.208586                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.215467                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.953488                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.208586                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.215467                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 609298.268293                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 380531.853430                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 389883.222333                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 609298.268293                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 380531.853430                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 389883.222333                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 609298.268293                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 380531.853430                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 389883.222333                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                          1504                       # number of replacements
system.l27.tagsinuse                      4095.452172                       # Cycle average of tags in use
system.l27.total_refs                          371063                       # Total number of references to valid blocks.
system.l27.sampled_refs                          5597                       # Sample count of references to valid blocks.
system.l27.avg_refs                         66.296766                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks          146.834525                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    29.781945                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data   705.210107                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3213.625595                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.035848                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.007271                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.172170                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.784577                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999866                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data         4685                       # number of ReadReq hits
system.l27.ReadReq_hits::total                   4686                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks            2646                       # number of Writeback hits
system.l27.Writeback_hits::total                 2646                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data           18                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data         4703                       # number of demand (read+write) hits
system.l27.demand_hits::total                    4704                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data         4703                       # number of overall hits
system.l27.overall_hits::total                   4704                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           37                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data         1466                       # number of ReadReq misses
system.l27.ReadReq_misses::total                 1503                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           37                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data         1466                       # number of demand (read+write) misses
system.l27.demand_misses::total                  1503                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           37                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data         1466                       # number of overall misses
system.l27.overall_misses::total                 1503                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     30770828                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data    741917441                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total      772688269                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     30770828                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data    741917441                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total       772688269                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     30770828                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data    741917441                       # number of overall miss cycles
system.l27.overall_miss_latency::total      772688269                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           38                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data         6151                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total               6189                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks         2646                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total             2646                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data           18                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           38                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data         6169                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                6207                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           38                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data         6169                       # number of overall (read+write) accesses
system.l27.overall_accesses::total               6207                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.238335                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.242850                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.237640                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.242146                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.237640                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.242146                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst       831644                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 506082.838336                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 514097.318031                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst       831644                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 506082.838336                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 514097.318031                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst       831644                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 506082.838336                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 514097.318031                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                 955                       # number of writebacks
system.l27.writebacks::total                      955                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           37                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data         1466                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total            1503                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           37                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data         1466                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total             1503                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           37                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data         1466                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total            1503                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     28114228                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data    636629497                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total    664743725                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     28114228                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data    636629497                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total    664743725                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     28114228                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data    636629497                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total    664743725                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.238335                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.242850                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.237640                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.242146                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.237640                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.242146                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst       759844                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 434262.958390                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 442277.927478                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst       759844                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 434262.958390                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 442277.927478                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst       759844                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 434262.958390                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 442277.927478                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     1                       # number of replacements
system.cpu0.icache.tagsinuse               552.486066                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001432124                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   561                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs                   1785084                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    26.316349                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   526.169717                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.042174                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.843221                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.885394                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1399855                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1399855                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1399855                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1399855                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1399855                       # number of overall hits
system.cpu0.icache.overall_hits::total        1399855                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           46                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           46                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           46                       # number of overall misses
system.cpu0.icache.overall_misses::total           46                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     24570021                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     24570021                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     24570021                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     24570021                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     24570021                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     24570021                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1399901                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1399901                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1399901                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1399901                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1399901                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1399901                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 534130.891304                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 534130.891304                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 534130.891304                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 534130.891304                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 534130.891304                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 534130.891304                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           12                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           12                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           34                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           34                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           34                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     19421845                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     19421845                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     19421845                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     19421845                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     19421845                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     19421845                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 571230.735294                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 571230.735294                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 571230.735294                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 571230.735294                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 571230.735294                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 571230.735294                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  6030                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               221205487                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  6286                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              35190.182469                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   184.462267                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    71.537733                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.720556                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.279444                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2073222                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2073222                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       386426                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        386426                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          919                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          919                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          908                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          908                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2459648                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2459648                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2459648                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2459648                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        20379                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        20379                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           45                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        20424                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         20424                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        20424                       # number of overall misses
system.cpu0.dcache.overall_misses::total        20424                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4663722216                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4663722216                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      3747781                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      3747781                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4667469997                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4667469997                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4667469997                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4667469997                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2093601                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2093601                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       386471                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       386471                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          919                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          919                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          908                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          908                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2480072                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2480072                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2480072                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2480072                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009734                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009734                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000116                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000116                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008235                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008235                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008235                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008235                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 228849.414397                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 228849.414397                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 83284.022222                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 83284.022222                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 228528.691588                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 228528.691588                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 228528.691588                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 228528.691588                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          822                       # number of writebacks
system.cpu0.dcache.writebacks::total              822                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        14358                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        14358                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           36                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        14394                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        14394                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        14394                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        14394                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         6021                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         6021                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            9                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         6030                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         6030                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         6030                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         6030                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1009358020                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1009358020                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       582101                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       582101                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1009940121                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1009940121                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1009940121                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1009940121                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002876                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002876                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002431                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002431                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002431                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002431                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 167639.598073                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 167639.598073                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 64677.888889                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 64677.888889                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 167485.923881                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 167485.923881                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 167485.923881                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 167485.923881                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     3                       # number of replacements
system.cpu1.icache.tagsinuse               554.469278                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1001430257                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1781904.371886                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    28.897071                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   525.572207                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.046309                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.842263                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.888573                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1397988                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1397988                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1397988                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1397988                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1397988                       # number of overall hits
system.cpu1.icache.overall_hits::total        1397988                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           43                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           43                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           43                       # number of overall misses
system.cpu1.icache.overall_misses::total           43                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     42889250                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     42889250                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     42889250                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     42889250                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     42889250                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     42889250                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1398031                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1398031                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1398031                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1398031                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1398031                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1398031                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 997424.418605                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 997424.418605                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 997424.418605                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 997424.418605                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 997424.418605                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 997424.418605                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           35                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           35                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           35                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     38395233                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     38395233                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     38395233                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     38395233                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     38395233                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     38395233                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 1097006.657143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 1097006.657143                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 1097006.657143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 1097006.657143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 1097006.657143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 1097006.657143                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6029                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               221199301                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6285                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              35194.797295                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   184.438144                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    71.561856                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.720461                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.279539                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2067387                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2067387                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       386078                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        386078                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          918                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          918                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          906                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          906                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2453465                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2453465                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2453465                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2453465                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        20337                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        20337                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           45                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        20382                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         20382                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        20382                       # number of overall misses
system.cpu1.dcache.overall_misses::total        20382                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4815897994                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4815897994                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      3831266                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      3831266                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4819729260                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4819729260                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4819729260                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4819729260                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2087724                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2087724                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       386123                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       386123                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          918                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          918                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          906                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          906                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2473847                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2473847                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2473847                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2473847                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009741                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009741                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000117                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000117                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008239                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008239                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008239                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008239                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 236804.739834                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 236804.739834                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 85139.244444                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 85139.244444                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 236469.888137                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 236469.888137                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 236469.888137                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 236469.888137                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          824                       # number of writebacks
system.cpu1.dcache.writebacks::total              824                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        14317                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        14317                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           36                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        14353                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        14353                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        14353                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        14353                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6020                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6020                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            9                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6029                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6029                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6029                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6029                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1033023439                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1033023439                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       576900                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       576900                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1033600339                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1033600339                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1033600339                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1033600339                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002884                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002884                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002437                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002437                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002437                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002437                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 171598.577907                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 171598.577907                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 171438.105656                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 171438.105656                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 171438.105656                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 171438.105656                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     1                       # number of replacements
system.cpu2.icache.tagsinuse               550.709885                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1001435095                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   555                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1804387.558559                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    24.540549                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   526.169335                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.039328                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.843220                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.882548                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1402826                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1402826                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1402826                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1402826                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1402826                       # number of overall hits
system.cpu2.icache.overall_hits::total        1402826                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           37                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           37                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           37                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            37                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           37                       # number of overall misses
system.cpu2.icache.overall_misses::total           37                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     20220732                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     20220732                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     20220732                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     20220732                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     20220732                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     20220732                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1402863                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1402863                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1402863                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1402863                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1402863                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1402863                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000026                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000026                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000026                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000026                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000026                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000026                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 546506.270270                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 546506.270270                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 546506.270270                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 546506.270270                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 546506.270270                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 546506.270270                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            9                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            9                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           28                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           28                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           28                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     16511181                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     16511181                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     16511181                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     16511181                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     16511181                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     16511181                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000020                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000020                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000020                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000020                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 589685.035714                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 589685.035714                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 589685.035714                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 589685.035714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 589685.035714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 589685.035714                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  6023                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               221210216                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  6279                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              35230.166587                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   184.483537                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    71.516463                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.720639                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.279361                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      2077441                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        2077441                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       386940                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        386940                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          915                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          915                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          908                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          908                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      2464381                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         2464381                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      2464381                       # number of overall hits
system.cpu2.dcache.overall_hits::total        2464381                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        20398                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        20398                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           41                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           41                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        20439                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         20439                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        20439                       # number of overall misses
system.cpu2.dcache.overall_misses::total        20439                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4544385116                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4544385116                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      3510195                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      3510195                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4547895311                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4547895311                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4547895311                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4547895311                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      2097839                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      2097839                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       386981                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       386981                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          915                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          915                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          908                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          908                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      2484820                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      2484820                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      2484820                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      2484820                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009723                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009723                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000106                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000106                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008226                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008226                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008226                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008226                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 222785.818021                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 222785.818021                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 85614.512195                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 85614.512195                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 222510.656637                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 222510.656637                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 222510.656637                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 222510.656637                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          821                       # number of writebacks
system.cpu2.dcache.writebacks::total              821                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        14384                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        14384                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           32                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           32                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        14416                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        14416                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        14416                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        14416                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         6014                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         6014                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            9                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         6023                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         6023                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         6023                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         6023                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    985616270                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    985616270                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       576900                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       576900                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    986193170                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    986193170                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    986193170                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    986193170                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002867                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002867                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002424                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002424                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002424                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002424                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 163886.975391                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 163886.975391                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 163737.866512                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 163737.866512                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 163737.866512                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 163737.866512                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               512.995435                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1076050349                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   521                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2065355.756238                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    30.995435                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.049672                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.822108                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1382522                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1382522                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1382522                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1382522                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1382522                       # number of overall hits
system.cpu3.icache.overall_hits::total        1382522                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           52                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           52                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           52                       # number of overall misses
system.cpu3.icache.overall_misses::total           52                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     47093116                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     47093116                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     47093116                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     47093116                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     47093116                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     47093116                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1382574                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1382574                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1382574                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1382574                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1382574                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1382574                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000038                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000038                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 905636.846154                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 905636.846154                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 905636.846154                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 905636.846154                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 905636.846154                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 905636.846154                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           13                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           13                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           39                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           39                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           39                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     35920844                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     35920844                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     35920844                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     35920844                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     35920844                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     35920844                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 921047.282051                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 921047.282051                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 921047.282051                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 921047.282051                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 921047.282051                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 921047.282051                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  6100                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170150979                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  6356                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              26770.135148                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   227.576475                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    28.423525                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.888971                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.111029                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       972601                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         972601                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       821303                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        821303                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1926                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1926                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1891                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1891                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1793904                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1793904                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1793904                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1793904                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        20963                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        20963                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          465                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          465                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        21428                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         21428                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        21428                       # number of overall misses
system.cpu3.dcache.overall_misses::total        21428                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   4827016996                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   4827016996                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    131314217                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    131314217                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4958331213                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4958331213                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4958331213                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4958331213                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       993564                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       993564                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       821768                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       821768                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1926                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1926                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1891                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1891                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1815332                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1815332                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1815332                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1815332                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021099                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021099                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000566                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000566                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.011804                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.011804                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.011804                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.011804                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 230263.654820                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 230263.654820                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 282396.165591                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 282396.165591                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 231394.960472                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 231394.960472                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 231394.960472                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 231394.960472                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1291476                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 161434.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2638                       # number of writebacks
system.cpu3.dcache.writebacks::total             2638                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        14880                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        14880                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          448                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          448                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        15328                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        15328                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        15328                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        15328                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         6083                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         6083                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           17                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         6100                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         6100                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         6100                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         6100                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1050592174                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1050592174                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1104835                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1104835                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1051697009                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1051697009                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1051697009                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1051697009                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006122                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006122                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003360                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003360                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003360                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003360                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 172709.546934                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 172709.546934                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 64990.294118                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 64990.294118                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 172409.345738                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 172409.345738                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 172409.345738                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 172409.345738                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               510.356421                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1074556996                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              2066455.761538                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    35.356421                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.056661                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.817879                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1421459                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1421459                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1421459                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1421459                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1421459                       # number of overall hits
system.cpu4.icache.overall_hits::total        1421459                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           57                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           57                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           57                       # number of overall misses
system.cpu4.icache.overall_misses::total           57                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     46116211                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     46116211                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     46116211                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     46116211                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     46116211                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     46116211                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1421516                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1421516                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1421516                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1421516                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1421516                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1421516                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000040                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000040                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 809056.333333                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 809056.333333                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 809056.333333                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 809056.333333                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 809056.333333                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 809056.333333                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           12                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           12                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           12                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           45                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           45                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           45                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     38446332                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     38446332                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     38446332                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     38446332                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     38446332                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     38446332                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 854362.933333                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 854362.933333                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 854362.933333                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 854362.933333                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 854362.933333                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 854362.933333                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  4608                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               163994329                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  4864                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              33715.939350                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   221.686465                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    34.313535                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.865963                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.134037                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       978144                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         978144                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       821341                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        821341                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         2000                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         2000                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1975                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1975                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1799485                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1799485                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1799485                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1799485                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        14731                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        14731                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          104                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          104                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        14835                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         14835                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        14835                       # number of overall misses
system.cpu4.dcache.overall_misses::total        14835                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   2796426498                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   2796426498                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      8542617                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      8542617                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   2804969115                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   2804969115                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   2804969115                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   2804969115                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       992875                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       992875                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       821445                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       821445                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         2000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         2000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1975                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1975                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1814320                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1814320                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1814320                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1814320                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.014837                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.014837                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000127                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000127                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008177                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008177                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008177                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008177                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 189832.767497                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 189832.767497                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 82140.548077                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 82140.548077                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 189077.796764                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 189077.796764                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 189077.796764                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 189077.796764                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         1121                       # number of writebacks
system.cpu4.dcache.writebacks::total             1121                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        10141                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        10141                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           86                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           86                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        10227                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        10227                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        10227                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        10227                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         4590                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         4590                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           18                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         4608                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         4608                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         4608                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         4608                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    694383748                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    694383748                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      1169076                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      1169076                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    695552824                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    695552824                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    695552824                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    695552824                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.004623                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.004623                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002540                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002540                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002540                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002540                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 151281.862309                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 151281.862309                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 64948.666667                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 64948.666667                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 150944.623264                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 150944.623264                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 150944.623264                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 150944.623264                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     1                       # number of replacements
system.cpu5.icache.tagsinuse               571.822121                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1108871620                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   579                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1915149.602763                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    29.694120                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   542.128001                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.047587                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.868795                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.916382                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1344302                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1344302                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1344302                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1344302                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1344302                       # number of overall hits
system.cpu5.icache.overall_hits::total        1344302                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           52                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           52                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           52                       # number of overall misses
system.cpu5.icache.overall_misses::total           52                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     46998686                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     46998686                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     46998686                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     46998686                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     46998686                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     46998686                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1344354                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1344354                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1344354                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1344354                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1344354                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1344354                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000039                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000039                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 903820.884615                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 903820.884615                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 903820.884615                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 903820.884615                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 903820.884615                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 903820.884615                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           16                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           16                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           16                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           36                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           36                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           36                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     34573148                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     34573148                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     34573148                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     34573148                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     34573148                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     34573148                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 960365.222222                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 960365.222222                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 960365.222222                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 960365.222222                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 960365.222222                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 960365.222222                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  9034                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               440648862                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  9290                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              47432.600861                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   111.132921                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   144.867079                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.434113                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.565887                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      3516649                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        3516649                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      1924925                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       1924925                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          944                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          944                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          938                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          938                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      5441574                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         5441574                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      5441574                       # number of overall hits
system.cpu5.dcache.overall_hits::total        5441574                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        32611                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        32611                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           30                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        32641                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         32641                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        32641                       # number of overall misses
system.cpu5.dcache.overall_misses::total        32641                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   8129378453                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   8129378453                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      2324806                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      2324806                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   8131703259                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   8131703259                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   8131703259                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   8131703259                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      3549260                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      3549260                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      1924955                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      1924955                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          944                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          944                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          938                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          938                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      5474215                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      5474215                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      5474215                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      5474215                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009188                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009188                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000016                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005963                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005963                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005963                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005963                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 249283.323204                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 249283.323204                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 77493.533333                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 77493.533333                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 249125.433014                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 249125.433014                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 249125.433014                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 249125.433014                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         2431                       # number of writebacks
system.cpu5.dcache.writebacks::total             2431                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        23586                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        23586                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           21                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        23607                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        23607                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        23607                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        23607                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         9025                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         9025                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            9                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         9034                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         9034                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         9034                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         9034                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   2090800925                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   2090800925                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       582118                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       582118                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   2091383043                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   2091383043                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   2091383043                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   2091383043                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002543                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002543                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001650                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001650                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001650                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001650                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 231667.692521                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 231667.692521                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 64679.777778                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 64679.777778                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 231501.333075                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 231501.333075                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 231501.333075                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 231501.333075                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               507.858722                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1074558674                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              2074437.594595                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    32.858722                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          475                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.052658                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.761218                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.813876                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1423137                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1423137                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1423137                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1423137                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1423137                       # number of overall hits
system.cpu6.icache.overall_hits::total        1423137                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           56                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           56                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           56                       # number of overall misses
system.cpu6.icache.overall_misses::total           56                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     33234359                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     33234359                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     33234359                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     33234359                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     33234359                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     33234359                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1423193                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1423193                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1423193                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1423193                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1423193                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1423193                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000039                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000039                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 593470.696429                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 593470.696429                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 593470.696429                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 593470.696429                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 593470.696429                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 593470.696429                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           13                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           13                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           43                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           43                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           43                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     28427413                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     28427413                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     28427413                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     28427413                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     28427413                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     28427413                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 661102.627907                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 661102.627907                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 661102.627907                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 661102.627907                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 661102.627907                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 661102.627907                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  4612                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               163994714                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  4868                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              33688.314297                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   221.715641                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    34.284359                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.866077                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.133923                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       978293                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         978293                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       821524                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        821524                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         2051                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         2051                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1977                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1977                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1799817                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1799817                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1799817                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1799817                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        14793                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        14793                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          101                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          101                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        14894                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         14894                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        14894                       # number of overall misses
system.cpu6.dcache.overall_misses::total        14894                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   2735390384                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   2735390384                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      8112102                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      8112102                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   2743502486                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   2743502486                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   2743502486                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   2743502486                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       993086                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       993086                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       821625                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       821625                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         2051                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         2051                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1977                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1977                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1814711                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1814711                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1814711                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1814711                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.014896                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.014896                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000123                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000123                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.008207                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.008207                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.008207                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.008207                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 184911.132563                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 184911.132563                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 80317.841584                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 80317.841584                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 184201.858869                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 184201.858869                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 184201.858869                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 184201.858869                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         1121                       # number of writebacks
system.cpu6.dcache.writebacks::total             1121                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        10199                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        10199                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           83                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           83                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        10282                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        10282                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        10282                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        10282                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         4594                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         4594                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           18                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         4612                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         4612                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         4612                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         4612                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    680362841                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    680362841                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      1166261                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      1166261                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    681529102                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    681529102                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    681529102                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    681529102                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.004626                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.004626                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002541                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002541                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002541                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002541                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 148098.136918                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 148098.136918                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 64792.277778                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 64792.277778                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 147773.005637                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 147773.005637                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 147773.005637                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 147773.005637                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               512.648204                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1076050269                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              2069327.440385                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    30.648204                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          482                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.049116                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.772436                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.821552                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1382442                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1382442                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1382442                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1382442                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1382442                       # number of overall hits
system.cpu7.icache.overall_hits::total        1382442                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           51                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           51                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           51                       # number of overall misses
system.cpu7.icache.overall_misses::total           51                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     41383988                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     41383988                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     41383988                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     41383988                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     41383988                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     41383988                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1382493                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1382493                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1382493                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1382493                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1382493                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1382493                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000037                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000037                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 811450.745098                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 811450.745098                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 811450.745098                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 811450.745098                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 811450.745098                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 811450.745098                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           13                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           13                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           13                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     31183929                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     31183929                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     31183929                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     31183929                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     31183929                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     31183929                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 820629.710526                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 820629.710526                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 820629.710526                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 820629.710526                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 820629.710526                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 820629.710526                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  6169                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               170150860                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  6425                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              26482.624125                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   227.578865                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    28.421135                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.888980                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.111020                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       972707                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         972707                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       821069                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        821069                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1935                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1935                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1891                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1891                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1793776                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1793776                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1793776                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1793776                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        20996                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        20996                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          436                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          436                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        21432                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         21432                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        21432                       # number of overall misses
system.cpu7.dcache.overall_misses::total        21432                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   4792708942                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   4792708942                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data    148987438                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    148987438                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   4941696380                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   4941696380                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   4941696380                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   4941696380                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       993703                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       993703                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       821505                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       821505                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1891                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1891                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1815208                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1815208                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1815208                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1815208                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021129                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021129                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000531                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000531                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.011807                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.011807                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.011807                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.011807                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 228267.714898                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 228267.714898                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 341714.307339                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 341714.307339                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 230575.605636                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 230575.605636                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 230575.605636                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 230575.605636                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets      2124395                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets       303485                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         2646                       # number of writebacks
system.cpu7.dcache.writebacks::total             2646                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        14845                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        14845                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          418                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          418                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        15263                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        15263                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        15263                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        15263                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         6151                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         6151                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           18                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         6169                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         6169                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         6169                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         6169                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   1061699654                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   1061699654                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      1186345                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1186345                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   1062885999                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   1062885999                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   1062885999                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   1062885999                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.006190                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.006190                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.003399                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.003399                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.003399                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.003399                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 172606.024061                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 172606.024061                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 65908.055556                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 65908.055556                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 172294.699141                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 172294.699141                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 172294.699141                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 172294.699141                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
