v 20151129 2
B 400 100 400 160 3 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
B 400 260 400 160 3 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
L 460 420 460 500 3 0 1 0 -1 -1
L 460 500 400 500 3 0 1 0 -1 -1
L 400 500 400 700 3 0 1 0 -1 -1
L 400 700 800 700 3 0 1 0 -1 -1
L 800 700 800 500 3 0 1 0 -1 -1
L 800 500 740 500 3 0 1 0 -1 -1
L 740 500 740 420 3 0 1 0 -1 -1
L 400 340 300 340 3 0 0 0 -1 -1
L 400 180 300 180 3 0 0 0 -1 -1
L 900 340 800 340 3 0 0 0 -1 -1
L 900 180 800 180 3 0 0 0 -1 -1
L 400 600 300 600 3 0 0 0 -1 -1
B 200 0 800 800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 200 400 0 400 1 0 1
{
T 150 450 5 10 0 1 0 6 1
pinnumber=1
T 150 450 5 10 0 1 0 6 1
pinseq=1
T 150 225 5 10 0 1 0 6 1
pintype=in
T 150 225 5 10 0 1 0 6 1
pinlabel=in
}
T 200 1500 9 10 0 0 0 0 1
numslots=0
T 200 1100 9 10 0 0 0 0 1
device=none
T 200 1300 9 10 0 0 0 0 1
footprint=unknown
T 200 900 8 10 0 1 0 0 1
refdes=unknown
T 200 1900 5 10 0 1 0 0 1
documentation=www.ddpp.com/DDPP3_pdf/IEEEsyms.pdf
T 200 1700 5 10 0 1 0 0 1
description=Logic
