#-----------------------------------------------------------
# Vivado v2024.1.2 (64-bit)
# SW Build 5164865 on Thu Sep  5 14:37:11 MDT 2024
# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
# Start of session at: Tue Dec  3 10:24:03 2024
# Process ID: 16156
# Current directory: C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.runs/impl_1/design_1_wrapper.vdi
# Journal file: C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.runs/impl_1\vivado.jou
# Running On        :AxelsPC
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :12th Gen Intel(R) Core(TM) i7-1255U
# CPU Frequency     :2611 MHz
# CPU Physical cores:10
# CPU Logical cores :12
# Host memory       :16874 MB
# Swap memory       :9663 MB
# Total Virtual     :26537 MB
# Available Virtual :10730 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 524.090 ; gain = 142.922
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivado/2024.1/data/ip'.
Command: link_design -top design_1_wrapper -part xc7a200tsbg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Device 21-9227] Part: xc7a200tsbg484-1 does not have CEAM library.
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.gen/sources_1/bd/design_1/ip/design_1_AlgM_0_0/design_1_AlgM_0_0.dcp' for cell 'design_1_i/AlgM_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.gen/sources_1/bd/design_1/ip/design_1_Correlator_TOF_0_0/design_1_Correlator_TOF_0_0.dcp' for cell 'design_1_i/Correlator_TOF_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.gen/sources_1/bd/design_1/ip/design_1_PosUpdateLatch_0_0/design_1_PosUpdateLatch_0_0.dcp' for cell 'design_1_i/PosUpdateLatch_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.gen/sources_1/bd/design_1/ip/design_1_SPI_subnode_0_0/design_1_SPI_subnode_0_0.dcp' for cell 'design_1_i/SPI_subnode_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.gen/sources_1/bd/design_1/ip/design_1_Sample2TOF_0_0/design_1_Sample2TOF_0_0.dcp' for cell 'design_1_i/Sample2TOF_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.gen/sources_1/bd/design_1/ip/design_1_Shifter_0_0/design_1_Shifter_0_0.dcp' for cell 'design_1_i/Shifter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.gen/sources_1/bd/design_1/ip/design_1_sat_sel_0_0/design_1_sat_sel_0_0.dcp' for cell 'design_1_i/sat_sel_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.gen/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.dcp' for cell 'design_1_i/xadc_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.gen/sources_1/bd/design_1/ip/design_1_xpm_cdc_gen_0_0/design_1_xpm_cdc_gen_0_0.dcp' for cell 'design_1_i/xpm_cdc_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.srcs/sources_1/Alg_cal.gen/sources_1/ip/cordic_0/cordic_0.dcp' for cell 'design_1_i/AlgM_0/U0/cordic_SqrtRoot'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.289 . Memory (MB): peak = 1097.961 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2863 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.gen/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.xdc] for cell 'design_1_i/xadc_wiz_0/U0'
Finished Parsing XDC File [c:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.gen/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.xdc] for cell 'design_1_i/xadc_wiz_0/U0'
Parsing XDC File [c:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1869.324 ; gain = 603.520
Finished Parsing XDC File [c:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.srcs/constrs_1/new/Constr.xdc]
Finished Parsing XDC File [C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.srcs/constrs_1/new/Constr.xdc]
INFO: [Project 1-1714] 1 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1869.324 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:28 . Memory (MB): peak = 1869.324 ; gain = 1323.957
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1869.324 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1a2383b32

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1869.324 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1a2383b32

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2227.828 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1a2383b32

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2227.828 ; gain = 0.000
Phase 1 Initialization | Checksum: 1a2383b32

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2227.828 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1a2383b32

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.915 . Memory (MB): peak = 2244.512 ; gain = 16.684

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1a2383b32

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2244.512 ; gain = 16.684
Phase 2 Timer Update And Timing Data Collection | Checksum: 1a2383b32

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2244.512 ; gain = 16.684

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1e5dee9e3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 2244.512 ; gain = 16.684
Retarget | Checksum: 1e5dee9e3
INFO: [Opt 31-389] Phase Retarget created 3197 cells and removed 3211 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2133c0383

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 2244.512 ; gain = 16.684
Constant propagation | Checksum: 2133c0383
INFO: [Opt 31-389] Phase Constant propagation created 1 cells and removed 51 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1b3f47d88

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2244.512 ; gain = 16.684
Sweep | Checksum: 1b3f47d88
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 32 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1b3f47d88

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2244.512 ; gain = 16.684
BUFG optimization | Checksum: 1b3f47d88
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1b3f47d88

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2244.512 ; gain = 16.684
Shift Register Optimization | Checksum: 1b3f47d88
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b3f47d88

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2244.512 ; gain = 16.684
Post Processing Netlist | Checksum: 1b3f47d88
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1473f6bfb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2244.512 ; gain = 16.684

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 2244.512 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1473f6bfb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2244.512 ; gain = 16.684
Phase 9 Finalization | Checksum: 1473f6bfb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2244.512 ; gain = 16.684
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |            3197  |            3211  |                                              1  |
|  Constant propagation         |               1  |              51  |                                              0  |
|  Sweep                        |               0  |              32  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1473f6bfb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2244.512 ; gain = 16.684

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1473f6bfb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2244.512 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1473f6bfb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2244.512 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2244.512 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1473f6bfb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2244.512 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 2244.512 ; gain = 375.188
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2271.707 ; gain = 10.344
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2271.707 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 2274.777 ; gain = 3.070
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2274.777 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2274.777 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 2274.777 ; gain = 13.414
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 2274.777 ; gain = 13.453
INFO: [Common 17-1381] The checkpoint 'C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2277.211 ; gain = 32.699
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2277.211 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: abfd34ba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2277.211 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2277.211 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 24713de0f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2277.211 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2e4fac38c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2401.516 ; gain = 124.305

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2e4fac38c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2401.516 ; gain = 124.305
Phase 1 Placer Initialization | Checksum: 2e4fac38c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2401.516 ; gain = 124.305

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2ede9367f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2401.516 ; gain = 124.305

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 3202ec1ba

Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2401.516 ; gain = 124.305

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 3202ec1ba

Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2401.516 ; gain = 124.305

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 2f6ce080e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:39 . Memory (MB): peak = 2401.516 ; gain = 124.305

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 17 LUTNM shape to break, 6193 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 17, total 17, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 3091 nets or LUTs. Breaked 17 LUTs, combined 3074 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 1 candidate cell for DSP register optimization.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.153 . Memory (MB): peak = 2401.516 ; gain = 0.000
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2401.516 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           17  |           3074  |                  3091  |           0  |           1  |  00:00:04  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           17  |           3074  |                  3091  |           0  |           9  |  00:00:04  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 2d74ca016

Time (s): cpu = 00:00:09 ; elapsed = 00:00:46 . Memory (MB): peak = 2401.516 ; gain = 124.305
Phase 2.4 Global Placement Core | Checksum: 35e4a0c93

Time (s): cpu = 00:00:09 ; elapsed = 00:00:48 . Memory (MB): peak = 2401.516 ; gain = 124.305
Phase 2 Global Placement | Checksum: 35e4a0c93

Time (s): cpu = 00:00:09 ; elapsed = 00:00:48 . Memory (MB): peak = 2401.516 ; gain = 124.305

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2defb82da

Time (s): cpu = 00:00:10 ; elapsed = 00:00:50 . Memory (MB): peak = 2401.516 ; gain = 124.305

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 31ce35402

Time (s): cpu = 00:00:11 ; elapsed = 00:00:55 . Memory (MB): peak = 2401.516 ; gain = 124.305

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 28aecf89f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:55 . Memory (MB): peak = 2401.516 ; gain = 124.305

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 271fa2b5d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:55 . Memory (MB): peak = 2401.516 ; gain = 124.305

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 27d38d175

Time (s): cpu = 00:00:12 ; elapsed = 00:01:05 . Memory (MB): peak = 2401.516 ; gain = 124.305

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 28c7aec5f

Time (s): cpu = 00:00:13 ; elapsed = 00:01:13 . Memory (MB): peak = 2401.516 ; gain = 124.305

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2929728e7

Time (s): cpu = 00:00:13 ; elapsed = 00:01:14 . Memory (MB): peak = 2401.516 ; gain = 124.305

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 26b425e29

Time (s): cpu = 00:00:13 ; elapsed = 00:01:15 . Memory (MB): peak = 2401.516 ; gain = 124.305

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1f4a04214

Time (s): cpu = 00:00:15 ; elapsed = 00:01:24 . Memory (MB): peak = 2401.516 ; gain = 124.305
Phase 3 Detail Placement | Checksum: 1f4a04214

Time (s): cpu = 00:00:15 ; elapsed = 00:01:24 . Memory (MB): peak = 2401.516 ; gain = 124.305

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 22a084a66

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-43.077 | TNS=-2986.865 |
Phase 1 Physical Synthesis Initialization | Checksum: 1ca1763f7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2462.527 ; gain = 0.000
INFO: [Place 46-33] Processed net design_1_i/Correlator_TOF_0/U0/sample_buffer[499]_1099, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/Correlator_TOF_0/U0/sample_buffer[90][11]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/Correlator_TOF_0/U0/sample_buffer[215][11]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/Correlator_TOF_0/U0/sample_buffer[71][11]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 4 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 4, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 225367570

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 2462.527 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 22a084a66

Time (s): cpu = 00:00:17 ; elapsed = 00:01:38 . Memory (MB): peak = 2462.527 ; gain = 185.316

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-41.467. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 29b49be47

Time (s): cpu = 00:00:21 ; elapsed = 00:02:06 . Memory (MB): peak = 2472.098 ; gain = 194.887

Time (s): cpu = 00:00:21 ; elapsed = 00:02:06 . Memory (MB): peak = 2472.098 ; gain = 194.887
Phase 4.1 Post Commit Optimization | Checksum: 29b49be47

Time (s): cpu = 00:00:21 ; elapsed = 00:02:07 . Memory (MB): peak = 2472.098 ; gain = 194.887

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 29b49be47

Time (s): cpu = 00:00:21 ; elapsed = 00:02:07 . Memory (MB): peak = 2472.098 ; gain = 194.887

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 29b49be47

Time (s): cpu = 00:00:21 ; elapsed = 00:02:07 . Memory (MB): peak = 2472.098 ; gain = 194.887
Phase 4.3 Placer Reporting | Checksum: 29b49be47

Time (s): cpu = 00:00:21 ; elapsed = 00:02:07 . Memory (MB): peak = 2472.098 ; gain = 194.887

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 2472.098 ; gain = 0.000

Time (s): cpu = 00:00:21 ; elapsed = 00:02:07 . Memory (MB): peak = 2472.098 ; gain = 194.887
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2882e9d1d

Time (s): cpu = 00:00:21 ; elapsed = 00:02:08 . Memory (MB): peak = 2472.098 ; gain = 194.887
Ending Placer Task | Checksum: 1c244297e

Time (s): cpu = 00:00:21 ; elapsed = 00:02:08 . Memory (MB): peak = 2472.098 ; gain = 194.887
91 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:22 ; elapsed = 00:02:10 . Memory (MB): peak = 2472.098 ; gain = 194.887
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 2472.098 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2472.098 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 2480.188 ; gain = 8.090
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2482.523 ; gain = 10.426
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2482.523 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2482.523 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 2482.523 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2482.523 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2482.523 ; gain = 10.426
INFO: [Common 17-1381] The checkpoint 'C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2482.523 ; gain = 10.426
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2522.367 ; gain = 39.844
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.00s |  WALL: 4.61s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2522.434 ; gain = 0.066

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.467 | TNS=-2930.457 |
Phase 1 Physical Synthesis Initialization | Checksum: 18308631e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2544.566 ; gain = 22.133
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.467 | TNS=-2930.457 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 18308631e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2544.566 ; gain = 22.133

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.467 | TNS=-2930.457 |
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_x[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_4_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_x_reg[20]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG0[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG1__2[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_x_reg[20]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_x_reg[19]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_x_reg[15]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_x_reg[11]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_x_reg[7]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_x[7]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_19_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net design_1_i/AlgM_0/U0/newPos_x[21]_i_59_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.464 | TNS=-2930.391 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net design_1_i/AlgM_0/U0/newPos_x[21]_i_40_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.420 | TNS=-2929.423 |
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_75_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net design_1_i/AlgM_0/U0/newPos_x[21]_i_109_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.417 | TNS=-2929.357 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net design_1_i/AlgM_0/U0/newPos_x[21]_i_82_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.347 | TNS=-2927.816 |
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_102_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net design_1_i/AlgM_0/U0/newPos_x[21]_i_136_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.324 | TNS=-2927.267 |
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[21]_i_2_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[20]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[20]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[21]_i_5_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[20]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[19]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[15]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[11]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[7]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[7]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[21]_i_17_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[21]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[21]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[21]_i_25_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[21]_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[21]_i_59_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[21]_i_86_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[21]_i_118_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[21]_i_145_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[21]_i_170_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net design_1_i/AlgM_0/U0/newPos_y[21]_i_188_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.322 | TNS=-2927.223 |
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_x[21]_i_59_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_42_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_61_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_x[21]_i_88_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_120_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_x_reg[21]_i_147_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_x[21]_i_176_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_x_reg[11]_i_8_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_x_reg[7]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net design_1_i/AlgM_0/U0/newPos_x[3]_i_40_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.322 | TNS=-2926.915 |
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[21]_i_172_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[15]_i_8_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[11]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net design_1_i/AlgM_0/U0/newPos_y[11]_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.312 | TNS=-2926.695 |
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[21]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[21]_i_25_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[21]_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[21]_i_68_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[21]_i_91_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[21]_i_121_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[19]_i_8_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[15]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net design_1_i/AlgM_0/U0/newPos_y[15]_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.312 | TNS=-2926.695 |
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[21]_i_171_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[11]_i_8_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[7]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[7]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/AlgM_0/U0/newPos_y[7]_i_27_n_0.  Re-placed instance design_1_i/AlgM_0/U0/newPos_y[7]_i_27
INFO: [Physopt 32-735] Processed net design_1_i/AlgM_0/U0/newPos_y[7]_i_27_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.308 | TNS=-2926.475 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net design_1_i/AlgM_0/U0/newPos_x[3]_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.302 | TNS=-2926.255 |
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[3]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net design_1_i/AlgM_0/U0/newPos_y[3]_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.300 | TNS=-2926.211 |
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[3]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[3]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/AlgM_0/U0/newPos_y[3]_i_31_n_0.  Re-placed instance design_1_i/AlgM_0/U0/newPos_y[3]_i_31
INFO: [Physopt 32-735] Processed net design_1_i/AlgM_0/U0/newPos_y[3]_i_31_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.298 | TNS=-2925.947 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net design_1_i/AlgM_0/U0/newPos_x[7]_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.288 | TNS=-2925.286 |
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[3]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[3]_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[3]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/AlgM_0/U0/newPos_y[3]_i_47_n_0.  Re-placed instance design_1_i/AlgM_0/U0/newPos_y[3]_i_47
INFO: [Physopt 32-735] Processed net design_1_i/AlgM_0/U0/newPos_y[3]_i_47_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.286 | TNS=-2925.243 |
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[11]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[11]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net design_1_i/AlgM_0/U0/newPos_y[11]_i_23_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[11]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[21]_i_21_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[11]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[7]_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[3]_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[3]_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[3]_i_90_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[3]_i_122_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[3]_i_152_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[3]_i_174_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net design_1_i/AlgM_0/U0/newPos_y[3]_i_190_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.284 | TNS=-2925.199 |
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[7]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/AlgM_0/U0/newPos_y[7]_i_15_n_0. Critical path length was reduced through logic transformation on cell design_1_i/AlgM_0/U0/newPos_y[7]_i_15_comp.
INFO: [Physopt 32-735] Processed net design_1_i/AlgM_0/U0/newPos_y[7]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.283 | TNS=-2925.176 |
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[3]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[3]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/AlgM_0/U0/newPos_y[3]_i_44_n_0.  Re-placed instance design_1_i/AlgM_0/U0/newPos_y[3]_i_44
INFO: [Physopt 32-735] Processed net design_1_i/AlgM_0/U0/newPos_y[3]_i_44_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.278 | TNS=-2925.067 |
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[3]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/AlgM_0/U0/newPos_y[3]_i_30_n_0.  Re-placed instance design_1_i/AlgM_0/U0/newPos_y[3]_i_30
INFO: [Physopt 32-735] Processed net design_1_i/AlgM_0/U0/newPos_y[3]_i_30_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.268 | TNS=-2924.825 |
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_x[3]_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/AlgM_0/U0/newPos_x[3]_i_40_n_0. Critical path length was reduced through logic transformation on cell design_1_i/AlgM_0/U0/newPos_x[3]_i_40_comp.
INFO: [Physopt 32-735] Processed net design_1_i/AlgM_0/U0/newPos_x[3]_i_36_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.267 | TNS=-2924.077 |
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[3]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[3]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/AlgM_0/U0/newPos_y[3]_i_48_n_0.  Re-placed instance design_1_i/AlgM_0/U0/newPos_y[3]_i_48
INFO: [Physopt 32-735] Processed net design_1_i/AlgM_0/U0/newPos_y[3]_i_48_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.257 | TNS=-2923.857 |
INFO: [Physopt 32-710] Processed net design_1_i/AlgM_0/U0/newPos_y[3]_i_13_n_0. Critical path length was reduced through logic transformation on cell design_1_i/AlgM_0/U0/newPos_y[3]_i_13_comp.
INFO: [Physopt 32-735] Processed net design_1_i/AlgM_0/U0/newPos_y[3]_i_31_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.256 | TNS=-2923.835 |
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[3]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net design_1_i/AlgM_0/U0/newPos_y[3]_i_40_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.245 | TNS=-2923.593 |
INFO: [Physopt 32-710] Processed net design_1_i/AlgM_0/U0/newPos_y[3]_i_22_n_0. Critical path length was reduced through logic transformation on cell design_1_i/AlgM_0/U0/newPos_y[3]_i_22_comp.
INFO: [Physopt 32-735] Processed net design_1_i/AlgM_0/U0/newPos_y[3]_i_47_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.237 | TNS=-2923.417 |
INFO: [Physopt 32-134] Processed net design_1_i/AlgM_0/U0/newPos_y[3]_i_30_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[3]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[7]_i_29_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[3]_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[3]_i_50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[3]_i_95_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[3]_i_127_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/AlgM_0/U0/newPos_y[3]_i_159_n_0.  Re-placed instance design_1_i/AlgM_0/U0/newPos_y[3]_i_159
INFO: [Physopt 32-735] Processed net design_1_i/AlgM_0/U0/newPos_y[3]_i_159_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.234 | TNS=-2923.219 |
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_x[3]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_50_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_95_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_127_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_x_reg[3]_i_157_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 25 pins.
INFO: [Physopt 32-735] Processed net design_1_i/AlgM_0/U0/newPos_x[3]_i_185_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.229 | TNS=-2923.109 |
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_x[3]_i_185_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net design_1_i/AlgM_0/U0/newPos_x[21]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.228 | TNS=-2923.128 |
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[3]_i_190_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net design_1_i/AlgM_0/U0/newPos_y[21]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.200 | TNS=-2923.096 |
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_z[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_z_reg[21]_i_2_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_z_reg[20]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_z[20]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_z_reg[21]_i_5_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_z_reg[20]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_z_reg[19]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_z_reg[15]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_z_reg[11]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_z_reg[7]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/AlgM_0/U0/newPos_z[7]_i_18_n_0.  Re-placed instance design_1_i/AlgM_0/U0/newPos_z[7]_i_18
INFO: [Physopt 32-735] Processed net design_1_i/AlgM_0/U0/newPos_z[7]_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.073 | TNS=-2920.429 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 5 pins.
INFO: [Physopt 32-735] Processed net design_1_i/AlgM_0/U0/newPos_z[7]_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.055 | TNS=-2918.203 |
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[19]_i_2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[15]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[15]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[19]_i_9_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net design_1_i/AlgM_0/U0/newPos_y[17]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.003 | TNS=-2918.031 |
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[19]_i_2_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net design_1_i/AlgM_0/U0/newPos_y[19]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.001 | TNS=-2917.835 |
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_x[21]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG2_n_104. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__0_i_13_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__0_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__0_i_86_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__0_i_166_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__0_i_274_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__0_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__0_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__0_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/AlgM_0/U0/ARG3__0_i_61_n_0.  Re-placed instance design_1_i/AlgM_0/U0/ARG3__0_i_61
INFO: [Physopt 32-735] Processed net design_1_i/AlgM_0/U0/ARG3__0_i_61_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.001 | TNS=-2914.425 |
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[20]_i_2_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[19]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[19]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[20]_i_12_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[20]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG2__0_n_100. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.998 | TNS=-2914.359 |
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_13_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_86_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_164_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_264_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_61_n_0.  Re-placed instance design_1_i/AlgM_0/U0/ARG3__2_i_61
INFO: [Physopt 32-735] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_61_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.967 | TNS=-2911.565 |
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_z[7]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_z_reg[21]_i_17_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_z_reg[21]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net design_1_i/AlgM_0/U0/newPos_z[21]_i_38_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.871 | TNS=-2907.297 |
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_61_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_26_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_75_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_150_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_250_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_380_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_539_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_720_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_916_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1110_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1269_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_25_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_72_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_145_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_245_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_375_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_534_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_715_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_911_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1105_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1266_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_24_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_69_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_140_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_240_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_370_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_529_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_710_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_906_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1100_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1263_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_23_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_66_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_135_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_235_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_365_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_524_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_705_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_901_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1095_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1260_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_21_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_58_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_130_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_230_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_360_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_519_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_700_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_896_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1090_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_20_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_55_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_125_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_225_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_355_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_514_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_695_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_891_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1085_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1254_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_19_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_120_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_220_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_350_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_509_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_690_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_886_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1080_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1251_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_18_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_115_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_215_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_345_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_504_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_685_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_881_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1075_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1248_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_16_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_110_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_210_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_340_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_499_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_680_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_876_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1070_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1245_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_14_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_94_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_182_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_300_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_449_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_621_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_811_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1004_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1193_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_34_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_95_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_183_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_301_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_450_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_622_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_812_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1005_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1196_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_100_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_101_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_104_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_188_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_306_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_455_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_627_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_817_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1010_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1199_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_109_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_193_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_196_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_201_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_311_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_460_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_632_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_822_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1015_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1202_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_206_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_207_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_316_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_321_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_326_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_465_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_637_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_827_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1020_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1205_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_331_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_332_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_335_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_470_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_475_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_480_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_642_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_832_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1025_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1208_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_485_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_486_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_489_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_494_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_647_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_652_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_657_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_837_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1030_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1211_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_553_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_662_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_665_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_670_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_675_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_842_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_847_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_852_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1035_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1214_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_401_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_563_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_751_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_861_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_866_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_871_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1040_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1045_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1050_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_400_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_560_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_746_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_940_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1055_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1060_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1065_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1215_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1220_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1342_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_399_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_557_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_741_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_935_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1127_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1228_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1233_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1238_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1335_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1413_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_398_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_554_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_736_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_930_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1122_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1271_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1343_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1348_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1353_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1425_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_272_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_411_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_581_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_771_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_964_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1151_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1295_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1377_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1418_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1459_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_271_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_408_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_576_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_766_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_959_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1146_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1290_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1372_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1436_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1468_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_270_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_405_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_571_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_761_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_954_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1141_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1285_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1367_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1431_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1465_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_269_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_402_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_566_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_756_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_949_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1136_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1280_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1362_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1426_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_172_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_282_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_429_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_601_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_791_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_984_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1171_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1315_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1397_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1456_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_171_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_279_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_424_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_596_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_786_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_979_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1166_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1310_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1392_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1453_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_170_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_276_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_419_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_591_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_781_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_974_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1161_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1305_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1387_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1450_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_169_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_273_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_414_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_586_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_776_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_969_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1156_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1300_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1382_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1445_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_93_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_179_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_295_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_444_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_616_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_806_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_999_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1186_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1330_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1410_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_92_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_176_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_290_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_439_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_611_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_801_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_994_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1181_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1325_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1407_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_91_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_173_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_285_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_434_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_606_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_796_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_989_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1176_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1320_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_12_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_77_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_155_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_255_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_385_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_544_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_725_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_921_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1121_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_n_73. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG1__0_n_73. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__1_n_73. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/SPI_subnode_0/U0/shift_out_reg_n_0_[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/SPI_subnode_0/U0/in4[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__475_carry__6_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__475_carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__475_carry__5_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.871 | TNS=-2906.127 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__475_carry__6_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.871 | TNS=-2904.645 |
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__475_carry__5_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__1_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.871 | TNS=-2903.319 |
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__475_carry__5_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.871 | TNS=-2903.150 |
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__1_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__1_i_7_n_0. Critical path length was reduced through logic transformation on cell design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__1_i_7_comp.
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__1_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.871 | TNS=-2902.786 |
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__475_carry__6_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_12_n_0.  Re-placed instance design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_12
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.871 | TNS=-2901.837 |
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_7_n_0. Critical path length was reduced through logic transformation on cell design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_7_comp.
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.871 | TNS=-2901.564 |
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__1_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__1_i_11_n_0.  Re-placed instance design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__1_i_11
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__1_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.871 | TNS=-2900.784 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.871 | TNS=-2900.628 |
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_5_n_0. Critical path length was reduced through logic transformation on cell design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_5_comp.
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.871 | TNS=-2900.576 |
INFO: [Physopt 32-710] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3_i_4_n_0. Critical path length was reduced through logic transformation on cell design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3_i_4_comp.
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.871 | TNS=-2900.121 |
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_11_n_0.  Re-placed instance design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_11
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.871 | TNS=-2899.562 |
INFO: [Physopt 32-710] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__1_i_3_n_0. Critical path length was reduced through logic transformation on cell design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__1_i_3_comp_1.
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__1_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.871 | TNS=-2899.549 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.871 | TNS=-2899.406 |
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3_i_11_n_0.  Re-placed instance design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3_i_11
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.871 | TNS=-2899.263 |
INFO: [Physopt 32-710] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__1_i_7_n_0. Critical path length was reduced through logic transformation on cell design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__1_i_7_comp_1.
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__1_i_3_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.871 | TNS=-2898.301 |
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__475_carry__6_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__4_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3_i_5_n_0. Critical path length was reduced through logic transformation on cell design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3_i_5_comp.
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.871 | TNS=-2898.145 |
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3_i_12_n_0.  Re-placed instance design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3_i_12
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.871 | TNS=-2897.911 |
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__1_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__1_i_5_n_0. Critical path length was reduced through logic transformation on cell design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__1_i_5_comp.
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__1_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.871 | TNS=-2897.794 |
INFO: [Physopt 32-663] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3_i_9_n_0.  Re-placed instance design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3_i_9
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.871 | TNS=-2897.521 |
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3_i_6_n_0. Critical path length was reduced through logic transformation on cell design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3_i_6_comp.
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.871 | TNS=-2897.274 |
INFO: [Physopt 32-663] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__1_i_4_n_0.  Re-placed instance design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__1_i_4
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__1_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.871 | TNS=-2897.131 |
INFO: [Physopt 32-710] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_7_n_0. Critical path length was reduced through logic transformation on cell design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_7_comp_1.
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.871 | TNS=-2896.988 |
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__1_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__1_i_6_n_0. Critical path length was reduced through logic transformation on cell design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__1_i_6_comp.
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__1_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.871 | TNS=-2896.975 |
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__1_i_12_n_0.  Re-placed instance design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__1_i_12
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__1_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.871 | TNS=-2896.949 |
INFO: [Physopt 32-710] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3_i_7_n_0. Critical path length was reduced through logic transformation on cell design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3_i_7_comp.
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.871 | TNS=-2896.949 |
INFO: [Physopt 32-710] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3_i_7_n_0. Critical path length was reduced through logic transformation on cell design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3_i_7_comp_1.
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.871 | TNS=-2896.832 |
INFO: [Physopt 32-663] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__1_i_3_n_0_repN.  Re-placed instance design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__1_i_3_comp_3
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__1_i_3_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.871 | TNS=-2896.741 |
INFO: [Physopt 32-663] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__1_i_11_n_0_repN.  Re-placed instance design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__1_i_11_comp
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__1_i_11_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.871 | TNS=-2896.650 |
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__1_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__1_i_1_n_0. Critical path length was reduced through logic transformation on cell design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__1_i_1_comp_2.
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__1_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.871 | TNS=-2896.637 |
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_1_n_0. Critical path length was reduced through logic transformation on cell design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_1_comp_2.
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.871 | TNS=-2896.533 |
INFO: [Physopt 32-710] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_4_n_0. Critical path length was reduced through logic transformation on cell design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_4_comp.
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__1_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.871 | TNS=-2896.429 |
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_1_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 31 pins.
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.871 | TNS=-2901.668 |
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[20]_i_2_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[19]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[20]_i_12_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[7]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[21]_i_17_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[21]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[21]_i_25_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[21]_i_86_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[21]_i_118_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[21]_i_172_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[15]_i_8_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[11]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[11]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[11]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[21]_i_21_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[3]_i_190_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[20]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG2__0_n_100. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_13_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_61_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_26_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1269_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_25_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1266_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_24_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1263_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_23_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1260_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_21_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_20_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1254_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_19_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1251_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_18_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1248_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_16_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1245_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_14_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1193_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_34_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1196_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_100_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1199_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_109_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1202_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_206_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1205_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_331_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1208_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_485_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1211_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_553_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1214_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_401_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_400_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1342_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_399_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1413_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_398_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1425_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_272_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1459_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_271_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1468_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_270_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1465_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_269_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_172_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1456_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_171_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1453_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_170_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1450_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_169_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1445_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_93_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1410_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_92_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1407_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_91_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_12_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1121_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_n_73. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG1__0_n_73. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__1_n_73. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/SPI_subnode_0/U0/shift_out_reg_n_0_[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/SPI_subnode_0/U0/in4[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__475_carry__6_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__475_carry__5_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 25 pins.
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.871 | TNS=-2901.369 |
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.871 | TNS=-2901.096 |
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__475_carry__5_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__1_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__1_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__1_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 31 pins.
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.871 | TNS=-2896.390 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 25 pins.
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.871 | TNS=-2896.247 |
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_4_n_0.  Re-placed instance design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_4_comp
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.871 | TNS=-2896.026 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__1_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.871 | TNS=-2896.000 |
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__475_carry__6_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__4_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3_i_10_n_0.  Re-placed instance design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3_i_10
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.871 | TNS=-2895.857 |
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 31 pins.
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.871 | TNS=-2901.096 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 31 pins.
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.871 | TNS=-2895.857 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 31 pins.
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.871 | TNS=-2901.096 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 31 pins.
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.871 | TNS=-2895.857 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 31 pins.
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.871 | TNS=-2901.096 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.871 | TNS=-2901.096 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 2551.004 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 586cc347

Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 2551.004 ; gain = 28.570

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.871 | TNS=-2901.096 |
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[20]_i_2_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[19]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[19]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[20]_i_12_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[19]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[15]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[11]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[7]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[7]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[21]_i_17_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[21]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[21]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[21]_i_25_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[21]_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[21]_i_59_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[21]_i_86_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[21]_i_118_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[21]_i_145_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[21]_i_172_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[15]_i_8_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[11]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[11]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[11]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net design_1_i/AlgM_0/U0/newPos_y[11]_i_23_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[11]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[21]_i_21_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[11]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[7]_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[3]_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[3]_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[3]_i_90_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[3]_i_122_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[3]_i_152_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[3]_i_174_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[3]_i_190_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[20]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG2__0_n_100. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_13_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_86_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_164_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_264_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_61_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_26_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_75_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_150_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_250_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_380_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_539_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_720_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_916_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1110_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1269_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_25_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_72_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_145_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_245_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_375_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_534_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_715_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_911_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1105_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1266_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_24_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_69_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_140_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_240_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_370_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_529_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_710_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_906_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1100_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1263_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_23_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_66_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_135_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_235_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_365_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_524_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_705_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_901_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1095_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1260_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_21_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_58_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_130_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_230_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_360_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_519_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_700_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_896_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1090_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_20_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_55_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_125_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_225_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_355_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_514_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_695_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_891_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1085_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1254_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_19_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_120_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_220_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_350_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_509_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_690_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_886_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1080_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1251_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_18_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_115_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_215_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_345_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_504_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_685_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_881_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1075_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1248_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_16_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_110_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_210_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_340_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_499_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_680_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_876_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1070_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1245_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_14_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_94_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_182_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_300_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_449_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_621_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_811_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1004_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1193_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_34_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_95_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_183_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_301_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_450_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_622_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_812_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1005_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1196_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_100_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_101_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_104_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_188_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_306_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_455_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_627_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_817_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1010_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1199_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_109_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_193_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_196_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_201_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_311_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_460_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_632_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_822_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1015_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1202_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_206_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_207_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_316_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_321_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_326_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_465_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_637_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_827_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1020_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1205_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_331_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_332_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_335_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_470_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_475_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_480_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_642_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_832_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1025_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1208_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_485_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_486_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_489_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_494_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_647_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_652_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_657_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_837_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1030_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1211_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_553_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_662_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_665_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_670_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_675_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_842_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_847_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_852_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1035_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1214_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_401_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_563_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_751_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_861_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_866_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_871_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1040_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1045_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1050_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_400_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_560_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_746_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_940_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1055_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1060_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1065_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1215_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1220_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1342_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_399_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_557_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_741_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_935_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1127_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1228_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1233_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1238_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1335_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1413_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_398_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_554_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_736_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_930_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1122_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1271_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1343_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1348_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1353_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1425_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_272_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_411_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_581_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_771_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_964_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1151_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1295_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1377_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1418_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1459_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_271_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_408_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_576_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_766_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_959_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1146_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1290_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1372_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1436_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1468_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_270_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_405_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_571_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_761_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_954_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1141_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1285_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1367_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1431_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1465_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_269_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_402_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_566_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_756_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_949_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1136_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1280_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1362_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1426_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_172_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_282_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_429_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_601_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_791_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_984_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1171_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1315_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1397_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1456_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_171_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_279_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_424_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_596_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_786_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_979_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1166_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1310_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1392_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1453_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_170_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_276_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_419_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_591_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_781_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_974_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1161_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1305_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1387_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1450_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_169_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_273_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_414_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_586_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_776_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_969_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1156_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1300_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1382_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1445_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_93_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_179_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_295_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_444_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_616_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_806_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_999_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1186_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1330_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1410_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_92_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_176_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_290_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_439_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_611_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_801_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_994_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1181_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1325_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1407_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_91_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_173_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_285_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_434_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_606_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_796_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_989_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1176_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1320_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_12_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_77_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_155_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_255_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_385_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_544_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_725_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_921_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1121_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_n_73. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG1__0_n_73. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__1_n_73. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/SPI_subnode_0/U0/shift_out_reg_n_0_[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/SPI_subnode_0/U0/in4[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__475_carry__6_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__475_carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__475_carry__5_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__1_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__1_i_2_n_0. Critical path length was reduced through logic transformation on cell design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__1_i_2_comp_2.
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__1_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.871 | TNS=-2900.992 |
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__1_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__1_i_2_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__1_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 31 pins.
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.871 | TNS=-2895.831 |
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__475_carry__6_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3_i_8_n_0. Critical path length was reduced through logic transformation on cell design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3_i_8_comp.
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.871 | TNS=-2895.818 |
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__1_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__1_i_4_n_0. Critical path length was reduced through logic transformation on cell design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__1_i_4_comp.
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__1_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.871 | TNS=-2895.805 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__3_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.871 | TNS=-2895.753 |
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 31 pins.
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.871 | TNS=-2900.992 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 31 pins.
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.871 | TNS=-2895.753 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 31 pins.
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.871 | TNS=-2900.992 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 31 pins.
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.871 | TNS=-2895.753 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 31 pins.
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.871 | TNS=-2900.992 |
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clk_wiz_0/inst/clk_12_design_1_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[20]_i_2_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[19]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[20]_i_12_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[7]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[21]_i_17_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[21]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[21]_i_25_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[21]_i_86_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[21]_i_118_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[21]_i_172_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[15]_i_8_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[11]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[11]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[11]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y_reg[21]_i_21_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[3]_i_190_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/newPos_y[20]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG2__0_n_100. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_13_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_61_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_26_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1269_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_25_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1266_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_24_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1263_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_23_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1260_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_21_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_20_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1254_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_19_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1251_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_18_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1248_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_16_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1245_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_14_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1193_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_34_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1196_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_100_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1199_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_109_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1202_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_206_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1205_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_331_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1208_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_485_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1211_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_553_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1214_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_401_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_400_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1342_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_399_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1413_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_398_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1425_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_272_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1459_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_271_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1468_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_270_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1465_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_269_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_172_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1456_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_171_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1453_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_170_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1450_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_169_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1445_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_93_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1410_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_92_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1407_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_91_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_12_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_i_1121_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__2_n_73. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG1__0_n_73. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/AlgM_0/U0/ARG3__1_n_73. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/SPI_subnode_0/U0/shift_out_reg_n_0_[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/SPI_subnode_0/U0/in4[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__475_carry__6_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__475_carry__5_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__2_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__1_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__414_carry__1_i_2_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__1_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 31 pins.
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.871 | TNS=-2895.753 |
INFO: [Physopt 32-702] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 31 pins.
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.871 | TNS=-2900.992 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 31 pins.
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.871 | TNS=-2895.753 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 31 pins.
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-40.871 | TNS=-2900.992 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 31 pins.
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 31 pins.
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 31 pins.
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 31 pins.
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 31 pins.
INFO: [Physopt 32-735] Processed net design_1_i/Sample2TOF_0/U0/TOF_out0__362_carry__0_i_6_n_0. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 31 pins.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2566.152 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: a1a42afa

Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 2566.152 ; gain = 43.719
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2566.152 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-40.871 | TNS=-2900.992 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.596  |         29.465  |            1  |              0  |                   101  |           0  |           2  |  00:00:21  |
|  Total          |          0.596  |         29.465  |            1  |              0  |                   101  |           0  |           3  |  00:00:21  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2566.152 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 169823ae3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 2566.152 ; gain = 43.719
INFO: [Common 17-83] Releasing license: Implementation
1535 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 2566.152 ; gain = 83.629
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.102 . Memory (MB): peak = 2575.992 ; gain = 9.840
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2578.074 ; gain = 11.922
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2578.074 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 2578.074 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 2578.074 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2578.074 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2578.074 ; gain = 11.922
INFO: [Common 17-1381] The checkpoint 'C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2578.074 ; gain = 11.922
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 86393d63 ConstDB: 0 ShapeSum: 281f3461 RouteDB: 981aeb64
Post Restoration Checksum: NetGraph: d1eb7eab | NumContArr: 51b617ac | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2a8f38b91

Time (s): cpu = 00:00:17 ; elapsed = 00:01:11 . Memory (MB): peak = 2794.480 ; gain = 202.367

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2a8f38b91

Time (s): cpu = 00:00:17 ; elapsed = 00:01:11 . Memory (MB): peak = 2794.480 ; gain = 202.367

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2a8f38b91

Time (s): cpu = 00:00:17 ; elapsed = 00:01:11 . Memory (MB): peak = 2794.480 ; gain = 202.367
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1d1f8a962

Time (s): cpu = 00:00:20 ; elapsed = 00:01:20 . Memory (MB): peak = 2875.688 ; gain = 283.574
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-38.047| TNS=-2712.839| WHS=-0.145 | THS=-60.469|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 42696
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 42696
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2438d9ba1

Time (s): cpu = 00:00:21 ; elapsed = 00:01:24 . Memory (MB): peak = 3095.648 ; gain = 503.535

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2438d9ba1

Time (s): cpu = 00:00:21 ; elapsed = 00:01:24 . Memory (MB): peak = 3095.648 ; gain = 503.535

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1f577e3e5

Time (s): cpu = 00:00:25 ; elapsed = 00:01:29 . Memory (MB): peak = 3187.977 ; gain = 595.863
Phase 4 Initial Routing | Checksum: 1f577e3e5

Time (s): cpu = 00:00:25 ; elapsed = 00:01:29 . Memory (MB): peak = 3187.977 ; gain = 595.863
INFO: [Route 35-580] Design has 10 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+=============================+==============================+=================================================+
| Launch Setup Clock          | Launch Hold Clock            | Pin                                             |
+=============================+==============================+=================================================+
| clk_12_design_1_clk_wiz_0_0 | clk_100_design_1_clk_wiz_0_0 | design_1_i/SPI_subnode_0/U0/shift_out_reg[7]/D  |
| clk_12_design_1_clk_wiz_0_0 | clk_100_design_1_clk_wiz_0_0 | design_1_i/SPI_subnode_0/U0/shift_out_reg[5]/D  |
| clk_12_design_1_clk_wiz_0_0 | clk_12_design_1_clk_wiz_0_0  | design_1_i/SPI_subnode_0/U0/shift_out_reg[12]/D |
| clk_12_design_1_clk_wiz_0_0 | clk_12_design_1_clk_wiz_0_0  | design_1_i/SPI_subnode_0/U0/shift_out_reg[3]/D  |
| clk_12_design_1_clk_wiz_0_0 | clk_100_design_1_clk_wiz_0_0 | design_1_i/SPI_subnode_0/U0/shift_out_reg[4]/D  |
+-----------------------------+------------------------------+-------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 5419
 Number of Nodes with overlaps = 1562
 Number of Nodes with overlaps = 649
 Number of Nodes with overlaps = 343
 Number of Nodes with overlaps = 171
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-45.346| TNS=-3165.258| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 28909a9e1

Time (s): cpu = 00:00:35 ; elapsed = 00:02:02 . Memory (MB): peak = 3187.977 ; gain = 595.863

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 4597
 Number of Nodes with overlaps = 917
 Number of Nodes with overlaps = 302
 Number of Nodes with overlaps = 112
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-45.845| TNS=-3181.419| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 1de6df91e

Time (s): cpu = 00:00:47 ; elapsed = 00:02:28 . Memory (MB): peak = 3187.977 ; gain = 595.863
Phase 5 Rip-up And Reroute | Checksum: 1de6df91e

Time (s): cpu = 00:00:47 ; elapsed = 00:02:28 . Memory (MB): peak = 3187.977 ; gain = 595.863

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ea0df774

Time (s): cpu = 00:00:48 ; elapsed = 00:02:30 . Memory (MB): peak = 3187.977 ; gain = 595.863
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-45.330| TNS=-3164.379| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 1f4df117d

Time (s): cpu = 00:01:04 ; elapsed = 00:02:33 . Memory (MB): peak = 3187.977 ; gain = 595.863

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1f4df117d

Time (s): cpu = 00:01:04 ; elapsed = 00:02:33 . Memory (MB): peak = 3187.977 ; gain = 595.863
Phase 6 Delay and Skew Optimization | Checksum: 1f4df117d

Time (s): cpu = 00:01:04 ; elapsed = 00:02:33 . Memory (MB): peak = 3187.977 ; gain = 595.863

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-45.286| TNS=-3159.892| WHS=0.023  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 296186691

Time (s): cpu = 00:01:04 ; elapsed = 00:02:35 . Memory (MB): peak = 3187.977 ; gain = 595.863
Phase 7 Post Hold Fix | Checksum: 296186691

Time (s): cpu = 00:01:04 ; elapsed = 00:02:35 . Memory (MB): peak = 3187.977 ; gain = 595.863

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.87608 %
  Global Horizontal Routing Utilization  = 5.11877 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 85.5856%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X31Y82 -> INT_R_X31Y82
South Dir 1x1 Area, Max Cong = 83.7838%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 82.3529%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 82.3529%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 296186691

Time (s): cpu = 00:01:05 ; elapsed = 00:02:35 . Memory (MB): peak = 3187.977 ; gain = 595.863

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 296186691

Time (s): cpu = 00:01:05 ; elapsed = 00:02:35 . Memory (MB): peak = 3187.977 ; gain = 595.863

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2f677862d

Time (s): cpu = 00:01:05 ; elapsed = 00:02:37 . Memory (MB): peak = 3187.977 ; gain = 595.863

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2f677862d

Time (s): cpu = 00:01:06 ; elapsed = 00:02:37 . Memory (MB): peak = 3187.977 ; gain = 595.863

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-45.286| TNS=-3159.892| WHS=0.023  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2f677862d

Time (s): cpu = 00:01:06 ; elapsed = 00:02:37 . Memory (MB): peak = 3187.977 ; gain = 595.863
Total Elapsed time in route_design: 157.004 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 111726907

Time (s): cpu = 00:01:06 ; elapsed = 00:02:37 . Memory (MB): peak = 3187.977 ; gain = 595.863
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 111726907

Time (s): cpu = 00:01:06 ; elapsed = 00:02:38 . Memory (MB): peak = 3187.977 ; gain = 595.863

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
1554 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:08 ; elapsed = 00:02:41 . Memory (MB): peak = 3187.977 ; gain = 609.902
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3187.977 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 3187.977 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1571 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 3187.977 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:11 ; elapsed = 00:00:31 . Memory (MB): peak = 3187.977 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 3187.977 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 3187.977 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3187.977 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.903 . Memory (MB): peak = 3187.977 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 3187.977 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3187.977 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3187.977 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3187.977 ; gain = 0.000
Command: write_bitstream -force design_1_wrapper.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/AlgM_0/U0/ARG input design_1_i/AlgM_0/U0/ARG/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/AlgM_0/U0/ARG input design_1_i/AlgM_0/U0/ARG/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/AlgM_0/U0/ARG2 input design_1_i/AlgM_0/U0/ARG2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/AlgM_0/U0/ARG2 input design_1_i/AlgM_0/U0/ARG2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/AlgM_0/U0/ARG2__0 input design_1_i/AlgM_0/U0/ARG2__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/AlgM_0/U0/ARG2__0 input design_1_i/AlgM_0/U0/ARG2__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/AlgM_0/U0/ARG2__1 input design_1_i/AlgM_0/U0/ARG2__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/AlgM_0/U0/ARG2__1 input design_1_i/AlgM_0/U0/ARG2__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/AlgM_0/U0/ARG3__0 input design_1_i/AlgM_0/U0/ARG3__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/AlgM_0/U0/ARG3__0 input design_1_i/AlgM_0/U0/ARG3__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/AlgM_0/U0/ARG3__2 input design_1_i/AlgM_0/U0/ARG3__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/AlgM_0/U0/ARG3__2 input design_1_i/AlgM_0/U0/ARG3__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/AlgM_0/U0/ARG3__4 input design_1_i/AlgM_0/U0/ARG3__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/AlgM_0/U0/ARG3__4 input design_1_i/AlgM_0/U0/ARG3__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/AlgM_0/U0/ARG__0 input design_1_i/AlgM_0/U0/ARG__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/AlgM_0/U0/ARG__0 input design_1_i/AlgM_0/U0/ARG__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/AlgM_0/U0/ARG__1 input design_1_i/AlgM_0/U0/ARG__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/AlgM_0/U0/ARG__1 input design_1_i/AlgM_0/U0/ARG__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/AlgM_0/U0/distance_reg input design_1_i/AlgM_0/U0/distance_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/Sample2TOF_0/U0/tempScaled input design_1_i/Sample2TOF_0/U0/tempScaled/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AlgM_0/U0/ARG output design_1_i/AlgM_0/U0/ARG/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AlgM_0/U0/ARG1 output design_1_i/AlgM_0/U0/ARG1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AlgM_0/U0/ARG1__0 output design_1_i/AlgM_0/U0/ARG1__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AlgM_0/U0/ARG1__1 output design_1_i/AlgM_0/U0/ARG1__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AlgM_0/U0/ARG2 output design_1_i/AlgM_0/U0/ARG2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AlgM_0/U0/ARG2__0 output design_1_i/AlgM_0/U0/ARG2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AlgM_0/U0/ARG2__1 output design_1_i/AlgM_0/U0/ARG2__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AlgM_0/U0/ARG3 output design_1_i/AlgM_0/U0/ARG3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AlgM_0/U0/ARG3__0 output design_1_i/AlgM_0/U0/ARG3__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AlgM_0/U0/ARG3__1 output design_1_i/AlgM_0/U0/ARG3__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AlgM_0/U0/ARG3__2 output design_1_i/AlgM_0/U0/ARG3__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AlgM_0/U0/ARG3__3 output design_1_i/AlgM_0/U0/ARG3__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AlgM_0/U0/ARG3__4 output design_1_i/AlgM_0/U0/ARG3__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AlgM_0/U0/ARG__0 output design_1_i/AlgM_0/U0/ARG__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/AlgM_0/U0/ARG__1 output design_1_i/AlgM_0/U0/ARG__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/Sample2TOF_0/U0/tempScaled output design_1_i/Sample2TOF_0/U0/tempScaled/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AlgM_0/U0/ARG multiplier stage design_1_i/AlgM_0/U0/ARG/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AlgM_0/U0/ARG1 multiplier stage design_1_i/AlgM_0/U0/ARG1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AlgM_0/U0/ARG1__0 multiplier stage design_1_i/AlgM_0/U0/ARG1__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AlgM_0/U0/ARG1__1 multiplier stage design_1_i/AlgM_0/U0/ARG1__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AlgM_0/U0/ARG2 multiplier stage design_1_i/AlgM_0/U0/ARG2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AlgM_0/U0/ARG2__0 multiplier stage design_1_i/AlgM_0/U0/ARG2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AlgM_0/U0/ARG2__1 multiplier stage design_1_i/AlgM_0/U0/ARG2__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AlgM_0/U0/ARG3 multiplier stage design_1_i/AlgM_0/U0/ARG3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AlgM_0/U0/ARG3__0 multiplier stage design_1_i/AlgM_0/U0/ARG3__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AlgM_0/U0/ARG3__1 multiplier stage design_1_i/AlgM_0/U0/ARG3__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AlgM_0/U0/ARG3__2 multiplier stage design_1_i/AlgM_0/U0/ARG3__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AlgM_0/U0/ARG3__3 multiplier stage design_1_i/AlgM_0/U0/ARG3__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AlgM_0/U0/ARG3__4 multiplier stage design_1_i/AlgM_0/U0/ARG3__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AlgM_0/U0/ARG__0 multiplier stage design_1_i/AlgM_0/U0/ARG__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AlgM_0/U0/ARG__1 multiplier stage design_1_i/AlgM_0/U0/ARG__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/AlgM_0/U0/distance_reg multiplier stage design_1_i/AlgM_0/U0/distance_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[100]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[100]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[101]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[101]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[102]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[102]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[103]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[103]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[104]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[104]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[105]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[105]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[106]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[106]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[107]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[107]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[108]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[108]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[109]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[109]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[10]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[10]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[110]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[110]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[111]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[111]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[112]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[112]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[113]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[113]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[114]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[114]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[115]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[115]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[116]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[116]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[117]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[117]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[118]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[118]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[119]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[119]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[11]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[11]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[120]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[120]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[121]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[121]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[122]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[122]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[123]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[123]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[124]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[124]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[125]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[125]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[126]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[126]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[127]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[127]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[128]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[128]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[129]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[129]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[12]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[12]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[130]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[130]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[131]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[131]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[132]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[132]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[133]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[133]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[134]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[134]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[135]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[135]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[136]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[136]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[137]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[137]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[138]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[138]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[139]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[139]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[13]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[13]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[140]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[140]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[141]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[141]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[142]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[142]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[143]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[143]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[144]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[144]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[145]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[145]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[146]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[146]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[147]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[147]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[148]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[148]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[149]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[149]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[14]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[14]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[150]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[150]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[151]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[151]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[152]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[152]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[153]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[153]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[154]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[154]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[155]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[155]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[156]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[156]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[157]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[157]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[158]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[158]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[159]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[159]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[15]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[15]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[160]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[160]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[161]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[161]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[162]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[162]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[163]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[163]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[164]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[164]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[165]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[165]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[166]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[166]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[167]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[167]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[168]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[168]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[169]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[169]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[16]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[16]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[170]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[170]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[171]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[171]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[172]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[172]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[173]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[173]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[174]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[174]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[175]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[175]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/Correlator_TOF_0/U0/xcorr_temp[176]0 multiplier stage design_1_i/Correlator_TOF_0/U0/xcorr_temp[176]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Common 17-14] Message 'DRC DPOP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 549 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 41278944 bits.
Writing bitstream ./design_1_wrapper.bit...
Writing bitstream ./design_1_wrapper.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
1587 Infos, 140 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:44 . Memory (MB): peak = 3537.008 ; gain = 349.031
INFO: [Common 17-206] Exiting Vivado at Tue Dec  3 10:32:14 2024...
