Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto ff1bc3e260c0459f92d1a309fd8aa271 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'afisaj' [/home/student/colocviuMazilu/colocviuMazilu.srcs/sources_1/new/top.sv:67]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'afisaj_st' [/home/student/colocviuMazilu/colocviuMazilu.srcs/sources_1/new/top.sv:69]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'afisaj_dr' [/home/student/colocviuMazilu/colocviuMazilu.srcs/sources_1/new/top.sv:70]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.comp2x4biti
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.demux
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
