Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial.qsys --block-symbol-file --output-directory=/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial --family="Cyclone 10 LP" --part=10CL025YU256C8G
Progress: Loading fast_serial_project/avalon_fast_serial.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding in_bytes_to_packets [altera_avalon_st_bytes_to_packets 18.1]
Progress: Parameterizing module in_bytes_to_packets
Progress: Adding led_gpio_slave [led_gpio 1.0]
Progress: Parameterizing module led_gpio_slave
Progress: Adding master [altera_avalon_packets_to_master 18.1]
Progress: Parameterizing module master
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding out_packets_to_bytes [altera_avalon_st_packets_to_bytes 18.1]
Progress: Parameterizing module out_packets_to_bytes
Progress: Adding riscv_pico_0 [riscv_pico 1.0]
Progress: Parameterizing module riscv_pico_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: avalon_fast_serial.riscv_pico: The SIM_VERILOG fileset must specify the top-level module name.
Info: avalon_fast_serial.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: avalon_fast_serial.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: avalon_fast_serial.in_bytes_to_packets.out_packets_stream/master.in_stream: Max channel is 255 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: avalon_fast_serial.in_bytes_to_packets.out_packets_stream/master.in_stream: The source has a channel signal of 8 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: avalon_fast_serial.master.out_stream/out_packets_to_bytes.in_packets_stream: Max channel is 0 for source and 255 for sink. Avalon-ST Adapter will be inserted..
Info: avalon_fast_serial.master.out_stream/out_packets_to_bytes.in_packets_stream: The sink has a channel signal of 8 bits, but the source does not. Avalon-ST Adapter will be inserted.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial.qsys --synthesis=VERILOG --output-directory=/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis --family="Cyclone 10 LP" --part=10CL025YU256C8G
Progress: Loading fast_serial_project/avalon_fast_serial.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding in_bytes_to_packets [altera_avalon_st_bytes_to_packets 18.1]
Progress: Parameterizing module in_bytes_to_packets
Progress: Adding led_gpio_slave [led_gpio 1.0]
Progress: Parameterizing module led_gpio_slave
Progress: Adding master [altera_avalon_packets_to_master 18.1]
Progress: Parameterizing module master
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding out_packets_to_bytes [altera_avalon_st_packets_to_bytes 18.1]
Progress: Parameterizing module out_packets_to_bytes
Progress: Adding riscv_pico_0 [riscv_pico 1.0]
Progress: Parameterizing module riscv_pico_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: avalon_fast_serial.riscv_pico: The SIM_VERILOG fileset must specify the top-level module name.
Info: avalon_fast_serial.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: avalon_fast_serial.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: avalon_fast_serial.in_bytes_to_packets.out_packets_stream/master.in_stream: Max channel is 255 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: avalon_fast_serial.in_bytes_to_packets.out_packets_stream/master.in_stream: The source has a channel signal of 8 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: avalon_fast_serial.master.out_stream/out_packets_to_bytes.in_packets_stream: Max channel is 0 for source and 255 for sink. Avalon-ST Adapter will be inserted..
Info: avalon_fast_serial.master.out_stream/out_packets_to_bytes.in_packets_stream: The sink has a channel signal of 8 bits, but the source does not. Avalon-ST Adapter will be inserted.
Info: avalon_fast_serial: Generating avalon_fast_serial "avalon_fast_serial" for QUARTUS_SYNTH
Info: avalon_st_adapter: Inserting channel_adapter: channel_adapter_0
Info: avalon_st_adapter_001: Inserting channel_adapter: channel_adapter_0
Info: in_bytes_to_packets: "avalon_fast_serial" instantiated altera_avalon_st_bytes_to_packets "in_bytes_to_packets"
Info: led_gpio_slave: "avalon_fast_serial" instantiated led_gpio "led_gpio_slave"
Info: master: "avalon_fast_serial" instantiated altera_avalon_packets_to_master "master"
Info: onchip_memory2_0: Starting RTL generation for module 'avalon_fast_serial_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/tcmichals/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/tcmichals/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/tcmichals/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/tcmichals/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tcmichals/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/tcmichals/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=avalon_fast_serial_onchip_memory2_0 --dir=/tmp/alt8320_1695036544658508964.dir/0028_onchip_memory2_0_gen/ --quartus_dir=/home/tcmichals/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8320_1695036544658508964.dir/0028_onchip_memory2_0_gen//avalon_fast_serial_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'avalon_fast_serial_onchip_memory2_0'
Info: onchip_memory2_0: "avalon_fast_serial" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: out_packets_to_bytes: "avalon_fast_serial" instantiated altera_avalon_st_packets_to_bytes "out_packets_to_bytes"
Info: riscv_pico_0: "avalon_fast_serial" instantiated riscv_pico "riscv_pico_0"
Info: sysid_qsys_0: "avalon_fast_serial" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "avalon_fast_serial" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "avalon_fast_serial" instantiated altera_irq_mapper "irq_mapper"
Info: avalon_st_adapter: "avalon_fast_serial" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "avalon_fast_serial" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: rst_controller: "avalon_fast_serial" instantiated altera_reset_controller "rst_controller"
Info: master_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "master_avalon_master_translator"
Info: led_gpio_slave_avs_s0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "led_gpio_slave_avs_s0_translator"
Info: master_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "master_avalon_master_agent"
Info: led_gpio_slave_avs_s0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "led_gpio_slave_avs_s0_agent"
Info: led_gpio_slave_avs_s0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "led_gpio_slave_avs_s0_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: master_avalon_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "master_avalon_master_limiter"
Info: Reusing file /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/fast_serial_project/avalon_fast_serial/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: channel_adapter_0: "avalon_st_adapter" instantiated channel_adapter "channel_adapter_0"
Info: channel_adapter_0: "avalon_st_adapter_001" instantiated channel_adapter "channel_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: avalon_fast_serial: Done "avalon_fast_serial" with 35 modules, 42 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
