;redcode
;assert 1
	SPL 0, <332
	SPL 0, <502
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP @127, -100
	JMP <121, 103
	SUB 200, 49
	JMZ 0, 91
	DAT #0, #91
	CMP @210, @10
	SLT #0, 3
	CMP #5, 3
	SPL @0
	SLT 101, <-201
	SLT #0, 3
	JMN 50, 912
	SLT 10, -30
	JMN 0, <332
	SUB #0, 5
	JMN 900, #2
	SUB #0, 5
	SUB 200, 49
	CMP @121, 106
	SLT 270, @0
	SUB #0, 5
	ADD @127, -100
	JMZ 0, 91
	ADD -274, @0
	MOV -7, <-20
	JMN @0, 0
	CMP 2, 91
	SUB #72, @200
	JMP @12, #200
	JMZ 0, 85
	JMP -207, @-120
	MOV -7, <-20
	SUB #2, 0
	CMP 200, 49
	CMP 200, 49
	CMP -207, <-120
	CMP -207, <-120
	CMP @210, @10
	DJN 1, 21
	CMP -207, <-180
	SPL 0, <332
	DJN 1, 21
	CMP -207, <-180
	JMZ 270, <0
	CMP 70, @2
	JMP 0, 91
	DJN -1, @-20
	JMP <21
	SUB @-127, 107
	SUB -7, <2
	SUB 100, -100
	SPL 12, 250
	CMP 912, 50
	ADD -30, 9
	SUB @-127, 107
	MOV -207, <-120
	SUB #912, 50
	SUB #2, @-0
	CMP -207, <-120
	SPL -700, -600
	SPL 0, 2
	CMP @127, 106
	SUB -7, <2
	MOV -7, <-20
	SUB -0, <-0
	SUB 120, 500
	ADD -30, 9
	ADD 27, 140
	SLT 721, 0
	SLT 280, 60
	SPL 100, -100
	SUB 912, 50
	SUB 912, 50
	CMP @-127, 100
	CMP 12, @-10
	CMP @3, 0
	SUB @121, 106
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, <502
	SLT @3, 0
	SLT @3, 0
	SUB 912, 50
	CMP 12, @-10
	CMP -207, <-120
	CMP -207, <-120
	MOV -7, <-20
	SUB 3, 21
	SPL 0, <502
	SPL 0, <502
	SPL 0, <502
	SPL 0, <502
	CMP -207, <-120
