
*** Running vivado
    with args -log asm.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source asm.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source asm.tcl -notrace
Command: synth_design -top asm -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16156 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 362.043 ; gain = 100.957
---------------------------------------------------------------------------------
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [D:/Documents/PracticasArqui/arquitectura/P9/ASM.srcs/sources_1/new/cartaASM.vhd:26]
INFO: [Synth 8-638] synthesizing module 'asm' [D:/Documents/PracticasArqui/arquitectura/P9/ASM.srcs/sources_1/new/asm.vhd:14]
INFO: [Synth 8-3491] module 'cartaASM' declared at 'D:/Documents/PracticasArqui/arquitectura/P9/ASM.srcs/sources_1/new/cartaASM.vhd:4' bound to instance 'uc' of component 'cartaASM' [D:/Documents/PracticasArqui/arquitectura/P9/ASM.srcs/sources_1/new/asm.vhd:23]
INFO: [Synth 8-638] synthesizing module 'cartaASM' [D:/Documents/PracticasArqui/arquitectura/P9/ASM.srcs/sources_1/new/cartaASM.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'cartaASM' (1#1) [D:/Documents/PracticasArqui/arquitectura/P9/ASM.srcs/sources_1/new/cartaASM.vhd:11]
INFO: [Synth 8-3491] module 'arreglo' declared at 'D:/Documents/PracticasArqui/arquitectura/P9/ASM.srcs/sources_1/new/arreglo.vhd:4' bound to instance 'arr' of component 'arreglo' [D:/Documents/PracticasArqui/arquitectura/P9/ASM.srcs/sources_1/new/asm.vhd:39]
INFO: [Synth 8-638] synthesizing module 'arreglo' [D:/Documents/PracticasArqui/arquitectura/P9/ASM.srcs/sources_1/new/arreglo.vhd:10]
WARNING: [Synth 8-6014] Unused sequential element aux_reg was removed.  [D:/Documents/PracticasArqui/arquitectura/P9/ASM.srcs/sources_1/new/arreglo.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'arreglo' (2#1) [D:/Documents/PracticasArqui/arquitectura/P9/ASM.srcs/sources_1/new/arreglo.vhd:10]
INFO: [Synth 8-3491] module 'contador' declared at 'D:/Documents/PracticasArqui/arquitectura/P9/ASM.srcs/sources_1/new/contador.vhd:6' bound to instance 'cont' of component 'contador' [D:/Documents/PracticasArqui/arquitectura/P9/ASM.srcs/sources_1/new/asm.vhd:55]
INFO: [Synth 8-638] synthesizing module 'contador' [D:/Documents/PracticasArqui/arquitectura/P9/ASM.srcs/sources_1/new/contador.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'contador' (3#1) [D:/Documents/PracticasArqui/arquitectura/P9/ASM.srcs/sources_1/new/contador.vhd:11]
INFO: [Synth 8-3491] module 'deco' declared at 'D:/Documents/PracticasArqui/arquitectura/P9/ASM.srcs/sources_1/new/deco.vhd:4' bound to instance 'Decodificador' of component 'deco' [D:/Documents/PracticasArqui/arquitectura/P9/ASM.srcs/sources_1/new/asm.vhd:66]
INFO: [Synth 8-638] synthesizing module 'deco' [D:/Documents/PracticasArqui/arquitectura/P9/ASM.srcs/sources_1/new/deco.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'deco' (4#1) [D:/Documents/PracticasArqui/arquitectura/P9/ASM.srcs/sources_1/new/deco.vhd:11]
WARNING: [Synth 8-3848] Net qa in module/entity asm does not have driver. [D:/Documents/PracticasArqui/arquitectura/P9/ASM.srcs/sources_1/new/asm.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'asm' (5#1) [D:/Documents/PracticasArqui/arquitectura/P9/ASM.srcs/sources_1/new/asm.vhd:14]
WARNING: [Synth 8-3331] design asm has unconnected port qa[8]
WARNING: [Synth 8-3331] design asm has unconnected port qa[7]
WARNING: [Synth 8-3331] design asm has unconnected port qa[6]
WARNING: [Synth 8-3331] design asm has unconnected port qa[5]
WARNING: [Synth 8-3331] design asm has unconnected port qa[4]
WARNING: [Synth 8-3331] design asm has unconnected port qa[3]
WARNING: [Synth 8-3331] design asm has unconnected port qa[2]
WARNING: [Synth 8-3331] design asm has unconnected port qa[1]
WARNING: [Synth 8-3331] design asm has unconnected port qa[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 415.930 ; gain = 154.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 415.930 ; gain = 154.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 415.930 ; gain = 154.844
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'edo_act_reg' in module 'cartaASM'
INFO: [Synth 8-5544] ROM "edo_sig" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ec" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ea" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lb" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "edo_sig" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "edo_sig" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      e0 |                              001 |                               00
                      e1 |                              010 |                               01
                      e2 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'edo_act_reg' using encoding 'one-hot' in module 'cartaASM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 415.930 ; gain = 154.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module asm 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module cartaASM 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 3     
Module arreglo 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module contador 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design asm has unconnected port qa[8]
WARNING: [Synth 8-3331] design asm has unconnected port qa[7]
WARNING: [Synth 8-3331] design asm has unconnected port qa[6]
WARNING: [Synth 8-3331] design asm has unconnected port qa[5]
WARNING: [Synth 8-3331] design asm has unconnected port qa[4]
WARNING: [Synth 8-3331] design asm has unconnected port qa[3]
WARNING: [Synth 8-3331] design asm has unconnected port qa[2]
WARNING: [Synth 8-3331] design asm has unconnected port qa[1]
WARNING: [Synth 8-3331] design asm has unconnected port qa[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 572.445 ; gain = 311.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 572.445 ; gain = 311.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 572.445 ; gain = 311.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 572.445 ; gain = 311.359
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 572.445 ; gain = 311.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 572.445 ; gain = 311.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 572.445 ; gain = 311.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 572.445 ; gain = 311.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 572.445 ; gain = 311.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT3  |     5|
|3     |LUT4  |     4|
|4     |LUT5  |    17|
|5     |LUT6  |     3|
|6     |FDCE  |    15|
|7     |FDPE  |     1|
|8     |IBUF  |    12|
|9     |OBUF  |     7|
|10    |OBUFT |     9|
+------+------+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |    74|
|2     |  arr    |arreglo  |    13|
|3     |  cont   |contador |    13|
|4     |  uc     |cartaASM |    19|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 572.445 ; gain = 311.359
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 572.445 ; gain = 311.359
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 572.445 ; gain = 311.359
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 673.879 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 673.879 ; gain = 425.375
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 673.879 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Documents/PracticasArqui/arquitectura/P9/ASM.runs/synth_1/asm.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file asm_utilization_synth.rpt -pb asm_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 30 14:43:16 2021...
