/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [3:0] _02_;
  wire [12:0] _03_;
  wire [9:0] _04_;
  reg [14:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire [10:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [4:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [5:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [18:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [11:0] celloutsig_0_34z;
  wire [15:0] celloutsig_0_35z;
  wire [3:0] celloutsig_0_37z;
  wire [9:0] celloutsig_0_38z;
  wire [2:0] celloutsig_0_39z;
  wire [4:0] celloutsig_0_3z;
  wire [7:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [2:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [2:0] celloutsig_0_44z;
  wire [12:0] celloutsig_0_46z;
  wire [5:0] celloutsig_0_47z;
  wire [7:0] celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_56z;
  wire [9:0] celloutsig_0_57z;
  wire [23:0] celloutsig_0_58z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_61z;
  wire [8:0] celloutsig_0_62z;
  wire [2:0] celloutsig_0_63z;
  wire celloutsig_0_65z;
  wire celloutsig_0_66z;
  wire celloutsig_0_67z;
  wire [9:0] celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire [70:0] celloutsig_0_72z;
  wire [5:0] celloutsig_0_7z;
  wire [13:0] celloutsig_0_83z;
  wire celloutsig_0_84z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire [7:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire [11:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_31z = celloutsig_0_23z ? celloutsig_0_2z : _00_;
  assign celloutsig_0_16z = celloutsig_0_2z ? celloutsig_0_0z : celloutsig_0_2z;
  assign celloutsig_0_23z = celloutsig_0_3z[3] ? celloutsig_0_18z : celloutsig_0_3z[3];
  assign celloutsig_0_51z = ~(celloutsig_0_9z & in_data[33]);
  assign celloutsig_0_56z = ~(celloutsig_0_13z[5] & celloutsig_0_29z);
  assign celloutsig_0_66z = ~(celloutsig_0_30z & celloutsig_0_9z);
  assign celloutsig_1_14z = ~(celloutsig_1_3z & celloutsig_1_2z);
  assign celloutsig_0_0z = ~(in_data[33] | in_data[0]);
  assign celloutsig_0_12z = ~(celloutsig_0_2z | celloutsig_0_3z[2]);
  assign celloutsig_0_30z = ~((celloutsig_0_28z[16] | celloutsig_0_9z) & (celloutsig_0_18z | celloutsig_0_9z));
  assign celloutsig_0_4z = ~((celloutsig_0_1z[0] | in_data[91]) & (in_data[43] | celloutsig_0_0z));
  assign celloutsig_0_10z = ~((celloutsig_0_6z[4] | celloutsig_0_2z) & (celloutsig_0_7z[2] | celloutsig_0_6z[4]));
  assign celloutsig_0_11z = ~((celloutsig_0_7z[4] | celloutsig_0_3z[4]) & (in_data[72] | celloutsig_0_5z[2]));
  assign celloutsig_0_25z = ~((celloutsig_0_15z[5] | celloutsig_0_14z[2]) & (celloutsig_0_19z | celloutsig_0_15z[0]));
  assign celloutsig_0_67z = celloutsig_0_57z[7] | celloutsig_0_58z[1];
  assign celloutsig_1_15z = celloutsig_1_12z[6] | celloutsig_1_14z;
  assign celloutsig_0_18z = celloutsig_0_2z | _01_;
  assign celloutsig_0_41z = celloutsig_0_7z[3] ^ celloutsig_0_33z;
  assign celloutsig_1_19z = celloutsig_1_11z[2] ^ celloutsig_1_10z[1];
  assign celloutsig_0_65z = ~(celloutsig_0_49z ^ celloutsig_0_21z[0]);
  assign celloutsig_1_0z = ~(in_data[143] ^ in_data[142]);
  assign celloutsig_0_37z = celloutsig_0_13z[4:1] + { celloutsig_0_24z[4], _02_[2:0] };
  assign celloutsig_0_58z = { celloutsig_0_21z[1], celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_8z, _02_[2:0], celloutsig_0_24z, celloutsig_0_29z } + { celloutsig_0_57z[9:5], celloutsig_0_28z };
  assign celloutsig_1_11z = celloutsig_1_5z[7:4] + celloutsig_1_10z[4:1];
  assign celloutsig_1_12z = celloutsig_1_10z[8:1] + { celloutsig_1_10z[6:0], celloutsig_1_0z };
  assign celloutsig_0_15z = { celloutsig_0_6z[1:0], celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_10z } + { in_data[32:23], celloutsig_0_9z };
  reg [12:0] _32_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _32_ <= 13'h0000;
    else _32_ <= { celloutsig_0_1z[4], celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_10z };
  assign { _03_[12:6], _01_, _03_[4:0] } = _32_;
  reg [9:0] _33_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _33_ <= 10'h000;
    else _33_ <= { in_data[48:41], celloutsig_0_20z, celloutsig_0_8z };
  assign { _04_[9:1], _00_ } = _33_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _05_ <= 15'h0000;
    else _05_ <= { _03_[8:6], _01_, _03_[4:0], celloutsig_0_7z };
  reg [2:0] _35_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _35_ <= 3'h0;
    else _35_ <= { _03_[6], _01_, _03_[4] };
  assign _02_[2:0] = _35_;
  assign celloutsig_0_44z = { celloutsig_0_3z[1:0], celloutsig_0_12z } & { _03_[12], celloutsig_0_25z, celloutsig_0_11z };
  assign celloutsig_1_4z = { in_data[143:139], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z } & { in_data[180:173], celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_10z = celloutsig_1_5z[8:0] & celloutsig_1_5z[9:1];
  assign celloutsig_0_48z = { _03_[8:6], _01_, _03_[4:1] } / { 1'h1, celloutsig_0_38z[8:2] };
  assign celloutsig_0_6z = in_data[43:34] / { 1'h1, celloutsig_0_3z[3:0], celloutsig_0_3z };
  assign celloutsig_0_83z = { celloutsig_0_58z[13:6], celloutsig_0_47z } / { 1'h1, celloutsig_0_38z[4], celloutsig_0_34z };
  assign celloutsig_0_28z = { celloutsig_0_15z[9:1], celloutsig_0_6z } / { 1'h1, _05_[11:2], celloutsig_0_16z, celloutsig_0_19z, celloutsig_0_24z };
  assign celloutsig_0_70z = ! { celloutsig_0_51z, celloutsig_0_63z, celloutsig_0_10z, celloutsig_0_23z, celloutsig_0_66z, celloutsig_0_41z, celloutsig_0_0z, celloutsig_0_48z };
  assign celloutsig_0_84z = ! { celloutsig_0_72z[61:60], celloutsig_0_61z, celloutsig_0_5z };
  assign celloutsig_0_9z = ! { celloutsig_0_6z[3:2], celloutsig_0_5z };
  assign celloutsig_1_18z = ! { celloutsig_1_7z, celloutsig_1_16z, celloutsig_1_0z, celloutsig_1_15z };
  assign celloutsig_0_19z = ! { celloutsig_0_13z[5:1], celloutsig_0_14z };
  assign celloutsig_0_29z = ! { celloutsig_0_3z, celloutsig_0_19z };
  assign celloutsig_0_33z = { _03_[8:6], _01_, celloutsig_0_32z } || { _04_[9:6], celloutsig_0_23z };
  assign celloutsig_0_8z = { celloutsig_0_1z[2:1], celloutsig_0_2z, celloutsig_0_0z } || in_data[15:12];
  assign celloutsig_0_32z = { _03_[11:6], _01_, _03_[4:0], celloutsig_0_16z, celloutsig_0_20z, celloutsig_0_5z, celloutsig_0_16z } < { celloutsig_0_28z[6:0], celloutsig_0_24z, celloutsig_0_11z, celloutsig_0_0z, _02_[2:0] };
  assign celloutsig_0_60z = celloutsig_0_21z[3] & ~(celloutsig_0_31z);
  assign celloutsig_1_2z = celloutsig_1_0z & ~(in_data[191]);
  assign celloutsig_1_3z = celloutsig_1_1z[1] & ~(celloutsig_1_0z);
  assign celloutsig_0_2z = in_data[30] & ~(celloutsig_0_1z[5]);
  assign celloutsig_0_34z = in_data[91:80] * { _01_, _03_[4:0], celloutsig_0_24z };
  assign celloutsig_0_38z = { celloutsig_0_6z[5], celloutsig_0_24z, celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_2z } * { celloutsig_0_28z[10:4], celloutsig_0_14z };
  assign celloutsig_0_42z = { celloutsig_0_14z[1:0], celloutsig_0_32z } * celloutsig_0_15z[4:2];
  assign celloutsig_0_57z = - { celloutsig_0_5z[2:1], celloutsig_0_40z };
  assign celloutsig_0_1z = - { in_data[57:51], celloutsig_0_0z };
  assign celloutsig_0_13z = - in_data[54:49];
  assign celloutsig_0_14z = - celloutsig_0_7z[2:0];
  assign celloutsig_0_35z = ~ { celloutsig_0_13z[5:2], celloutsig_0_14z, _02_[2:0], celloutsig_0_31z, celloutsig_0_10z, celloutsig_0_20z, celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_19z };
  assign celloutsig_0_62z = ~ celloutsig_0_6z[9:1];
  assign celloutsig_0_7z = ~ { celloutsig_0_6z[7:4], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_5z = ~ { celloutsig_1_4z[6:0], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_24z = ~ { celloutsig_0_21z[4:1], celloutsig_0_12z, celloutsig_0_19z };
  assign celloutsig_0_40z = { celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_23z, celloutsig_0_37z, celloutsig_0_18z } | _05_[10:3];
  assign celloutsig_0_5z = { in_data[20:19], celloutsig_0_4z } | { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_63z = { celloutsig_0_47z[2:1], celloutsig_0_30z } | celloutsig_0_7z[2:0];
  assign celloutsig_0_21z = { _03_[4:1], celloutsig_0_11z } | { celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_9z };
  assign celloutsig_0_49z = ~^ { celloutsig_0_38z[5:0], celloutsig_0_44z, celloutsig_0_32z, _05_ };
  assign celloutsig_0_50z = ~^ { celloutsig_0_28z[18:11], celloutsig_0_42z };
  assign celloutsig_0_61z = ~^ { celloutsig_0_58z[22:9], celloutsig_0_51z };
  assign celloutsig_1_7z = ~^ in_data[145:138];
  assign celloutsig_0_20z = ~^ { in_data[40:32], celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_8z };
  assign celloutsig_0_43z = ^ { _05_[8:5], celloutsig_0_21z };
  assign celloutsig_1_16z = ^ { celloutsig_1_10z[6], celloutsig_1_12z };
  assign celloutsig_0_46z = _05_[13:1] << { celloutsig_0_15z[7:3], celloutsig_0_40z };
  assign celloutsig_1_1z = { in_data[174:173], celloutsig_1_0z } << { in_data[106:105], celloutsig_1_0z };
  assign celloutsig_0_3z = { celloutsig_0_1z[7:4], celloutsig_0_2z } << { in_data[21], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_39z = celloutsig_0_3z[3:1] >> celloutsig_0_28z[15:13];
  assign celloutsig_0_47z = celloutsig_0_46z[5:0] >> { celloutsig_0_35z[14:10], celloutsig_0_0z };
  assign celloutsig_0_72z = { celloutsig_0_43z, celloutsig_0_8z, celloutsig_0_62z, celloutsig_0_21z, celloutsig_0_33z, celloutsig_0_31z, celloutsig_0_48z, celloutsig_0_35z, celloutsig_0_28z, celloutsig_0_4z, celloutsig_0_56z, celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_4z, celloutsig_0_29z, celloutsig_0_65z, celloutsig_0_19z, celloutsig_0_0z, celloutsig_0_70z } >> { in_data[14:12], celloutsig_0_20z, celloutsig_0_28z, celloutsig_0_13z, celloutsig_0_50z, celloutsig_0_21z, celloutsig_0_25z, celloutsig_0_39z, celloutsig_0_67z, celloutsig_0_46z, celloutsig_0_70z, celloutsig_0_60z, celloutsig_0_46z, celloutsig_0_44z };
  assign _02_[3] = celloutsig_0_24z[4];
  assign _03_[5] = _01_;
  assign _04_[0] = _00_;
  assign { out_data[128], out_data[96], out_data[45:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_83z, celloutsig_0_84z };
endmodule
