// Seed: 624905748
module module_0 (
    input  tri id_0,
    output tri id_1
);
  wire id_3;
  not (id_1, id_3);
  module_2();
endmodule
module module_1 (
    input  tri0  id_0,
    output uwire id_1,
    input  tri0  id_2,
    input  tri   id_3,
    output wire  id_4,
    output tri   id_5,
    output tri0  id_6,
    input  wand  id_7,
    input  wire  id_8,
    output uwire id_9,
    output tri0  id_10,
    input  tri1  id_11
);
  assign id_1 = (id_11) < id_3 ^ 1;
  module_0(
      id_8, id_4
  );
endmodule
module module_2;
  wire id_2;
endmodule
