

================================================================
== Vitis HLS Report for 'StreamingDataflowPartition_2_IODMA_hls_0'
================================================================
* Date:           Wed Mar 26 22:52:05 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        project_StreamingDataflowPartition_2_IODMA_hls_0
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------+--------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                           |                          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |          Instance         |          Module          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------+--------------------------+---------+---------+----------+----------+-----+-----+---------+
        |Stream2Mem_Batch_8u_1u_U0  |Stream2Mem_Batch_8u_1u_s  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------+--------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        1|    -|    1096|   1698|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|    0|    1096|   1698|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+--------------------------+---------+----+-----+-----+-----+
    |          Instance         |          Module          | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------+--------------------------+---------+----+-----+-----+-----+
    |Stream2Mem_Batch_8u_1u_U0  |Stream2Mem_Batch_8u_1u_s  |        0|   0|  247|  692|    0|
    |control_s_axi_U            |control_s_axi             |        0|   0|  144|  232|    0|
    |gmem_m_axi_U               |gmem_m_axi                |        1|   0|  705|  774|    0|
    +---------------------------+--------------------------+---------+----+-----+-----+-----+
    |Total                      |                          |        1|   0| 1096| 1698|    0|
    +---------------------------+--------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+-----------------------+-----+-----+------------+------------------------------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|                                   control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|                                   control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|                                   control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|                                   control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|                                   control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|                                   control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|                                   control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|                                   control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|                                   control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|                                   control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|                                   control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|                                   control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|                                   control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|                                   control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|                                   control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|                                   control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|                                   control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  StreamingDataflowPartition_2_IODMA_hls_0|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  StreamingDataflowPartition_2_IODMA_hls_0|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  StreamingDataflowPartition_2_IODMA_hls_0|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|                                      gmem|       pointer|
|in0_V_TDATA            |   in|    8|        axis|                                     in0_V|       pointer|
|in0_V_TVALID           |   in|    1|        axis|                                     in0_V|       pointer|
|in0_V_TREADY           |  out|    1|        axis|                                     in0_V|       pointer|
+-----------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 3, States = { 1 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.00>
ST_2 : Operation 4 [1/1] (1.00ns)   --->   "%numReps_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %numReps" [top_StreamingDataflowPartition_2_IODMA_hls_0.cpp:15]   --->   Operation 4 'read' 'numReps_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 5 [1/1] (1.00ns)   --->   "%out_V_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_V" [top_StreamingDataflowPartition_2_IODMA_hls_0.cpp:15]   --->   Operation 5 'read' 'out_V_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 6 [2/2] (0.00ns)   --->   "%call_ln23 = call void @Stream2Mem_Batch<8u, 1u>, i8 %in0_V, i8 %gmem, i64 %out_V_read, i32 %numReps_read" [top_StreamingDataflowPartition_2_IODMA_hls_0.cpp:23]   --->   Operation 6 'call' 'call_ln23' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 2.55>
ST_3 : Operation 7 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln22 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_12" [top_StreamingDataflowPartition_2_IODMA_hls_0.cpp:22]   --->   Operation 7 'specdataflowpipeline' 'specdataflowpipeline_ln22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8 [1/1] (0.00ns)   --->   "%spectopmodule_ln15 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9" [top_StreamingDataflowPartition_2_IODMA_hls_0.cpp:15]   --->   Operation 8 'spectopmodule' 'spectopmodule_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_0, void @empty_1, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in0_V, void @empty_2, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in0_V"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_V, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_13, void @empty_5, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_V, void @empty_7, i32 4294967295, i32 4294967295, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %numReps"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numReps, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_13, void @empty_8, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numReps, void @empty_7, i32 4294967295, i32 4294967295, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_13, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/2] (2.55ns)   --->   "%call_ln23 = call void @Stream2Mem_Batch<8u, 1u>, i8 %in0_V, i8 %gmem, i64 %out_V_read, i32 %numReps_read" [top_StreamingDataflowPartition_2_IODMA_hls_0.cpp:23]   --->   Operation 19 'call' 'call_ln23' <Predicate = true> <Delay = 2.55> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%ret_ln24 = ret" [top_StreamingDataflowPartition_2_IODMA_hls_0.cpp:24]   --->   Operation 20 'ret' 'ret_ln24' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ numReps]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
numReps_read              (read                ) [ 0001]
out_V_read                (read                ) [ 0001]
specdataflowpipeline_ln22 (specdataflowpipeline) [ 0000]
spectopmodule_ln15        (spectopmodule       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specbitsmap_ln0           (specbitsmap         ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specbitsmap_ln0           (specbitsmap         ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specbitsmap_ln0           (specbitsmap         ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
call_ln23                 (call                ) [ 0000]
ret_ln24                  (ret                 ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="numReps">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numReps"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stream2Mem_Batch<8u, 1u>"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="numReps_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numReps_read/2 "/>
</bind>
</comp>

<comp id="62" class="1004" name="out_V_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="64" slack="0"/>
<pin id="64" dir="0" index="1" bw="64" slack="0"/>
<pin id="65" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_V_read/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_Stream2Mem_Batch_8u_1u_s_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="0"/>
<pin id="71" dir="0" index="2" bw="8" slack="0"/>
<pin id="72" dir="0" index="3" bw="64" slack="0"/>
<pin id="73" dir="0" index="4" bw="32" slack="0"/>
<pin id="74" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln23/2 "/>
</bind>
</comp>

<comp id="80" class="1005" name="numReps_read_reg_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="1"/>
<pin id="82" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="numReps_read "/>
</bind>
</comp>

<comp id="85" class="1005" name="out_V_read_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="64" slack="1"/>
<pin id="87" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="out_V_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="75"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="78"><net_src comp="62" pin="2"/><net_sink comp="68" pin=3"/></net>

<net id="79"><net_src comp="56" pin="2"/><net_sink comp="68" pin=4"/></net>

<net id="83"><net_src comp="56" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="84"><net_src comp="80" pin="1"/><net_sink comp="68" pin=4"/></net>

<net id="88"><net_src comp="62" pin="2"/><net_sink comp="85" pin=0"/></net>

<net id="89"><net_src comp="85" pin="1"/><net_sink comp="68" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {2 3 }
 - Input state : 
	Port: StreamingDataflowPartition_2_IODMA_hls_0 : in0_V | {2 3 }
	Port: StreamingDataflowPartition_2_IODMA_hls_0 : out_V | {2 }
	Port: StreamingDataflowPartition_2_IODMA_hls_0 : numReps | {2 }
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|
| Operation|           Functional Unit          |  Delay  |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|
|   call   | grp_Stream2Mem_Batch_8u_1u_s_fu_68 |  6.352  |   243   |   245   |
|----------|------------------------------------|---------|---------|---------|
|   read   |       numReps_read_read_fu_56      |    0    |    0    |    0    |
|          |        out_V_read_read_fu_62       |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   Total  |                                    |  6.352  |   243   |   245   |
|----------|------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|numReps_read_reg_80|   32   |
| out_V_read_reg_85 |   64   |
+-------------------+--------+
|       Total       |   96   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------|------|------|------|--------||---------||---------||---------|
|                Comp                |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------------------------|------|------|------|--------||---------||---------||---------|
| grp_Stream2Mem_Batch_8u_1u_s_fu_68 |  p3  |   2  |  64  |   128  ||    0    ||    9    |
| grp_Stream2Mem_Batch_8u_1u_s_fu_68 |  p4  |   2  |  32  |   64   ||    0    ||    9    |
|------------------------------------|------|------|------|--------||---------||---------||---------|
|                Total               |      |      |      |   192  ||  3.176  ||    0    ||    18   |
|------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    6   |   243  |   245  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    0   |   18   |
|  Register |    -   |   96   |    -   |
+-----------+--------+--------+--------+
|   Total   |    9   |   339  |   263  |
+-----------+--------+--------+--------+
