// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="matrixmul,hls_ip_2016_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100tcsg324-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.050000,HLS_SYN_LAT=112,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=16,HLS_SYN_FF=1348,HLS_SYN_LUT=2463}" *)

module matrixmul (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        a_0_Addr_A,
        a_0_EN_A,
        a_0_WEN_A,
        a_0_Din_A,
        a_0_Dout_A,
        a_0_Clk_A,
        a_0_Rst_A,
        a_1_Addr_A,
        a_1_EN_A,
        a_1_WEN_A,
        a_1_Din_A,
        a_1_Dout_A,
        a_1_Clk_A,
        a_1_Rst_A,
        a_2_Addr_A,
        a_2_EN_A,
        a_2_WEN_A,
        a_2_Din_A,
        a_2_Dout_A,
        a_2_Clk_A,
        a_2_Rst_A,
        a_3_Addr_A,
        a_3_EN_A,
        a_3_WEN_A,
        a_3_Din_A,
        a_3_Dout_A,
        a_3_Clk_A,
        a_3_Rst_A
);

parameter    ap_ST_fsm_state1 = 8'b1;
parameter    ap_ST_fsm_pp0_stage0 = 8'b10;
parameter    ap_ST_fsm_pp0_stage1 = 8'b100;
parameter    ap_ST_fsm_pp0_stage2 = 8'b1000;
parameter    ap_ST_fsm_pp0_stage3 = 8'b10000;
parameter    ap_ST_fsm_pp0_stage4 = 8'b100000;
parameter    ap_ST_fsm_pp0_stage5 = 8'b1000000;
parameter    ap_ST_fsm_state23 = 8'b10000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv3_3 = 3'b11;
parameter    ap_const_lv3_2 = 3'b10;
parameter    ap_const_lv5_10 = 5'b10000;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv3_4 = 3'b100;
parameter    ap_const_lv4_3 = 4'b11;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv4_4 = 4'b100;
parameter    ap_const_lv59_0 = 59'b00000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv61_1 = 61'b1;
parameter    ap_const_lv5_2 = 5'b10;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv5_3 = 5'b11;
parameter    ap_const_lv32_7 = 32'b111;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] a_0_Addr_A;
output   a_0_EN_A;
output  [3:0] a_0_WEN_A;
output  [31:0] a_0_Din_A;
input  [31:0] a_0_Dout_A;
output   a_0_Clk_A;
output   a_0_Rst_A;
output  [31:0] a_1_Addr_A;
output   a_1_EN_A;
output  [3:0] a_1_WEN_A;
output  [31:0] a_1_Din_A;
input  [31:0] a_1_Dout_A;
output   a_1_Clk_A;
output   a_1_Rst_A;
output  [31:0] a_2_Addr_A;
output   a_2_EN_A;
output  [3:0] a_2_WEN_A;
output  [31:0] a_2_Din_A;
input  [31:0] a_2_Dout_A;
output   a_2_Clk_A;
output   a_2_Rst_A;
output  [31:0] a_3_Addr_A;
output   a_3_EN_A;
output  [3:0] a_3_WEN_A;
output  [31:0] a_3_Din_A;
input  [31:0] a_3_Dout_A;
output   a_3_Clk_A;
output   a_3_Rst_A;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg a_0_EN_A;
reg a_1_EN_A;
reg a_2_EN_A;
reg[3:0] a_2_WEN_A;
reg a_3_EN_A;
reg[3:0] a_3_WEN_A;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
reg   [4:0] indvar_flatten_reg_303;
reg   [2:0] i_reg_314;
reg   [2:0] j_reg_325;
reg   [31:0] reg_337;
wire   [0:0] ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter1;
reg   [0:0] exitcond_flatten_reg_1439;
reg   [0:0] ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1439;
reg   [0:0] tmp_3_mid2_reg_1480;
reg   [0:0] ap_pipeline_reg_pp0_iter1_tmp_3_mid2_reg_1480;
wire   [0:0] ap_CS_fsm_pp0_stage3;
reg   [31:0] reg_341;
wire   [0:0] ap_CS_fsm_pp0_stage2;
wire   [0:0] ap_CS_fsm_pp0_stage4;
wire   [31:0] grp_fu_345_p3;
reg   [31:0] reg_352;
wire   [0:0] ap_CS_fsm_pp0_stage5;
wire   [0:0] exitcond_flatten_fu_380_p2;
wire   [0:0] ap_CS_fsm_pp0_stage0;
reg   [0:0] ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1439;
reg   [0:0] ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1439;
wire   [4:0] indvar_flatten_next_fu_386_p2;
reg   [4:0] indvar_flatten_next_reg_1443;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] exitcond_fu_398_p2;
reg   [0:0] exitcond_reg_1448;
wire   [0:0] tmp_mid2_fu_410_p3;
reg   [0:0] tmp_mid2_reg_1453;
reg   [0:0] ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1453;
wire   [2:0] newIndex1_mid2_v_v_fu_418_p3;
reg   [2:0] newIndex1_mid2_v_v_reg_1473;
wire   [0:0] tmp_3_mid2_fu_438_p3;
wire   [0:0] tmp_mid2_5_fu_452_p3;
reg   [0:0] tmp_mid2_5_reg_1487;
reg   [0:0] ap_pipeline_reg_pp0_iter1_tmp_mid2_5_reg_1487;
reg   [0:0] ap_pipeline_reg_pp0_iter2_tmp_mid2_5_reg_1487;
reg   [0:0] ap_pipeline_reg_pp0_iter3_tmp_mid2_5_reg_1487;
wire   [2:0] j_mid2_fu_473_p3;
reg   [2:0] j_mid2_reg_1496;
wire   [1:0] tmp_22_fu_480_p1;
reg   [1:0] tmp_22_reg_1505;
wire   [2:0] j_1_fu_484_p2;
reg   [2:0] j_1_reg_1516;
wire   [4:0] tmp_1_fu_490_p3;
reg   [4:0] tmp_1_reg_1521;
wire   [63:0] tmp_11_fu_498_p1;
reg   [63:0] tmp_11_reg_1528;
wire   [63:0] tmp_20_cast_fu_516_p1;
reg   [63:0] tmp_20_cast_reg_1538;
wire   [63:0] tmp_13_fu_526_p3;
reg   [63:0] tmp_13_reg_1553;
reg   [31:0] b_copy_0_3_19_reg_1573;
reg   [31:0] b_copy_2_3_19_reg_1581;
wire   [63:0] tmp_15_fu_596_p3;
reg   [63:0] tmp_15_reg_1589;
wire   [2:0] grp_fu_467_p2;
reg   [2:0] newIndex3_mid2_v_reg_1604;
wire  signed [31:0] tmp_4_fu_1012_p6;
reg  signed [31:0] tmp_4_reg_1609;
wire  signed [31:0] tmp_7_fu_1025_p6;
reg  signed [31:0] tmp_7_reg_1614;
wire  signed [31:0] tmp_9_fu_1038_p6;
reg  signed [31:0] tmp_9_reg_1619;
wire  signed [31:0] tmp_10_fu_1051_p6;
reg  signed [31:0] tmp_10_reg_1624;
wire   [63:0] tmp_17_fu_1149_p3;
reg   [63:0] tmp_17_reg_1629;
wire   [0:0] tmp_5_fu_1169_p2;
reg   [0:0] tmp_5_reg_1644;
wire   [0:0] sel_tmp1_fu_1174_p2;
reg   [0:0] sel_tmp1_reg_1652;
wire   [4:0] tmp_21_fu_1182_p2;
reg   [4:0] tmp_21_reg_1660;
reg   [4:0] ap_pipeline_reg_pp0_iter2_tmp_21_reg_1660;
wire   [31:0] a_row_1_fu_1191_p3;
reg   [31:0] a_row_1_reg_1670;
wire  signed [31:0] a_row_0_2_fu_1205_p3;
wire  signed [31:0] a_row_1_2_fu_1231_p3;
wire  signed [31:0] a_row_3_2_fu_1260_p3;
reg  signed [31:0] a_row_3_2_reg_1691;
wire  signed [31:0] a_row_2_2_fu_1274_p3;
wire   [31:0] grp_fu_1212_p2;
reg   [31:0] tmp_6_reg_1701;
wire   [31:0] grp_fu_1237_p2;
reg   [31:0] tmp_11_1_reg_1706;
wire   [31:0] grp_fu_1281_p2;
reg   [31:0] tmp_11_2_reg_1711;
wire   [31:0] grp_fu_1296_p2;
reg   [31:0] tmp_11_3_reg_1716;
wire   [31:0] tmp11_fu_1300_p2;
reg   [31:0] tmp11_reg_1721;
reg   [3:0] a_2_addr_2_reg_1726;
wire   [31:0] tmp_12_3_fu_1313_p2;
reg   [31:0] tmp_12_3_reg_1731;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg   [4:0] indvar_flatten_phi_fu_307_p4;
reg   [2:0] i_phi_fu_318_p4;
reg   [2:0] j_phi_fu_329_p4;
wire   [63:0] tmp_8_fu_503_p1;
wire   [63:0] tmp_20_fu_535_p3;
wire   [63:0] tmp_22_cast_fu_1304_p1;
reg   [31:0] a_row_0_3_fu_96;
reg   [31:0] a_row_1_3_fu_100;
reg   [31:0] a_row_2_3_fu_104;
reg   [31:0] a_row_3_1_fu_108;
reg   [31:0] b_copy_0_3_11_fu_112;
wire   [31:0] b_copy_0_3_18_fu_1005_p3;
reg   [31:0] b_copy_0_3_8_fu_116;
wire   [31:0] b_copy_0_3_17_fu_998_p3;
reg   [31:0] b_copy_0_3_12_fu_120;
wire   [31:0] b_copy_0_3_16_fu_991_p3;
reg   [31:0] b_copy_0_3_1_fu_124;
wire   [31:0] b_copy_0_3_3_fu_984_p3;
reg   [31:0] b_copy_1_3_11_fu_128;
wire   [31:0] b_copy_1_3_18_fu_977_p3;
reg   [31:0] b_copy_1_3_8_fu_132;
wire   [31:0] b_copy_1_3_17_fu_970_p3;
reg   [31:0] b_copy_1_3_12_fu_136;
wire   [31:0] b_copy_1_3_16_fu_963_p3;
reg   [31:0] b_copy_1_3_1_fu_140;
wire   [31:0] b_copy_1_3_3_fu_956_p3;
reg   [31:0] b_copy_2_3_11_fu_144;
wire   [31:0] b_copy_2_3_18_fu_949_p3;
reg   [31:0] b_copy_2_3_8_fu_148;
wire   [31:0] b_copy_2_3_17_fu_942_p3;
reg   [31:0] b_copy_2_3_12_fu_152;
wire   [31:0] b_copy_2_3_16_fu_935_p3;
reg   [31:0] b_copy_2_3_1_fu_156;
wire   [31:0] b_copy_2_3_3_fu_928_p3;
reg   [31:0] b_copy_3_3_11_fu_160;
wire   [31:0] b_copy_3_3_18_fu_921_p3;
reg   [31:0] b_copy_3_3_8_fu_164;
wire   [31:0] b_copy_3_3_17_fu_914_p3;
reg   [31:0] b_copy_3_3_12_fu_168;
wire   [31:0] b_copy_3_3_16_fu_907_p3;
reg   [31:0] b_copy_3_3_1_fu_172;
wire   [31:0] b_copy_3_3_3_fu_900_p3;
reg   [31:0] a_0_Addr_A_orig;
reg   [31:0] a_1_Addr_A_orig;
reg   [31:0] a_2_Addr_A_orig;
wire   [31:0] a_3_Addr_A_orig;
wire   [2:0] tmp_1_off_fu_368_p2;
wire   [2:0] i_1_fu_392_p2;
wire   [0:0] tmp_mid1_fu_404_p2;
wire   [0:0] tmp_fu_356_p2;
wire   [2:0] grp_fu_426_p0;
wire   [0:0] tmp_3_mid1_fu_432_p2;
wire   [0:0] tmp_3_fu_362_p2;
wire   [0:0] tmp_mid1_4_fu_446_p2;
wire   [0:0] tmp_s_fu_374_p2;
wire   [3:0] grp_fu_467_p0;
wire   [2:0] grp_fu_467_p1;
wire   [2:0] grp_fu_426_p2;
wire   [3:0] tmp_8_cast_fu_507_p1;
wire   [3:0] tmp_19_fu_510_p2;
wire   [4:0] tmp_12_fu_521_p2;
wire   [4:0] tmp_14_fu_591_p2;
wire   [0:0] sel_tmp5_fu_605_p2;
wire   [0:0] sel_tmp7_fu_617_p2;
wire   [31:0] b_copy_0_3_fu_610_p3;
wire   [0:0] sel_tmp9_fu_630_p2;
wire   [31:0] b_copy_0_3_4_fu_622_p3;
wire   [31:0] b_copy_0_3_5_fu_643_p3;
wire   [31:0] b_copy_0_3_6_fu_650_p3;
wire   [31:0] b_copy_0_3_9_fu_666_p3;
wire   [31:0] b_copy_1_3_fu_688_p3;
wire   [31:0] b_copy_1_3_4_fu_696_p3;
wire   [31:0] b_copy_1_3_5_fu_712_p3;
wire   [31:0] b_copy_1_3_6_fu_720_p3;
wire   [31:0] b_copy_1_3_9_fu_736_p3;
wire   [31:0] b_copy_2_3_fu_760_p3;
wire   [31:0] b_copy_2_3_4_fu_767_p3;
wire   [31:0] b_copy_2_3_5_fu_783_p3;
wire   [31:0] b_copy_2_3_6_fu_790_p3;
wire   [31:0] b_copy_2_3_9_fu_806_p3;
wire   [31:0] b_copy_3_3_fu_828_p3;
wire   [31:0] b_copy_3_3_4_fu_836_p3;
wire   [31:0] b_copy_3_3_5_fu_852_p3;
wire   [31:0] b_copy_3_3_6_fu_860_p3;
wire   [31:0] b_copy_3_3_9_fu_876_p3;
wire   [31:0] b_copy_3_3_2_fu_844_p3;
wire   [31:0] b_copy_3_3_7_fu_868_p3;
wire   [31:0] b_copy_3_3_14_fu_884_p3;
wire   [31:0] b_copy_3_3_15_fu_892_p3;
wire   [31:0] b_copy_2_3_2_fu_775_p3;
wire   [31:0] b_copy_2_3_7_fu_798_p3;
wire   [31:0] b_copy_2_3_14_fu_813_p3;
wire   [31:0] b_copy_2_3_15_fu_821_p3;
wire   [31:0] b_copy_1_3_2_fu_704_p3;
wire   [31:0] b_copy_1_3_7_fu_728_p3;
wire   [31:0] b_copy_1_3_14_fu_744_p3;
wire   [31:0] b_copy_1_3_15_fu_752_p3;
wire   [31:0] b_copy_0_3_2_fu_635_p3;
wire   [31:0] b_copy_0_3_7_fu_658_p3;
wire   [31:0] b_copy_0_3_14_fu_673_p3;
wire   [31:0] b_copy_0_3_15_fu_681_p3;
wire   [31:0] tmp_4_fu_1012_p1;
wire   [31:0] tmp_4_fu_1012_p2;
wire   [31:0] tmp_4_fu_1012_p3;
wire   [31:0] tmp_4_fu_1012_p4;
wire   [31:0] tmp_7_fu_1025_p1;
wire   [31:0] tmp_7_fu_1025_p2;
wire   [31:0] tmp_7_fu_1025_p3;
wire   [31:0] tmp_7_fu_1025_p4;
wire   [31:0] tmp_9_fu_1038_p1;
wire   [31:0] tmp_9_fu_1038_p2;
wire   [31:0] tmp_9_fu_1038_p3;
wire   [31:0] tmp_9_fu_1038_p4;
wire   [31:0] tmp_10_fu_1051_p1;
wire   [31:0] tmp_10_fu_1051_p2;
wire   [31:0] tmp_10_fu_1051_p3;
wire   [31:0] tmp_10_fu_1051_p4;
wire   [4:0] tmp_16_fu_1144_p2;
wire   [2:0] tmp_18_fu_1158_p1;
wire   [4:0] tmp_19_cast_fu_1161_p3;
wire   [4:0] tmp_8_cast6_fu_1179_p1;
wire   [31:0] a_row_0_1_fu_1198_p3;
wire  signed [31:0] grp_fu_1212_p1;
wire   [31:0] a_row_1_1_fu_1225_p3;
wire  signed [31:0] grp_fu_1237_p1;
wire   [31:0] sel_tmp_fu_1253_p3;
wire   [31:0] a_row_2_1_fu_1267_p3;
wire  signed [31:0] grp_fu_1281_p1;
wire   [31:0] tmp12_fu_1309_p2;
wire   [0:0] ap_CS_fsm_state23;
reg   [7:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'b1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
end

matrixmul_urem_3nbkb #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 3 ))
matrixmul_urem_3nbkb_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_426_p0),
    .din1(ap_const_lv3_3),
    .ce(1'b1),
    .dout(grp_fu_426_p2)
);

matrixmul_urem_4ncud #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 3 ))
matrixmul_urem_4ncud_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_467_p0),
    .din1(grp_fu_467_p1),
    .ce(1'b1),
    .dout(grp_fu_467_p2)
);

matrixmul_mux_42_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
matrixmul_mux_42_dEe_U3(
    .din1(tmp_4_fu_1012_p1),
    .din2(tmp_4_fu_1012_p2),
    .din3(tmp_4_fu_1012_p3),
    .din4(tmp_4_fu_1012_p4),
    .din5(tmp_22_reg_1505),
    .dout(tmp_4_fu_1012_p6)
);

matrixmul_mux_42_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
matrixmul_mux_42_dEe_U4(
    .din1(tmp_7_fu_1025_p1),
    .din2(tmp_7_fu_1025_p2),
    .din3(tmp_7_fu_1025_p3),
    .din4(tmp_7_fu_1025_p4),
    .din5(tmp_22_reg_1505),
    .dout(tmp_7_fu_1025_p6)
);

matrixmul_mux_42_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
matrixmul_mux_42_dEe_U5(
    .din1(tmp_9_fu_1038_p1),
    .din2(tmp_9_fu_1038_p2),
    .din3(tmp_9_fu_1038_p3),
    .din4(tmp_9_fu_1038_p4),
    .din5(tmp_22_reg_1505),
    .dout(tmp_9_fu_1038_p6)
);

matrixmul_mux_42_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
matrixmul_mux_42_dEe_U6(
    .din1(tmp_10_fu_1051_p1),
    .din2(tmp_10_fu_1051_p2),
    .din3(tmp_10_fu_1051_p3),
    .din4(tmp_10_fu_1051_p4),
    .din5(tmp_22_reg_1505),
    .dout(tmp_10_fu_1051_p6)
);

matrixmul_mul_32seOg #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matrixmul_mul_32seOg_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_4_reg_1609),
    .din1(grp_fu_1212_p1),
    .ce(1'b1),
    .dout(grp_fu_1212_p2)
);

matrixmul_mul_32seOg #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matrixmul_mul_32seOg_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_7_reg_1614),
    .din1(grp_fu_1237_p1),
    .ce(1'b1),
    .dout(grp_fu_1237_p2)
);

matrixmul_mul_32seOg #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matrixmul_mul_32seOg_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_9_reg_1619),
    .din1(grp_fu_1281_p1),
    .ce(1'b1),
    .dout(grp_fu_1281_p2)
);

matrixmul_mul_32seOg #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matrixmul_mul_32seOg_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_10_reg_1624),
    .din1(a_row_3_2_reg_1691),
    .ce(1'b1),
    .dout(grp_fu_1296_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(1'b0 == exitcond_flatten_fu_380_p2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage5) & (exitcond_flatten_reg_1439 == 1'b0))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end else if ((((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & ~(exitcond_flatten_reg_1439 == 1'b0)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_1439 == 1'b0))) begin
        i_reg_314 <= newIndex1_mid2_v_v_reg_1473;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        i_reg_314 <= ap_const_lv3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_1439 == 1'b0))) begin
        indvar_flatten_reg_303 <= indvar_flatten_next_reg_1443;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        indvar_flatten_reg_303 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_1439 == 1'b0))) begin
        j_reg_325 <= j_1_reg_1516;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        j_reg_325 <= ap_const_lv3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1439))) begin
        a_2_addr_2_reg_1726 <= tmp_22_cast_fu_1304_p1;
        tmp_12_3_reg_1731 <= tmp_12_3_fu_1313_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter1) & (ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1439 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        a_row_0_3_fu_96 <= a_row_0_2_fu_1205_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter1) & (ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1439 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        a_row_1_3_fu_100 <= a_row_1_2_fu_1231_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1439 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        a_row_1_reg_1670 <= a_row_1_fu_1191_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1439 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        a_row_2_3_fu_104 <= a_row_2_2_fu_1274_p3;
        a_row_3_1_fu_108 <= a_row_3_2_fu_1260_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1439 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a_row_3_2_reg_1691 <= a_row_3_2_fu_1260_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1439 <= exitcond_flatten_reg_1439;
        ap_pipeline_reg_pp0_iter1_tmp_3_mid2_reg_1480 <= tmp_3_mid2_reg_1480;
        ap_pipeline_reg_pp0_iter1_tmp_mid2_5_reg_1487 <= tmp_mid2_5_reg_1487;
        ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1453 <= tmp_mid2_reg_1453;
        ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1439 <= ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1439;
        ap_pipeline_reg_pp0_iter2_tmp_mid2_5_reg_1487 <= ap_pipeline_reg_pp0_iter1_tmp_mid2_5_reg_1487;
        ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1439 <= ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1439;
        ap_pipeline_reg_pp0_iter3_tmp_mid2_5_reg_1487 <= ap_pipeline_reg_pp0_iter2_tmp_mid2_5_reg_1487;
        exitcond_flatten_reg_1439 <= exitcond_flatten_fu_380_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
        ap_pipeline_reg_pp0_iter2_tmp_21_reg_1660 <= tmp_21_reg_1660;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter1) & (ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1439 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        b_copy_0_3_11_fu_112 <= b_copy_0_3_18_fu_1005_p3;
        b_copy_0_3_12_fu_120 <= b_copy_0_3_16_fu_991_p3;
        b_copy_0_3_1_fu_124 <= b_copy_0_3_3_fu_984_p3;
        b_copy_0_3_8_fu_116 <= b_copy_0_3_17_fu_998_p3;
        b_copy_1_3_11_fu_128 <= b_copy_1_3_18_fu_977_p3;
        b_copy_1_3_12_fu_136 <= b_copy_1_3_16_fu_963_p3;
        b_copy_1_3_1_fu_140 <= b_copy_1_3_3_fu_956_p3;
        b_copy_1_3_8_fu_132 <= b_copy_1_3_17_fu_970_p3;
        b_copy_2_3_11_fu_144 <= b_copy_2_3_18_fu_949_p3;
        b_copy_2_3_12_fu_152 <= b_copy_2_3_16_fu_935_p3;
        b_copy_2_3_1_fu_156 <= b_copy_2_3_3_fu_928_p3;
        b_copy_2_3_8_fu_148 <= b_copy_2_3_17_fu_942_p3;
        b_copy_3_3_11_fu_160 <= b_copy_3_3_18_fu_921_p3;
        b_copy_3_3_12_fu_168 <= b_copy_3_3_16_fu_907_p3;
        b_copy_3_3_1_fu_172 <= b_copy_3_3_3_fu_900_p3;
        b_copy_3_3_8_fu_164 <= b_copy_3_3_17_fu_914_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1439 == 1'b0))) begin
        b_copy_0_3_19_reg_1573 <= a_1_Dout_A;
        b_copy_2_3_19_reg_1581 <= a_2_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_fu_380_p2))) begin
        exitcond_reg_1448 <= exitcond_fu_398_p2;
        tmp_3_mid2_reg_1480 <= tmp_3_mid2_fu_438_p3;
        tmp_mid2_5_reg_1487 <= tmp_mid2_5_fu_452_p3;
        tmp_mid2_reg_1453 <= tmp_mid2_fu_410_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        indvar_flatten_next_reg_1443 <= indvar_flatten_next_fu_386_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1439 == 1'b0))) begin
        j_1_reg_1516 <= j_1_fu_484_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (exitcond_flatten_reg_1439 == 1'b0))) begin
        j_mid2_reg_1496 <= j_mid2_fu_473_p3;
        tmp_22_reg_1505 <= tmp_22_fu_480_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond_flatten_fu_380_p2))) begin
        newIndex1_mid2_v_v_reg_1473 <= newIndex1_mid2_v_v_fu_418_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1439 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        newIndex3_mid2_v_reg_1604 <= grp_fu_467_p2;
        tmp_10_reg_1624 <= tmp_10_fu_1051_p6;
        tmp_15_reg_1589[4 : 2] <= tmp_15_fu_596_p3[4 : 2];
        tmp_4_reg_1609 <= tmp_4_fu_1012_p6;
        tmp_7_reg_1614 <= tmp_7_fu_1025_p6;
        tmp_9_reg_1619 <= tmp_9_fu_1038_p6;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1439 == 1'b0) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_tmp_3_mid2_reg_1480)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1439 == 1'b0) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_tmp_3_mid2_reg_1480) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_337 <= a_0_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter1) & (ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1439 == 1'b0) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_tmp_3_mid2_reg_1480) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1439 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_341 <= a_0_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter1) & (ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1439 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1439 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_352 <= grp_fu_345_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1439 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        sel_tmp1_reg_1652 <= sel_tmp1_fu_1174_p2;
        tmp_17_reg_1629[4 : 2] <= tmp_17_fu_1149_p3[4 : 2];
        tmp_21_reg_1660 <= tmp_21_fu_1182_p2;
        tmp_5_reg_1644 <= tmp_5_fu_1169_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1439))) begin
        tmp11_reg_1721 <= tmp11_fu_1300_p2;
        tmp_11_3_reg_1716 <= grp_fu_1296_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1439))) begin
        tmp_11_1_reg_1706 <= grp_fu_1237_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1439))) begin
        tmp_11_2_reg_1711 <= grp_fu_1281_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_1439 == 1'b0))) begin
        tmp_11_reg_1528[4 : 2] <= tmp_11_fu_498_p1[4 : 2];
        tmp_1_reg_1521[4 : 2] <= tmp_1_fu_490_p3[4 : 2];
        tmp_20_cast_reg_1538[3 : 0] <= tmp_20_cast_fu_516_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1439 == 1'b0))) begin
        tmp_13_reg_1553[4 : 2] <= tmp_13_fu_526_p3[4 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1439))) begin
        tmp_6_reg_1701 <= grp_fu_1212_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter1)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            a_0_Addr_A_orig = tmp_17_fu_1149_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            a_0_Addr_A_orig = tmp_15_fu_596_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            a_0_Addr_A_orig = tmp_13_fu_526_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            a_0_Addr_A_orig = tmp_11_fu_498_p1;
        end else begin
            a_0_Addr_A_orig = 'bx;
        end
    end else begin
        a_0_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        a_0_EN_A = 1'b1;
    end else begin
        a_0_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter1)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            a_1_Addr_A_orig = tmp_17_reg_1629;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            a_1_Addr_A_orig = tmp_15_reg_1589;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            a_1_Addr_A_orig = tmp_13_reg_1553;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            a_1_Addr_A_orig = tmp_11_reg_1528;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            a_1_Addr_A_orig = tmp_20_fu_535_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            a_1_Addr_A_orig = tmp_20_cast_fu_516_p1;
        end else begin
            a_1_Addr_A_orig = 'bx;
        end
    end else begin
        a_1_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        a_1_EN_A = 1'b1;
    end else begin
        a_1_EN_A = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        a_2_Addr_A_orig = a_2_addr_2_reg_1726;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        a_2_Addr_A_orig = tmp_20_cast_reg_1538;
    end else if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a_2_Addr_A_orig = tmp_8_fu_503_p1;
    end else begin
        a_2_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        a_2_EN_A = 1'b1;
    end else begin
        a_2_EN_A = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b0 == ap_pipeline_reg_pp0_iter3_tmp_mid2_5_reg_1487))) begin
        a_2_WEN_A = ap_const_lv4_F;
    end else begin
        a_2_WEN_A = ap_const_lv4_0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        a_3_EN_A = 1'b1;
    end else begin
        a_3_EN_A = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_tmp_mid2_5_reg_1487))) begin
        a_3_WEN_A = ap_const_lv4_F;
    end else begin
        a_3_WEN_A = ap_const_lv4_0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_1439 == 1'b0))) begin
        i_phi_fu_318_p4 = newIndex1_mid2_v_v_reg_1473;
    end else begin
        i_phi_fu_318_p4 = i_reg_314;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_1439 == 1'b0))) begin
        indvar_flatten_phi_fu_307_p4 = indvar_flatten_next_reg_1443;
    end else begin
        indvar_flatten_phi_fu_307_p4 = indvar_flatten_reg_303;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_1439 == 1'b0))) begin
        j_phi_fu_329_p4 = j_1_reg_1516;
    end else begin
        j_phi_fu_329_p4 = j_reg_325;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b1 == ap_enable_reg_pp0_iter0) & ~(1'b0 == exitcond_flatten_fu_380_p2) & ~(1'b1 == ap_enable_reg_pp0_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage2;
        end
        ap_ST_fsm_pp0_stage2 : begin
            if (~((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(1'b1 == ap_enable_reg_pp0_iter2))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage4;
        end
        ap_ST_fsm_pp0_stage4 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage5;
        end
        ap_ST_fsm_pp0_stage5 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_0_Addr_A = a_0_Addr_A_orig << ap_const_lv32_2;

assign a_0_Clk_A = ap_clk;

assign a_0_Din_A = ap_const_lv32_0;

assign a_0_Rst_A = ap_rst;

assign a_0_WEN_A = ap_const_lv4_0;

assign a_1_Addr_A = a_1_Addr_A_orig << ap_const_lv32_2;

assign a_1_Clk_A = ap_clk;

assign a_1_Din_A = ap_const_lv32_0;

assign a_1_Rst_A = ap_rst;

assign a_1_WEN_A = ap_const_lv4_0;

assign a_2_Addr_A = a_2_Addr_A_orig << ap_const_lv32_2;

assign a_2_Clk_A = ap_clk;

assign a_2_Din_A = tmp_12_3_reg_1731;

assign a_2_Rst_A = ap_rst;

assign a_3_Addr_A = a_3_Addr_A_orig << ap_const_lv32_2;

assign a_3_Addr_A_orig = tmp_22_cast_fu_1304_p1;

assign a_3_Clk_A = ap_clk;

assign a_3_Din_A = (tmp11_reg_1721 + tmp12_fu_1309_p2);

assign a_3_Rst_A = ap_rst;

assign a_row_0_1_fu_1198_p3 = ((tmp_5_reg_1644[0:0] === 1'b1) ? reg_352 : a_row_0_3_fu_96);

assign a_row_0_2_fu_1205_p3 = ((sel_tmp1_reg_1652[0:0] === 1'b1) ? reg_352 : a_row_0_1_fu_1198_p3);

assign a_row_1_1_fu_1225_p3 = ((tmp_5_reg_1644[0:0] === 1'b1) ? a_row_1_reg_1670 : a_row_1_3_fu_100);

assign a_row_1_2_fu_1231_p3 = ((sel_tmp1_reg_1652[0:0] === 1'b1) ? a_row_1_reg_1670 : a_row_1_1_fu_1225_p3);

assign a_row_1_fu_1191_p3 = ((ap_pipeline_reg_pp0_iter1_tmp_3_mid2_reg_1480[0:0] === 1'b1) ? reg_341 : a_1_Dout_A);

assign a_row_2_1_fu_1267_p3 = ((tmp_5_reg_1644[0:0] === 1'b1) ? reg_352 : a_row_2_3_fu_104);

assign a_row_2_2_fu_1274_p3 = ((sel_tmp1_reg_1652[0:0] === 1'b1) ? reg_352 : a_row_2_1_fu_1267_p3);

assign a_row_3_2_fu_1260_p3 = ((sel_tmp1_reg_1652[0:0] === 1'b1) ? reg_341 : sel_tmp_fu_1253_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[ap_const_lv32_1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[ap_const_lv32_2];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[ap_const_lv32_3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[ap_const_lv32_4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[ap_const_lv32_5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[ap_const_lv32_6];

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

assign ap_CS_fsm_state23 = ap_CS_fsm[ap_const_lv32_7];

assign b_copy_0_3_14_fu_673_p3 = ((sel_tmp9_fu_630_p2[0:0] === 1'b1) ? b_copy_0_3_8_fu_116 : b_copy_0_3_9_fu_666_p3);

assign b_copy_0_3_15_fu_681_p3 = ((sel_tmp9_fu_630_p2[0:0] === 1'b1) ? b_copy_0_3_19_reg_1573 : b_copy_0_3_11_fu_112);

assign b_copy_0_3_16_fu_991_p3 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1453[0:0] === 1'b1) ? b_copy_0_3_7_fu_658_p3 : b_copy_0_3_12_fu_120);

assign b_copy_0_3_17_fu_998_p3 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1453[0:0] === 1'b1) ? b_copy_0_3_14_fu_673_p3 : b_copy_0_3_8_fu_116);

assign b_copy_0_3_18_fu_1005_p3 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1453[0:0] === 1'b1) ? b_copy_0_3_15_fu_681_p3 : b_copy_0_3_11_fu_112);

assign b_copy_0_3_2_fu_635_p3 = ((sel_tmp9_fu_630_p2[0:0] === 1'b1) ? b_copy_0_3_1_fu_124 : b_copy_0_3_4_fu_622_p3);

assign b_copy_0_3_3_fu_984_p3 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1453[0:0] === 1'b1) ? b_copy_0_3_2_fu_635_p3 : b_copy_0_3_1_fu_124);

assign b_copy_0_3_4_fu_622_p3 = ((sel_tmp7_fu_617_p2[0:0] === 1'b1) ? b_copy_0_3_1_fu_124 : b_copy_0_3_fu_610_p3);

assign b_copy_0_3_5_fu_643_p3 = ((sel_tmp5_fu_605_p2[0:0] === 1'b1) ? b_copy_0_3_19_reg_1573 : b_copy_0_3_12_fu_120);

assign b_copy_0_3_6_fu_650_p3 = ((sel_tmp7_fu_617_p2[0:0] === 1'b1) ? b_copy_0_3_12_fu_120 : b_copy_0_3_5_fu_643_p3);

assign b_copy_0_3_7_fu_658_p3 = ((sel_tmp9_fu_630_p2[0:0] === 1'b1) ? b_copy_0_3_12_fu_120 : b_copy_0_3_6_fu_650_p3);

assign b_copy_0_3_9_fu_666_p3 = ((sel_tmp7_fu_617_p2[0:0] === 1'b1) ? b_copy_0_3_19_reg_1573 : b_copy_0_3_8_fu_116);

assign b_copy_0_3_fu_610_p3 = ((sel_tmp5_fu_605_p2[0:0] === 1'b1) ? b_copy_0_3_1_fu_124 : b_copy_0_3_19_reg_1573);

assign b_copy_1_3_14_fu_744_p3 = ((sel_tmp9_fu_630_p2[0:0] === 1'b1) ? b_copy_1_3_8_fu_132 : b_copy_1_3_9_fu_736_p3);

assign b_copy_1_3_15_fu_752_p3 = ((sel_tmp9_fu_630_p2[0:0] === 1'b1) ? a_1_Dout_A : b_copy_1_3_11_fu_128);

assign b_copy_1_3_16_fu_963_p3 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1453[0:0] === 1'b1) ? b_copy_1_3_7_fu_728_p3 : b_copy_1_3_12_fu_136);

assign b_copy_1_3_17_fu_970_p3 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1453[0:0] === 1'b1) ? b_copy_1_3_14_fu_744_p3 : b_copy_1_3_8_fu_132);

assign b_copy_1_3_18_fu_977_p3 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1453[0:0] === 1'b1) ? b_copy_1_3_15_fu_752_p3 : b_copy_1_3_11_fu_128);

assign b_copy_1_3_2_fu_704_p3 = ((sel_tmp9_fu_630_p2[0:0] === 1'b1) ? b_copy_1_3_1_fu_140 : b_copy_1_3_4_fu_696_p3);

assign b_copy_1_3_3_fu_956_p3 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1453[0:0] === 1'b1) ? b_copy_1_3_2_fu_704_p3 : b_copy_1_3_1_fu_140);

assign b_copy_1_3_4_fu_696_p3 = ((sel_tmp7_fu_617_p2[0:0] === 1'b1) ? b_copy_1_3_1_fu_140 : b_copy_1_3_fu_688_p3);

assign b_copy_1_3_5_fu_712_p3 = ((sel_tmp5_fu_605_p2[0:0] === 1'b1) ? a_1_Dout_A : b_copy_1_3_12_fu_136);

assign b_copy_1_3_6_fu_720_p3 = ((sel_tmp7_fu_617_p2[0:0] === 1'b1) ? b_copy_1_3_12_fu_136 : b_copy_1_3_5_fu_712_p3);

assign b_copy_1_3_7_fu_728_p3 = ((sel_tmp9_fu_630_p2[0:0] === 1'b1) ? b_copy_1_3_12_fu_136 : b_copy_1_3_6_fu_720_p3);

assign b_copy_1_3_9_fu_736_p3 = ((sel_tmp7_fu_617_p2[0:0] === 1'b1) ? a_1_Dout_A : b_copy_1_3_8_fu_132);

assign b_copy_1_3_fu_688_p3 = ((sel_tmp5_fu_605_p2[0:0] === 1'b1) ? b_copy_1_3_1_fu_140 : a_1_Dout_A);

assign b_copy_2_3_14_fu_813_p3 = ((sel_tmp9_fu_630_p2[0:0] === 1'b1) ? b_copy_2_3_8_fu_148 : b_copy_2_3_9_fu_806_p3);

assign b_copy_2_3_15_fu_821_p3 = ((sel_tmp9_fu_630_p2[0:0] === 1'b1) ? b_copy_2_3_19_reg_1581 : b_copy_2_3_11_fu_144);

assign b_copy_2_3_16_fu_935_p3 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1453[0:0] === 1'b1) ? b_copy_2_3_7_fu_798_p3 : b_copy_2_3_12_fu_152);

assign b_copy_2_3_17_fu_942_p3 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1453[0:0] === 1'b1) ? b_copy_2_3_14_fu_813_p3 : b_copy_2_3_8_fu_148);

assign b_copy_2_3_18_fu_949_p3 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1453[0:0] === 1'b1) ? b_copy_2_3_15_fu_821_p3 : b_copy_2_3_11_fu_144);

assign b_copy_2_3_2_fu_775_p3 = ((sel_tmp9_fu_630_p2[0:0] === 1'b1) ? b_copy_2_3_1_fu_156 : b_copy_2_3_4_fu_767_p3);

assign b_copy_2_3_3_fu_928_p3 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1453[0:0] === 1'b1) ? b_copy_2_3_2_fu_775_p3 : b_copy_2_3_1_fu_156);

assign b_copy_2_3_4_fu_767_p3 = ((sel_tmp7_fu_617_p2[0:0] === 1'b1) ? b_copy_2_3_1_fu_156 : b_copy_2_3_fu_760_p3);

assign b_copy_2_3_5_fu_783_p3 = ((sel_tmp5_fu_605_p2[0:0] === 1'b1) ? b_copy_2_3_19_reg_1581 : b_copy_2_3_12_fu_152);

assign b_copy_2_3_6_fu_790_p3 = ((sel_tmp7_fu_617_p2[0:0] === 1'b1) ? b_copy_2_3_12_fu_152 : b_copy_2_3_5_fu_783_p3);

assign b_copy_2_3_7_fu_798_p3 = ((sel_tmp9_fu_630_p2[0:0] === 1'b1) ? b_copy_2_3_12_fu_152 : b_copy_2_3_6_fu_790_p3);

assign b_copy_2_3_9_fu_806_p3 = ((sel_tmp7_fu_617_p2[0:0] === 1'b1) ? b_copy_2_3_19_reg_1581 : b_copy_2_3_8_fu_148);

assign b_copy_2_3_fu_760_p3 = ((sel_tmp5_fu_605_p2[0:0] === 1'b1) ? b_copy_2_3_1_fu_156 : b_copy_2_3_19_reg_1581);

assign b_copy_3_3_14_fu_884_p3 = ((sel_tmp9_fu_630_p2[0:0] === 1'b1) ? b_copy_3_3_8_fu_164 : b_copy_3_3_9_fu_876_p3);

assign b_copy_3_3_15_fu_892_p3 = ((sel_tmp9_fu_630_p2[0:0] === 1'b1) ? a_2_Dout_A : b_copy_3_3_11_fu_160);

assign b_copy_3_3_16_fu_907_p3 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1453[0:0] === 1'b1) ? b_copy_3_3_7_fu_868_p3 : b_copy_3_3_12_fu_168);

assign b_copy_3_3_17_fu_914_p3 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1453[0:0] === 1'b1) ? b_copy_3_3_14_fu_884_p3 : b_copy_3_3_8_fu_164);

assign b_copy_3_3_18_fu_921_p3 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1453[0:0] === 1'b1) ? b_copy_3_3_15_fu_892_p3 : b_copy_3_3_11_fu_160);

assign b_copy_3_3_2_fu_844_p3 = ((sel_tmp9_fu_630_p2[0:0] === 1'b1) ? b_copy_3_3_1_fu_172 : b_copy_3_3_4_fu_836_p3);

assign b_copy_3_3_3_fu_900_p3 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1453[0:0] === 1'b1) ? b_copy_3_3_2_fu_844_p3 : b_copy_3_3_1_fu_172);

assign b_copy_3_3_4_fu_836_p3 = ((sel_tmp7_fu_617_p2[0:0] === 1'b1) ? b_copy_3_3_1_fu_172 : b_copy_3_3_fu_828_p3);

assign b_copy_3_3_5_fu_852_p3 = ((sel_tmp5_fu_605_p2[0:0] === 1'b1) ? a_2_Dout_A : b_copy_3_3_12_fu_168);

assign b_copy_3_3_6_fu_860_p3 = ((sel_tmp7_fu_617_p2[0:0] === 1'b1) ? b_copy_3_3_12_fu_168 : b_copy_3_3_5_fu_852_p3);

assign b_copy_3_3_7_fu_868_p3 = ((sel_tmp9_fu_630_p2[0:0] === 1'b1) ? b_copy_3_3_12_fu_168 : b_copy_3_3_6_fu_860_p3);

assign b_copy_3_3_9_fu_876_p3 = ((sel_tmp7_fu_617_p2[0:0] === 1'b1) ? a_2_Dout_A : b_copy_3_3_8_fu_164);

assign b_copy_3_3_fu_828_p3 = ((sel_tmp5_fu_605_p2[0:0] === 1'b1) ? b_copy_3_3_1_fu_172 : a_2_Dout_A);

assign exitcond_flatten_fu_380_p2 = ((indvar_flatten_phi_fu_307_p4 == ap_const_lv5_10) ? 1'b1 : 1'b0);

assign exitcond_fu_398_p2 = ((j_phi_fu_329_p4 == ap_const_lv3_4) ? 1'b1 : 1'b0);

assign grp_fu_1212_p1 = ((sel_tmp1_reg_1652[0:0] === 1'b1) ? reg_352 : a_row_0_1_fu_1198_p3);

assign grp_fu_1237_p1 = ((sel_tmp1_reg_1652[0:0] === 1'b1) ? a_row_1_reg_1670 : a_row_1_1_fu_1225_p3);

assign grp_fu_1281_p1 = ((sel_tmp1_reg_1652[0:0] === 1'b1) ? reg_352 : a_row_2_1_fu_1267_p3);

assign grp_fu_345_p3 = ((ap_pipeline_reg_pp0_iter1_tmp_3_mid2_reg_1480[0:0] === 1'b1) ? reg_337 : a_1_Dout_A);

assign grp_fu_426_p0 = ((exitcond_fu_398_p2[0:0] === 1'b1) ? i_1_fu_392_p2 : i_phi_fu_318_p4);

assign grp_fu_467_p0 = {{1'b1}, {newIndex1_mid2_v_v_reg_1473}};

assign grp_fu_467_p1 = ap_const_lv4_3;

assign i_1_fu_392_p2 = (ap_const_lv3_1 + i_phi_fu_318_p4);

assign indvar_flatten_next_fu_386_p2 = (indvar_flatten_phi_fu_307_p4 + ap_const_lv5_1);

assign j_1_fu_484_p2 = (j_mid2_fu_473_p3 + ap_const_lv3_1);

assign j_mid2_fu_473_p3 = ((exitcond_reg_1448[0:0] === 1'b1) ? ap_const_lv3_0 : j_reg_325);

assign newIndex1_mid2_v_v_fu_418_p3 = ((exitcond_fu_398_p2[0:0] === 1'b1) ? i_1_fu_392_p2 : i_phi_fu_318_p4);

assign sel_tmp1_fu_1174_p2 = (tmp_5_fu_1169_p2 & ap_pipeline_reg_pp0_iter1_tmp_3_mid2_reg_1480);

assign sel_tmp5_fu_605_p2 = ((tmp_22_reg_1505 == ap_const_lv2_2) ? 1'b1 : 1'b0);

assign sel_tmp7_fu_617_p2 = ((tmp_22_reg_1505 == ap_const_lv2_1) ? 1'b1 : 1'b0);

assign sel_tmp9_fu_630_p2 = ((tmp_22_reg_1505 == ap_const_lv2_0) ? 1'b1 : 1'b0);

assign sel_tmp_fu_1253_p3 = ((tmp_5_reg_1644[0:0] === 1'b1) ? a_1_Dout_A : a_row_3_1_fu_108);

assign tmp11_fu_1300_p2 = (tmp_11_2_reg_1711 + tmp_11_1_reg_1706);

assign tmp12_fu_1309_p2 = (tmp_11_3_reg_1716 + tmp_6_reg_1701);

assign tmp_10_fu_1051_p1 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1453[0:0] === 1'b1) ? b_copy_3_3_15_fu_892_p3 : b_copy_3_3_11_fu_160);

assign tmp_10_fu_1051_p2 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1453[0:0] === 1'b1) ? b_copy_3_3_14_fu_884_p3 : b_copy_3_3_8_fu_164);

assign tmp_10_fu_1051_p3 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1453[0:0] === 1'b1) ? b_copy_3_3_7_fu_868_p3 : b_copy_3_3_12_fu_168);

assign tmp_10_fu_1051_p4 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1453[0:0] === 1'b1) ? b_copy_3_3_2_fu_844_p3 : b_copy_3_3_1_fu_172);

assign tmp_11_fu_498_p1 = tmp_1_fu_490_p3;

assign tmp_12_3_fu_1313_p2 = (tmp11_reg_1721 + tmp12_fu_1309_p2);

assign tmp_12_fu_521_p2 = (tmp_1_reg_1521 | ap_const_lv5_1);

assign tmp_13_fu_526_p3 = {{ap_const_lv59_0}, {tmp_12_fu_521_p2}};

assign tmp_14_fu_591_p2 = (tmp_1_reg_1521 | ap_const_lv5_2);

assign tmp_15_fu_596_p3 = {{ap_const_lv59_0}, {tmp_14_fu_591_p2}};

assign tmp_16_fu_1144_p2 = (tmp_1_reg_1521 | ap_const_lv5_3);

assign tmp_17_fu_1149_p3 = {{ap_const_lv59_0}, {tmp_16_fu_1144_p2}};

assign tmp_18_fu_1158_p1 = newIndex3_mid2_v_reg_1604[2:0];

assign tmp_19_cast_fu_1161_p3 = {{tmp_18_fu_1158_p1}, {ap_const_lv2_0}};

assign tmp_19_fu_510_p2 = (ap_const_lv4_4 + tmp_8_cast_fu_507_p1);

assign tmp_1_fu_490_p3 = {{grp_fu_426_p2}, {ap_const_lv2_0}};

assign tmp_1_off_fu_368_p2 = (i_phi_fu_318_p4 + ap_const_lv3_2);

assign tmp_20_cast_fu_516_p1 = tmp_19_fu_510_p2;

assign tmp_20_fu_535_p3 = {{ap_const_lv61_1}, {j_mid2_reg_1496}};

assign tmp_21_fu_1182_p2 = (tmp_19_cast_fu_1161_p3 + tmp_8_cast6_fu_1179_p1);

assign tmp_22_cast_fu_1304_p1 = ap_pipeline_reg_pp0_iter2_tmp_21_reg_1660;

assign tmp_22_fu_480_p1 = j_mid2_fu_473_p3[1:0];

assign tmp_3_fu_362_p2 = ((i_phi_fu_318_p4 < ap_const_lv3_3) ? 1'b1 : 1'b0);

assign tmp_3_mid1_fu_432_p2 = ((i_1_fu_392_p2 < ap_const_lv3_3) ? 1'b1 : 1'b0);

assign tmp_3_mid2_fu_438_p3 = ((exitcond_fu_398_p2[0:0] === 1'b1) ? tmp_3_mid1_fu_432_p2 : tmp_3_fu_362_p2);

assign tmp_4_fu_1012_p1 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1453[0:0] === 1'b1) ? b_copy_0_3_15_fu_681_p3 : b_copy_0_3_11_fu_112);

assign tmp_4_fu_1012_p2 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1453[0:0] === 1'b1) ? b_copy_0_3_14_fu_673_p3 : b_copy_0_3_8_fu_116);

assign tmp_4_fu_1012_p3 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1453[0:0] === 1'b1) ? b_copy_0_3_7_fu_658_p3 : b_copy_0_3_12_fu_120);

assign tmp_4_fu_1012_p4 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1453[0:0] === 1'b1) ? b_copy_0_3_2_fu_635_p3 : b_copy_0_3_1_fu_124);

assign tmp_5_fu_1169_p2 = ((j_mid2_reg_1496 == ap_const_lv3_0) ? 1'b1 : 1'b0);

assign tmp_7_fu_1025_p1 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1453[0:0] === 1'b1) ? b_copy_1_3_15_fu_752_p3 : b_copy_1_3_11_fu_128);

assign tmp_7_fu_1025_p2 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1453[0:0] === 1'b1) ? b_copy_1_3_14_fu_744_p3 : b_copy_1_3_8_fu_132);

assign tmp_7_fu_1025_p3 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1453[0:0] === 1'b1) ? b_copy_1_3_7_fu_728_p3 : b_copy_1_3_12_fu_136);

assign tmp_7_fu_1025_p4 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1453[0:0] === 1'b1) ? b_copy_1_3_2_fu_704_p3 : b_copy_1_3_1_fu_140);

assign tmp_8_cast6_fu_1179_p1 = j_mid2_reg_1496;

assign tmp_8_cast_fu_507_p1 = j_mid2_reg_1496;

assign tmp_8_fu_503_p1 = j_mid2_reg_1496;

assign tmp_9_fu_1038_p1 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1453[0:0] === 1'b1) ? b_copy_2_3_15_fu_821_p3 : b_copy_2_3_11_fu_144);

assign tmp_9_fu_1038_p2 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1453[0:0] === 1'b1) ? b_copy_2_3_14_fu_813_p3 : b_copy_2_3_8_fu_148);

assign tmp_9_fu_1038_p3 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1453[0:0] === 1'b1) ? b_copy_2_3_7_fu_798_p3 : b_copy_2_3_12_fu_152);

assign tmp_9_fu_1038_p4 = ((ap_pipeline_reg_pp0_iter1_tmp_mid2_reg_1453[0:0] === 1'b1) ? b_copy_2_3_2_fu_775_p3 : b_copy_2_3_1_fu_156);

assign tmp_fu_356_p2 = ((i_phi_fu_318_p4 == ap_const_lv3_0) ? 1'b1 : 1'b0);

assign tmp_mid1_4_fu_446_p2 = ((i_phi_fu_318_p4 > ap_const_lv3_4) ? 1'b1 : 1'b0);

assign tmp_mid1_fu_404_p2 = ((i_1_fu_392_p2 == ap_const_lv3_0) ? 1'b1 : 1'b0);

assign tmp_mid2_5_fu_452_p3 = ((exitcond_fu_398_p2[0:0] === 1'b1) ? tmp_mid1_4_fu_446_p2 : tmp_s_fu_374_p2);

assign tmp_mid2_fu_410_p3 = ((exitcond_fu_398_p2[0:0] === 1'b1) ? tmp_mid1_fu_404_p2 : tmp_fu_356_p2);

assign tmp_s_fu_374_p2 = ((tmp_1_off_fu_368_p2 < ap_const_lv3_3) ? 1'b1 : 1'b0);

always @ (posedge ap_clk) begin
    tmp_1_reg_1521[1:0] <= 2'b00;
    tmp_11_reg_1528[1:0] <= 2'b00;
    tmp_11_reg_1528[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    tmp_20_cast_reg_1538[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    tmp_13_reg_1553[1:0] <= 2'b01;
    tmp_13_reg_1553[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    tmp_15_reg_1589[1:0] <= 2'b10;
    tmp_15_reg_1589[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    tmp_17_reg_1629[1:0] <= 2'b11;
    tmp_17_reg_1629[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
end

endmodule //matrixmul
