
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//rtcwake_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401a20 <.init>:
  401a20:	stp	x29, x30, [sp, #-16]!
  401a24:	mov	x29, sp
  401a28:	bl	401fc0 <ferror@plt+0x60>
  401a2c:	ldp	x29, x30, [sp], #16
  401a30:	ret

Disassembly of section .plt:

0000000000401a40 <memcpy@plt-0x20>:
  401a40:	stp	x16, x30, [sp, #-16]!
  401a44:	adrp	x16, 418000 <ferror@plt+0x160a0>
  401a48:	ldr	x17, [x16, #4088]
  401a4c:	add	x16, x16, #0xff8
  401a50:	br	x17
  401a54:	nop
  401a58:	nop
  401a5c:	nop

0000000000401a60 <memcpy@plt>:
  401a60:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401a64:	ldr	x17, [x16]
  401a68:	add	x16, x16, #0x0
  401a6c:	br	x17

0000000000401a70 <tcflush@plt>:
  401a70:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401a74:	ldr	x17, [x16, #8]
  401a78:	add	x16, x16, #0x8
  401a7c:	br	x17

0000000000401a80 <_exit@plt>:
  401a80:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401a84:	ldr	x17, [x16, #16]
  401a88:	add	x16, x16, #0x10
  401a8c:	br	x17

0000000000401a90 <strtoul@plt>:
  401a90:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401a94:	ldr	x17, [x16, #24]
  401a98:	add	x16, x16, #0x18
  401a9c:	br	x17

0000000000401aa0 <strlen@plt>:
  401aa0:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401aa4:	ldr	x17, [x16, #32]
  401aa8:	add	x16, x16, #0x20
  401aac:	br	x17

0000000000401ab0 <fputs@plt>:
  401ab0:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401ab4:	ldr	x17, [x16, #40]
  401ab8:	add	x16, x16, #0x28
  401abc:	br	x17

0000000000401ac0 <exit@plt>:
  401ac0:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401ac4:	ldr	x17, [x16, #48]
  401ac8:	add	x16, x16, #0x30
  401acc:	br	x17

0000000000401ad0 <dup@plt>:
  401ad0:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401ad4:	ldr	x17, [x16, #56]
  401ad8:	add	x16, x16, #0x38
  401adc:	br	x17

0000000000401ae0 <strtoll@plt>:
  401ae0:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401ae4:	ldr	x17, [x16, #64]
  401ae8:	add	x16, x16, #0x40
  401aec:	br	x17

0000000000401af0 <strtod@plt>:
  401af0:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401af4:	ldr	x17, [x16, #72]
  401af8:	add	x16, x16, #0x48
  401afc:	br	x17

0000000000401b00 <localtime_r@plt>:
  401b00:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401b04:	ldr	x17, [x16, #80]
  401b08:	add	x16, x16, #0x50
  401b0c:	br	x17

0000000000401b10 <setenv@plt>:
  401b10:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401b14:	ldr	x17, [x16, #88]
  401b18:	add	x16, x16, #0x58
  401b1c:	br	x17

0000000000401b20 <fgets_unlocked@plt>:
  401b20:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401b24:	ldr	x17, [x16, #96]
  401b28:	add	x16, x16, #0x60
  401b2c:	br	x17

0000000000401b30 <putc@plt>:
  401b30:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401b34:	ldr	x17, [x16, #104]
  401b38:	add	x16, x16, #0x68
  401b3c:	br	x17

0000000000401b40 <strftime@plt>:
  401b40:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401b44:	ldr	x17, [x16, #112]
  401b48:	add	x16, x16, #0x70
  401b4c:	br	x17

0000000000401b50 <__cxa_atexit@plt>:
  401b50:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401b54:	ldr	x17, [x16, #120]
  401b58:	add	x16, x16, #0x78
  401b5c:	br	x17

0000000000401b60 <fputc@plt>:
  401b60:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401b64:	ldr	x17, [x16, #128]
  401b68:	add	x16, x16, #0x80
  401b6c:	br	x17

0000000000401b70 <ctime@plt>:
  401b70:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401b74:	ldr	x17, [x16, #136]
  401b78:	add	x16, x16, #0x88
  401b7c:	br	x17

0000000000401b80 <strptime@plt>:
  401b80:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401b84:	ldr	x17, [x16, #144]
  401b88:	add	x16, x16, #0x90
  401b8c:	br	x17

0000000000401b90 <__fpending@plt>:
  401b90:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401b94:	ldr	x17, [x16, #152]
  401b98:	add	x16, x16, #0x98
  401b9c:	br	x17

0000000000401ba0 <snprintf@plt>:
  401ba0:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401ba4:	ldr	x17, [x16, #160]
  401ba8:	add	x16, x16, #0xa0
  401bac:	br	x17

0000000000401bb0 <localeconv@plt>:
  401bb0:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401bb4:	ldr	x17, [x16, #168]
  401bb8:	add	x16, x16, #0xa8
  401bbc:	br	x17

0000000000401bc0 <stpcpy@plt>:
  401bc0:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401bc4:	ldr	x17, [x16, #176]
  401bc8:	add	x16, x16, #0xb0
  401bcc:	br	x17

0000000000401bd0 <fileno@plt>:
  401bd0:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401bd4:	ldr	x17, [x16, #184]
  401bd8:	add	x16, x16, #0xb8
  401bdc:	br	x17

0000000000401be0 <localtime@plt>:
  401be0:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401be4:	ldr	x17, [x16, #192]
  401be8:	add	x16, x16, #0xc0
  401bec:	br	x17

0000000000401bf0 <fclose@plt>:
  401bf0:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401bf4:	ldr	x17, [x16, #200]
  401bf8:	add	x16, x16, #0xc8
  401bfc:	br	x17

0000000000401c00 <fopen@plt>:
  401c00:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401c04:	ldr	x17, [x16, #208]
  401c08:	add	x16, x16, #0xd0
  401c0c:	br	x17

0000000000401c10 <time@plt>:
  401c10:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401c14:	ldr	x17, [x16, #216]
  401c18:	add	x16, x16, #0xd8
  401c1c:	br	x17

0000000000401c20 <malloc@plt>:
  401c20:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401c24:	ldr	x17, [x16, #224]
  401c28:	add	x16, x16, #0xe0
  401c2c:	br	x17

0000000000401c30 <open@plt>:
  401c30:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401c34:	ldr	x17, [x16, #232]
  401c38:	add	x16, x16, #0xe8
  401c3c:	br	x17

0000000000401c40 <poll@plt>:
  401c40:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401c44:	ldr	x17, [x16, #240]
  401c48:	add	x16, x16, #0xf0
  401c4c:	br	x17

0000000000401c50 <tzset@plt>:
  401c50:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401c54:	ldr	x17, [x16, #248]
  401c58:	add	x16, x16, #0xf8
  401c5c:	br	x17

0000000000401c60 <__strtol_internal@plt>:
  401c60:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401c64:	ldr	x17, [x16, #256]
  401c68:	add	x16, x16, #0x100
  401c6c:	br	x17

0000000000401c70 <strncmp@plt>:
  401c70:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401c74:	ldr	x17, [x16, #264]
  401c78:	add	x16, x16, #0x108
  401c7c:	br	x17

0000000000401c80 <bindtextdomain@plt>:
  401c80:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401c84:	ldr	x17, [x16, #272]
  401c88:	add	x16, x16, #0x110
  401c8c:	br	x17

0000000000401c90 <__libc_start_main@plt>:
  401c90:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401c94:	ldr	x17, [x16, #280]
  401c98:	add	x16, x16, #0x118
  401c9c:	br	x17

0000000000401ca0 <fgetc@plt>:
  401ca0:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401ca4:	ldr	x17, [x16, #288]
  401ca8:	add	x16, x16, #0x120
  401cac:	br	x17

0000000000401cb0 <gettimeofday@plt>:
  401cb0:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401cb4:	ldr	x17, [x16, #296]
  401cb8:	add	x16, x16, #0x128
  401cbc:	br	x17

0000000000401cc0 <gmtime_r@plt>:
  401cc0:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401cc4:	ldr	x17, [x16, #304]
  401cc8:	add	x16, x16, #0x130
  401ccc:	br	x17

0000000000401cd0 <__strtoul_internal@plt>:
  401cd0:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401cd4:	ldr	x17, [x16, #312]
  401cd8:	add	x16, x16, #0x138
  401cdc:	br	x17

0000000000401ce0 <execv@plt>:
  401ce0:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401ce4:	ldr	x17, [x16, #320]
  401ce8:	add	x16, x16, #0x140
  401cec:	br	x17

0000000000401cf0 <gmtime@plt>:
  401cf0:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401cf4:	ldr	x17, [x16, #328]
  401cf8:	add	x16, x16, #0x148
  401cfc:	br	x17

0000000000401d00 <realloc@plt>:
  401d00:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401d04:	ldr	x17, [x16, #336]
  401d08:	add	x16, x16, #0x150
  401d0c:	br	x17

0000000000401d10 <strdup@plt>:
  401d10:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401d14:	ldr	x17, [x16, #344]
  401d18:	add	x16, x16, #0x158
  401d1c:	br	x17

0000000000401d20 <close@plt>:
  401d20:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401d24:	ldr	x17, [x16, #352]
  401d28:	add	x16, x16, #0x160
  401d2c:	br	x17

0000000000401d30 <__gmon_start__@plt>:
  401d30:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401d34:	ldr	x17, [x16, #360]
  401d38:	add	x16, x16, #0x168
  401d3c:	br	x17

0000000000401d40 <mktime@plt>:
  401d40:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401d44:	ldr	x17, [x16, #368]
  401d48:	add	x16, x16, #0x170
  401d4c:	br	x17

0000000000401d50 <abort@plt>:
  401d50:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401d54:	ldr	x17, [x16, #376]
  401d58:	add	x16, x16, #0x178
  401d5c:	br	x17

0000000000401d60 <access@plt>:
  401d60:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401d64:	ldr	x17, [x16, #384]
  401d68:	add	x16, x16, #0x180
  401d6c:	br	x17

0000000000401d70 <textdomain@plt>:
  401d70:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401d74:	ldr	x17, [x16, #392]
  401d78:	add	x16, x16, #0x188
  401d7c:	br	x17

0000000000401d80 <getopt_long@plt>:
  401d80:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401d84:	ldr	x17, [x16, #400]
  401d88:	add	x16, x16, #0x190
  401d8c:	br	x17

0000000000401d90 <strcmp@plt>:
  401d90:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401d94:	ldr	x17, [x16, #408]
  401d98:	add	x16, x16, #0x198
  401d9c:	br	x17

0000000000401da0 <warn@plt>:
  401da0:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401da4:	ldr	x17, [x16, #416]
  401da8:	add	x16, x16, #0x1a0
  401dac:	br	x17

0000000000401db0 <__ctype_b_loc@plt>:
  401db0:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401db4:	ldr	x17, [x16, #424]
  401db8:	add	x16, x16, #0x1a8
  401dbc:	br	x17

0000000000401dc0 <strtol@plt>:
  401dc0:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401dc4:	ldr	x17, [x16, #432]
  401dc8:	add	x16, x16, #0x1b0
  401dcc:	br	x17

0000000000401dd0 <free@plt>:
  401dd0:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401dd4:	ldr	x17, [x16, #440]
  401dd8:	add	x16, x16, #0x1b8
  401ddc:	br	x17

0000000000401de0 <sync@plt>:
  401de0:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401de4:	ldr	x17, [x16, #448]
  401de8:	add	x16, x16, #0x1c0
  401dec:	br	x17

0000000000401df0 <strncasecmp@plt>:
  401df0:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401df4:	ldr	x17, [x16, #456]
  401df8:	add	x16, x16, #0x1c8
  401dfc:	br	x17

0000000000401e00 <nanosleep@plt>:
  401e00:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401e04:	ldr	x17, [x16, #464]
  401e08:	add	x16, x16, #0x1d0
  401e0c:	br	x17

0000000000401e10 <vasprintf@plt>:
  401e10:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401e14:	ldr	x17, [x16, #472]
  401e18:	add	x16, x16, #0x1d8
  401e1c:	br	x17

0000000000401e20 <strndup@plt>:
  401e20:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401e24:	ldr	x17, [x16, #480]
  401e28:	add	x16, x16, #0x1e0
  401e2c:	br	x17

0000000000401e30 <strspn@plt>:
  401e30:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401e34:	ldr	x17, [x16, #488]
  401e38:	add	x16, x16, #0x1e8
  401e3c:	br	x17

0000000000401e40 <strchr@plt>:
  401e40:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401e44:	ldr	x17, [x16, #496]
  401e48:	add	x16, x16, #0x1f0
  401e4c:	br	x17

0000000000401e50 <fflush@plt>:
  401e50:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401e54:	ldr	x17, [x16, #504]
  401e58:	add	x16, x16, #0x1f8
  401e5c:	br	x17

0000000000401e60 <warnx@plt>:
  401e60:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401e64:	ldr	x17, [x16, #512]
  401e68:	add	x16, x16, #0x200
  401e6c:	br	x17

0000000000401e70 <read@plt>:
  401e70:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401e74:	ldr	x17, [x16, #520]
  401e78:	add	x16, x16, #0x208
  401e7c:	br	x17

0000000000401e80 <memchr@plt>:
  401e80:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401e84:	ldr	x17, [x16, #528]
  401e88:	add	x16, x16, #0x210
  401e8c:	br	x17

0000000000401e90 <isatty@plt>:
  401e90:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401e94:	ldr	x17, [x16, #536]
  401e98:	add	x16, x16, #0x218
  401e9c:	br	x17

0000000000401ea0 <asctime@plt>:
  401ea0:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401ea4:	ldr	x17, [x16, #544]
  401ea8:	add	x16, x16, #0x220
  401eac:	br	x17

0000000000401eb0 <dcgettext@plt>:
  401eb0:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401eb4:	ldr	x17, [x16, #552]
  401eb8:	add	x16, x16, #0x228
  401ebc:	br	x17

0000000000401ec0 <errx@plt>:
  401ec0:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401ec4:	ldr	x17, [x16, #560]
  401ec8:	add	x16, x16, #0x230
  401ecc:	br	x17

0000000000401ed0 <strcspn@plt>:
  401ed0:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401ed4:	ldr	x17, [x16, #568]
  401ed8:	add	x16, x16, #0x238
  401edc:	br	x17

0000000000401ee0 <printf@plt>:
  401ee0:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401ee4:	ldr	x17, [x16, #576]
  401ee8:	add	x16, x16, #0x240
  401eec:	br	x17

0000000000401ef0 <__assert_fail@plt>:
  401ef0:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401ef4:	ldr	x17, [x16, #584]
  401ef8:	add	x16, x16, #0x248
  401efc:	br	x17

0000000000401f00 <__errno_location@plt>:
  401f00:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401f04:	ldr	x17, [x16, #592]
  401f08:	add	x16, x16, #0x250
  401f0c:	br	x17

0000000000401f10 <fprintf@plt>:
  401f10:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401f14:	ldr	x17, [x16, #600]
  401f18:	add	x16, x16, #0x258
  401f1c:	br	x17

0000000000401f20 <fgets@plt>:
  401f20:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401f24:	ldr	x17, [x16, #608]
  401f28:	add	x16, x16, #0x260
  401f2c:	br	x17

0000000000401f30 <err@plt>:
  401f30:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401f34:	ldr	x17, [x16, #616]
  401f38:	add	x16, x16, #0x268
  401f3c:	br	x17

0000000000401f40 <ioctl@plt>:
  401f40:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401f44:	ldr	x17, [x16, #624]
  401f48:	add	x16, x16, #0x270
  401f4c:	br	x17

0000000000401f50 <setlocale@plt>:
  401f50:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401f54:	ldr	x17, [x16, #632]
  401f58:	add	x16, x16, #0x278
  401f5c:	br	x17

0000000000401f60 <ferror@plt>:
  401f60:	adrp	x16, 419000 <ferror@plt+0x170a0>
  401f64:	ldr	x17, [x16, #640]
  401f68:	add	x16, x16, #0x280
  401f6c:	br	x17

Disassembly of section .text:

0000000000401f70 <.text>:
  401f70:	mov	x29, #0x0                   	// #0
  401f74:	mov	x30, #0x0                   	// #0
  401f78:	mov	x5, x0
  401f7c:	ldr	x1, [sp]
  401f80:	add	x2, sp, #0x8
  401f84:	mov	x6, sp
  401f88:	movz	x0, #0x0, lsl #48
  401f8c:	movk	x0, #0x0, lsl #32
  401f90:	movk	x0, #0x40, lsl #16
  401f94:	movk	x0, #0x207c
  401f98:	movz	x3, #0x0, lsl #48
  401f9c:	movk	x3, #0x0, lsl #32
  401fa0:	movk	x3, #0x40, lsl #16
  401fa4:	movk	x3, #0x72c0
  401fa8:	movz	x4, #0x0, lsl #48
  401fac:	movk	x4, #0x0, lsl #32
  401fb0:	movk	x4, #0x40, lsl #16
  401fb4:	movk	x4, #0x7340
  401fb8:	bl	401c90 <__libc_start_main@plt>
  401fbc:	bl	401d50 <abort@plt>
  401fc0:	adrp	x0, 418000 <ferror@plt+0x160a0>
  401fc4:	ldr	x0, [x0, #4064]
  401fc8:	cbz	x0, 401fd0 <ferror@plt+0x70>
  401fcc:	b	401d30 <__gmon_start__@plt>
  401fd0:	ret
  401fd4:	nop
  401fd8:	adrp	x0, 419000 <ferror@plt+0x170a0>
  401fdc:	add	x0, x0, #0x2a0
  401fe0:	adrp	x1, 419000 <ferror@plt+0x170a0>
  401fe4:	add	x1, x1, #0x2a0
  401fe8:	cmp	x1, x0
  401fec:	b.eq	402004 <ferror@plt+0xa4>  // b.none
  401ff0:	adrp	x1, 407000 <ferror@plt+0x50a0>
  401ff4:	ldr	x1, [x1, #888]
  401ff8:	cbz	x1, 402004 <ferror@plt+0xa4>
  401ffc:	mov	x16, x1
  402000:	br	x16
  402004:	ret
  402008:	adrp	x0, 419000 <ferror@plt+0x170a0>
  40200c:	add	x0, x0, #0x2a0
  402010:	adrp	x1, 419000 <ferror@plt+0x170a0>
  402014:	add	x1, x1, #0x2a0
  402018:	sub	x1, x1, x0
  40201c:	lsr	x2, x1, #63
  402020:	add	x1, x2, x1, asr #3
  402024:	cmp	xzr, x1, asr #1
  402028:	asr	x1, x1, #1
  40202c:	b.eq	402044 <ferror@plt+0xe4>  // b.none
  402030:	adrp	x2, 407000 <ferror@plt+0x50a0>
  402034:	ldr	x2, [x2, #896]
  402038:	cbz	x2, 402044 <ferror@plt+0xe4>
  40203c:	mov	x16, x2
  402040:	br	x16
  402044:	ret
  402048:	stp	x29, x30, [sp, #-32]!
  40204c:	mov	x29, sp
  402050:	str	x19, [sp, #16]
  402054:	adrp	x19, 419000 <ferror@plt+0x170a0>
  402058:	ldrb	w0, [x19, #736]
  40205c:	cbnz	w0, 40206c <ferror@plt+0x10c>
  402060:	bl	401fd8 <ferror@plt+0x78>
  402064:	mov	w0, #0x1                   	// #1
  402068:	strb	w0, [x19, #736]
  40206c:	ldr	x19, [sp, #16]
  402070:	ldp	x29, x30, [sp], #32
  402074:	ret
  402078:	b	402008 <ferror@plt+0xa8>
  40207c:	stp	x29, x30, [sp, #-96]!
  402080:	stp	x28, x27, [sp, #16]
  402084:	stp	x26, x25, [sp, #32]
  402088:	stp	x24, x23, [sp, #48]
  40208c:	stp	x22, x21, [sp, #64]
  402090:	stp	x20, x19, [sp, #80]
  402094:	mov	x29, sp
  402098:	sub	sp, sp, #0x1a0
  40209c:	mov	x19, x1
  4020a0:	adrp	x8, 407000 <ferror@plt+0x50a0>
  4020a4:	adrp	x9, 407000 <ferror@plt+0x50a0>
  4020a8:	adrp	x1, 407000 <ferror@plt+0x50a0>
  4020ac:	mov	w22, w0
  4020b0:	movi	v0.2d, #0x0
  4020b4:	add	x8, x8, #0x760
  4020b8:	add	x9, x9, #0x768
  4020bc:	add	x1, x1, #0xbc9
  4020c0:	mov	w0, #0x6                   	// #6
  4020c4:	stp	xzr, x8, [sp, #32]
  4020c8:	str	wzr, [sp, #24]
  4020cc:	stp	q0, q0, [sp, #48]
  4020d0:	stur	q0, [sp, #80]
  4020d4:	str	x9, [sp, #56]
  4020d8:	str	xzr, [sp, #16]
  4020dc:	bl	401f50 <setlocale@plt>
  4020e0:	adrp	x20, 407000 <ferror@plt+0x50a0>
  4020e4:	add	x20, x20, #0x7cf
  4020e8:	adrp	x1, 407000 <ferror@plt+0x50a0>
  4020ec:	add	x1, x1, #0x7da
  4020f0:	mov	x0, x20
  4020f4:	bl	401c80 <bindtextdomain@plt>
  4020f8:	mov	x0, x20
  4020fc:	bl	401d70 <textdomain@plt>
  402100:	adrp	x0, 403000 <ferror@plt+0x10a0>
  402104:	add	x0, x0, #0x848
  402108:	bl	407348 <ferror@plt+0x53e8>
  40210c:	adrp	x2, 407000 <ferror@plt+0x50a0>
  402110:	adrp	x3, 407000 <ferror@plt+0x50a0>
  402114:	add	x2, x2, #0x7ec
  402118:	add	x3, x3, #0x4c0
  40211c:	mov	w0, w22
  402120:	mov	x1, x19
  402124:	mov	x4, xzr
  402128:	bl	401d80 <getopt_long@plt>
  40212c:	cmn	w0, #0x1
  402130:	b.eq	4025a4 <ferror@plt+0x644>  // b.none
  402134:	adrp	x8, 407000 <ferror@plt+0x50a0>
  402138:	adrp	x25, 407000 <ferror@plt+0x50a0>
  40213c:	adrp	x23, 407000 <ferror@plt+0x50a0>
  402140:	adrp	x24, 407000 <ferror@plt+0x50a0>
  402144:	adrp	x20, 407000 <ferror@plt+0x50a0>
  402148:	mov	w21, wzr
  40214c:	add	x8, x8, #0x781
  402150:	mov	w28, #0x5                   	// #5
  402154:	add	x25, x25, #0x432
  402158:	add	x23, x23, #0x7ec
  40215c:	add	x24, x24, #0x4c0
  402160:	add	x20, x20, #0x6a0
  402164:	add	x26, sp, #0x10
  402168:	str	x8, [sp]
  40216c:	b	4021bc <ferror@plt+0x25c>
  402170:	adrp	x8, 419000 <ferror@plt+0x170a0>
  402174:	ldr	x21, [x8, #680]
  402178:	adrp	x1, 407000 <ferror@plt+0x50a0>
  40217c:	mov	w2, #0x5                   	// #5
  402180:	mov	x0, xzr
  402184:	add	x1, x1, #0x81e
  402188:	bl	401eb0 <dcgettext@plt>
  40218c:	mov	x1, x0
  402190:	mov	x0, x21
  402194:	bl	4042d4 <ferror@plt+0x2374>
  402198:	mov	w21, w0
  40219c:	mov	w0, w22
  4021a0:	mov	x1, x19
  4021a4:	mov	x2, x23
  4021a8:	mov	x3, x24
  4021ac:	mov	x4, xzr
  4021b0:	bl	401d80 <getopt_long@plt>
  4021b4:	cmn	w0, #0x1
  4021b8:	b.eq	4026f4 <ferror@plt+0x794>  // b.none
  4021bc:	cmp	w0, #0x61
  4021c0:	b.ge	4021f0 <ferror@plt+0x290>  // b.tcont
  4021c4:	sub	w8, w0, #0x41
  4021c8:	cmp	w8, #0x40
  4021cc:	b.hi	4033d0 <ferror@plt+0x1470>  // b.pmore
  4021d0:	adr	x9, 402170 <ferror@plt+0x210>
  4021d4:	ldrh	w10, [x25, x8, lsl #1]
  4021d8:	add	x9, x9, x10, lsl #2
  4021dc:	br	x9
  4021e0:	adrp	x8, 419000 <ferror@plt+0x170a0>
  4021e4:	ldr	x8, [x8, #680]
  4021e8:	str	x8, [sp, #56]
  4021ec:	b	40219c <ferror@plt+0x23c>
  4021f0:	mov	x8, xzr
  4021f4:	mov	w9, #0x61                  	// #97
  4021f8:	mov	x27, x20
  4021fc:	cbz	w9, 40223c <ferror@plt+0x2dc>
  402200:	cmp	w9, w0
  402204:	b.gt	40223c <ferror@plt+0x2dc>
  402208:	mov	w10, #0x4                   	// #4
  40220c:	cmp	w9, w0
  402210:	b.eq	40222c <ferror@plt+0x2cc>  // b.none
  402214:	ldr	w9, [x27, x10]
  402218:	cbz	w9, 40223c <ferror@plt+0x2dc>
  40221c:	cmp	w9, w0
  402220:	add	x10, x10, #0x4
  402224:	b.le	40220c <ferror@plt+0x2ac>
  402228:	b	40223c <ferror@plt+0x2dc>
  40222c:	ldr	w9, [x26, x8, lsl #2]
  402230:	cbz	w9, 40225c <ferror@plt+0x2fc>
  402234:	cmp	w9, w0
  402238:	b.ne	40326c <ferror@plt+0x130c>  // b.any
  40223c:	add	x8, x8, #0x1
  402240:	lsl	x9, x8, #6
  402244:	ldr	w9, [x20, x9]
  402248:	cbz	w9, 4021c4 <ferror@plt+0x264>
  40224c:	cmp	w9, w0
  402250:	add	x27, x27, #0x40
  402254:	b.le	4021fc <ferror@plt+0x29c>
  402258:	b	4021c4 <ferror@plt+0x264>
  40225c:	str	w0, [x26, x8, lsl #2]
  402260:	add	x8, x8, #0x1
  402264:	lsl	x9, x8, #6
  402268:	ldr	w9, [x20, x9]
  40226c:	cbnz	w9, 40224c <ferror@plt+0x2ec>
  402270:	b	4021c4 <ferror@plt+0x264>
  402274:	mov	w8, #0x1                   	// #1
  402278:	str	w8, [sp, #64]
  40227c:	b	40219c <ferror@plt+0x23c>
  402280:	mov	w8, #0x2                   	// #2
  402284:	str	w8, [sp, #64]
  402288:	b	40219c <ferror@plt+0x23c>
  40228c:	adrp	x8, 419000 <ferror@plt+0x170a0>
  402290:	ldr	x0, [x8, #680]
  402294:	add	x1, sp, #0x60
  402298:	bl	4055d4 <ferror@plt+0x3674>
  40229c:	tbnz	w0, #31, 40343c <ferror@plt+0x14dc>
  4022a0:	ldr	x8, [sp, #96]
  4022a4:	mov	x9, #0x34db                	// #13531
  4022a8:	movk	x9, #0xd7b6, lsl #16
  4022ac:	movk	x9, #0xde82, lsl #32
  4022b0:	movk	x9, #0x431b, lsl #48
  4022b4:	umulh	x8, x8, x9
  4022b8:	lsr	x8, x8, #18
  4022bc:	str	x8, [sp, #32]
  4022c0:	b	40219c <ferror@plt+0x23c>
  4022c4:	str	wzr, [sp, #64]
  4022c8:	b	40219c <ferror@plt+0x23c>
  4022cc:	adrp	x8, 419000 <ferror@plt+0x170a0>
  4022d0:	ldr	x8, [x8, #680]
  4022d4:	str	x8, [sp]
  4022d8:	b	40219c <ferror@plt+0x23c>
  4022dc:	adrp	x9, 419000 <ferror@plt+0x170a0>
  4022e0:	ldr	x8, [sp, #48]
  4022e4:	ldr	x28, [x9, #680]
  4022e8:	cbz	x8, 402364 <ferror@plt+0x404>
  4022ec:	ldr	x1, [x8]
  4022f0:	cbz	x1, 4023f4 <ferror@plt+0x494>
  4022f4:	add	x27, x8, #0x8
  4022f8:	mov	x0, x28
  4022fc:	bl	401d90 <strcmp@plt>
  402300:	cbz	w0, 4023e4 <ferror@plt+0x484>
  402304:	ldr	x1, [x27], #8
  402308:	cbnz	x1, 4022f8 <ferror@plt+0x398>
  40230c:	b	4023f4 <ferror@plt+0x494>
  402310:	ldrb	w8, [sp, #88]
  402314:	orr	w8, w8, #0x2
  402318:	strb	w8, [sp, #88]
  40231c:	b	40219c <ferror@plt+0x23c>
  402320:	adrp	x8, 419000 <ferror@plt+0x170a0>
  402324:	ldr	x27, [x8, #680]
  402328:	adrp	x1, 407000 <ferror@plt+0x50a0>
  40232c:	mov	w2, #0x5                   	// #5
  402330:	mov	x0, xzr
  402334:	add	x1, x1, #0x837
  402338:	bl	401eb0 <dcgettext@plt>
  40233c:	mov	x1, x0
  402340:	mov	x0, x27
  402344:	bl	4042d4 <ferror@plt+0x2374>
  402348:	mov	w8, w0
  40234c:	str	x8, [sp, #32]
  402350:	b	40219c <ferror@plt+0x23c>
  402354:	ldrb	w8, [sp, #88]
  402358:	orr	w8, w8, #0x1
  40235c:	strb	w8, [sp, #88]
  402360:	b	40219c <ferror@plt+0x23c>
  402364:	adrp	x0, 407000 <ferror@plt+0x50a0>
  402368:	movi	v0.2d, #0x0
  40236c:	add	x0, x0, #0xbb2
  402370:	mov	w1, wzr
  402374:	stp	q0, q0, [sp, #320]
  402378:	stp	q0, q0, [sp, #288]
  40237c:	stp	q0, q0, [sp, #256]
  402380:	stp	q0, q0, [sp, #224]
  402384:	stp	q0, q0, [sp, #192]
  402388:	stp	q0, q0, [sp, #160]
  40238c:	stp	q0, q0, [sp, #128]
  402390:	stp	q0, q0, [sp, #96]
  402394:	bl	401c30 <open@plt>
  402398:	tbnz	w0, #31, 4023f4 <ferror@plt+0x494>
  40239c:	add	x1, sp, #0x60
  4023a0:	mov	w2, #0xff                  	// #255
  4023a4:	mov	w27, w0
  4023a8:	bl	401e70 <read@plt>
  4023ac:	cmp	x0, #0x1
  4023b0:	b.lt	4023ec <ferror@plt+0x48c>  // b.tstop
  4023b4:	add	x8, sp, #0x60
  4023b8:	adrp	x1, 407000 <ferror@plt+0x50a0>
  4023bc:	strb	wzr, [x8, x0]
  4023c0:	add	x0, sp, #0x60
  4023c4:	add	x1, x1, #0xbc7
  4023c8:	bl	406a1c <ferror@plt+0x4abc>
  4023cc:	str	x0, [sp, #48]
  4023d0:	mov	w0, w27
  4023d4:	bl	401d20 <close@plt>
  4023d8:	ldr	x8, [sp, #48]
  4023dc:	cbnz	x8, 4022ec <ferror@plt+0x38c>
  4023e0:	b	4023f4 <ferror@plt+0x494>
  4023e4:	mov	w28, #0x5                   	// #5
  4023e8:	b	40247c <ferror@plt+0x51c>
  4023ec:	mov	w0, w27
  4023f0:	bl	401d20 <close@plt>
  4023f4:	adrp	x1, 407000 <ferror@plt+0x50a0>
  4023f8:	mov	x0, x28
  4023fc:	add	x1, x1, #0xa1f
  402400:	bl	401d90 <strcmp@plt>
  402404:	cbz	w0, 402460 <ferror@plt+0x500>
  402408:	adrp	x1, 407000 <ferror@plt+0x50a0>
  40240c:	mov	x0, x28
  402410:	add	x1, x1, #0xbca
  402414:	bl	401d90 <strcmp@plt>
  402418:	cbz	w0, 402468 <ferror@plt+0x508>
  40241c:	adrp	x1, 408000 <ferror@plt+0x60a0>
  402420:	mov	x0, x28
  402424:	add	x1, x1, #0x197
  402428:	bl	401d90 <strcmp@plt>
  40242c:	cbz	w0, 402470 <ferror@plt+0x510>
  402430:	adrp	x1, 407000 <ferror@plt+0x50a0>
  402434:	mov	x0, x28
  402438:	add	x1, x1, #0xbcd
  40243c:	bl	401d90 <strcmp@plt>
  402440:	cbz	w0, 402478 <ferror@plt+0x518>
  402444:	adrp	x1, 407000 <ferror@plt+0x50a0>
  402448:	mov	x0, x28
  40244c:	add	x1, x1, #0xbd5
  402450:	bl	401d90 <strcmp@plt>
  402454:	cbnz	w0, 403448 <ferror@plt+0x14e8>
  402458:	mov	w28, #0x4                   	// #4
  40245c:	b	40247c <ferror@plt+0x51c>
  402460:	mov	w28, wzr
  402464:	b	40247c <ferror@plt+0x51c>
  402468:	mov	w28, #0x1                   	// #1
  40246c:	b	40247c <ferror@plt+0x51c>
  402470:	mov	w28, #0x2                   	// #2
  402474:	b	40247c <ferror@plt+0x51c>
  402478:	mov	w28, #0x3                   	// #3
  40247c:	adrp	x8, 419000 <ferror@plt+0x170a0>
  402480:	ldr	x8, [x8, #680]
  402484:	str	x8, [sp, #40]
  402488:	b	40219c <ferror@plt+0x23c>
  40248c:	ldr	x8, [sp, #48]
  402490:	cbnz	x8, 402510 <ferror@plt+0x5b0>
  402494:	adrp	x0, 407000 <ferror@plt+0x50a0>
  402498:	movi	v0.2d, #0x0
  40249c:	add	x0, x0, #0xbb2
  4024a0:	mov	w1, wzr
  4024a4:	stp	q0, q0, [sp, #320]
  4024a8:	stp	q0, q0, [sp, #288]
  4024ac:	stp	q0, q0, [sp, #256]
  4024b0:	stp	q0, q0, [sp, #224]
  4024b4:	stp	q0, q0, [sp, #192]
  4024b8:	stp	q0, q0, [sp, #160]
  4024bc:	stp	q0, q0, [sp, #128]
  4024c0:	stp	q0, q0, [sp, #96]
  4024c4:	bl	401c30 <open@plt>
  4024c8:	tbnz	w0, #31, 403534 <ferror@plt+0x15d4>
  4024cc:	add	x1, sp, #0x60
  4024d0:	mov	w2, #0xff                  	// #255
  4024d4:	mov	w19, w0
  4024d8:	add	x20, sp, #0x60
  4024dc:	bl	401e70 <read@plt>
  4024e0:	cmp	x0, #0x1
  4024e4:	b.lt	40352c <ferror@plt+0x15cc>  // b.tstop
  4024e8:	adrp	x1, 407000 <ferror@plt+0x50a0>
  4024ec:	strb	wzr, [x20, x0]
  4024f0:	add	x1, x1, #0xbc7
  4024f4:	add	x0, sp, #0x60
  4024f8:	bl	406a1c <ferror@plt+0x4abc>
  4024fc:	str	x0, [sp, #48]
  402500:	mov	w0, w19
  402504:	bl	401d20 <close@plt>
  402508:	ldr	x8, [sp, #48]
  40250c:	cbz	x8, 403534 <ferror@plt+0x15d4>
  402510:	ldr	x1, [x8]
  402514:	cbz	x1, 402534 <ferror@plt+0x5d4>
  402518:	adrp	x19, 407000 <ferror@plt+0x50a0>
  40251c:	add	x20, x8, #0x8
  402520:	add	x19, x19, #0xbc3
  402524:	mov	x0, x19
  402528:	bl	401ee0 <printf@plt>
  40252c:	ldr	x1, [x20], #8
  402530:	cbnz	x1, 402524 <ferror@plt+0x5c4>
  402534:	adrp	x19, 407000 <ferror@plt+0x50a0>
  402538:	add	x19, x19, #0xbc3
  40253c:	adrp	x1, 407000 <ferror@plt+0x50a0>
  402540:	add	x1, x1, #0xa1f
  402544:	mov	x0, x19
  402548:	bl	401ee0 <printf@plt>
  40254c:	adrp	x1, 407000 <ferror@plt+0x50a0>
  402550:	add	x1, x1, #0xbca
  402554:	mov	x0, x19
  402558:	bl	401ee0 <printf@plt>
  40255c:	adrp	x1, 408000 <ferror@plt+0x60a0>
  402560:	add	x1, x1, #0x197
  402564:	mov	x0, x19
  402568:	bl	401ee0 <printf@plt>
  40256c:	adrp	x1, 407000 <ferror@plt+0x50a0>
  402570:	add	x1, x1, #0xbcd
  402574:	mov	x0, x19
  402578:	bl	401ee0 <printf@plt>
  40257c:	adrp	x1, 407000 <ferror@plt+0x50a0>
  402580:	add	x1, x1, #0xbd5
  402584:	mov	x0, x19
  402588:	bl	401ee0 <printf@plt>
  40258c:	adrp	x8, 419000 <ferror@plt+0x170a0>
  402590:	ldr	x1, [x8, #696]
  402594:	mov	w0, #0xa                   	// #10
  402598:	bl	401b30 <putc@plt>
  40259c:	mov	w20, wzr
  4025a0:	b	403204 <ferror@plt+0x12a4>
  4025a4:	adrp	x25, 407000 <ferror@plt+0x50a0>
  4025a8:	mov	w21, wzr
  4025ac:	add	x25, x25, #0x781
  4025b0:	mov	w28, #0x5                   	// #5
  4025b4:	ldr	x0, [sp, #56]
  4025b8:	adrp	x1, 408000 <ferror@plt+0x60a0>
  4025bc:	add	x1, x1, #0x330
  4025c0:	bl	401c00 <fopen@plt>
  4025c4:	cbz	x0, 4025e8 <ferror@plt+0x688>
  4025c8:	mov	x19, x0
  4025cc:	bl	40558c <ferror@plt+0x362c>
  4025d0:	cbnz	w0, 4025e0 <ferror@plt+0x680>
  4025d4:	mov	x0, x19
  4025d8:	bl	40558c <ferror@plt+0x362c>
  4025dc:	cbz	w0, 403018 <ferror@plt+0x10b8>
  4025e0:	mov	x0, x19
  4025e4:	bl	401bf0 <fclose@plt>
  4025e8:	adrp	x1, 407000 <ferror@plt+0x50a0>
  4025ec:	add	x1, x1, #0x8aa
  4025f0:	mov	w2, #0x5                   	// #5
  4025f4:	mov	x0, xzr
  4025f8:	bl	401eb0 <dcgettext@plt>
  4025fc:	adrp	x8, 419000 <ferror@plt+0x170a0>
  402600:	ldr	x1, [x8, #712]
  402604:	bl	401ee0 <printf@plt>
  402608:	mov	w8, #0x1                   	// #1
  40260c:	str	w8, [sp, #64]
  402610:	ldrb	w8, [sp, #88]
  402614:	tbnz	w8, #0, 402628 <ferror@plt+0x6c8>
  402618:	sub	w20, w28, #0x3
  40261c:	cmp	w20, #0x2
  402620:	b.cs	40266c <ferror@plt+0x70c>  // b.hs, b.nlast
  402624:	b	402678 <ferror@plt+0x718>
  402628:	ldr	w8, [sp, #64]
  40262c:	adrp	x9, 407000 <ferror@plt+0x50a0>
  402630:	adrp	x10, 407000 <ferror@plt+0x50a0>
  402634:	add	x9, x9, #0x8da
  402638:	add	x10, x10, #0x8c9
  40263c:	cmp	w8, #0x1
  402640:	csel	x1, x10, x9, eq  // eq = none
  402644:	mov	w2, #0x5                   	// #5
  402648:	mov	x0, xzr
  40264c:	bl	401eb0 <dcgettext@plt>
  402650:	mov	x1, x0
  402654:	adrp	x0, 408000 <ferror@plt+0x60a0>
  402658:	add	x0, x0, #0x132
  40265c:	bl	401ee0 <printf@plt>
  402660:	sub	w20, w28, #0x3
  402664:	cmp	w20, #0x2
  402668:	b.cc	402678 <ferror@plt+0x718>  // b.lo, b.ul, b.last
  40266c:	cbnz	w21, 402678 <ferror@plt+0x718>
  402670:	ldr	x8, [sp, #32]
  402674:	cbz	x8, 403470 <ferror@plt+0x1510>
  402678:	str	xzr, [sp, #96]
  40267c:	cbz	x25, 402698 <ferror@plt+0x738>
  402680:	adrp	x1, 407000 <ferror@plt+0x50a0>
  402684:	add	x1, x1, #0xf81
  402688:	mov	w2, #0x4                   	// #4
  40268c:	mov	x0, x25
  402690:	bl	401c70 <strncmp@plt>
  402694:	cbz	w0, 402704 <ferror@plt+0x7a4>
  402698:	add	x0, sp, #0x60
  40269c:	mov	x2, x25
  4026a0:	bl	403958 <ferror@plt+0x19f8>
  4026a4:	ldr	x0, [sp, #96]
  4026a8:	mov	w1, #0x80000               	// #524288
  4026ac:	bl	401c30 <open@plt>
  4026b0:	tbnz	w0, #31, 402720 <ferror@plt+0x7c0>
  4026b4:	mov	w19, w0
  4026b8:	ldr	x0, [sp, #96]
  4026bc:	bl	401dd0 <free@plt>
  4026c0:	sub	w24, w28, #0x1
  4026c4:	cmp	w24, #0x2
  4026c8:	b.cc	4027c8 <ferror@plt+0x868>  // b.lo, b.ul, b.last
  4026cc:	cbz	x25, 402744 <ferror@plt+0x7e4>
  4026d0:	adrp	x1, 407000 <ferror@plt+0x50a0>
  4026d4:	add	x1, x1, #0xfd7
  4026d8:	mov	w2, #0x5                   	// #5
  4026dc:	mov	x0, x25
  4026e0:	mov	w22, #0x5                   	// #5
  4026e4:	bl	401c70 <strncmp@plt>
  4026e8:	cmp	w0, #0x0
  4026ec:	csel	x8, x22, xzr, eq  // eq = none
  4026f0:	b	402748 <ferror@plt+0x7e8>
  4026f4:	ldr	w8, [sp, #64]
  4026f8:	ldr	x25, [sp]
  4026fc:	cbnz	w8, 402610 <ferror@plt+0x6b0>
  402700:	b	4025b4 <ferror@plt+0x654>
  402704:	mov	x0, x25
  402708:	bl	401d10 <strdup@plt>
  40270c:	cbz	x0, 403598 <ferror@plt+0x1638>
  402710:	str	x0, [sp, #96]
  402714:	mov	w1, #0x80000               	// #524288
  402718:	bl	401c30 <open@plt>
  40271c:	tbz	w0, #31, 4026b4 <ferror@plt+0x754>
  402720:	adrp	x1, 407000 <ferror@plt+0x50a0>
  402724:	add	x1, x1, #0xf8e
  402728:	mov	w2, #0x5                   	// #5
  40272c:	mov	x0, xzr
  402730:	bl	401eb0 <dcgettext@plt>
  402734:	ldr	x2, [sp, #96]
  402738:	mov	x1, x0
  40273c:	mov	w0, #0x1                   	// #1
  402740:	bl	401f30 <err@plt>
  402744:	mov	x8, xzr
  402748:	adrp	x2, 407000 <ferror@plt+0x50a0>
  40274c:	add	x3, x25, x8
  402750:	add	x2, x2, #0xfdd
  402754:	add	x0, sp, #0x60
  402758:	mov	w1, #0x80                  	// #128
  40275c:	bl	401ba0 <snprintf@plt>
  402760:	adrp	x1, 408000 <ferror@plt+0x60a0>
  402764:	add	x1, x1, #0x330
  402768:	add	x0, sp, #0x60
  40276c:	bl	401c00 <fopen@plt>
  402770:	cbz	x0, 4034c8 <ferror@plt+0x1568>
  402774:	mov	x22, x0
  402778:	add	x0, sp, #0x60
  40277c:	mov	w1, #0x80                  	// #128
  402780:	mov	x2, x22
  402784:	bl	401b20 <fgets_unlocked@plt>
  402788:	mov	x23, x0
  40278c:	mov	x0, x22
  402790:	bl	401bf0 <fclose@plt>
  402794:	cbz	x23, 4034e0 <ferror@plt+0x1580>
  402798:	add	x0, sp, #0x60
  40279c:	mov	w1, #0xa                   	// #10
  4027a0:	bl	401e40 <strchr@plt>
  4027a4:	cbz	x0, 4034e0 <ferror@plt+0x1580>
  4027a8:	strb	wzr, [x0]
  4027ac:	ldr	x8, [sp, #96]
  4027b0:	mov	x9, #0x6e65                	// #28261
  4027b4:	movk	x9, #0x6261, lsl #16
  4027b8:	movk	x9, #0x656c, lsl #32
  4027bc:	movk	x9, #0x64, lsl #48
  4027c0:	cmp	x8, x9
  4027c4:	b.ne	4034e0 <ferror@plt+0x1580>  // b.any
  4027c8:	ldr	w8, [sp, #64]
  4027cc:	movi	v0.2d, #0x0
  4027d0:	str	xzr, [sp, #144]
  4027d4:	stp	q0, q0, [sp, #112]
  4027d8:	cmp	w8, #0x1
  4027dc:	str	q0, [sp, #96]
  4027e0:	b.ne	402800 <ferror@plt+0x8a0>  // b.any
  4027e4:	adrp	x0, 408000 <ferror@plt+0x60a0>
  4027e8:	adrp	x1, 407000 <ferror@plt+0x50a0>
  4027ec:	add	x0, x0, #0x1a
  4027f0:	add	x1, x1, #0xf56
  4027f4:	mov	w2, #0x1                   	// #1
  4027f8:	bl	401b10 <setenv@plt>
  4027fc:	cbnz	w0, 403504 <ferror@plt+0x15a4>
  402800:	bl	401c50 <tzset@plt>
  402804:	mov	w1, #0x7009                	// #28681
  402808:	sub	x2, x29, #0x30
  40280c:	movk	w1, #0x8024, lsl #16
  402810:	mov	w0, w19
  402814:	bl	401f40 <ioctl@plt>
  402818:	tbnz	w0, #31, 403490 <ferror@plt+0x1530>
  40281c:	mov	x0, xzr
  402820:	bl	401c10 <time@plt>
  402824:	cmn	x0, #0x1
  402828:	str	x0, [sp, #72]
  40282c:	b.eq	40349c <ferror@plt+0x153c>  // b.none
  402830:	ldur	q0, [x29, #-48]
  402834:	ldur	x8, [x29, #-32]
  402838:	mov	w9, #0xffffffff            	// #-1
  40283c:	add	x0, sp, #0x60
  402840:	str	q0, [sp, #96]
  402844:	str	x8, [sp, #112]
  402848:	str	w9, [sp, #128]
  40284c:	bl	401d40 <mktime@plt>
  402850:	cmn	x0, #0x1
  402854:	str	x0, [sp, #80]
  402858:	b.eq	4034a8 <ferror@plt+0x1548>  // b.none
  40285c:	ldrb	w8, [sp, #88]
  402860:	tbz	w8, #0, 402934 <ferror@plt+0x9d4>
  402864:	ldr	x8, [sp, #72]
  402868:	add	x9, sp, #0x28
  40286c:	add	x22, x9, #0x20
  402870:	add	x23, x9, #0x28
  402874:	sub	x1, x8, x0
  402878:	adrp	x0, 408000 <ferror@plt+0x60a0>
  40287c:	add	x0, x0, #0x62
  402880:	bl	401ee0 <printf@plt>
  402884:	adrp	x8, 419000 <ferror@plt+0x170a0>
  402888:	ldr	x1, [x8, #704]
  40288c:	adrp	x0, 408000 <ferror@plt+0x60a0>
  402890:	add	x0, x0, #0x72
  402894:	bl	401ee0 <printf@plt>
  402898:	adrp	x8, 419000 <ferror@plt+0x170a0>
  40289c:	ldrsw	x8, [x8, #688]
  4028a0:	adrp	x9, 419000 <ferror@plt+0x170a0>
  4028a4:	add	x9, x9, #0x2d0
  4028a8:	adrp	x0, 408000 <ferror@plt+0x60a0>
  4028ac:	ldr	x1, [x9, x8, lsl #3]
  4028b0:	add	x0, x0, #0x82
  4028b4:	bl	401ee0 <printf@plt>
  4028b8:	add	x1, sp, #0x60
  4028bc:	mov	x0, x23
  4028c0:	bl	401cc0 <gmtime_r@plt>
  4028c4:	ldr	x23, [sp, #72]
  4028c8:	mov	x0, x22
  4028cc:	bl	401cf0 <gmtime@plt>
  4028d0:	bl	401ea0 <asctime@plt>
  4028d4:	mov	x2, x0
  4028d8:	adrp	x0, 408000 <ferror@plt+0x60a0>
  4028dc:	add	x0, x0, #0x91
  4028e0:	mov	x1, x23
  4028e4:	bl	401ee0 <printf@plt>
  4028e8:	ldr	x22, [sp, #80]
  4028ec:	add	x0, sp, #0x60
  4028f0:	bl	401ea0 <asctime@plt>
  4028f4:	mov	x2, x0
  4028f8:	adrp	x0, 408000 <ferror@plt+0x60a0>
  4028fc:	add	x0, x0, #0xaa
  402900:	mov	x1, x22
  402904:	bl	401ee0 <printf@plt>
  402908:	ldrb	w8, [sp, #88]
  40290c:	tbz	w8, #0, 402934 <ferror@plt+0x9d4>
  402910:	adrp	x1, 407000 <ferror@plt+0x50a0>
  402914:	add	x1, x1, #0x950
  402918:	mov	w2, #0x5                   	// #5
  40291c:	mov	x0, xzr
  402920:	bl	401eb0 <dcgettext@plt>
  402924:	ldr	x1, [sp, #32]
  402928:	ldp	x2, x3, [sp, #72]
  40292c:	mov	w4, w21
  402930:	bl	401ee0 <printf@plt>
  402934:	cmp	w20, #0x2
  402938:	b.cc	402a70 <ferror@plt+0xb10>  // b.lo, b.ul, b.last
  40293c:	ldr	x8, [sp, #32]
  402940:	cbz	x8, 40295c <ferror@plt+0x9fc>
  402944:	ldr	x9, [sp, #72]
  402948:	subs	x8, x8, x9
  40294c:	b.lt	40355c <ferror@plt+0x15fc>  // b.tstop
  402950:	ldr	x9, [sp, #80]
  402954:	add	x8, x8, x9
  402958:	b	402968 <ferror@plt+0xa08>
  40295c:	ldr	x8, [sp, #80]
  402960:	add	x8, x8, w21, uxtw
  402964:	add	x8, x8, #0x1
  402968:	add	x0, sp, #0x20
  40296c:	str	x8, [sp, #32]
  402970:	str	wzr, [sp, #96]
  402974:	bl	401be0 <localtime@plt>
  402978:	ldr	q0, [x0]
  40297c:	ldrb	w11, [sp, #88]
  402980:	movi	v1.2d, #0xffffffffffffffff
  402984:	mov	w8, #0xffffffff            	// #-1
  402988:	stur	q0, [sp, #100]
  40298c:	ldr	x10, [x0, #16]
  402990:	mov	w9, #0x1                   	// #1
  402994:	stur	d1, [sp, #124]
  402998:	str	w8, [sp, #132]
  40299c:	stur	x10, [sp, #116]
  4029a0:	strb	w9, [sp, #96]
  4029a4:	tbnz	w11, #1, 4029c0 <ferror@plt+0xa60>
  4029a8:	mov	w1, #0x700f                	// #28687
  4029ac:	add	x2, sp, #0x60
  4029b0:	movk	w1, #0x4028, lsl #16
  4029b4:	mov	w0, w19
  4029b8:	bl	401f40 <ioctl@plt>
  4029bc:	tbnz	w0, #31, 40358c <ferror@plt+0x162c>
  4029c0:	cmp	w24, #0x1
  4029c4:	b.hi	402a08 <ferror@plt+0xaa8>  // b.pmore
  4029c8:	adrp	x1, 407000 <ferror@plt+0x50a0>
  4029cc:	add	x1, x1, #0x9a2
  4029d0:	mov	w2, #0x5                   	// #5
  4029d4:	mov	x0, xzr
  4029d8:	bl	401eb0 <dcgettext@plt>
  4029dc:	adrp	x8, 419000 <ferror@plt+0x170a0>
  4029e0:	ldr	x21, [x8, #712]
  4029e4:	mov	x22, x0
  4029e8:	add	x0, sp, #0x20
  4029ec:	bl	401b70 <ctime@plt>
  4029f0:	mov	x3, x0
  4029f4:	mov	x0, x22
  4029f8:	mov	x1, x21
  4029fc:	mov	x2, x25
  402a00:	bl	401ee0 <printf@plt>
  402a04:	b	402a4c <ferror@plt+0xaec>
  402a08:	adrp	x1, 407000 <ferror@plt+0x50a0>
  402a0c:	add	x1, x1, #0x9bc
  402a10:	mov	w2, #0x5                   	// #5
  402a14:	mov	x0, xzr
  402a18:	bl	401eb0 <dcgettext@plt>
  402a1c:	adrp	x8, 419000 <ferror@plt+0x170a0>
  402a20:	ldr	x21, [x8, #712]
  402a24:	ldr	x22, [sp, #40]
  402a28:	mov	x23, x0
  402a2c:	add	x0, sp, #0x20
  402a30:	bl	401b70 <ctime@plt>
  402a34:	mov	x4, x0
  402a38:	mov	x0, x23
  402a3c:	mov	x1, x21
  402a40:	mov	x2, x22
  402a44:	mov	x3, x25
  402a48:	bl	401ee0 <printf@plt>
  402a4c:	adrp	x8, 419000 <ferror@plt+0x170a0>
  402a50:	ldr	x0, [x8, #696]
  402a54:	bl	401e50 <fflush@plt>
  402a58:	adrp	x8, 407000 <ferror@plt+0x50a0>
  402a5c:	ldr	q0, [x8, #912]
  402a60:	add	x0, sp, #0x60
  402a64:	mov	x1, xzr
  402a68:	str	q0, [sp, #96]
  402a6c:	bl	401e00 <nanosleep@plt>
  402a70:	cmp	w28, #0x4
  402a74:	b.hi	402c70 <ferror@plt+0xd10>  // b.pmore
  402a78:	adrp	x9, 407000 <ferror@plt+0x50a0>
  402a7c:	mov	w8, w28
  402a80:	add	x9, x9, #0x4b4
  402a84:	adr	x10, 402a94 <ferror@plt+0xb34>
  402a88:	ldrb	w11, [x9, x8]
  402a8c:	add	x10, x10, x11, lsl #2
  402a90:	br	x10
  402a94:	adrp	x20, 407000 <ferror@plt+0x50a0>
  402a98:	add	x20, x20, #0x9fb
  402a9c:	mov	w1, #0x1                   	// #1
  402aa0:	mov	x0, x20
  402aa4:	bl	401d60 <access@plt>
  402aa8:	cbz	w0, 4030cc <ferror@plt+0x116c>
  402aac:	adrp	x20, 407000 <ferror@plt+0x50a0>
  402ab0:	add	x20, x20, #0xa14
  402ab4:	mov	w1, #0x1                   	// #1
  402ab8:	mov	x0, x20
  402abc:	bl	401d60 <access@plt>
  402ac0:	cbz	w0, 403228 <ferror@plt+0x12c8>
  402ac4:	adrp	x1, 407000 <ferror@plt+0x50a0>
  402ac8:	add	x1, x1, #0xa59
  402acc:	mov	w2, #0x5                   	// #5
  402ad0:	mov	x0, xzr
  402ad4:	str	xzr, [sp, #96]
  402ad8:	bl	401eb0 <dcgettext@plt>
  402adc:	bl	401da0 <warn@plt>
  402ae0:	mov	w20, #0x7f                  	// #127
  402ae4:	b	403198 <ferror@plt+0x1238>
  402ae8:	ldrb	w8, [sp, #88]
  402aec:	tbz	w8, #0, 402b08 <ferror@plt+0xba8>
  402af0:	adrp	x1, 407000 <ferror@plt+0x50a0>
  402af4:	add	x1, x1, #0xadf
  402af8:	mov	w2, #0x5                   	// #5
  402afc:	mov	x0, xzr
  402b00:	bl	401eb0 <dcgettext@plt>
  402b04:	bl	401ee0 <printf@plt>
  402b08:	mov	w1, #0x7010                	// #28688
  402b0c:	movi	v0.2d, #0x0
  402b10:	sub	x2, x29, #0x30
  402b14:	movk	w1, #0x8028, lsl #16
  402b18:	mov	w0, w19
  402b1c:	str	xzr, [sp, #144]
  402b20:	stp	q0, q0, [sp, #112]
  402b24:	str	q0, [sp, #96]
  402b28:	bl	401f40 <ioctl@plt>
  402b2c:	tbnz	w0, #31, 4030a0 <ferror@plt+0x1140>
  402b30:	ldurb	w8, [x29, #-48]
  402b34:	cmp	w8, #0x1
  402b38:	b.ne	402ff4 <ferror@plt+0x1094>  // b.any
  402b3c:	ldur	w8, [x29, #-24]
  402b40:	cmn	w8, #0x1
  402b44:	b.eq	402ff4 <ferror@plt+0x1094>  // b.none
  402b48:	ldur	q0, [x29, #-44]
  402b4c:	ldur	w9, [x29, #-28]
  402b50:	mov	w10, #0xffffffff            	// #-1
  402b54:	add	x0, sp, #0x60
  402b58:	str	q0, [sp, #96]
  402b5c:	stp	w9, w8, [sp, #112]
  402b60:	str	w10, [sp, #128]
  402b64:	bl	401d40 <mktime@plt>
  402b68:	cmn	x0, #0x1
  402b6c:	stur	x0, [x29, #-56]
  402b70:	b.eq	40324c <ferror@plt+0x12ec>  // b.none
  402b74:	ldp	x8, x9, [sp, #72]
  402b78:	adrp	x1, 408000 <ferror@plt+0x60a0>
  402b7c:	add	x1, x1, #0x127
  402b80:	mov	w2, #0x5                   	// #5
  402b84:	add	x8, x8, x0
  402b88:	sub	x8, x8, x9
  402b8c:	mov	x0, xzr
  402b90:	stur	x8, [x29, #-56]
  402b94:	bl	401eb0 <dcgettext@plt>
  402b98:	mov	x20, x0
  402b9c:	sub	x0, x29, #0x38
  402ba0:	bl	401b70 <ctime@plt>
  402ba4:	mov	x1, x0
  402ba8:	mov	x0, x20
  402bac:	bl	401ee0 <printf@plt>
  402bb0:	b	40300c <ferror@plt+0x10ac>
  402bb4:	ldrb	w8, [sp, #88]
  402bb8:	tbz	w8, #0, 402bd8 <ferror@plt+0xc78>
  402bbc:	adrp	x1, 407000 <ferror@plt+0x50a0>
  402bc0:	add	x1, x1, #0xa79
  402bc4:	mov	w2, #0x5                   	// #5
  402bc8:	mov	x0, xzr
  402bcc:	bl	401eb0 <dcgettext@plt>
  402bd0:	bl	401ee0 <printf@plt>
  402bd4:	ldrb	w8, [sp, #88]
  402bd8:	tbnz	w8, #1, 403194 <ferror@plt+0x1234>
  402bdc:	adrp	x21, 407000 <ferror@plt+0x50a0>
  402be0:	add	x21, x21, #0xaa8
  402be4:	b	402bec <ferror@plt+0xc8c>
  402be8:	tbnz	w22, #5, 403194 <ferror@plt+0x1234>
  402bec:	add	x1, sp, #0x60
  402bf0:	mov	w2, #0x8                   	// #8
  402bf4:	mov	w0, w19
  402bf8:	bl	401e70 <read@plt>
  402bfc:	tbnz	w0, #31, 40317c <ferror@plt+0x121c>
  402c00:	ldrb	w8, [sp, #88]
  402c04:	ldr	x22, [sp, #96]
  402c08:	tbz	w8, #0, 402be8 <ferror@plt+0xc88>
  402c0c:	mov	x0, x21
  402c10:	mov	x1, x25
  402c14:	mov	x2, x22
  402c18:	bl	401ee0 <printf@plt>
  402c1c:	b	402be8 <ferror@plt+0xc88>
  402c20:	ldrb	w8, [sp, #88]
  402c24:	tbz	w8, #0, 403194 <ferror@plt+0x1234>
  402c28:	adrp	x1, 407000 <ferror@plt+0x50a0>
  402c2c:	add	x1, x1, #0xab7
  402c30:	mov	w2, #0x5                   	// #5
  402c34:	mov	x0, xzr
  402c38:	bl	401eb0 <dcgettext@plt>
  402c3c:	bl	401ee0 <printf@plt>
  402c40:	b	403194 <ferror@plt+0x1234>
  402c44:	ldrb	w8, [sp, #88]
  402c48:	tbz	w8, #0, 402c68 <ferror@plt+0xd08>
  402c4c:	adrp	x1, 407000 <ferror@plt+0x50a0>
  402c50:	add	x1, x1, #0x9e0
  402c54:	mov	w2, #0x5                   	// #5
  402c58:	mov	x0, xzr
  402c5c:	bl	401eb0 <dcgettext@plt>
  402c60:	bl	401ee0 <printf@plt>
  402c64:	ldrb	w8, [sp, #88]
  402c68:	mov	w20, wzr
  402c6c:	b	4030c0 <ferror@plt+0x1160>
  402c70:	ldrb	w8, [sp, #88]
  402c74:	tbz	w8, #0, 402c94 <ferror@plt+0xd34>
  402c78:	adrp	x1, 407000 <ferror@plt+0x50a0>
  402c7c:	add	x1, x1, #0xb08
  402c80:	mov	w2, #0x5                   	// #5
  402c84:	mov	x0, xzr
  402c88:	bl	401eb0 <dcgettext@plt>
  402c8c:	ldr	x1, [sp, #40]
  402c90:	bl	401ee0 <printf@plt>
  402c94:	bl	401de0 <sync@plt>
  402c98:	adrp	x0, 407000 <ferror@plt+0x50a0>
  402c9c:	adrp	x1, 407000 <ferror@plt+0x50a0>
  402ca0:	add	x0, x0, #0xbb2
  402ca4:	add	x1, x1, #0xbd8
  402ca8:	bl	401c00 <fopen@plt>
  402cac:	mov	x20, x0
  402cb0:	cbz	x0, 403154 <ferror@plt+0x11f4>
  402cb4:	ldrb	w8, [sp, #88]
  402cb8:	tbnz	w8, #1, 402fb4 <ferror@plt+0x1054>
  402cbc:	mov	w0, wzr
  402cc0:	bl	401e90 <isatty@plt>
  402cc4:	cbz	w0, 402f98 <ferror@plt+0x1038>
  402cc8:	mov	x8, #0x100000000           	// #4294967296
  402ccc:	sub	x0, x29, #0x30
  402cd0:	mov	w1, #0x1                   	// #1
  402cd4:	mov	w2, #0xa                   	// #10
  402cd8:	stur	x8, [x29, #-48]
  402cdc:	bl	401c40 <poll@plt>
  402ce0:	cmp	w0, #0x1
  402ce4:	b.ne	402f98 <ferror@plt+0x1038>  // b.any
  402ce8:	ldrb	w8, [sp, #88]
  402cec:	tbz	w8, #0, 402d08 <ferror@plt+0xda8>
  402cf0:	adrp	x1, 408000 <ferror@plt+0x60a0>
  402cf4:	add	x1, x1, #0x135
  402cf8:	mov	w2, #0x5                   	// #5
  402cfc:	mov	x0, xzr
  402d00:	bl	401eb0 <dcgettext@plt>
  402d04:	bl	401e60 <warnx@plt>
  402d08:	adrp	x8, 407000 <ferror@plt+0x50a0>
  402d0c:	ldr	q0, [x8, #928]
  402d10:	add	x0, sp, #0x60
  402d14:	mov	x1, xzr
  402d18:	str	q0, [sp]
  402d1c:	str	q0, [sp, #96]
  402d20:	bl	401e00 <nanosleep@plt>
  402d24:	mov	w0, wzr
  402d28:	mov	w1, wzr
  402d2c:	bl	401a70 <tcflush@plt>
  402d30:	sub	x0, x29, #0x30
  402d34:	mov	w1, #0x1                   	// #1
  402d38:	mov	w2, #0xa                   	// #10
  402d3c:	bl	401c40 <poll@plt>
  402d40:	cmp	w0, #0x1
  402d44:	b.ne	402f98 <ferror@plt+0x1038>  // b.any
  402d48:	ldrb	w8, [sp, #88]
  402d4c:	tbz	w8, #0, 402d68 <ferror@plt+0xe08>
  402d50:	adrp	x1, 408000 <ferror@plt+0x60a0>
  402d54:	add	x1, x1, #0x135
  402d58:	mov	w2, #0x5                   	// #5
  402d5c:	mov	x0, xzr
  402d60:	bl	401eb0 <dcgettext@plt>
  402d64:	bl	401e60 <warnx@plt>
  402d68:	ldr	q0, [sp]
  402d6c:	add	x0, sp, #0x60
  402d70:	mov	x1, xzr
  402d74:	str	q0, [sp, #96]
  402d78:	bl	401e00 <nanosleep@plt>
  402d7c:	mov	w0, wzr
  402d80:	mov	w1, wzr
  402d84:	bl	401a70 <tcflush@plt>
  402d88:	sub	x0, x29, #0x30
  402d8c:	mov	w1, #0x1                   	// #1
  402d90:	mov	w2, #0xa                   	// #10
  402d94:	bl	401c40 <poll@plt>
  402d98:	cmp	w0, #0x1
  402d9c:	b.ne	402f98 <ferror@plt+0x1038>  // b.any
  402da0:	ldrb	w8, [sp, #88]
  402da4:	tbz	w8, #0, 402dc0 <ferror@plt+0xe60>
  402da8:	adrp	x1, 408000 <ferror@plt+0x60a0>
  402dac:	add	x1, x1, #0x135
  402db0:	mov	w2, #0x5                   	// #5
  402db4:	mov	x0, xzr
  402db8:	bl	401eb0 <dcgettext@plt>
  402dbc:	bl	401e60 <warnx@plt>
  402dc0:	ldr	q0, [sp]
  402dc4:	add	x0, sp, #0x60
  402dc8:	mov	x1, xzr
  402dcc:	str	q0, [sp, #96]
  402dd0:	bl	401e00 <nanosleep@plt>
  402dd4:	mov	w0, wzr
  402dd8:	mov	w1, wzr
  402ddc:	bl	401a70 <tcflush@plt>
  402de0:	sub	x0, x29, #0x30
  402de4:	mov	w1, #0x1                   	// #1
  402de8:	mov	w2, #0xa                   	// #10
  402dec:	bl	401c40 <poll@plt>
  402df0:	cmp	w0, #0x1
  402df4:	b.ne	402f98 <ferror@plt+0x1038>  // b.any
  402df8:	ldrb	w8, [sp, #88]
  402dfc:	tbz	w8, #0, 402e18 <ferror@plt+0xeb8>
  402e00:	adrp	x1, 408000 <ferror@plt+0x60a0>
  402e04:	add	x1, x1, #0x135
  402e08:	mov	w2, #0x5                   	// #5
  402e0c:	mov	x0, xzr
  402e10:	bl	401eb0 <dcgettext@plt>
  402e14:	bl	401e60 <warnx@plt>
  402e18:	ldr	q0, [sp]
  402e1c:	add	x0, sp, #0x60
  402e20:	mov	x1, xzr
  402e24:	str	q0, [sp, #96]
  402e28:	bl	401e00 <nanosleep@plt>
  402e2c:	mov	w0, wzr
  402e30:	mov	w1, wzr
  402e34:	bl	401a70 <tcflush@plt>
  402e38:	sub	x0, x29, #0x30
  402e3c:	mov	w1, #0x1                   	// #1
  402e40:	mov	w2, #0xa                   	// #10
  402e44:	bl	401c40 <poll@plt>
  402e48:	cmp	w0, #0x1
  402e4c:	b.ne	402f98 <ferror@plt+0x1038>  // b.any
  402e50:	ldrb	w8, [sp, #88]
  402e54:	tbz	w8, #0, 402e70 <ferror@plt+0xf10>
  402e58:	adrp	x1, 408000 <ferror@plt+0x60a0>
  402e5c:	add	x1, x1, #0x135
  402e60:	mov	w2, #0x5                   	// #5
  402e64:	mov	x0, xzr
  402e68:	bl	401eb0 <dcgettext@plt>
  402e6c:	bl	401e60 <warnx@plt>
  402e70:	ldr	q0, [sp]
  402e74:	add	x0, sp, #0x60
  402e78:	mov	x1, xzr
  402e7c:	str	q0, [sp, #96]
  402e80:	bl	401e00 <nanosleep@plt>
  402e84:	mov	w0, wzr
  402e88:	mov	w1, wzr
  402e8c:	bl	401a70 <tcflush@plt>
  402e90:	sub	x0, x29, #0x30
  402e94:	mov	w1, #0x1                   	// #1
  402e98:	mov	w2, #0xa                   	// #10
  402e9c:	bl	401c40 <poll@plt>
  402ea0:	cmp	w0, #0x1
  402ea4:	b.ne	402f98 <ferror@plt+0x1038>  // b.any
  402ea8:	ldrb	w8, [sp, #88]
  402eac:	tbz	w8, #0, 402ec8 <ferror@plt+0xf68>
  402eb0:	adrp	x1, 408000 <ferror@plt+0x60a0>
  402eb4:	add	x1, x1, #0x135
  402eb8:	mov	w2, #0x5                   	// #5
  402ebc:	mov	x0, xzr
  402ec0:	bl	401eb0 <dcgettext@plt>
  402ec4:	bl	401e60 <warnx@plt>
  402ec8:	ldr	q0, [sp]
  402ecc:	add	x0, sp, #0x60
  402ed0:	mov	x1, xzr
  402ed4:	str	q0, [sp, #96]
  402ed8:	bl	401e00 <nanosleep@plt>
  402edc:	mov	w0, wzr
  402ee0:	mov	w1, wzr
  402ee4:	bl	401a70 <tcflush@plt>
  402ee8:	sub	x0, x29, #0x30
  402eec:	mov	w1, #0x1                   	// #1
  402ef0:	mov	w2, #0xa                   	// #10
  402ef4:	bl	401c40 <poll@plt>
  402ef8:	cmp	w0, #0x1
  402efc:	b.ne	402f98 <ferror@plt+0x1038>  // b.any
  402f00:	ldrb	w8, [sp, #88]
  402f04:	tbz	w8, #0, 402f20 <ferror@plt+0xfc0>
  402f08:	adrp	x1, 408000 <ferror@plt+0x60a0>
  402f0c:	add	x1, x1, #0x135
  402f10:	mov	w2, #0x5                   	// #5
  402f14:	mov	x0, xzr
  402f18:	bl	401eb0 <dcgettext@plt>
  402f1c:	bl	401e60 <warnx@plt>
  402f20:	ldr	q0, [sp]
  402f24:	add	x0, sp, #0x60
  402f28:	mov	x1, xzr
  402f2c:	str	q0, [sp, #96]
  402f30:	bl	401e00 <nanosleep@plt>
  402f34:	mov	w0, wzr
  402f38:	mov	w1, wzr
  402f3c:	bl	401a70 <tcflush@plt>
  402f40:	sub	x0, x29, #0x30
  402f44:	mov	w1, #0x1                   	// #1
  402f48:	mov	w2, #0xa                   	// #10
  402f4c:	bl	401c40 <poll@plt>
  402f50:	cmp	w0, #0x1
  402f54:	b.ne	402f98 <ferror@plt+0x1038>  // b.any
  402f58:	ldrb	w8, [sp, #88]
  402f5c:	tbz	w8, #0, 402f78 <ferror@plt+0x1018>
  402f60:	adrp	x1, 408000 <ferror@plt+0x60a0>
  402f64:	add	x1, x1, #0x135
  402f68:	mov	w2, #0x5                   	// #5
  402f6c:	mov	x0, xzr
  402f70:	bl	401eb0 <dcgettext@plt>
  402f74:	bl	401e60 <warnx@plt>
  402f78:	ldr	q0, [sp]
  402f7c:	add	x0, sp, #0x60
  402f80:	mov	x1, xzr
  402f84:	str	q0, [sp, #96]
  402f88:	bl	401e00 <nanosleep@plt>
  402f8c:	mov	w0, wzr
  402f90:	mov	w1, wzr
  402f94:	bl	401a70 <tcflush@plt>
  402f98:	ldr	x2, [sp, #40]
  402f9c:	adrp	x1, 408000 <ferror@plt+0x60a0>
  402fa0:	add	x1, x1, #0x8d
  402fa4:	mov	x0, x20
  402fa8:	bl	401f10 <fprintf@plt>
  402fac:	mov	x0, x20
  402fb0:	bl	401e50 <fflush@plt>
  402fb4:	mov	x0, x20
  402fb8:	bl	401b90 <__fpending@plt>
  402fbc:	mov	x21, x0
  402fc0:	mov	x0, x20
  402fc4:	bl	401f60 <ferror@plt>
  402fc8:	mov	w22, w0
  402fcc:	mov	x0, x20
  402fd0:	bl	401bf0 <fclose@plt>
  402fd4:	cbnz	w22, 4035a8 <ferror@plt+0x1648>
  402fd8:	cbnz	x21, 403174 <ferror@plt+0x1214>
  402fdc:	cbz	w0, 403174 <ferror@plt+0x1214>
  402fe0:	bl	401f00 <__errno_location@plt>
  402fe4:	ldr	w8, [x0]
  402fe8:	cmp	w8, #0x9
  402fec:	b.eq	403194 <ferror@plt+0x1234>  // b.none
  402ff0:	b	4035c0 <ferror@plt+0x1660>
  402ff4:	adrp	x1, 408000 <ferror@plt+0x60a0>
  402ff8:	add	x1, x1, #0x107
  402ffc:	mov	w2, #0x5                   	// #5
  403000:	mov	x0, xzr
  403004:	bl	401eb0 <dcgettext@plt>
  403008:	bl	401ee0 <printf@plt>
  40300c:	ldrb	w8, [sp, #88]
  403010:	mov	w20, wzr
  403014:	b	4030c0 <ferror@plt+0x1160>
  403018:	add	x0, sp, #0x60
  40301c:	mov	w1, #0x8                   	// #8
  403020:	mov	x2, x19
  403024:	bl	401f20 <fgets@plt>
  403028:	cbz	x0, 4025e0 <ferror@plt+0x680>
  40302c:	ldrh	w8, [sp, #96]
  403030:	ldrb	w9, [sp, #98]
  403034:	mov	w10, #0x5455                	// #21589
  403038:	mov	w11, #0x43                  	// #67
  40303c:	eor	w8, w8, w10
  403040:	eor	w9, w9, w11
  403044:	orr	w8, w8, w9
  403048:	tst	w8, #0xffff
  40304c:	b.eq	403244 <ferror@plt+0x12e4>  // b.none
  403050:	ldr	w8, [sp, #96]
  403054:	ldrb	w9, [sp, #100]
  403058:	mov	w10, #0x4f4c                	// #20300
  40305c:	movk	w10, #0x4143, lsl #16
  403060:	mov	w11, #0x4c                  	// #76
  403064:	eor	w8, w8, w10
  403068:	eor	w9, w9, w11
  40306c:	orr	w8, w8, w9
  403070:	cbz	w8, 403258 <ferror@plt+0x12f8>
  403074:	ldrb	w8, [sp, #88]
  403078:	tbz	w8, #0, 403260 <ferror@plt+0x1300>
  40307c:	adrp	x1, 407000 <ferror@plt+0x50a0>
  403080:	add	x1, x1, #0xf60
  403084:	mov	w2, #0x5                   	// #5
  403088:	mov	x0, xzr
  40308c:	bl	401eb0 <dcgettext@plt>
  403090:	ldr	x1, [sp, #56]
  403094:	add	x2, sp, #0x60
  403098:	bl	401e60 <warnx@plt>
  40309c:	b	403260 <ferror@plt+0x1300>
  4030a0:	adrp	x1, 407000 <ferror@plt+0x50a0>
  4030a4:	add	x1, x1, #0xb2d
  4030a8:	mov	w2, #0x5                   	// #5
  4030ac:	mov	x0, xzr
  4030b0:	bl	401eb0 <dcgettext@plt>
  4030b4:	bl	401da0 <warn@plt>
  4030b8:	ldrb	w8, [sp, #88]
  4030bc:	mov	w20, #0x1                   	// #1
  4030c0:	orr	w8, w8, #0x2
  4030c4:	strb	w8, [sp, #88]
  4030c8:	b	403198 <ferror@plt+0x1238>
  4030cc:	adrp	x8, 407000 <ferror@plt+0x50a0>
  4030d0:	adrp	x9, 407000 <ferror@plt+0x50a0>
  4030d4:	adrp	x10, 407000 <ferror@plt+0x50a0>
  4030d8:	add	x8, x8, #0xa0a
  4030dc:	add	x9, x9, #0xa0d
  4030e0:	add	x10, x10, #0xa10
  4030e4:	stp	x20, x8, [sp, #96]
  4030e8:	stp	x9, x10, [sp, #112]
  4030ec:	mov	w8, #0x4                   	// #4
  4030f0:	ldrb	w9, [sp, #88]
  4030f4:	add	x10, sp, #0x60
  4030f8:	str	xzr, [x10, x8, lsl #3]
  4030fc:	tbz	w9, #0, 403120 <ferror@plt+0x11c0>
  403100:	adrp	x1, 407000 <ferror@plt+0x50a0>
  403104:	add	x1, x1, #0xa23
  403108:	mov	w2, #0x5                   	// #5
  40310c:	mov	x0, xzr
  403110:	bl	401eb0 <dcgettext@plt>
  403114:	ldr	x1, [sp, #96]
  403118:	bl	401ee0 <printf@plt>
  40311c:	ldrb	w9, [sp, #88]
  403120:	tbnz	w9, #1, 403194 <ferror@plt+0x1234>
  403124:	ldr	x0, [sp, #96]
  403128:	add	x1, sp, #0x60
  40312c:	bl	401ce0 <execv@plt>
  403130:	adrp	x1, 407000 <ferror@plt+0x50a0>
  403134:	add	x1, x1, #0xa44
  403138:	mov	w2, #0x5                   	// #5
  40313c:	mov	x0, xzr
  403140:	bl	401eb0 <dcgettext@plt>
  403144:	ldr	x1, [sp, #96]
  403148:	bl	401da0 <warn@plt>
  40314c:	mov	w20, #0x7f                  	// #127
  403150:	b	403198 <ferror@plt+0x1238>
  403154:	adrp	x1, 408000 <ferror@plt+0x60a0>
  403158:	add	x1, x1, #0x3
  40315c:	mov	w2, #0x5                   	// #5
  403160:	bl	401eb0 <dcgettext@plt>
  403164:	adrp	x1, 407000 <ferror@plt+0x50a0>
  403168:	add	x1, x1, #0xbb2
  40316c:	bl	401da0 <warn@plt>
  403170:	b	403198 <ferror@plt+0x1238>
  403174:	cbz	w0, 403194 <ferror@plt+0x1234>
  403178:	b	4035c0 <ferror@plt+0x1660>
  40317c:	adrp	x1, 407000 <ferror@plt+0x50a0>
  403180:	add	x1, x1, #0xa98
  403184:	mov	w2, #0x5                   	// #5
  403188:	mov	x0, xzr
  40318c:	bl	401eb0 <dcgettext@plt>
  403190:	bl	401da0 <warn@plt>
  403194:	mov	w20, wzr
  403198:	ldrb	w8, [sp, #88]
  40319c:	tbnz	w8, #1, 4031fc <ferror@plt+0x129c>
  4031a0:	mov	w1, #0x7010                	// #28688
  4031a4:	add	x2, sp, #0x60
  4031a8:	movk	w1, #0x8028, lsl #16
  4031ac:	mov	w0, w19
  4031b0:	bl	401f40 <ioctl@plt>
  4031b4:	tbnz	w0, #31, 4031e0 <ferror@plt+0x1280>
  4031b8:	mov	w1, #0x700f                	// #28687
  4031bc:	add	x2, sp, #0x60
  4031c0:	movk	w1, #0x4028, lsl #16
  4031c4:	mov	w0, w19
  4031c8:	strb	wzr, [sp, #96]
  4031cc:	bl	401f40 <ioctl@plt>
  4031d0:	tbz	w0, #31, 4031fc <ferror@plt+0x129c>
  4031d4:	adrp	x1, 407000 <ferror@plt+0x50a0>
  4031d8:	add	x1, x1, #0xb43
  4031dc:	b	4031e8 <ferror@plt+0x1288>
  4031e0:	adrp	x1, 407000 <ferror@plt+0x50a0>
  4031e4:	add	x1, x1, #0xb2d
  4031e8:	mov	w2, #0x5                   	// #5
  4031ec:	mov	x0, xzr
  4031f0:	bl	401eb0 <dcgettext@plt>
  4031f4:	bl	401da0 <warn@plt>
  4031f8:	mov	w20, #0x1                   	// #1
  4031fc:	mov	w0, w19
  403200:	bl	401d20 <close@plt>
  403204:	mov	w0, w20
  403208:	add	sp, sp, #0x1a0
  40320c:	ldp	x20, x19, [sp, #80]
  403210:	ldp	x22, x21, [sp, #64]
  403214:	ldp	x24, x23, [sp, #48]
  403218:	ldp	x26, x25, [sp, #32]
  40321c:	ldp	x28, x27, [sp, #16]
  403220:	ldp	x29, x30, [sp], #96
  403224:	ret
  403228:	mov	w8, #0x1                   	// #1
  40322c:	str	x20, [sp, #96]
  403230:	ldrb	w9, [sp, #88]
  403234:	add	x10, sp, #0x60
  403238:	str	xzr, [x10, x8, lsl #3]
  40323c:	tbnz	w9, #0, 403100 <ferror@plt+0x11a0>
  403240:	b	403120 <ferror@plt+0x11c0>
  403244:	mov	w8, #0x1                   	// #1
  403248:	b	40325c <ferror@plt+0x12fc>
  40324c:	adrp	x1, 408000 <ferror@plt+0x60a0>
  403250:	add	x1, x1, #0x113
  403254:	b	4030a8 <ferror@plt+0x1148>
  403258:	mov	w8, #0x2                   	// #2
  40325c:	str	w8, [sp, #64]
  403260:	mov	x0, x19
  403264:	bl	401bf0 <fclose@plt>
  403268:	b	402610 <ferror@plt+0x6b0>
  40326c:	adrp	x21, 419000 <ferror@plt+0x170a0>
  403270:	ldr	x19, [x21, #672]
  403274:	adrp	x1, 407000 <ferror@plt+0x50a0>
  403278:	add	x1, x1, #0xb72
  40327c:	mov	w2, #0x5                   	// #5
  403280:	mov	x0, xzr
  403284:	bl	401eb0 <dcgettext@plt>
  403288:	adrp	x8, 419000 <ferror@plt+0x170a0>
  40328c:	ldr	x2, [x8, #712]
  403290:	mov	x1, x0
  403294:	mov	x0, x19
  403298:	bl	401f10 <fprintf@plt>
  40329c:	adrp	x23, 407000 <ferror@plt+0x50a0>
  4032a0:	adrp	x24, 407000 <ferror@plt+0x50a0>
  4032a4:	adrp	x20, 407000 <ferror@plt+0x50a0>
  4032a8:	adrp	x26, 407000 <ferror@plt+0x50a0>
  4032ac:	adrp	x28, 407000 <ferror@plt+0x50a0>
  4032b0:	adrp	x19, 407000 <ferror@plt+0x50a0>
  4032b4:	adrp	x25, 407000 <ferror@plt+0x50a0>
  4032b8:	mov	x22, xzr
  4032bc:	add	x23, x23, #0x78b
  4032c0:	add	x24, x24, #0x3b0
  4032c4:	add	x20, x20, #0xb94
  4032c8:	add	x26, x26, #0x7a6
  4032cc:	add	x28, x28, #0x7aa
  4032d0:	add	x19, x19, #0x7bf
  4032d4:	add	x25, x25, #0x7c4
  4032d8:	ldr	w8, [x27, x22]
  4032dc:	cmp	w8, #0x81
  4032e0:	b.hi	403304 <ferror@plt+0x13a4>  // b.pmore
  4032e4:	adr	x9, 4032f8 <ferror@plt+0x1398>
  4032e8:	ldrb	w10, [x24, x8]
  4032ec:	add	x9, x9, x10, lsl #2
  4032f0:	mov	x2, x23
  4032f4:	br	x9
  4032f8:	adrp	x2, 407000 <ferror@plt+0x50a0>
  4032fc:	add	x2, x2, #0xf28
  403300:	b	4033a4 <ferror@plt+0x1444>
  403304:	sub	w9, w8, #0x21
  403308:	cmp	w9, #0x5d
  40330c:	b.hi	4033b0 <ferror@plt+0x1450>  // b.pmore
  403310:	ldr	x0, [x21, #672]
  403314:	adrp	x1, 407000 <ferror@plt+0x50a0>
  403318:	add	x1, x1, #0xb9a
  40331c:	mov	w2, w8
  403320:	bl	401f10 <fprintf@plt>
  403324:	b	4033b0 <ferror@plt+0x1450>
  403328:	adrp	x2, 407000 <ferror@plt+0x50a0>
  40332c:	add	x2, x2, #0x793
  403330:	b	4033a4 <ferror@plt+0x1444>
  403334:	adrp	x2, 407000 <ferror@plt+0x50a0>
  403338:	add	x2, x2, #0xfa1
  40333c:	b	4033a4 <ferror@plt+0x1444>
  403340:	adrp	x2, 407000 <ferror@plt+0x50a0>
  403344:	add	x2, x2, #0xf0c
  403348:	b	4033a4 <ferror@plt+0x1444>
  40334c:	adrp	x2, 407000 <ferror@plt+0x50a0>
  403350:	add	x2, x2, #0x7a0
  403354:	b	4033a4 <ferror@plt+0x1444>
  403358:	adrp	x2, 407000 <ferror@plt+0x50a0>
  40335c:	add	x2, x2, #0x7b2
  403360:	b	4033a4 <ferror@plt+0x1444>
  403364:	adrp	x2, 407000 <ferror@plt+0x50a0>
  403368:	add	x2, x2, #0x798
  40336c:	b	4033a4 <ferror@plt+0x1444>
  403370:	adrp	x2, 407000 <ferror@plt+0x50a0>
  403374:	add	x2, x2, #0x7b7
  403378:	b	4033a4 <ferror@plt+0x1444>
  40337c:	adrp	x2, 407000 <ferror@plt+0x50a0>
  403380:	add	x2, x2, #0x77c
  403384:	b	4033a4 <ferror@plt+0x1444>
  403388:	mov	x2, x26
  40338c:	b	4033a4 <ferror@plt+0x1444>
  403390:	mov	x2, x28
  403394:	b	4033a4 <ferror@plt+0x1444>
  403398:	mov	x2, x19
  40339c:	b	4033a4 <ferror@plt+0x1444>
  4033a0:	mov	x2, x25
  4033a4:	ldr	x0, [x21, #672]
  4033a8:	mov	x1, x20
  4033ac:	bl	401f10 <fprintf@plt>
  4033b0:	add	x22, x22, #0x4
  4033b4:	cmp	x22, #0x3c
  4033b8:	b.ne	4032d8 <ferror@plt+0x1378>  // b.any
  4033bc:	ldr	x1, [x21, #672]
  4033c0:	mov	w0, #0xa                   	// #10
  4033c4:	bl	401b60 <fputc@plt>
  4033c8:	mov	w0, #0x1                   	// #1
  4033cc:	bl	401ac0 <exit@plt>
  4033d0:	adrp	x8, 419000 <ferror@plt+0x170a0>
  4033d4:	ldr	x19, [x8, #672]
  4033d8:	adrp	x1, 407000 <ferror@plt+0x50a0>
  4033dc:	add	x1, x1, #0x883
  4033e0:	mov	w2, #0x5                   	// #5
  4033e4:	mov	x0, xzr
  4033e8:	bl	401eb0 <dcgettext@plt>
  4033ec:	adrp	x8, 419000 <ferror@plt+0x170a0>
  4033f0:	ldr	x2, [x8, #712]
  4033f4:	mov	x1, x0
  4033f8:	mov	x0, x19
  4033fc:	bl	401f10 <fprintf@plt>
  403400:	mov	w0, #0x1                   	// #1
  403404:	bl	401ac0 <exit@plt>
  403408:	adrp	x1, 407000 <ferror@plt+0x50a0>
  40340c:	add	x1, x1, #0x865
  403410:	mov	w2, #0x5                   	// #5
  403414:	mov	x0, xzr
  403418:	bl	401eb0 <dcgettext@plt>
  40341c:	adrp	x8, 419000 <ferror@plt+0x170a0>
  403420:	ldr	x1, [x8, #712]
  403424:	adrp	x2, 407000 <ferror@plt+0x50a0>
  403428:	add	x2, x2, #0x871
  40342c:	bl	401ee0 <printf@plt>
  403430:	mov	w0, wzr
  403434:	bl	401ac0 <exit@plt>
  403438:	bl	4035cc <ferror@plt+0x166c>
  40343c:	adrp	x1, 407000 <ferror@plt+0x50a0>
  403440:	add	x1, x1, #0x84d
  403444:	b	403450 <ferror@plt+0x14f0>
  403448:	adrp	x1, 407000 <ferror@plt+0x50a0>
  40344c:	add	x1, x1, #0x7fe
  403450:	mov	w2, #0x5                   	// #5
  403454:	mov	x0, xzr
  403458:	bl	401eb0 <dcgettext@plt>
  40345c:	adrp	x8, 419000 <ferror@plt+0x170a0>
  403460:	ldr	x2, [x8, #680]
  403464:	mov	x1, x0
  403468:	mov	w0, #0x1                   	// #1
  40346c:	bl	401ec0 <errx@plt>
  403470:	adrp	x1, 407000 <ferror@plt+0x50a0>
  403474:	add	x1, x1, #0x8ed
  403478:	mov	w2, #0x5                   	// #5
  40347c:	mov	x0, xzr
  403480:	bl	401eb0 <dcgettext@plt>
  403484:	mov	x1, x0
  403488:	mov	w0, #0x1                   	// #1
  40348c:	bl	401ec0 <errx@plt>
  403490:	adrp	x1, 408000 <ferror@plt+0x60a0>
  403494:	add	x1, x1, #0x1d
  403498:	b	4034b0 <ferror@plt+0x1550>
  40349c:	adrp	x1, 408000 <ferror@plt+0x60a0>
  4034a0:	add	x1, x1, #0x32
  4034a4:	b	4034b0 <ferror@plt+0x1550>
  4034a8:	adrp	x1, 408000 <ferror@plt+0x60a0>
  4034ac:	add	x1, x1, #0x4a
  4034b0:	mov	w2, #0x5                   	// #5
  4034b4:	mov	x0, xzr
  4034b8:	bl	401eb0 <dcgettext@plt>
  4034bc:	bl	401da0 <warn@plt>
  4034c0:	mov	w0, #0x1                   	// #1
  4034c4:	bl	401ac0 <exit@plt>
  4034c8:	adrp	x1, 408000 <ferror@plt+0x60a0>
  4034cc:	add	x1, x1, #0x3
  4034d0:	mov	w2, #0x5                   	// #5
  4034d4:	bl	401eb0 <dcgettext@plt>
  4034d8:	add	x1, sp, #0x60
  4034dc:	bl	401da0 <warn@plt>
  4034e0:	adrp	x1, 407000 <ferror@plt+0x50a0>
  4034e4:	add	x1, x1, #0x92f
  4034e8:	mov	w2, #0x5                   	// #5
  4034ec:	mov	x0, xzr
  4034f0:	bl	401eb0 <dcgettext@plt>
  4034f4:	mov	x1, x0
  4034f8:	mov	w0, #0x1                   	// #1
  4034fc:	mov	x2, x25
  403500:	bl	401ec0 <errx@plt>
  403504:	adrp	x1, 408000 <ferror@plt+0x60a0>
  403508:	add	x1, x1, #0xc3
  40350c:	mov	w2, #0x5                   	// #5
  403510:	mov	x0, xzr
  403514:	bl	401eb0 <dcgettext@plt>
  403518:	adrp	x2, 408000 <ferror@plt+0x60a0>
  40351c:	mov	x1, x0
  403520:	add	x2, x2, #0x1a
  403524:	mov	w0, #0x1                   	// #1
  403528:	bl	401f30 <err@plt>
  40352c:	mov	w0, w19
  403530:	bl	401d20 <close@plt>
  403534:	adrp	x1, 407000 <ferror@plt+0x50a0>
  403538:	add	x1, x1, #0xb9f
  40353c:	mov	w2, #0x5                   	// #5
  403540:	mov	x0, xzr
  403544:	bl	401eb0 <dcgettext@plt>
  403548:	adrp	x2, 407000 <ferror@plt+0x50a0>
  40354c:	mov	x1, x0
  403550:	add	x2, x2, #0xbb2
  403554:	mov	w0, #0x1                   	// #1
  403558:	bl	401ec0 <errx@plt>
  40355c:	adrp	x1, 407000 <ferror@plt+0x50a0>
  403560:	add	x1, x1, #0x983
  403564:	mov	w2, #0x5                   	// #5
  403568:	mov	x0, xzr
  40356c:	bl	401eb0 <dcgettext@plt>
  403570:	mov	x19, x0
  403574:	add	x0, sp, #0x20
  403578:	bl	401b70 <ctime@plt>
  40357c:	mov	x2, x0
  403580:	mov	w0, #0x1                   	// #1
  403584:	mov	x1, x19
  403588:	bl	401ec0 <errx@plt>
  40358c:	adrp	x1, 408000 <ferror@plt+0x60a0>
  403590:	add	x1, x1, #0xed
  403594:	b	4034b0 <ferror@plt+0x1550>
  403598:	adrp	x1, 407000 <ferror@plt+0x50a0>
  40359c:	add	x1, x1, #0xfa8
  4035a0:	mov	w0, #0x1                   	// #1
  4035a4:	bl	401f30 <err@plt>
  4035a8:	cbnz	w0, 4035c0 <ferror@plt+0x1660>
  4035ac:	bl	401f00 <__errno_location@plt>
  4035b0:	ldr	w8, [x0]
  4035b4:	cmp	w8, #0x20
  4035b8:	b.eq	4035c0 <ferror@plt+0x1660>  // b.none
  4035bc:	str	wzr, [x0]
  4035c0:	adrp	x1, 407000 <ferror@plt+0x50a0>
  4035c4:	add	x1, x1, #0xb66
  4035c8:	b	403478 <ferror@plt+0x1518>
  4035cc:	stp	x29, x30, [sp, #-32]!
  4035d0:	adrp	x8, 419000 <ferror@plt+0x170a0>
  4035d4:	str	x19, [sp, #16]
  4035d8:	ldr	x19, [x8, #696]
  4035dc:	adrp	x1, 407000 <ferror@plt+0x50a0>
  4035e0:	add	x1, x1, #0xbda
  4035e4:	mov	w2, #0x5                   	// #5
  4035e8:	mov	x0, xzr
  4035ec:	mov	x29, sp
  4035f0:	bl	401eb0 <dcgettext@plt>
  4035f4:	mov	x1, x19
  4035f8:	bl	401ab0 <fputs@plt>
  4035fc:	adrp	x1, 407000 <ferror@plt+0x50a0>
  403600:	add	x1, x1, #0xbe3
  403604:	mov	w2, #0x5                   	// #5
  403608:	mov	x0, xzr
  40360c:	bl	401eb0 <dcgettext@plt>
  403610:	adrp	x8, 419000 <ferror@plt+0x170a0>
  403614:	ldr	x2, [x8, #712]
  403618:	mov	x1, x0
  40361c:	mov	x0, x19
  403620:	bl	401f10 <fprintf@plt>
  403624:	mov	w0, #0xa                   	// #10
  403628:	mov	x1, x19
  40362c:	bl	401b60 <fputc@plt>
  403630:	adrp	x1, 407000 <ferror@plt+0x50a0>
  403634:	add	x1, x1, #0xbf2
  403638:	mov	w2, #0x5                   	// #5
  40363c:	mov	x0, xzr
  403640:	bl	401eb0 <dcgettext@plt>
  403644:	mov	x1, x19
  403648:	bl	401ab0 <fputs@plt>
  40364c:	adrp	x1, 407000 <ferror@plt+0x50a0>
  403650:	add	x1, x1, #0xc2d
  403654:	mov	w2, #0x5                   	// #5
  403658:	mov	x0, xzr
  40365c:	bl	401eb0 <dcgettext@plt>
  403660:	mov	x1, x19
  403664:	bl	401ab0 <fputs@plt>
  403668:	adrp	x1, 407000 <ferror@plt+0x50a0>
  40366c:	add	x1, x1, #0xc38
  403670:	mov	w2, #0x5                   	// #5
  403674:	mov	x0, xzr
  403678:	bl	401eb0 <dcgettext@plt>
  40367c:	mov	x1, x19
  403680:	bl	401ab0 <fputs@plt>
  403684:	adrp	x1, 407000 <ferror@plt+0x50a0>
  403688:	add	x1, x1, #0xc83
  40368c:	mov	w2, #0x5                   	// #5
  403690:	mov	x0, xzr
  403694:	bl	401eb0 <dcgettext@plt>
  403698:	adrp	x2, 407000 <ferror@plt+0x50a0>
  40369c:	mov	x1, x0
  4036a0:	add	x2, x2, #0x768
  4036a4:	mov	x0, x19
  4036a8:	bl	401f10 <fprintf@plt>
  4036ac:	adrp	x1, 407000 <ferror@plt+0x50a0>
  4036b0:	add	x1, x1, #0xcf2
  4036b4:	mov	w2, #0x5                   	// #5
  4036b8:	mov	x0, xzr
  4036bc:	bl	401eb0 <dcgettext@plt>
  4036c0:	mov	x1, x19
  4036c4:	bl	401ab0 <fputs@plt>
  4036c8:	adrp	x1, 407000 <ferror@plt+0x50a0>
  4036cc:	add	x1, x1, #0xd2c
  4036d0:	mov	w2, #0x5                   	// #5
  4036d4:	mov	x0, xzr
  4036d8:	bl	401eb0 <dcgettext@plt>
  4036dc:	mov	x1, x19
  4036e0:	bl	401ab0 <fputs@plt>
  4036e4:	adrp	x1, 407000 <ferror@plt+0x50a0>
  4036e8:	add	x1, x1, #0xd69
  4036ec:	mov	w2, #0x5                   	// #5
  4036f0:	mov	x0, xzr
  4036f4:	bl	401eb0 <dcgettext@plt>
  4036f8:	mov	x1, x19
  4036fc:	bl	401ab0 <fputs@plt>
  403700:	adrp	x1, 407000 <ferror@plt+0x50a0>
  403704:	add	x1, x1, #0xda1
  403708:	mov	w2, #0x5                   	// #5
  40370c:	mov	x0, xzr
  403710:	bl	401eb0 <dcgettext@plt>
  403714:	mov	x1, x19
  403718:	bl	401ab0 <fputs@plt>
  40371c:	adrp	x1, 407000 <ferror@plt+0x50a0>
  403720:	add	x1, x1, #0xdd4
  403724:	mov	w2, #0x5                   	// #5
  403728:	mov	x0, xzr
  40372c:	bl	401eb0 <dcgettext@plt>
  403730:	mov	x1, x19
  403734:	bl	401ab0 <fputs@plt>
  403738:	adrp	x1, 407000 <ferror@plt+0x50a0>
  40373c:	add	x1, x1, #0xe04
  403740:	mov	w2, #0x5                   	// #5
  403744:	mov	x0, xzr
  403748:	bl	401eb0 <dcgettext@plt>
  40374c:	mov	x1, x19
  403750:	bl	401ab0 <fputs@plt>
  403754:	adrp	x1, 407000 <ferror@plt+0x50a0>
  403758:	add	x1, x1, #0xe3a
  40375c:	mov	w2, #0x5                   	// #5
  403760:	mov	x0, xzr
  403764:	bl	401eb0 <dcgettext@plt>
  403768:	mov	x1, x19
  40376c:	bl	401ab0 <fputs@plt>
  403770:	adrp	x1, 407000 <ferror@plt+0x50a0>
  403774:	add	x1, x1, #0xe66
  403778:	mov	w2, #0x5                   	// #5
  40377c:	mov	x0, xzr
  403780:	bl	401eb0 <dcgettext@plt>
  403784:	mov	x1, x19
  403788:	bl	401ab0 <fputs@plt>
  40378c:	adrp	x1, 407000 <ferror@plt+0x50a0>
  403790:	add	x1, x1, #0xe8e
  403794:	mov	w2, #0x5                   	// #5
  403798:	mov	x0, xzr
  40379c:	bl	401eb0 <dcgettext@plt>
  4037a0:	mov	x1, x19
  4037a4:	bl	401ab0 <fputs@plt>
  4037a8:	adrp	x1, 407000 <ferror@plt+0x50a0>
  4037ac:	add	x1, x1, #0xeb6
  4037b0:	mov	w2, #0x5                   	// #5
  4037b4:	mov	x0, xzr
  4037b8:	bl	401eb0 <dcgettext@plt>
  4037bc:	mov	x1, x19
  4037c0:	bl	401ab0 <fputs@plt>
  4037c4:	mov	w0, #0xa                   	// #10
  4037c8:	mov	x1, x19
  4037cc:	bl	401b60 <fputc@plt>
  4037d0:	adrp	x1, 407000 <ferror@plt+0x50a0>
  4037d4:	add	x1, x1, #0xeff
  4037d8:	mov	w2, #0x5                   	// #5
  4037dc:	mov	x0, xzr
  4037e0:	bl	401eb0 <dcgettext@plt>
  4037e4:	adrp	x1, 407000 <ferror@plt+0x50a0>
  4037e8:	mov	x19, x0
  4037ec:	add	x1, x1, #0xf20
  4037f0:	mov	w2, #0x5                   	// #5
  4037f4:	mov	x0, xzr
  4037f8:	bl	401eb0 <dcgettext@plt>
  4037fc:	mov	x4, x0
  403800:	adrp	x0, 407000 <ferror@plt+0x50a0>
  403804:	adrp	x1, 407000 <ferror@plt+0x50a0>
  403808:	adrp	x3, 407000 <ferror@plt+0x50a0>
  40380c:	add	x0, x0, #0xee2
  403810:	add	x1, x1, #0xef3
  403814:	add	x3, x3, #0xf11
  403818:	mov	x2, x19
  40381c:	bl	401ee0 <printf@plt>
  403820:	adrp	x1, 407000 <ferror@plt+0x50a0>
  403824:	add	x1, x1, #0xf30
  403828:	mov	w2, #0x5                   	// #5
  40382c:	mov	x0, xzr
  403830:	bl	401eb0 <dcgettext@plt>
  403834:	adrp	x1, 407000 <ferror@plt+0x50a0>
  403838:	add	x1, x1, #0xf4b
  40383c:	bl	401ee0 <printf@plt>
  403840:	mov	w0, wzr
  403844:	bl	401ac0 <exit@plt>
  403848:	stp	x29, x30, [sp, #-32]!
  40384c:	adrp	x8, 419000 <ferror@plt+0x170a0>
  403850:	stp	x20, x19, [sp, #16]
  403854:	ldr	x20, [x8, #696]
  403858:	mov	x29, sp
  40385c:	bl	401f00 <__errno_location@plt>
  403860:	mov	x19, x0
  403864:	str	wzr, [x0]
  403868:	mov	x0, x20
  40386c:	bl	401f60 <ferror@plt>
  403870:	cbnz	w0, 403910 <ferror@plt+0x19b0>
  403874:	mov	x0, x20
  403878:	bl	401e50 <fflush@plt>
  40387c:	cbz	w0, 4038d0 <ferror@plt+0x1970>
  403880:	ldr	w20, [x19]
  403884:	cmp	w20, #0x9
  403888:	b.eq	403894 <ferror@plt+0x1934>  // b.none
  40388c:	cmp	w20, #0x20
  403890:	b.ne	403928 <ferror@plt+0x19c8>  // b.any
  403894:	adrp	x8, 419000 <ferror@plt+0x170a0>
  403898:	ldr	x20, [x8, #672]
  40389c:	str	wzr, [x19]
  4038a0:	mov	x0, x20
  4038a4:	bl	401f60 <ferror@plt>
  4038a8:	cbnz	w0, 403950 <ferror@plt+0x19f0>
  4038ac:	mov	x0, x20
  4038b0:	bl	401e50 <fflush@plt>
  4038b4:	cbz	w0, 4038f0 <ferror@plt+0x1990>
  4038b8:	ldr	w8, [x19]
  4038bc:	cmp	w8, #0x9
  4038c0:	b.ne	403950 <ferror@plt+0x19f0>  // b.any
  4038c4:	ldp	x20, x19, [sp, #16]
  4038c8:	ldp	x29, x30, [sp], #32
  4038cc:	ret
  4038d0:	mov	x0, x20
  4038d4:	bl	401bd0 <fileno@plt>
  4038d8:	tbnz	w0, #31, 403880 <ferror@plt+0x1920>
  4038dc:	bl	401ad0 <dup@plt>
  4038e0:	tbnz	w0, #31, 403880 <ferror@plt+0x1920>
  4038e4:	bl	401d20 <close@plt>
  4038e8:	cbnz	w0, 403880 <ferror@plt+0x1920>
  4038ec:	b	403894 <ferror@plt+0x1934>
  4038f0:	mov	x0, x20
  4038f4:	bl	401bd0 <fileno@plt>
  4038f8:	tbnz	w0, #31, 4038b8 <ferror@plt+0x1958>
  4038fc:	bl	401ad0 <dup@plt>
  403900:	tbnz	w0, #31, 4038b8 <ferror@plt+0x1958>
  403904:	bl	401d20 <close@plt>
  403908:	cbnz	w0, 4038b8 <ferror@plt+0x1958>
  40390c:	b	4038c4 <ferror@plt+0x1964>
  403910:	adrp	x1, 407000 <ferror@plt+0x50a0>
  403914:	add	x1, x1, #0xb66
  403918:	mov	w2, #0x5                   	// #5
  40391c:	mov	x0, xzr
  403920:	bl	401eb0 <dcgettext@plt>
  403924:	b	403940 <ferror@plt+0x19e0>
  403928:	adrp	x1, 407000 <ferror@plt+0x50a0>
  40392c:	add	x1, x1, #0xb66
  403930:	mov	w2, #0x5                   	// #5
  403934:	mov	x0, xzr
  403938:	bl	401eb0 <dcgettext@plt>
  40393c:	cbnz	w20, 40394c <ferror@plt+0x19ec>
  403940:	bl	401e60 <warnx@plt>
  403944:	mov	w0, #0x1                   	// #1
  403948:	bl	401a80 <_exit@plt>
  40394c:	bl	401da0 <warn@plt>
  403950:	mov	w0, #0x1                   	// #1
  403954:	bl	401a80 <_exit@plt>
  403958:	sub	sp, sp, #0x100
  40395c:	stp	x29, x30, [sp, #240]
  403960:	add	x29, sp, #0xf0
  403964:	mov	x8, #0xffffffffffffffd0    	// #-48
  403968:	mov	x9, sp
  40396c:	sub	x10, x29, #0x70
  403970:	movk	x8, #0xff80, lsl #32
  403974:	add	x11, x29, #0x10
  403978:	add	x9, x9, #0x80
  40397c:	add	x10, x10, #0x30
  403980:	stp	x9, x8, [x29, #-16]
  403984:	stp	x11, x10, [x29, #-32]
  403988:	stp	x2, x3, [x29, #-112]
  40398c:	stp	x4, x5, [x29, #-96]
  403990:	stp	x6, x7, [x29, #-80]
  403994:	stp	q1, q2, [sp, #16]
  403998:	str	q0, [sp]
  40399c:	ldp	q0, q1, [x29, #-32]
  4039a0:	adrp	x1, 407000 <ferror@plt+0x50a0>
  4039a4:	add	x1, x1, #0xf86
  4039a8:	sub	x2, x29, #0x40
  4039ac:	stp	q3, q4, [sp, #48]
  4039b0:	stp	q5, q6, [sp, #80]
  4039b4:	str	q7, [sp, #112]
  4039b8:	stp	q0, q1, [x29, #-64]
  4039bc:	bl	401e10 <vasprintf@plt>
  4039c0:	tbnz	w0, #31, 4039d0 <ferror@plt+0x1a70>
  4039c4:	ldp	x29, x30, [sp, #240]
  4039c8:	add	sp, sp, #0x100
  4039cc:	ret
  4039d0:	adrp	x1, 407000 <ferror@plt+0x50a0>
  4039d4:	add	x1, x1, #0xfc0
  4039d8:	mov	w0, #0x1                   	// #1
  4039dc:	bl	401f30 <err@plt>
  4039e0:	adrp	x8, 419000 <ferror@plt+0x170a0>
  4039e4:	str	w0, [x8, #664]
  4039e8:	ret
  4039ec:	sub	sp, sp, #0x70
  4039f0:	stp	x29, x30, [sp, #16]
  4039f4:	stp	x28, x27, [sp, #32]
  4039f8:	stp	x26, x25, [sp, #48]
  4039fc:	stp	x24, x23, [sp, #64]
  403a00:	stp	x22, x21, [sp, #80]
  403a04:	stp	x20, x19, [sp, #96]
  403a08:	add	x29, sp, #0x10
  403a0c:	str	xzr, [x1]
  403a10:	cbz	x0, 403a54 <ferror@plt+0x1af4>
  403a14:	ldrb	w22, [x0]
  403a18:	mov	x20, x0
  403a1c:	cbz	x22, 403a54 <ferror@plt+0x1af4>
  403a20:	mov	x21, x2
  403a24:	mov	x19, x1
  403a28:	bl	401db0 <__ctype_b_loc@plt>
  403a2c:	ldr	x8, [x0]
  403a30:	mov	x23, x0
  403a34:	ldrh	w9, [x8, x22, lsl #1]
  403a38:	tbz	w9, #13, 403a4c <ferror@plt+0x1aec>
  403a3c:	add	x9, x20, #0x1
  403a40:	ldrb	w22, [x9], #1
  403a44:	ldrh	w10, [x8, x22, lsl #1]
  403a48:	tbnz	w10, #13, 403a40 <ferror@plt+0x1ae0>
  403a4c:	cmp	w22, #0x2d
  403a50:	b.ne	403a88 <ferror@plt+0x1b28>  // b.any
  403a54:	mov	w22, #0xffffffea            	// #-22
  403a58:	neg	w19, w22
  403a5c:	bl	401f00 <__errno_location@plt>
  403a60:	str	w19, [x0]
  403a64:	mov	w0, w22
  403a68:	ldp	x20, x19, [sp, #96]
  403a6c:	ldp	x22, x21, [sp, #80]
  403a70:	ldp	x24, x23, [sp, #64]
  403a74:	ldp	x26, x25, [sp, #48]
  403a78:	ldp	x28, x27, [sp, #32]
  403a7c:	ldp	x29, x30, [sp, #16]
  403a80:	add	sp, sp, #0x70
  403a84:	ret
  403a88:	bl	401f00 <__errno_location@plt>
  403a8c:	mov	x24, x0
  403a90:	str	wzr, [x0]
  403a94:	add	x1, sp, #0x8
  403a98:	mov	x0, x20
  403a9c:	mov	w2, wzr
  403aa0:	mov	w3, wzr
  403aa4:	str	xzr, [sp, #8]
  403aa8:	bl	401cd0 <__strtoul_internal@plt>
  403aac:	ldr	x25, [sp, #8]
  403ab0:	ldr	w8, [x24]
  403ab4:	cmp	x25, x20
  403ab8:	b.eq	403c38 <ferror@plt+0x1cd8>  // b.none
  403abc:	add	x9, x0, #0x1
  403ac0:	mov	x20, x0
  403ac4:	cmp	x9, #0x1
  403ac8:	b.hi	403ad0 <ferror@plt+0x1b70>  // b.pmore
  403acc:	cbnz	w8, 403c3c <ferror@plt+0x1cdc>
  403ad0:	cbz	x25, 403c48 <ferror@plt+0x1ce8>
  403ad4:	ldrb	w8, [x25]
  403ad8:	cbz	w8, 403c48 <ferror@plt+0x1ce8>
  403adc:	mov	w27, wzr
  403ae0:	mov	x28, xzr
  403ae4:	b	403af4 <ferror@plt+0x1b94>
  403ae8:	mov	x28, xzr
  403aec:	str	x22, [sp, #8]
  403af0:	mov	x25, x22
  403af4:	ldrb	w8, [x25, #1]
  403af8:	cmp	w8, #0x61
  403afc:	b.le	403b2c <ferror@plt+0x1bcc>
  403b00:	cmp	w8, #0x62
  403b04:	b.eq	403b34 <ferror@plt+0x1bd4>  // b.none
  403b08:	cmp	w8, #0x69
  403b0c:	b.ne	403b44 <ferror@plt+0x1be4>  // b.any
  403b10:	ldrb	w8, [x25, #2]
  403b14:	orr	w8, w8, #0x20
  403b18:	cmp	w8, #0x62
  403b1c:	b.ne	403b44 <ferror@plt+0x1be4>  // b.any
  403b20:	ldrb	w8, [x25, #3]
  403b24:	cbnz	w8, 403b44 <ferror@plt+0x1be4>
  403b28:	b	403c58 <ferror@plt+0x1cf8>
  403b2c:	cmp	w8, #0x42
  403b30:	b.ne	403b40 <ferror@plt+0x1be0>  // b.any
  403b34:	ldrb	w8, [x25, #2]
  403b38:	cbnz	w8, 403b44 <ferror@plt+0x1be4>
  403b3c:	b	403c60 <ferror@plt+0x1d00>
  403b40:	cbz	w8, 403c58 <ferror@plt+0x1cf8>
  403b44:	bl	401bb0 <localeconv@plt>
  403b48:	cbz	x0, 403b68 <ferror@plt+0x1c08>
  403b4c:	ldr	x22, [x0]
  403b50:	cbz	x22, 403b74 <ferror@plt+0x1c14>
  403b54:	mov	x0, x22
  403b58:	bl	401aa0 <strlen@plt>
  403b5c:	mov	x26, x0
  403b60:	mov	w8, #0x1                   	// #1
  403b64:	b	403b7c <ferror@plt+0x1c1c>
  403b68:	mov	w8, wzr
  403b6c:	mov	x22, xzr
  403b70:	b	403b78 <ferror@plt+0x1c18>
  403b74:	mov	w8, wzr
  403b78:	mov	x26, xzr
  403b7c:	cbnz	x28, 403a54 <ferror@plt+0x1af4>
  403b80:	ldrb	w9, [x25]
  403b84:	eor	w8, w8, #0x1
  403b88:	cmp	w9, #0x0
  403b8c:	cset	w9, eq  // eq = none
  403b90:	orr	w8, w8, w9
  403b94:	tbnz	w8, #0, 403a54 <ferror@plt+0x1af4>
  403b98:	mov	x0, x22
  403b9c:	mov	x1, x25
  403ba0:	mov	x2, x26
  403ba4:	bl	401c70 <strncmp@plt>
  403ba8:	cbnz	w0, 403a54 <ferror@plt+0x1af4>
  403bac:	add	x22, x25, x26
  403bb0:	ldrb	w8, [x22]
  403bb4:	cmp	w8, #0x30
  403bb8:	b.ne	403bcc <ferror@plt+0x1c6c>  // b.any
  403bbc:	ldrb	w8, [x22, #1]!
  403bc0:	add	w27, w27, #0x1
  403bc4:	cmp	w8, #0x30
  403bc8:	b.eq	403bbc <ferror@plt+0x1c5c>  // b.none
  403bcc:	ldr	x9, [x23]
  403bd0:	sxtb	x8, w8
  403bd4:	ldrh	w8, [x9, x8, lsl #1]
  403bd8:	tbz	w8, #11, 403ae8 <ferror@plt+0x1b88>
  403bdc:	add	x1, sp, #0x8
  403be0:	mov	x0, x22
  403be4:	mov	w2, wzr
  403be8:	mov	w3, wzr
  403bec:	str	wzr, [x24]
  403bf0:	str	xzr, [sp, #8]
  403bf4:	bl	401cd0 <__strtoul_internal@plt>
  403bf8:	ldr	x25, [sp, #8]
  403bfc:	ldr	w8, [x24]
  403c00:	cmp	x25, x22
  403c04:	b.eq	403c38 <ferror@plt+0x1cd8>  // b.none
  403c08:	add	x9, x0, #0x1
  403c0c:	cmp	x9, #0x1
  403c10:	b.hi	403c18 <ferror@plt+0x1cb8>  // b.pmore
  403c14:	cbnz	w8, 403c3c <ferror@plt+0x1cdc>
  403c18:	mov	x28, xzr
  403c1c:	cbz	x0, 403af4 <ferror@plt+0x1b94>
  403c20:	cbz	x25, 403a54 <ferror@plt+0x1af4>
  403c24:	ldrb	w8, [x25]
  403c28:	mov	w22, #0xffffffea            	// #-22
  403c2c:	mov	x28, x0
  403c30:	cbnz	w8, 403af4 <ferror@plt+0x1b94>
  403c34:	b	403a58 <ferror@plt+0x1af8>
  403c38:	cbz	w8, 403a54 <ferror@plt+0x1af4>
  403c3c:	neg	w22, w8
  403c40:	tbz	w22, #31, 403a64 <ferror@plt+0x1b04>
  403c44:	b	403a58 <ferror@plt+0x1af8>
  403c48:	mov	w22, wzr
  403c4c:	str	x20, [x19]
  403c50:	tbz	w22, #31, 403a64 <ferror@plt+0x1b04>
  403c54:	b	403a58 <ferror@plt+0x1af8>
  403c58:	mov	w24, #0x400                 	// #1024
  403c5c:	b	403c64 <ferror@plt+0x1d04>
  403c60:	mov	w24, #0x3e8                 	// #1000
  403c64:	ldrsb	w22, [x25]
  403c68:	adrp	x23, 408000 <ferror@plt+0x60a0>
  403c6c:	add	x23, x23, #0x152
  403c70:	mov	w2, #0x9                   	// #9
  403c74:	mov	x0, x23
  403c78:	mov	w1, w22
  403c7c:	bl	401e80 <memchr@plt>
  403c80:	cbnz	x0, 403ca0 <ferror@plt+0x1d40>
  403c84:	adrp	x23, 408000 <ferror@plt+0x60a0>
  403c88:	add	x23, x23, #0x15b
  403c8c:	mov	w2, #0x9                   	// #9
  403c90:	mov	x0, x23
  403c94:	mov	w1, w22
  403c98:	bl	401e80 <memchr@plt>
  403c9c:	cbz	x0, 403a54 <ferror@plt+0x1af4>
  403ca0:	sub	w8, w0, w23
  403ca4:	adds	w8, w8, #0x1
  403ca8:	b.cs	403ccc <ferror@plt+0x1d6c>  // b.hs, b.nlast
  403cac:	mvn	w9, w0
  403cb0:	add	w9, w9, w23
  403cb4:	umulh	x10, x24, x20
  403cb8:	cmp	xzr, x10
  403cbc:	b.ne	403cd4 <ferror@plt+0x1d74>  // b.any
  403cc0:	adds	w9, w9, #0x1
  403cc4:	mul	x20, x20, x24
  403cc8:	b.cc	403cb4 <ferror@plt+0x1d54>  // b.lo, b.ul, b.last
  403ccc:	mov	w22, wzr
  403cd0:	b	403cd8 <ferror@plt+0x1d78>
  403cd4:	mov	w22, #0xffffffde            	// #-34
  403cd8:	cbz	x21, 403ce0 <ferror@plt+0x1d80>
  403cdc:	str	w8, [x21]
  403ce0:	cbz	x28, 403c4c <ferror@plt+0x1cec>
  403ce4:	cbz	w8, 403c4c <ferror@plt+0x1cec>
  403ce8:	mvn	w8, w0
  403cec:	add	w9, w8, w23
  403cf0:	mov	w8, #0x1                   	// #1
  403cf4:	umulh	x10, x24, x8
  403cf8:	cmp	xzr, x10
  403cfc:	b.ne	403d0c <ferror@plt+0x1dac>  // b.any
  403d00:	adds	w9, w9, #0x1
  403d04:	mul	x8, x8, x24
  403d08:	b.cc	403cf4 <ferror@plt+0x1d94>  // b.lo, b.ul, b.last
  403d0c:	mov	w9, #0xa                   	// #10
  403d10:	cmp	x28, #0xb
  403d14:	b.cc	403d28 <ferror@plt+0x1dc8>  // b.lo, b.ul, b.last
  403d18:	add	x9, x9, x9, lsl #2
  403d1c:	lsl	x9, x9, #1
  403d20:	cmp	x9, x28
  403d24:	b.cc	403d18 <ferror@plt+0x1db8>  // b.lo, b.ul, b.last
  403d28:	cmp	w27, #0x1
  403d2c:	b.lt	403dd8 <ferror@plt+0x1e78>  // b.tstop
  403d30:	cmp	w27, #0x3
  403d34:	b.hi	403d40 <ferror@plt+0x1de0>  // b.pmore
  403d38:	mov	w10, wzr
  403d3c:	b	403dc4 <ferror@plt+0x1e64>
  403d40:	mov	w10, #0x1                   	// #1
  403d44:	dup	v0.2d, x10
  403d48:	and	w10, w27, #0xfffffffc
  403d4c:	mov	v1.16b, v0.16b
  403d50:	mov	v1.d[0], x9
  403d54:	mov	w9, w10
  403d58:	fmov	x12, d1
  403d5c:	mov	x11, v1.d[1]
  403d60:	add	x12, x12, x12, lsl #2
  403d64:	fmov	x13, d0
  403d68:	lsl	x12, x12, #1
  403d6c:	add	x11, x11, x11, lsl #2
  403d70:	add	x13, x13, x13, lsl #2
  403d74:	mov	x14, v0.d[1]
  403d78:	fmov	d1, x12
  403d7c:	lsl	x11, x11, #1
  403d80:	lsl	x13, x13, #1
  403d84:	mov	v1.d[1], x11
  403d88:	add	x11, x14, x14, lsl #2
  403d8c:	fmov	d0, x13
  403d90:	lsl	x11, x11, #1
  403d94:	subs	w9, w9, #0x4
  403d98:	mov	v0.d[1], x11
  403d9c:	b.ne	403d58 <ferror@plt+0x1df8>  // b.any
  403da0:	mov	x9, v1.d[1]
  403da4:	mov	x11, v0.d[1]
  403da8:	fmov	x12, d1
  403dac:	fmov	x13, d0
  403db0:	mul	x12, x13, x12
  403db4:	mul	x9, x11, x9
  403db8:	cmp	w27, w10
  403dbc:	mul	x9, x12, x9
  403dc0:	b.eq	403dd8 <ferror@plt+0x1e78>  // b.none
  403dc4:	sub	w10, w27, w10
  403dc8:	add	x9, x9, x9, lsl #2
  403dcc:	subs	w10, w10, #0x1
  403dd0:	lsl	x9, x9, #1
  403dd4:	b.ne	403dc8 <ferror@plt+0x1e68>  // b.any
  403dd8:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  403ddc:	mov	w12, #0x1                   	// #1
  403de0:	movk	x10, #0xcccd
  403de4:	mov	w11, #0xa                   	// #10
  403de8:	b	403dfc <ferror@plt+0x1e9c>
  403dec:	cmp	x28, #0x9
  403df0:	mov	x28, x13
  403df4:	mov	x12, x14
  403df8:	b.ls	403c4c <ferror@plt+0x1cec>  // b.plast
  403dfc:	umulh	x13, x28, x10
  403e00:	lsr	x13, x13, #3
  403e04:	add	x14, x12, x12, lsl #2
  403e08:	msub	x15, x13, x11, x28
  403e0c:	lsl	x14, x14, #1
  403e10:	cbz	x15, 403dec <ferror@plt+0x1e8c>
  403e14:	udiv	x12, x9, x12
  403e18:	udiv	x12, x12, x15
  403e1c:	udiv	x12, x8, x12
  403e20:	add	x20, x12, x20
  403e24:	b	403dec <ferror@plt+0x1e8c>
  403e28:	mov	x2, xzr
  403e2c:	b	4039ec <ferror@plt+0x1a8c>
  403e30:	stp	x29, x30, [sp, #-48]!
  403e34:	stp	x20, x19, [sp, #32]
  403e38:	mov	x20, x1
  403e3c:	mov	x19, x0
  403e40:	str	x21, [sp, #16]
  403e44:	mov	x29, sp
  403e48:	cbz	x0, 403e7c <ferror@plt+0x1f1c>
  403e4c:	ldrb	w21, [x19]
  403e50:	mov	x8, x19
  403e54:	cbz	w21, 403e80 <ferror@plt+0x1f20>
  403e58:	bl	401db0 <__ctype_b_loc@plt>
  403e5c:	ldr	x9, [x0]
  403e60:	mov	x8, x19
  403e64:	and	x10, x21, #0xff
  403e68:	ldrh	w10, [x9, x10, lsl #1]
  403e6c:	tbz	w10, #11, 403e80 <ferror@plt+0x1f20>
  403e70:	ldrb	w21, [x8, #1]!
  403e74:	cbnz	w21, 403e64 <ferror@plt+0x1f04>
  403e78:	b	403e80 <ferror@plt+0x1f20>
  403e7c:	mov	x8, xzr
  403e80:	cbz	x20, 403e88 <ferror@plt+0x1f28>
  403e84:	str	x8, [x20]
  403e88:	cmp	x8, x19
  403e8c:	b.ls	403eac <ferror@plt+0x1f4c>  // b.plast
  403e90:	ldrb	w8, [x8]
  403e94:	cmp	w8, #0x0
  403e98:	cset	w0, eq  // eq = none
  403e9c:	ldp	x20, x19, [sp, #32]
  403ea0:	ldr	x21, [sp, #16]
  403ea4:	ldp	x29, x30, [sp], #48
  403ea8:	ret
  403eac:	mov	w0, wzr
  403eb0:	ldp	x20, x19, [sp, #32]
  403eb4:	ldr	x21, [sp, #16]
  403eb8:	ldp	x29, x30, [sp], #48
  403ebc:	ret
  403ec0:	stp	x29, x30, [sp, #-48]!
  403ec4:	stp	x20, x19, [sp, #32]
  403ec8:	mov	x20, x1
  403ecc:	mov	x19, x0
  403ed0:	str	x21, [sp, #16]
  403ed4:	mov	x29, sp
  403ed8:	cbz	x0, 403f0c <ferror@plt+0x1fac>
  403edc:	ldrb	w21, [x19]
  403ee0:	mov	x8, x19
  403ee4:	cbz	w21, 403f10 <ferror@plt+0x1fb0>
  403ee8:	bl	401db0 <__ctype_b_loc@plt>
  403eec:	ldr	x9, [x0]
  403ef0:	mov	x8, x19
  403ef4:	and	x10, x21, #0xff
  403ef8:	ldrh	w10, [x9, x10, lsl #1]
  403efc:	tbz	w10, #12, 403f10 <ferror@plt+0x1fb0>
  403f00:	ldrb	w21, [x8, #1]!
  403f04:	cbnz	w21, 403ef4 <ferror@plt+0x1f94>
  403f08:	b	403f10 <ferror@plt+0x1fb0>
  403f0c:	mov	x8, xzr
  403f10:	cbz	x20, 403f18 <ferror@plt+0x1fb8>
  403f14:	str	x8, [x20]
  403f18:	cmp	x8, x19
  403f1c:	b.ls	403f3c <ferror@plt+0x1fdc>  // b.plast
  403f20:	ldrb	w8, [x8]
  403f24:	cmp	w8, #0x0
  403f28:	cset	w0, eq  // eq = none
  403f2c:	ldp	x20, x19, [sp, #32]
  403f30:	ldr	x21, [sp, #16]
  403f34:	ldp	x29, x30, [sp], #48
  403f38:	ret
  403f3c:	mov	w0, wzr
  403f40:	ldp	x20, x19, [sp, #32]
  403f44:	ldr	x21, [sp, #16]
  403f48:	ldp	x29, x30, [sp], #48
  403f4c:	ret
  403f50:	sub	sp, sp, #0x110
  403f54:	stp	x29, x30, [sp, #208]
  403f58:	add	x29, sp, #0xd0
  403f5c:	mov	x8, #0xffffffffffffffd0    	// #-48
  403f60:	mov	x9, sp
  403f64:	sub	x10, x29, #0x50
  403f68:	stp	x28, x23, [sp, #224]
  403f6c:	stp	x22, x21, [sp, #240]
  403f70:	stp	x20, x19, [sp, #256]
  403f74:	mov	x20, x1
  403f78:	mov	x19, x0
  403f7c:	movk	x8, #0xff80, lsl #32
  403f80:	add	x11, x29, #0x40
  403f84:	add	x9, x9, #0x80
  403f88:	add	x22, x10, #0x30
  403f8c:	mov	w23, #0xffffffd0            	// #-48
  403f90:	stp	x2, x3, [x29, #-80]
  403f94:	stp	x4, x5, [x29, #-64]
  403f98:	stp	x6, x7, [x29, #-48]
  403f9c:	stp	q1, q2, [sp, #16]
  403fa0:	stp	q3, q4, [sp, #48]
  403fa4:	str	q0, [sp]
  403fa8:	stp	q5, q6, [sp, #80]
  403fac:	str	q7, [sp, #112]
  403fb0:	stp	x9, x8, [x29, #-16]
  403fb4:	stp	x11, x22, [x29, #-32]
  403fb8:	tbnz	w23, #31, 403fc4 <ferror@plt+0x2064>
  403fbc:	mov	w8, w23
  403fc0:	b	403fdc <ferror@plt+0x207c>
  403fc4:	add	w8, w23, #0x8
  403fc8:	cmn	w23, #0x8
  403fcc:	stur	w8, [x29, #-8]
  403fd0:	b.gt	403fdc <ferror@plt+0x207c>
  403fd4:	add	x9, x22, w23, sxtw
  403fd8:	b	403fe8 <ferror@plt+0x2088>
  403fdc:	ldur	x9, [x29, #-32]
  403fe0:	add	x10, x9, #0x8
  403fe4:	stur	x10, [x29, #-32]
  403fe8:	ldr	x1, [x9]
  403fec:	cbz	x1, 404064 <ferror@plt+0x2104>
  403ff0:	tbnz	w8, #31, 403ffc <ferror@plt+0x209c>
  403ff4:	mov	w23, w8
  403ff8:	b	404014 <ferror@plt+0x20b4>
  403ffc:	add	w23, w8, #0x8
  404000:	cmn	w8, #0x8
  404004:	stur	w23, [x29, #-8]
  404008:	b.gt	404014 <ferror@plt+0x20b4>
  40400c:	add	x8, x22, w8, sxtw
  404010:	b	404020 <ferror@plt+0x20c0>
  404014:	ldur	x8, [x29, #-32]
  404018:	add	x9, x8, #0x8
  40401c:	stur	x9, [x29, #-32]
  404020:	ldr	x21, [x8]
  404024:	cbz	x21, 404064 <ferror@plt+0x2104>
  404028:	mov	x0, x19
  40402c:	bl	401d90 <strcmp@plt>
  404030:	cbz	w0, 404048 <ferror@plt+0x20e8>
  404034:	mov	x0, x19
  404038:	mov	x1, x21
  40403c:	bl	401d90 <strcmp@plt>
  404040:	cbnz	w0, 403fb8 <ferror@plt+0x2058>
  404044:	b	40404c <ferror@plt+0x20ec>
  404048:	mov	w0, #0x1                   	// #1
  40404c:	ldp	x20, x19, [sp, #256]
  404050:	ldp	x22, x21, [sp, #240]
  404054:	ldp	x28, x23, [sp, #224]
  404058:	ldp	x29, x30, [sp, #208]
  40405c:	add	sp, sp, #0x110
  404060:	ret
  404064:	adrp	x8, 419000 <ferror@plt+0x170a0>
  404068:	ldr	w0, [x8, #664]
  40406c:	adrp	x1, 408000 <ferror@plt+0x60a0>
  404070:	add	x1, x1, #0x164
  404074:	mov	x2, x20
  404078:	mov	x3, x19
  40407c:	bl	401ec0 <errx@plt>
  404080:	cbz	x1, 4040a4 <ferror@plt+0x2144>
  404084:	sxtb	w8, w2
  404088:	ldrsb	w9, [x0]
  40408c:	cbz	w9, 4040a4 <ferror@plt+0x2144>
  404090:	cmp	w8, w9
  404094:	b.eq	4040a8 <ferror@plt+0x2148>  // b.none
  404098:	sub	x1, x1, #0x1
  40409c:	add	x0, x0, #0x1
  4040a0:	cbnz	x1, 404088 <ferror@plt+0x2128>
  4040a4:	mov	x0, xzr
  4040a8:	ret
  4040ac:	stp	x29, x30, [sp, #-32]!
  4040b0:	stp	x20, x19, [sp, #16]
  4040b4:	mov	x29, sp
  4040b8:	mov	x20, x1
  4040bc:	mov	x19, x0
  4040c0:	bl	40421c <ferror@plt+0x22bc>
  4040c4:	cmp	x0, w0, sxtw
  4040c8:	b.ne	4040e0 <ferror@plt+0x2180>  // b.any
  4040cc:	cmp	w0, w0, sxth
  4040d0:	b.ne	4040e0 <ferror@plt+0x2180>  // b.any
  4040d4:	ldp	x20, x19, [sp, #16]
  4040d8:	ldp	x29, x30, [sp], #32
  4040dc:	ret
  4040e0:	bl	401f00 <__errno_location@plt>
  4040e4:	mov	w8, #0x22                  	// #34
  4040e8:	str	w8, [x0]
  4040ec:	adrp	x8, 419000 <ferror@plt+0x170a0>
  4040f0:	ldr	w0, [x8, #664]
  4040f4:	adrp	x1, 408000 <ferror@plt+0x60a0>
  4040f8:	add	x1, x1, #0x164
  4040fc:	mov	x2, x20
  404100:	mov	x3, x19
  404104:	bl	401f30 <err@plt>
  404108:	stp	x29, x30, [sp, #-32]!
  40410c:	stp	x20, x19, [sp, #16]
  404110:	mov	x29, sp
  404114:	mov	x20, x1
  404118:	mov	x19, x0
  40411c:	bl	40421c <ferror@plt+0x22bc>
  404120:	cmp	x0, w0, sxtw
  404124:	b.ne	404134 <ferror@plt+0x21d4>  // b.any
  404128:	ldp	x20, x19, [sp, #16]
  40412c:	ldp	x29, x30, [sp], #32
  404130:	ret
  404134:	bl	401f00 <__errno_location@plt>
  404138:	mov	w8, #0x22                  	// #34
  40413c:	str	w8, [x0]
  404140:	adrp	x8, 419000 <ferror@plt+0x170a0>
  404144:	ldr	w0, [x8, #664]
  404148:	adrp	x1, 408000 <ferror@plt+0x60a0>
  40414c:	add	x1, x1, #0x164
  404150:	mov	x2, x20
  404154:	mov	x3, x19
  404158:	bl	401f30 <err@plt>
  40415c:	stp	x29, x30, [sp, #-32]!
  404160:	mov	w2, #0xa                   	// #10
  404164:	stp	x20, x19, [sp, #16]
  404168:	mov	x29, sp
  40416c:	mov	x20, x1
  404170:	mov	x19, x0
  404174:	bl	40438c <ferror@plt+0x242c>
  404178:	lsr	x8, x0, #32
  40417c:	cbnz	x8, 404194 <ferror@plt+0x2234>
  404180:	cmp	w0, #0x10, lsl #12
  404184:	b.cs	404194 <ferror@plt+0x2234>  // b.hs, b.nlast
  404188:	ldp	x20, x19, [sp, #16]
  40418c:	ldp	x29, x30, [sp], #32
  404190:	ret
  404194:	bl	401f00 <__errno_location@plt>
  404198:	mov	w8, #0x22                  	// #34
  40419c:	str	w8, [x0]
  4041a0:	adrp	x8, 419000 <ferror@plt+0x170a0>
  4041a4:	ldr	w0, [x8, #664]
  4041a8:	adrp	x1, 408000 <ferror@plt+0x60a0>
  4041ac:	add	x1, x1, #0x164
  4041b0:	mov	x2, x20
  4041b4:	mov	x3, x19
  4041b8:	bl	401f30 <err@plt>
  4041bc:	stp	x29, x30, [sp, #-32]!
  4041c0:	mov	w2, #0x10                  	// #16
  4041c4:	stp	x20, x19, [sp, #16]
  4041c8:	mov	x29, sp
  4041cc:	mov	x20, x1
  4041d0:	mov	x19, x0
  4041d4:	bl	40438c <ferror@plt+0x242c>
  4041d8:	lsr	x8, x0, #32
  4041dc:	cbnz	x8, 4041f4 <ferror@plt+0x2294>
  4041e0:	cmp	w0, #0x10, lsl #12
  4041e4:	b.cs	4041f4 <ferror@plt+0x2294>  // b.hs, b.nlast
  4041e8:	ldp	x20, x19, [sp, #16]
  4041ec:	ldp	x29, x30, [sp], #32
  4041f0:	ret
  4041f4:	bl	401f00 <__errno_location@plt>
  4041f8:	mov	w8, #0x22                  	// #34
  4041fc:	str	w8, [x0]
  404200:	adrp	x8, 419000 <ferror@plt+0x170a0>
  404204:	ldr	w0, [x8, #664]
  404208:	adrp	x1, 408000 <ferror@plt+0x60a0>
  40420c:	add	x1, x1, #0x164
  404210:	mov	x2, x20
  404214:	mov	x3, x19
  404218:	bl	401f30 <err@plt>
  40421c:	stp	x29, x30, [sp, #-48]!
  404220:	mov	x29, sp
  404224:	str	x21, [sp, #16]
  404228:	stp	x20, x19, [sp, #32]
  40422c:	mov	x20, x1
  404230:	mov	x19, x0
  404234:	str	xzr, [x29, #24]
  404238:	bl	401f00 <__errno_location@plt>
  40423c:	str	wzr, [x0]
  404240:	cbz	x19, 404294 <ferror@plt+0x2334>
  404244:	ldrb	w8, [x19]
  404248:	cbz	w8, 404294 <ferror@plt+0x2334>
  40424c:	mov	x21, x0
  404250:	add	x1, x29, #0x18
  404254:	mov	w2, #0xa                   	// #10
  404258:	mov	x0, x19
  40425c:	mov	w3, wzr
  404260:	bl	401c60 <__strtol_internal@plt>
  404264:	ldr	w8, [x21]
  404268:	cbnz	w8, 4042b0 <ferror@plt+0x2350>
  40426c:	ldr	x8, [x29, #24]
  404270:	cmp	x8, x19
  404274:	b.eq	404294 <ferror@plt+0x2334>  // b.none
  404278:	cbz	x8, 404284 <ferror@plt+0x2324>
  40427c:	ldrb	w8, [x8]
  404280:	cbnz	w8, 404294 <ferror@plt+0x2334>
  404284:	ldp	x20, x19, [sp, #32]
  404288:	ldr	x21, [sp, #16]
  40428c:	ldp	x29, x30, [sp], #48
  404290:	ret
  404294:	adrp	x8, 419000 <ferror@plt+0x170a0>
  404298:	ldr	w0, [x8, #664]
  40429c:	adrp	x1, 408000 <ferror@plt+0x60a0>
  4042a0:	add	x1, x1, #0x164
  4042a4:	mov	x2, x20
  4042a8:	mov	x3, x19
  4042ac:	bl	401ec0 <errx@plt>
  4042b0:	adrp	x9, 419000 <ferror@plt+0x170a0>
  4042b4:	ldr	w0, [x9, #664]
  4042b8:	cmp	w8, #0x22
  4042bc:	b.ne	40429c <ferror@plt+0x233c>  // b.any
  4042c0:	adrp	x1, 408000 <ferror@plt+0x60a0>
  4042c4:	add	x1, x1, #0x164
  4042c8:	mov	x2, x20
  4042cc:	mov	x3, x19
  4042d0:	bl	401f30 <err@plt>
  4042d4:	stp	x29, x30, [sp, #-32]!
  4042d8:	mov	w2, #0xa                   	// #10
  4042dc:	stp	x20, x19, [sp, #16]
  4042e0:	mov	x29, sp
  4042e4:	mov	x20, x1
  4042e8:	mov	x19, x0
  4042ec:	bl	40438c <ferror@plt+0x242c>
  4042f0:	lsr	x8, x0, #32
  4042f4:	cbnz	x8, 404304 <ferror@plt+0x23a4>
  4042f8:	ldp	x20, x19, [sp, #16]
  4042fc:	ldp	x29, x30, [sp], #32
  404300:	ret
  404304:	bl	401f00 <__errno_location@plt>
  404308:	mov	w8, #0x22                  	// #34
  40430c:	str	w8, [x0]
  404310:	adrp	x8, 419000 <ferror@plt+0x170a0>
  404314:	ldr	w0, [x8, #664]
  404318:	adrp	x1, 408000 <ferror@plt+0x60a0>
  40431c:	add	x1, x1, #0x164
  404320:	mov	x2, x20
  404324:	mov	x3, x19
  404328:	bl	401f30 <err@plt>
  40432c:	stp	x29, x30, [sp, #-32]!
  404330:	mov	w2, #0x10                  	// #16
  404334:	stp	x20, x19, [sp, #16]
  404338:	mov	x29, sp
  40433c:	mov	x20, x1
  404340:	mov	x19, x0
  404344:	bl	40438c <ferror@plt+0x242c>
  404348:	lsr	x8, x0, #32
  40434c:	cbnz	x8, 40435c <ferror@plt+0x23fc>
  404350:	ldp	x20, x19, [sp, #16]
  404354:	ldp	x29, x30, [sp], #32
  404358:	ret
  40435c:	bl	401f00 <__errno_location@plt>
  404360:	mov	w8, #0x22                  	// #34
  404364:	str	w8, [x0]
  404368:	adrp	x8, 419000 <ferror@plt+0x170a0>
  40436c:	ldr	w0, [x8, #664]
  404370:	adrp	x1, 408000 <ferror@plt+0x60a0>
  404374:	add	x1, x1, #0x164
  404378:	mov	x2, x20
  40437c:	mov	x3, x19
  404380:	bl	401f30 <err@plt>
  404384:	mov	w2, #0xa                   	// #10
  404388:	b	40438c <ferror@plt+0x242c>
  40438c:	sub	sp, sp, #0x40
  404390:	stp	x29, x30, [sp, #16]
  404394:	stp	x22, x21, [sp, #32]
  404398:	stp	x20, x19, [sp, #48]
  40439c:	add	x29, sp, #0x10
  4043a0:	mov	w21, w2
  4043a4:	mov	x20, x1
  4043a8:	mov	x19, x0
  4043ac:	str	xzr, [sp, #8]
  4043b0:	bl	401f00 <__errno_location@plt>
  4043b4:	str	wzr, [x0]
  4043b8:	cbz	x19, 404410 <ferror@plt+0x24b0>
  4043bc:	ldrb	w8, [x19]
  4043c0:	cbz	w8, 404410 <ferror@plt+0x24b0>
  4043c4:	mov	x22, x0
  4043c8:	add	x1, sp, #0x8
  4043cc:	mov	x0, x19
  4043d0:	mov	w2, w21
  4043d4:	mov	w3, wzr
  4043d8:	bl	401cd0 <__strtoul_internal@plt>
  4043dc:	ldr	w8, [x22]
  4043e0:	cbnz	w8, 40442c <ferror@plt+0x24cc>
  4043e4:	ldr	x8, [sp, #8]
  4043e8:	cmp	x8, x19
  4043ec:	b.eq	404410 <ferror@plt+0x24b0>  // b.none
  4043f0:	cbz	x8, 4043fc <ferror@plt+0x249c>
  4043f4:	ldrb	w8, [x8]
  4043f8:	cbnz	w8, 404410 <ferror@plt+0x24b0>
  4043fc:	ldp	x20, x19, [sp, #48]
  404400:	ldp	x22, x21, [sp, #32]
  404404:	ldp	x29, x30, [sp, #16]
  404408:	add	sp, sp, #0x40
  40440c:	ret
  404410:	adrp	x8, 419000 <ferror@plt+0x170a0>
  404414:	ldr	w0, [x8, #664]
  404418:	adrp	x1, 408000 <ferror@plt+0x60a0>
  40441c:	add	x1, x1, #0x164
  404420:	mov	x2, x20
  404424:	mov	x3, x19
  404428:	bl	401ec0 <errx@plt>
  40442c:	adrp	x9, 419000 <ferror@plt+0x170a0>
  404430:	ldr	w0, [x9, #664]
  404434:	cmp	w8, #0x22
  404438:	b.ne	404418 <ferror@plt+0x24b8>  // b.any
  40443c:	adrp	x1, 408000 <ferror@plt+0x60a0>
  404440:	add	x1, x1, #0x164
  404444:	mov	x2, x20
  404448:	mov	x3, x19
  40444c:	bl	401f30 <err@plt>
  404450:	mov	w2, #0x10                  	// #16
  404454:	b	40438c <ferror@plt+0x242c>
  404458:	stp	x29, x30, [sp, #-48]!
  40445c:	mov	x29, sp
  404460:	str	x21, [sp, #16]
  404464:	stp	x20, x19, [sp, #32]
  404468:	mov	x20, x1
  40446c:	mov	x19, x0
  404470:	str	xzr, [x29, #24]
  404474:	bl	401f00 <__errno_location@plt>
  404478:	str	wzr, [x0]
  40447c:	cbz	x19, 4044c8 <ferror@plt+0x2568>
  404480:	ldrb	w8, [x19]
  404484:	cbz	w8, 4044c8 <ferror@plt+0x2568>
  404488:	mov	x21, x0
  40448c:	add	x1, x29, #0x18
  404490:	mov	x0, x19
  404494:	bl	401af0 <strtod@plt>
  404498:	ldr	w8, [x21]
  40449c:	cbnz	w8, 4044e4 <ferror@plt+0x2584>
  4044a0:	ldr	x8, [x29, #24]
  4044a4:	cmp	x8, x19
  4044a8:	b.eq	4044c8 <ferror@plt+0x2568>  // b.none
  4044ac:	cbz	x8, 4044b8 <ferror@plt+0x2558>
  4044b0:	ldrb	w8, [x8]
  4044b4:	cbnz	w8, 4044c8 <ferror@plt+0x2568>
  4044b8:	ldp	x20, x19, [sp, #32]
  4044bc:	ldr	x21, [sp, #16]
  4044c0:	ldp	x29, x30, [sp], #48
  4044c4:	ret
  4044c8:	adrp	x8, 419000 <ferror@plt+0x170a0>
  4044cc:	ldr	w0, [x8, #664]
  4044d0:	adrp	x1, 408000 <ferror@plt+0x60a0>
  4044d4:	add	x1, x1, #0x164
  4044d8:	mov	x2, x20
  4044dc:	mov	x3, x19
  4044e0:	bl	401ec0 <errx@plt>
  4044e4:	adrp	x9, 419000 <ferror@plt+0x170a0>
  4044e8:	ldr	w0, [x9, #664]
  4044ec:	cmp	w8, #0x22
  4044f0:	b.ne	4044d0 <ferror@plt+0x2570>  // b.any
  4044f4:	adrp	x1, 408000 <ferror@plt+0x60a0>
  4044f8:	add	x1, x1, #0x164
  4044fc:	mov	x2, x20
  404500:	mov	x3, x19
  404504:	bl	401f30 <err@plt>
  404508:	stp	x29, x30, [sp, #-48]!
  40450c:	mov	x29, sp
  404510:	str	x21, [sp, #16]
  404514:	stp	x20, x19, [sp, #32]
  404518:	mov	x20, x1
  40451c:	mov	x19, x0
  404520:	str	xzr, [x29, #24]
  404524:	bl	401f00 <__errno_location@plt>
  404528:	str	wzr, [x0]
  40452c:	cbz	x19, 40457c <ferror@plt+0x261c>
  404530:	ldrb	w8, [x19]
  404534:	cbz	w8, 40457c <ferror@plt+0x261c>
  404538:	mov	x21, x0
  40453c:	add	x1, x29, #0x18
  404540:	mov	w2, #0xa                   	// #10
  404544:	mov	x0, x19
  404548:	bl	401dc0 <strtol@plt>
  40454c:	ldr	w8, [x21]
  404550:	cbnz	w8, 404598 <ferror@plt+0x2638>
  404554:	ldr	x8, [x29, #24]
  404558:	cmp	x8, x19
  40455c:	b.eq	40457c <ferror@plt+0x261c>  // b.none
  404560:	cbz	x8, 40456c <ferror@plt+0x260c>
  404564:	ldrb	w8, [x8]
  404568:	cbnz	w8, 40457c <ferror@plt+0x261c>
  40456c:	ldp	x20, x19, [sp, #32]
  404570:	ldr	x21, [sp, #16]
  404574:	ldp	x29, x30, [sp], #48
  404578:	ret
  40457c:	adrp	x8, 419000 <ferror@plt+0x170a0>
  404580:	ldr	w0, [x8, #664]
  404584:	adrp	x1, 408000 <ferror@plt+0x60a0>
  404588:	add	x1, x1, #0x164
  40458c:	mov	x2, x20
  404590:	mov	x3, x19
  404594:	bl	401ec0 <errx@plt>
  404598:	adrp	x9, 419000 <ferror@plt+0x170a0>
  40459c:	ldr	w0, [x9, #664]
  4045a0:	cmp	w8, #0x22
  4045a4:	b.ne	404584 <ferror@plt+0x2624>  // b.any
  4045a8:	adrp	x1, 408000 <ferror@plt+0x60a0>
  4045ac:	add	x1, x1, #0x164
  4045b0:	mov	x2, x20
  4045b4:	mov	x3, x19
  4045b8:	bl	401f30 <err@plt>
  4045bc:	stp	x29, x30, [sp, #-48]!
  4045c0:	mov	x29, sp
  4045c4:	str	x21, [sp, #16]
  4045c8:	stp	x20, x19, [sp, #32]
  4045cc:	mov	x20, x1
  4045d0:	mov	x19, x0
  4045d4:	str	xzr, [x29, #24]
  4045d8:	bl	401f00 <__errno_location@plt>
  4045dc:	str	wzr, [x0]
  4045e0:	cbz	x19, 404630 <ferror@plt+0x26d0>
  4045e4:	ldrb	w8, [x19]
  4045e8:	cbz	w8, 404630 <ferror@plt+0x26d0>
  4045ec:	mov	x21, x0
  4045f0:	add	x1, x29, #0x18
  4045f4:	mov	w2, #0xa                   	// #10
  4045f8:	mov	x0, x19
  4045fc:	bl	401a90 <strtoul@plt>
  404600:	ldr	w8, [x21]
  404604:	cbnz	w8, 40464c <ferror@plt+0x26ec>
  404608:	ldr	x8, [x29, #24]
  40460c:	cmp	x8, x19
  404610:	b.eq	404630 <ferror@plt+0x26d0>  // b.none
  404614:	cbz	x8, 404620 <ferror@plt+0x26c0>
  404618:	ldrb	w8, [x8]
  40461c:	cbnz	w8, 404630 <ferror@plt+0x26d0>
  404620:	ldp	x20, x19, [sp, #32]
  404624:	ldr	x21, [sp, #16]
  404628:	ldp	x29, x30, [sp], #48
  40462c:	ret
  404630:	adrp	x8, 419000 <ferror@plt+0x170a0>
  404634:	ldr	w0, [x8, #664]
  404638:	adrp	x1, 408000 <ferror@plt+0x60a0>
  40463c:	add	x1, x1, #0x164
  404640:	mov	x2, x20
  404644:	mov	x3, x19
  404648:	bl	401ec0 <errx@plt>
  40464c:	adrp	x9, 419000 <ferror@plt+0x170a0>
  404650:	ldr	w0, [x9, #664]
  404654:	cmp	w8, #0x22
  404658:	b.ne	404638 <ferror@plt+0x26d8>  // b.any
  40465c:	adrp	x1, 408000 <ferror@plt+0x60a0>
  404660:	add	x1, x1, #0x164
  404664:	mov	x2, x20
  404668:	mov	x3, x19
  40466c:	bl	401f30 <err@plt>
  404670:	sub	sp, sp, #0x30
  404674:	stp	x20, x19, [sp, #32]
  404678:	mov	x20, x1
  40467c:	add	x1, sp, #0x8
  404680:	mov	x2, xzr
  404684:	stp	x29, x30, [sp, #16]
  404688:	add	x29, sp, #0x10
  40468c:	mov	x19, x0
  404690:	bl	4039ec <ferror@plt+0x1a8c>
  404694:	cbnz	w0, 4046ac <ferror@plt+0x274c>
  404698:	ldr	x0, [sp, #8]
  40469c:	ldp	x20, x19, [sp, #32]
  4046a0:	ldp	x29, x30, [sp, #16]
  4046a4:	add	sp, sp, #0x30
  4046a8:	ret
  4046ac:	bl	401f00 <__errno_location@plt>
  4046b0:	adrp	x9, 419000 <ferror@plt+0x170a0>
  4046b4:	ldr	w8, [x0]
  4046b8:	ldr	w0, [x9, #664]
  4046bc:	adrp	x1, 408000 <ferror@plt+0x60a0>
  4046c0:	add	x1, x1, #0x164
  4046c4:	mov	x2, x20
  4046c8:	mov	x3, x19
  4046cc:	cbnz	w8, 4046d4 <ferror@plt+0x2774>
  4046d0:	bl	401ec0 <errx@plt>
  4046d4:	bl	401f30 <err@plt>
  4046d8:	stp	x29, x30, [sp, #-32]!
  4046dc:	str	x19, [sp, #16]
  4046e0:	mov	x19, x1
  4046e4:	mov	x1, x2
  4046e8:	mov	x29, sp
  4046ec:	bl	404458 <ferror@plt+0x24f8>
  4046f0:	fcvtzs	x8, d0
  4046f4:	mov	x9, #0x848000000000        	// #145685290680320
  4046f8:	movk	x9, #0x412e, lsl #48
  4046fc:	scvtf	d1, x8
  404700:	fmov	d2, x9
  404704:	fsub	d0, d0, d1
  404708:	fmul	d0, d0, d2
  40470c:	fcvtzs	x9, d0
  404710:	stp	x8, x9, [x19]
  404714:	ldr	x19, [sp, #16]
  404718:	ldp	x29, x30, [sp], #32
  40471c:	ret
  404720:	and	w8, w0, #0xf000
  404724:	sub	w8, w8, #0x1, lsl #12
  404728:	lsr	w9, w8, #12
  40472c:	cmp	w9, #0xb
  404730:	mov	w8, wzr
  404734:	b.hi	404788 <ferror@plt+0x2828>  // b.pmore
  404738:	adrp	x10, 408000 <ferror@plt+0x60a0>
  40473c:	add	x10, x10, #0x146
  404740:	adr	x11, 404754 <ferror@plt+0x27f4>
  404744:	ldrb	w12, [x10, x9]
  404748:	add	x11, x11, x12, lsl #2
  40474c:	mov	w9, #0x64                  	// #100
  404750:	br	x11
  404754:	mov	w9, #0x70                  	// #112
  404758:	b	404780 <ferror@plt+0x2820>
  40475c:	mov	w9, #0x63                  	// #99
  404760:	b	404780 <ferror@plt+0x2820>
  404764:	mov	w9, #0x62                  	// #98
  404768:	b	404780 <ferror@plt+0x2820>
  40476c:	mov	w9, #0x6c                  	// #108
  404770:	b	404780 <ferror@plt+0x2820>
  404774:	mov	w9, #0x73                  	// #115
  404778:	b	404780 <ferror@plt+0x2820>
  40477c:	mov	w9, #0x2d                  	// #45
  404780:	mov	w8, #0x1                   	// #1
  404784:	strb	w9, [x1]
  404788:	tst	w0, #0x100
  40478c:	mov	w9, #0x72                  	// #114
  404790:	mov	w10, #0x2d                  	// #45
  404794:	add	x11, x1, x8
  404798:	mov	w12, #0x77                  	// #119
  40479c:	csel	w17, w10, w9, eq  // eq = none
  4047a0:	tst	w0, #0x80
  4047a4:	mov	w14, #0x53                  	// #83
  4047a8:	mov	w15, #0x73                  	// #115
  4047ac:	mov	w16, #0x78                  	// #120
  4047b0:	strb	w17, [x11]
  4047b4:	csel	w17, w10, w12, eq  // eq = none
  4047b8:	tst	w0, #0x40
  4047bc:	orr	x13, x8, #0x2
  4047c0:	strb	w17, [x11, #1]
  4047c4:	csel	w11, w15, w14, ne  // ne = any
  4047c8:	csel	w17, w16, w10, ne  // ne = any
  4047cc:	tst	w0, #0x800
  4047d0:	csel	w11, w17, w11, eq  // eq = none
  4047d4:	add	x13, x13, x1
  4047d8:	tst	w0, #0x20
  4047dc:	strb	w11, [x13]
  4047e0:	csel	w11, w10, w9, eq  // eq = none
  4047e4:	tst	w0, #0x10
  4047e8:	strb	w11, [x13, #1]
  4047ec:	csel	w11, w10, w12, eq  // eq = none
  4047f0:	tst	w0, #0x8
  4047f4:	csel	w14, w15, w14, ne  // ne = any
  4047f8:	csel	w15, w16, w10, ne  // ne = any
  4047fc:	tst	w0, #0x400
  404800:	orr	x8, x8, #0x6
  404804:	csel	w14, w15, w14, eq  // eq = none
  404808:	tst	w0, #0x4
  40480c:	add	x8, x8, x1
  404810:	csel	w9, w10, w9, eq  // eq = none
  404814:	tst	w0, #0x2
  404818:	mov	w17, #0x54                  	// #84
  40481c:	strb	w11, [x13, #2]
  404820:	mov	w11, #0x74                  	// #116
  404824:	strb	w14, [x13, #3]
  404828:	strb	w9, [x8]
  40482c:	csel	w9, w10, w12, eq  // eq = none
  404830:	tst	w0, #0x1
  404834:	strb	w9, [x8, #1]
  404838:	csel	w9, w11, w17, ne  // ne = any
  40483c:	csel	w10, w16, w10, ne  // ne = any
  404840:	tst	w0, #0x200
  404844:	csel	w9, w10, w9, eq  // eq = none
  404848:	mov	x0, x1
  40484c:	strb	w9, [x8, #2]
  404850:	strb	wzr, [x8, #3]
  404854:	ret
  404858:	sub	sp, sp, #0x50
  40485c:	add	x8, sp, #0x8
  404860:	stp	x29, x30, [sp, #48]
  404864:	stp	x20, x19, [sp, #64]
  404868:	add	x29, sp, #0x30
  40486c:	tbz	w0, #1, 40487c <ferror@plt+0x291c>
  404870:	orr	x8, x8, #0x1
  404874:	mov	w9, #0x20                  	// #32
  404878:	strb	w9, [sp, #8]
  40487c:	cmp	x1, #0x400
  404880:	b.cs	404894 <ferror@plt+0x2934>  // b.hs, b.nlast
  404884:	mov	w9, #0x42                  	// #66
  404888:	mov	w19, w1
  40488c:	strh	w9, [x8]
  404890:	b	4049f4 <ferror@plt+0x2a94>
  404894:	cmp	x1, #0x100, lsl #12
  404898:	b.cs	4048a4 <ferror@plt+0x2944>  // b.hs, b.nlast
  40489c:	mov	w9, #0xa                   	// #10
  4048a0:	b	4048e8 <ferror@plt+0x2988>
  4048a4:	lsr	x9, x1, #30
  4048a8:	cbnz	x9, 4048b4 <ferror@plt+0x2954>
  4048ac:	mov	w9, #0x14                  	// #20
  4048b0:	b	4048e8 <ferror@plt+0x2988>
  4048b4:	lsr	x9, x1, #40
  4048b8:	cbnz	x9, 4048c4 <ferror@plt+0x2964>
  4048bc:	mov	w9, #0x1e                  	// #30
  4048c0:	b	4048e8 <ferror@plt+0x2988>
  4048c4:	lsr	x9, x1, #50
  4048c8:	cbnz	x9, 4048d4 <ferror@plt+0x2974>
  4048cc:	mov	w9, #0x28                  	// #40
  4048d0:	b	4048e8 <ferror@plt+0x2988>
  4048d4:	lsr	x9, x1, #60
  4048d8:	mov	w10, #0x3c                  	// #60
  4048dc:	cmp	x9, #0x0
  4048e0:	mov	w9, #0x32                  	// #50
  4048e4:	csel	w9, w9, w10, eq  // eq = none
  4048e8:	mov	w10, #0xcccd                	// #52429
  4048ec:	movk	w10, #0xcccc, lsl #16
  4048f0:	adrp	x11, 408000 <ferror@plt+0x60a0>
  4048f4:	umull	x10, w9, w10
  4048f8:	add	x11, x11, #0x16d
  4048fc:	lsr	x10, x10, #35
  404900:	ldrb	w12, [x11, x10]
  404904:	mov	x10, #0xffffffffffffffff    	// #-1
  404908:	lsl	x10, x10, x9
  40490c:	mov	x11, x8
  404910:	lsr	x19, x1, x9
  404914:	bic	x10, x1, x10
  404918:	strb	w12, [x11], #1
  40491c:	tbz	w0, #0, 404934 <ferror@plt+0x29d4>
  404920:	cmp	w9, #0xa
  404924:	b.cc	404934 <ferror@plt+0x29d4>  // b.lo, b.ul, b.last
  404928:	mov	w11, #0x4269                	// #17001
  40492c:	sturh	w11, [x8, #1]
  404930:	add	x11, x8, #0x3
  404934:	strb	wzr, [x11]
  404938:	cbz	x10, 4049f4 <ferror@plt+0x2a94>
  40493c:	sub	w8, w9, #0xa
  404940:	lsr	x8, x10, x8
  404944:	tbnz	w0, #2, 40495c <ferror@plt+0x29fc>
  404948:	sub	x9, x8, #0x3b6
  40494c:	cmp	x9, #0x64
  404950:	b.cs	4049d0 <ferror@plt+0x2a70>  // b.hs, b.nlast
  404954:	add	w19, w19, #0x1
  404958:	b	4049f4 <ferror@plt+0x2a94>
  40495c:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  404960:	add	x8, x8, #0x5
  404964:	movk	x9, #0xcccd
  404968:	umulh	x10, x8, x9
  40496c:	lsr	x20, x10, #3
  404970:	mul	x9, x20, x9
  404974:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  404978:	ror	x9, x9, #1
  40497c:	movk	x10, #0x1999, lsl #48
  404980:	cmp	x9, x10
  404984:	b.ls	4049d4 <ferror@plt+0x2a74>  // b.plast
  404988:	cbz	x20, 4049f4 <ferror@plt+0x2a94>
  40498c:	bl	401bb0 <localeconv@plt>
  404990:	cbz	x0, 4049a4 <ferror@plt+0x2a44>
  404994:	ldr	x4, [x0]
  404998:	cbz	x4, 4049a4 <ferror@plt+0x2a44>
  40499c:	ldrb	w8, [x4]
  4049a0:	cbnz	w8, 4049ac <ferror@plt+0x2a4c>
  4049a4:	adrp	x4, 408000 <ferror@plt+0x60a0>
  4049a8:	add	x4, x4, #0x2c3
  4049ac:	adrp	x2, 408000 <ferror@plt+0x60a0>
  4049b0:	add	x2, x2, #0x175
  4049b4:	add	x0, sp, #0x10
  4049b8:	add	x6, sp, #0x8
  4049bc:	mov	w1, #0x20                  	// #32
  4049c0:	mov	w3, w19
  4049c4:	mov	x5, x20
  4049c8:	bl	401ba0 <snprintf@plt>
  4049cc:	b	404a10 <ferror@plt+0x2ab0>
  4049d0:	add	x8, x8, #0x32
  4049d4:	mov	x9, #0xf5c3                	// #62915
  4049d8:	movk	x9, #0x5c28, lsl #16
  4049dc:	movk	x9, #0xc28f, lsl #32
  4049e0:	lsr	x8, x8, #2
  4049e4:	movk	x9, #0x28f5, lsl #48
  4049e8:	umulh	x8, x8, x9
  4049ec:	lsr	x20, x8, #2
  4049f0:	cbnz	x20, 40498c <ferror@plt+0x2a2c>
  4049f4:	adrp	x2, 408000 <ferror@plt+0x60a0>
  4049f8:	add	x2, x2, #0x17f
  4049fc:	add	x0, sp, #0x10
  404a00:	add	x4, sp, #0x8
  404a04:	mov	w1, #0x20                  	// #32
  404a08:	mov	w3, w19
  404a0c:	bl	401ba0 <snprintf@plt>
  404a10:	add	x0, sp, #0x10
  404a14:	bl	401d10 <strdup@plt>
  404a18:	ldp	x20, x19, [sp, #64]
  404a1c:	ldp	x29, x30, [sp, #48]
  404a20:	add	sp, sp, #0x50
  404a24:	ret
  404a28:	stp	x29, x30, [sp, #-64]!
  404a2c:	stp	x24, x23, [sp, #16]
  404a30:	stp	x22, x21, [sp, #32]
  404a34:	stp	x20, x19, [sp, #48]
  404a38:	mov	x29, sp
  404a3c:	cbz	x0, 404af8 <ferror@plt+0x2b98>
  404a40:	mov	x19, x3
  404a44:	mov	x9, x0
  404a48:	mov	w0, #0xffffffff            	// #-1
  404a4c:	cbz	x3, 404afc <ferror@plt+0x2b9c>
  404a50:	mov	x20, x2
  404a54:	cbz	x2, 404afc <ferror@plt+0x2b9c>
  404a58:	mov	x21, x1
  404a5c:	cbz	x1, 404afc <ferror@plt+0x2b9c>
  404a60:	ldrb	w10, [x9]
  404a64:	cbz	w10, 404afc <ferror@plt+0x2b9c>
  404a68:	mov	x23, xzr
  404a6c:	mov	x8, xzr
  404a70:	add	x22, x9, #0x1
  404a74:	b	404a88 <ferror@plt+0x2b28>
  404a78:	mov	x0, x23
  404a7c:	add	x22, x22, #0x1
  404a80:	mov	x23, x0
  404a84:	cbz	w10, 404afc <ferror@plt+0x2b9c>
  404a88:	cmp	x23, x20
  404a8c:	b.cs	404b10 <ferror@plt+0x2bb0>  // b.hs, b.nlast
  404a90:	and	w11, w10, #0xff
  404a94:	ldrb	w10, [x22]
  404a98:	sub	x9, x22, #0x1
  404a9c:	cmp	x8, #0x0
  404aa0:	csel	x8, x9, x8, eq  // eq = none
  404aa4:	cmp	w11, #0x2c
  404aa8:	csel	x9, x9, xzr, eq  // eq = none
  404aac:	cmp	w10, #0x0
  404ab0:	csel	x24, x22, x9, eq  // eq = none
  404ab4:	cbz	x8, 404a78 <ferror@plt+0x2b18>
  404ab8:	cbz	x24, 404a78 <ferror@plt+0x2b18>
  404abc:	subs	x1, x24, x8
  404ac0:	b.ls	404af8 <ferror@plt+0x2b98>  // b.plast
  404ac4:	mov	x0, x8
  404ac8:	blr	x19
  404acc:	cmn	w0, #0x1
  404ad0:	b.eq	404af8 <ferror@plt+0x2b98>  // b.none
  404ad4:	str	w0, [x21, x23, lsl #2]
  404ad8:	ldrb	w8, [x24]
  404adc:	add	x0, x23, #0x1
  404ae0:	cbz	w8, 404afc <ferror@plt+0x2b9c>
  404ae4:	ldrb	w10, [x22], #1
  404ae8:	mov	x8, xzr
  404aec:	mov	x23, x0
  404af0:	cbnz	w10, 404a88 <ferror@plt+0x2b28>
  404af4:	b	404afc <ferror@plt+0x2b9c>
  404af8:	mov	w0, #0xffffffff            	// #-1
  404afc:	ldp	x20, x19, [sp, #48]
  404b00:	ldp	x22, x21, [sp, #32]
  404b04:	ldp	x24, x23, [sp, #16]
  404b08:	ldp	x29, x30, [sp], #64
  404b0c:	ret
  404b10:	mov	w0, #0xfffffffe            	// #-2
  404b14:	b	404afc <ferror@plt+0x2b9c>
  404b18:	stp	x29, x30, [sp, #-80]!
  404b1c:	str	x25, [sp, #16]
  404b20:	stp	x24, x23, [sp, #32]
  404b24:	stp	x22, x21, [sp, #48]
  404b28:	stp	x20, x19, [sp, #64]
  404b2c:	mov	x29, sp
  404b30:	cbz	x0, 404b58 <ferror@plt+0x2bf8>
  404b34:	mov	x19, x3
  404b38:	mov	x9, x0
  404b3c:	mov	w0, #0xffffffff            	// #-1
  404b40:	cbz	x3, 404b5c <ferror@plt+0x2bfc>
  404b44:	ldrb	w8, [x9]
  404b48:	cbz	w8, 404b5c <ferror@plt+0x2bfc>
  404b4c:	ldr	x11, [x19]
  404b50:	cmp	x11, x2
  404b54:	b.ls	404b74 <ferror@plt+0x2c14>  // b.plast
  404b58:	mov	w0, #0xffffffff            	// #-1
  404b5c:	ldp	x20, x19, [sp, #64]
  404b60:	ldp	x22, x21, [sp, #48]
  404b64:	ldp	x24, x23, [sp, #32]
  404b68:	ldr	x25, [sp, #16]
  404b6c:	ldp	x29, x30, [sp], #80
  404b70:	ret
  404b74:	mov	x20, x4
  404b78:	cmp	w8, #0x2b
  404b7c:	b.ne	404b88 <ferror@plt+0x2c28>  // b.any
  404b80:	add	x9, x9, #0x1
  404b84:	b	404b90 <ferror@plt+0x2c30>
  404b88:	mov	x11, xzr
  404b8c:	str	xzr, [x19]
  404b90:	mov	w0, #0xffffffff            	// #-1
  404b94:	cbz	x20, 404b5c <ferror@plt+0x2bfc>
  404b98:	sub	x21, x2, x11
  404b9c:	cbz	x21, 404b5c <ferror@plt+0x2bfc>
  404ba0:	cbz	x1, 404b5c <ferror@plt+0x2bfc>
  404ba4:	ldrb	w10, [x9]
  404ba8:	cbz	w10, 404b5c <ferror@plt+0x2bfc>
  404bac:	mov	x24, xzr
  404bb0:	mov	x8, xzr
  404bb4:	add	x22, x1, x11, lsl #2
  404bb8:	add	x23, x9, #0x1
  404bbc:	b	404bd0 <ferror@plt+0x2c70>
  404bc0:	mov	x0, x24
  404bc4:	add	x23, x23, #0x1
  404bc8:	mov	x24, x0
  404bcc:	cbz	w10, 404c3c <ferror@plt+0x2cdc>
  404bd0:	cmp	x24, x21
  404bd4:	b.cs	404c54 <ferror@plt+0x2cf4>  // b.hs, b.nlast
  404bd8:	and	w11, w10, #0xff
  404bdc:	ldrb	w10, [x23]
  404be0:	sub	x9, x23, #0x1
  404be4:	cmp	x8, #0x0
  404be8:	csel	x8, x9, x8, eq  // eq = none
  404bec:	cmp	w11, #0x2c
  404bf0:	csel	x9, x9, xzr, eq  // eq = none
  404bf4:	cmp	w10, #0x0
  404bf8:	csel	x25, x23, x9, eq  // eq = none
  404bfc:	cbz	x8, 404bc0 <ferror@plt+0x2c60>
  404c00:	cbz	x25, 404bc0 <ferror@plt+0x2c60>
  404c04:	subs	x1, x25, x8
  404c08:	b.ls	404b58 <ferror@plt+0x2bf8>  // b.plast
  404c0c:	mov	x0, x8
  404c10:	blr	x20
  404c14:	cmn	w0, #0x1
  404c18:	b.eq	404b58 <ferror@plt+0x2bf8>  // b.none
  404c1c:	str	w0, [x22, x24, lsl #2]
  404c20:	ldrb	w8, [x25]
  404c24:	add	x0, x24, #0x1
  404c28:	cbz	w8, 404c3c <ferror@plt+0x2cdc>
  404c2c:	ldrb	w10, [x23], #1
  404c30:	mov	x8, xzr
  404c34:	mov	x24, x0
  404c38:	cbnz	w10, 404bd0 <ferror@plt+0x2c70>
  404c3c:	cmp	w0, #0x1
  404c40:	b.lt	404b5c <ferror@plt+0x2bfc>  // b.tstop
  404c44:	ldr	x8, [x19]
  404c48:	add	x8, x8, w0, uxtw
  404c4c:	str	x8, [x19]
  404c50:	b	404b5c <ferror@plt+0x2bfc>
  404c54:	mov	w0, #0xfffffffe            	// #-2
  404c58:	b	404b5c <ferror@plt+0x2bfc>
  404c5c:	stp	x29, x30, [sp, #-64]!
  404c60:	mov	x8, x0
  404c64:	mov	w0, #0xffffffea            	// #-22
  404c68:	str	x23, [sp, #16]
  404c6c:	stp	x22, x21, [sp, #32]
  404c70:	stp	x20, x19, [sp, #48]
  404c74:	mov	x29, sp
  404c78:	cbz	x1, 404d20 <ferror@plt+0x2dc0>
  404c7c:	cbz	x8, 404d20 <ferror@plt+0x2dc0>
  404c80:	mov	x19, x2
  404c84:	cbz	x2, 404d20 <ferror@plt+0x2dc0>
  404c88:	ldrb	w9, [x8]
  404c8c:	cbz	w9, 404d1c <ferror@plt+0x2dbc>
  404c90:	mov	x20, x1
  404c94:	mov	x0, xzr
  404c98:	add	x21, x8, #0x1
  404c9c:	mov	w22, #0x1                   	// #1
  404ca0:	b	404cac <ferror@plt+0x2d4c>
  404ca4:	add	x21, x21, #0x1
  404ca8:	cbz	w9, 404d1c <ferror@plt+0x2dbc>
  404cac:	mov	x8, x21
  404cb0:	ldrb	w10, [x8], #-1
  404cb4:	and	w9, w9, #0xff
  404cb8:	cmp	x0, #0x0
  404cbc:	csel	x0, x8, x0, eq  // eq = none
  404cc0:	cmp	w9, #0x2c
  404cc4:	csel	x8, x8, xzr, eq  // eq = none
  404cc8:	cmp	w10, #0x0
  404ccc:	mov	w9, w10
  404cd0:	csel	x23, x21, x8, eq  // eq = none
  404cd4:	cbz	x0, 404ca4 <ferror@plt+0x2d44>
  404cd8:	cbz	x23, 404ca4 <ferror@plt+0x2d44>
  404cdc:	subs	x1, x23, x0
  404ce0:	b.ls	404d34 <ferror@plt+0x2dd4>  // b.plast
  404ce4:	blr	x19
  404ce8:	tbnz	w0, #31, 404d20 <ferror@plt+0x2dc0>
  404cec:	mov	w8, w0
  404cf0:	lsr	x8, x8, #3
  404cf4:	ldrb	w9, [x20, x8]
  404cf8:	and	w10, w0, #0x7
  404cfc:	lsl	w10, w22, w10
  404d00:	orr	w9, w9, w10
  404d04:	strb	w9, [x20, x8]
  404d08:	ldrb	w8, [x23]
  404d0c:	cbz	w8, 404d1c <ferror@plt+0x2dbc>
  404d10:	ldrb	w9, [x21]
  404d14:	mov	x0, xzr
  404d18:	b	404ca4 <ferror@plt+0x2d44>
  404d1c:	mov	w0, wzr
  404d20:	ldp	x20, x19, [sp, #48]
  404d24:	ldp	x22, x21, [sp, #32]
  404d28:	ldr	x23, [sp, #16]
  404d2c:	ldp	x29, x30, [sp], #64
  404d30:	ret
  404d34:	mov	w0, #0xffffffff            	// #-1
  404d38:	b	404d20 <ferror@plt+0x2dc0>
  404d3c:	stp	x29, x30, [sp, #-48]!
  404d40:	mov	x8, x0
  404d44:	mov	w0, #0xffffffea            	// #-22
  404d48:	stp	x22, x21, [sp, #16]
  404d4c:	stp	x20, x19, [sp, #32]
  404d50:	mov	x29, sp
  404d54:	cbz	x1, 404de8 <ferror@plt+0x2e88>
  404d58:	cbz	x8, 404de8 <ferror@plt+0x2e88>
  404d5c:	mov	x19, x2
  404d60:	cbz	x2, 404de8 <ferror@plt+0x2e88>
  404d64:	ldrb	w9, [x8]
  404d68:	cbz	w9, 404de4 <ferror@plt+0x2e84>
  404d6c:	mov	x20, x1
  404d70:	mov	x0, xzr
  404d74:	add	x21, x8, #0x1
  404d78:	b	404d84 <ferror@plt+0x2e24>
  404d7c:	add	x21, x21, #0x1
  404d80:	cbz	w9, 404de4 <ferror@plt+0x2e84>
  404d84:	mov	x8, x21
  404d88:	ldrb	w10, [x8], #-1
  404d8c:	and	w9, w9, #0xff
  404d90:	cmp	x0, #0x0
  404d94:	csel	x0, x8, x0, eq  // eq = none
  404d98:	cmp	w9, #0x2c
  404d9c:	csel	x8, x8, xzr, eq  // eq = none
  404da0:	cmp	w10, #0x0
  404da4:	mov	w9, w10
  404da8:	csel	x22, x21, x8, eq  // eq = none
  404dac:	cbz	x0, 404d7c <ferror@plt+0x2e1c>
  404db0:	cbz	x22, 404d7c <ferror@plt+0x2e1c>
  404db4:	subs	x1, x22, x0
  404db8:	b.ls	404df8 <ferror@plt+0x2e98>  // b.plast
  404dbc:	blr	x19
  404dc0:	tbnz	x0, #63, 404de8 <ferror@plt+0x2e88>
  404dc4:	ldr	x8, [x20]
  404dc8:	orr	x8, x8, x0
  404dcc:	str	x8, [x20]
  404dd0:	ldrb	w8, [x22]
  404dd4:	cbz	w8, 404de4 <ferror@plt+0x2e84>
  404dd8:	ldrb	w9, [x21]
  404ddc:	mov	x0, xzr
  404de0:	b	404d7c <ferror@plt+0x2e1c>
  404de4:	mov	w0, wzr
  404de8:	ldp	x20, x19, [sp, #32]
  404dec:	ldp	x22, x21, [sp, #16]
  404df0:	ldp	x29, x30, [sp], #48
  404df4:	ret
  404df8:	mov	w0, #0xffffffff            	// #-1
  404dfc:	ldp	x20, x19, [sp, #32]
  404e00:	ldp	x22, x21, [sp, #16]
  404e04:	ldp	x29, x30, [sp], #48
  404e08:	ret
  404e0c:	stp	x29, x30, [sp, #-64]!
  404e10:	mov	x29, sp
  404e14:	str	x23, [sp, #16]
  404e18:	stp	x22, x21, [sp, #32]
  404e1c:	stp	x20, x19, [sp, #48]
  404e20:	str	xzr, [x29, #24]
  404e24:	cbz	x0, 404efc <ferror@plt+0x2f9c>
  404e28:	mov	w21, w3
  404e2c:	mov	x19, x2
  404e30:	mov	x23, x1
  404e34:	mov	x22, x0
  404e38:	str	w3, [x1]
  404e3c:	str	w3, [x2]
  404e40:	bl	401f00 <__errno_location@plt>
  404e44:	str	wzr, [x0]
  404e48:	ldrb	w8, [x22]
  404e4c:	mov	x20, x0
  404e50:	cmp	w8, #0x3a
  404e54:	b.ne	404e60 <ferror@plt+0x2f00>  // b.any
  404e58:	add	x21, x22, #0x1
  404e5c:	b	404ebc <ferror@plt+0x2f5c>
  404e60:	add	x1, x29, #0x18
  404e64:	mov	w2, #0xa                   	// #10
  404e68:	mov	x0, x22
  404e6c:	bl	401dc0 <strtol@plt>
  404e70:	str	w0, [x23]
  404e74:	str	w0, [x19]
  404e78:	ldr	x8, [x29, #24]
  404e7c:	mov	w0, #0xffffffff            	// #-1
  404e80:	cmp	x8, x22
  404e84:	b.eq	404efc <ferror@plt+0x2f9c>  // b.none
  404e88:	ldr	w9, [x20]
  404e8c:	cbnz	w9, 404efc <ferror@plt+0x2f9c>
  404e90:	cbz	x8, 404efc <ferror@plt+0x2f9c>
  404e94:	ldrb	w9, [x8]
  404e98:	cmp	w9, #0x2d
  404e9c:	b.eq	404eb0 <ferror@plt+0x2f50>  // b.none
  404ea0:	cmp	w9, #0x3a
  404ea4:	b.ne	404ef8 <ferror@plt+0x2f98>  // b.any
  404ea8:	ldrb	w9, [x8, #1]
  404eac:	cbz	w9, 404f10 <ferror@plt+0x2fb0>
  404eb0:	add	x21, x8, #0x1
  404eb4:	str	xzr, [x29, #24]
  404eb8:	str	wzr, [x20]
  404ebc:	add	x1, x29, #0x18
  404ec0:	mov	w2, #0xa                   	// #10
  404ec4:	mov	x0, x21
  404ec8:	bl	401dc0 <strtol@plt>
  404ecc:	str	w0, [x19]
  404ed0:	ldr	w8, [x20]
  404ed4:	mov	w0, #0xffffffff            	// #-1
  404ed8:	cbnz	w8, 404efc <ferror@plt+0x2f9c>
  404edc:	ldr	x8, [x29, #24]
  404ee0:	cbz	x8, 404efc <ferror@plt+0x2f9c>
  404ee4:	cmp	x8, x21
  404ee8:	mov	w0, #0xffffffff            	// #-1
  404eec:	b.eq	404efc <ferror@plt+0x2f9c>  // b.none
  404ef0:	ldrb	w8, [x8]
  404ef4:	cbnz	w8, 404efc <ferror@plt+0x2f9c>
  404ef8:	mov	w0, wzr
  404efc:	ldp	x20, x19, [sp, #48]
  404f00:	ldp	x22, x21, [sp, #32]
  404f04:	ldr	x23, [sp, #16]
  404f08:	ldp	x29, x30, [sp], #64
  404f0c:	ret
  404f10:	str	w21, [x19]
  404f14:	b	404ef8 <ferror@plt+0x2f98>
  404f18:	stp	x29, x30, [sp, #-48]!
  404f1c:	mov	w8, wzr
  404f20:	str	x21, [sp, #16]
  404f24:	stp	x20, x19, [sp, #32]
  404f28:	mov	x29, sp
  404f2c:	cbz	x1, 405060 <ferror@plt+0x3100>
  404f30:	cbz	x0, 405060 <ferror@plt+0x3100>
  404f34:	ldrb	w8, [x0]
  404f38:	and	w8, w8, #0xff
  404f3c:	cmp	w8, #0x2f
  404f40:	mov	x19, x0
  404f44:	b.ne	404f60 <ferror@plt+0x3000>  // b.any
  404f48:	mov	x0, x19
  404f4c:	ldrb	w8, [x0, #1]!
  404f50:	cmp	w8, #0x2f
  404f54:	mov	w8, #0x2f                  	// #47
  404f58:	b.eq	404f38 <ferror@plt+0x2fd8>  // b.none
  404f5c:	b	404f70 <ferror@plt+0x3010>
  404f60:	cbnz	w8, 404f70 <ferror@plt+0x3010>
  404f64:	mov	x20, xzr
  404f68:	mov	x19, xzr
  404f6c:	b	404f90 <ferror@plt+0x3030>
  404f70:	mov	w20, #0x1                   	// #1
  404f74:	ldrb	w8, [x19, x20]
  404f78:	cbz	w8, 404f90 <ferror@plt+0x3030>
  404f7c:	cmp	w8, #0x2f
  404f80:	b.eq	404f90 <ferror@plt+0x3030>  // b.none
  404f84:	add	x20, x20, #0x1
  404f88:	ldrb	w8, [x19, x20]
  404f8c:	cbnz	w8, 404f7c <ferror@plt+0x301c>
  404f90:	ldrb	w8, [x1]
  404f94:	and	w8, w8, #0xff
  404f98:	cmp	w8, #0x2f
  404f9c:	mov	x21, x1
  404fa0:	b.ne	404fbc <ferror@plt+0x305c>  // b.any
  404fa4:	mov	x1, x21
  404fa8:	ldrb	w8, [x1, #1]!
  404fac:	cmp	w8, #0x2f
  404fb0:	mov	w8, #0x2f                  	// #47
  404fb4:	b.eq	404f94 <ferror@plt+0x3034>  // b.none
  404fb8:	b	404fcc <ferror@plt+0x306c>
  404fbc:	cbnz	w8, 404fcc <ferror@plt+0x306c>
  404fc0:	mov	x8, xzr
  404fc4:	mov	x21, xzr
  404fc8:	b	404fec <ferror@plt+0x308c>
  404fcc:	mov	w8, #0x1                   	// #1
  404fd0:	ldrb	w9, [x21, x8]
  404fd4:	cbz	w9, 404fec <ferror@plt+0x308c>
  404fd8:	cmp	w9, #0x2f
  404fdc:	b.eq	404fec <ferror@plt+0x308c>  // b.none
  404fe0:	add	x8, x8, #0x1
  404fe4:	ldrb	w9, [x21, x8]
  404fe8:	cbnz	w9, 404fd8 <ferror@plt+0x3078>
  404fec:	add	x9, x8, x20
  404ff0:	cmp	x9, #0x1
  404ff4:	b.eq	405000 <ferror@plt+0x30a0>  // b.none
  404ff8:	cbnz	x9, 405020 <ferror@plt+0x30c0>
  404ffc:	b	405054 <ferror@plt+0x30f4>
  405000:	cbz	x19, 405010 <ferror@plt+0x30b0>
  405004:	ldrb	w9, [x19]
  405008:	cmp	w9, #0x2f
  40500c:	b.eq	405054 <ferror@plt+0x30f4>  // b.none
  405010:	cbz	x21, 40505c <ferror@plt+0x30fc>
  405014:	ldrb	w9, [x21]
  405018:	cmp	w9, #0x2f
  40501c:	b.eq	405054 <ferror@plt+0x30f4>  // b.none
  405020:	cmp	x20, x8
  405024:	mov	w8, wzr
  405028:	b.ne	405060 <ferror@plt+0x3100>  // b.any
  40502c:	cbz	x19, 405060 <ferror@plt+0x3100>
  405030:	cbz	x21, 405060 <ferror@plt+0x3100>
  405034:	mov	x0, x19
  405038:	mov	x1, x21
  40503c:	mov	x2, x20
  405040:	bl	401c70 <strncmp@plt>
  405044:	cbnz	w0, 40505c <ferror@plt+0x30fc>
  405048:	add	x0, x19, x20
  40504c:	add	x1, x21, x20
  405050:	b	404f34 <ferror@plt+0x2fd4>
  405054:	mov	w8, #0x1                   	// #1
  405058:	b	405060 <ferror@plt+0x3100>
  40505c:	mov	w8, wzr
  405060:	ldp	x20, x19, [sp, #32]
  405064:	ldr	x21, [sp, #16]
  405068:	mov	w0, w8
  40506c:	ldp	x29, x30, [sp], #48
  405070:	ret
  405074:	stp	x29, x30, [sp, #-64]!
  405078:	orr	x8, x0, x1
  40507c:	stp	x24, x23, [sp, #16]
  405080:	stp	x22, x21, [sp, #32]
  405084:	stp	x20, x19, [sp, #48]
  405088:	mov	x29, sp
  40508c:	cbz	x8, 4050c0 <ferror@plt+0x3160>
  405090:	mov	x19, x1
  405094:	mov	x21, x0
  405098:	mov	x20, x2
  40509c:	cbz	x0, 4050dc <ferror@plt+0x317c>
  4050a0:	cbz	x19, 4050f8 <ferror@plt+0x3198>
  4050a4:	mov	x0, x21
  4050a8:	bl	401aa0 <strlen@plt>
  4050ac:	mvn	x8, x0
  4050b0:	cmp	x8, x20
  4050b4:	b.cs	405100 <ferror@plt+0x31a0>  // b.hs, b.nlast
  4050b8:	mov	x22, xzr
  4050bc:	b	40513c <ferror@plt+0x31dc>
  4050c0:	adrp	x0, 407000 <ferror@plt+0x50a0>
  4050c4:	add	x0, x0, #0xbc9
  4050c8:	ldp	x20, x19, [sp, #48]
  4050cc:	ldp	x22, x21, [sp, #32]
  4050d0:	ldp	x24, x23, [sp, #16]
  4050d4:	ldp	x29, x30, [sp], #64
  4050d8:	b	401d10 <strdup@plt>
  4050dc:	mov	x0, x19
  4050e0:	mov	x1, x20
  4050e4:	ldp	x20, x19, [sp, #48]
  4050e8:	ldp	x22, x21, [sp, #32]
  4050ec:	ldp	x24, x23, [sp, #16]
  4050f0:	ldp	x29, x30, [sp], #64
  4050f4:	b	401e20 <strndup@plt>
  4050f8:	mov	x0, x21
  4050fc:	b	4050c8 <ferror@plt+0x3168>
  405100:	add	x24, x0, x20
  405104:	mov	x23, x0
  405108:	add	x0, x24, #0x1
  40510c:	bl	401c20 <malloc@plt>
  405110:	mov	x22, x0
  405114:	cbz	x0, 40513c <ferror@plt+0x31dc>
  405118:	mov	x0, x22
  40511c:	mov	x1, x21
  405120:	mov	x2, x23
  405124:	bl	401a60 <memcpy@plt>
  405128:	add	x0, x22, x23
  40512c:	mov	x1, x19
  405130:	mov	x2, x20
  405134:	bl	401a60 <memcpy@plt>
  405138:	strb	wzr, [x22, x24]
  40513c:	mov	x0, x22
  405140:	ldp	x20, x19, [sp, #48]
  405144:	ldp	x22, x21, [sp, #32]
  405148:	ldp	x24, x23, [sp, #16]
  40514c:	ldp	x29, x30, [sp], #64
  405150:	ret
  405154:	stp	x29, x30, [sp, #-64]!
  405158:	stp	x20, x19, [sp, #48]
  40515c:	mov	x20, x0
  405160:	stp	x24, x23, [sp, #16]
  405164:	stp	x22, x21, [sp, #32]
  405168:	mov	x29, sp
  40516c:	cbz	x1, 4051a0 <ferror@plt+0x3240>
  405170:	mov	x0, x1
  405174:	mov	x19, x1
  405178:	bl	401aa0 <strlen@plt>
  40517c:	mov	x21, x0
  405180:	cbz	x20, 4051ac <ferror@plt+0x324c>
  405184:	mov	x0, x20
  405188:	bl	401aa0 <strlen@plt>
  40518c:	mvn	x8, x0
  405190:	cmp	x21, x8
  405194:	b.ls	4051c8 <ferror@plt+0x3268>  // b.plast
  405198:	mov	x22, xzr
  40519c:	b	405204 <ferror@plt+0x32a4>
  4051a0:	cbz	x20, 40521c <ferror@plt+0x32bc>
  4051a4:	mov	x0, x20
  4051a8:	b	405224 <ferror@plt+0x32c4>
  4051ac:	mov	x0, x19
  4051b0:	mov	x1, x21
  4051b4:	ldp	x20, x19, [sp, #48]
  4051b8:	ldp	x22, x21, [sp, #32]
  4051bc:	ldp	x24, x23, [sp, #16]
  4051c0:	ldp	x29, x30, [sp], #64
  4051c4:	b	401e20 <strndup@plt>
  4051c8:	add	x24, x0, x21
  4051cc:	mov	x23, x0
  4051d0:	add	x0, x24, #0x1
  4051d4:	bl	401c20 <malloc@plt>
  4051d8:	mov	x22, x0
  4051dc:	cbz	x0, 405204 <ferror@plt+0x32a4>
  4051e0:	mov	x0, x22
  4051e4:	mov	x1, x20
  4051e8:	mov	x2, x23
  4051ec:	bl	401a60 <memcpy@plt>
  4051f0:	add	x0, x22, x23
  4051f4:	mov	x1, x19
  4051f8:	mov	x2, x21
  4051fc:	bl	401a60 <memcpy@plt>
  405200:	strb	wzr, [x22, x24]
  405204:	mov	x0, x22
  405208:	ldp	x20, x19, [sp, #48]
  40520c:	ldp	x22, x21, [sp, #32]
  405210:	ldp	x24, x23, [sp, #16]
  405214:	ldp	x29, x30, [sp], #64
  405218:	ret
  40521c:	adrp	x0, 407000 <ferror@plt+0x50a0>
  405220:	add	x0, x0, #0xbc9
  405224:	ldp	x20, x19, [sp, #48]
  405228:	ldp	x22, x21, [sp, #32]
  40522c:	ldp	x24, x23, [sp, #16]
  405230:	ldp	x29, x30, [sp], #64
  405234:	b	401d10 <strdup@plt>
  405238:	sub	sp, sp, #0x140
  40523c:	stp	x29, x30, [sp, #240]
  405240:	add	x29, sp, #0xf0
  405244:	sub	x9, x29, #0x70
  405248:	mov	x10, sp
  40524c:	mov	x11, #0xffffffffffffffd0    	// #-48
  405250:	add	x8, x29, #0x50
  405254:	movk	x11, #0xff80, lsl #32
  405258:	add	x9, x9, #0x30
  40525c:	add	x10, x10, #0x80
  405260:	stp	x8, x9, [x29, #-32]
  405264:	stp	x10, x11, [x29, #-16]
  405268:	stp	x2, x3, [x29, #-112]
  40526c:	stp	x4, x5, [x29, #-96]
  405270:	stp	x6, x7, [x29, #-80]
  405274:	stp	q1, q2, [sp, #16]
  405278:	str	q0, [sp]
  40527c:	ldp	q0, q1, [x29, #-32]
  405280:	stp	x20, x19, [sp, #304]
  405284:	mov	x19, x0
  405288:	add	x0, x29, #0x18
  40528c:	sub	x2, x29, #0x40
  405290:	str	x28, [sp, #256]
  405294:	stp	x24, x23, [sp, #272]
  405298:	stp	x22, x21, [sp, #288]
  40529c:	stp	q3, q4, [sp, #48]
  4052a0:	stp	q5, q6, [sp, #80]
  4052a4:	str	q7, [sp, #112]
  4052a8:	stp	q0, q1, [x29, #-64]
  4052ac:	bl	401e10 <vasprintf@plt>
  4052b0:	tbnz	w0, #31, 4052e8 <ferror@plt+0x3388>
  4052b4:	ldr	x21, [x29, #24]
  4052b8:	orr	x8, x19, x21
  4052bc:	cbz	x8, 4052f0 <ferror@plt+0x3390>
  4052c0:	mov	w22, w0
  4052c4:	cbz	x19, 405304 <ferror@plt+0x33a4>
  4052c8:	cbz	x21, 405318 <ferror@plt+0x33b8>
  4052cc:	mov	x0, x19
  4052d0:	bl	401aa0 <strlen@plt>
  4052d4:	mvn	x8, x0
  4052d8:	cmp	x8, x22
  4052dc:	b.cs	405320 <ferror@plt+0x33c0>  // b.hs, b.nlast
  4052e0:	mov	x20, xzr
  4052e4:	b	40535c <ferror@plt+0x33fc>
  4052e8:	mov	x20, xzr
  4052ec:	b	405364 <ferror@plt+0x3404>
  4052f0:	adrp	x0, 407000 <ferror@plt+0x50a0>
  4052f4:	add	x0, x0, #0xbc9
  4052f8:	bl	401d10 <strdup@plt>
  4052fc:	mov	x20, x0
  405300:	b	40535c <ferror@plt+0x33fc>
  405304:	mov	x0, x21
  405308:	mov	x1, x22
  40530c:	bl	401e20 <strndup@plt>
  405310:	mov	x20, x0
  405314:	b	40535c <ferror@plt+0x33fc>
  405318:	mov	x0, x19
  40531c:	b	4052f8 <ferror@plt+0x3398>
  405320:	add	x24, x0, x22
  405324:	mov	x23, x0
  405328:	add	x0, x24, #0x1
  40532c:	bl	401c20 <malloc@plt>
  405330:	mov	x20, x0
  405334:	cbz	x0, 40535c <ferror@plt+0x33fc>
  405338:	mov	x0, x20
  40533c:	mov	x1, x19
  405340:	mov	x2, x23
  405344:	bl	401a60 <memcpy@plt>
  405348:	add	x0, x20, x23
  40534c:	mov	x1, x21
  405350:	mov	x2, x22
  405354:	bl	401a60 <memcpy@plt>
  405358:	strb	wzr, [x20, x24]
  40535c:	ldr	x0, [x29, #24]
  405360:	bl	401dd0 <free@plt>
  405364:	mov	x0, x20
  405368:	ldp	x20, x19, [sp, #304]
  40536c:	ldp	x22, x21, [sp, #288]
  405370:	ldp	x24, x23, [sp, #272]
  405374:	ldr	x28, [sp, #256]
  405378:	ldp	x29, x30, [sp, #240]
  40537c:	add	sp, sp, #0x140
  405380:	ret
  405384:	sub	sp, sp, #0x60
  405388:	stp	x29, x30, [sp, #16]
  40538c:	stp	x26, x25, [sp, #32]
  405390:	stp	x24, x23, [sp, #48]
  405394:	stp	x22, x21, [sp, #64]
  405398:	stp	x20, x19, [sp, #80]
  40539c:	ldr	x23, [x0]
  4053a0:	add	x29, sp, #0x10
  4053a4:	ldrb	w8, [x23]
  4053a8:	cbz	w8, 405568 <ferror@plt+0x3608>
  4053ac:	mov	x20, x0
  4053b0:	mov	x22, x1
  4053b4:	mov	x0, x23
  4053b8:	mov	x1, x2
  4053bc:	mov	w24, w3
  4053c0:	mov	x21, x2
  4053c4:	bl	401e30 <strspn@plt>
  4053c8:	add	x19, x23, x0
  4053cc:	ldrb	w25, [x19]
  4053d0:	cbz	x25, 405564 <ferror@plt+0x3604>
  4053d4:	cbz	w24, 405464 <ferror@plt+0x3504>
  4053d8:	cmp	w25, #0x3f
  4053dc:	b.hi	405480 <ferror@plt+0x3520>  // b.pmore
  4053e0:	mov	w8, #0x1                   	// #1
  4053e4:	mov	x9, #0x1                   	// #1
  4053e8:	lsl	x8, x8, x25
  4053ec:	movk	x9, #0x84, lsl #32
  4053f0:	and	x8, x8, x9
  4053f4:	cbz	x8, 405480 <ferror@plt+0x3520>
  4053f8:	sturb	w25, [x29, #-4]
  4053fc:	sturb	wzr, [x29, #-3]
  405400:	mov	x24, x19
  405404:	ldrb	w9, [x24, #1]!
  405408:	cbz	w9, 405500 <ferror@plt+0x35a0>
  40540c:	add	x10, x0, x23
  405410:	mov	x26, xzr
  405414:	mov	w8, wzr
  405418:	add	x23, x10, #0x2
  40541c:	b	405440 <ferror@plt+0x34e0>
  405420:	sxtb	w1, w9
  405424:	sub	x0, x29, #0x4
  405428:	bl	401e40 <strchr@plt>
  40542c:	cbnz	x0, 405514 <ferror@plt+0x35b4>
  405430:	mov	w8, wzr
  405434:	ldrb	w9, [x23, x26]
  405438:	add	x26, x26, #0x1
  40543c:	cbz	w9, 405460 <ferror@plt+0x3500>
  405440:	cbnz	w8, 405430 <ferror@plt+0x34d0>
  405444:	and	w8, w9, #0xff
  405448:	cmp	w8, #0x5c
  40544c:	b.ne	405420 <ferror@plt+0x34c0>  // b.any
  405450:	mov	w8, #0x1                   	// #1
  405454:	ldrb	w9, [x23, x26]
  405458:	add	x26, x26, #0x1
  40545c:	cbnz	w9, 405440 <ferror@plt+0x34e0>
  405460:	b	405518 <ferror@plt+0x35b8>
  405464:	mov	x0, x19
  405468:	mov	x1, x21
  40546c:	bl	401ed0 <strcspn@plt>
  405470:	add	x8, x19, x0
  405474:	str	x0, [x22]
  405478:	str	x8, [x20]
  40547c:	b	40556c <ferror@plt+0x360c>
  405480:	add	x9, x0, x23
  405484:	mov	x24, xzr
  405488:	mov	w8, wzr
  40548c:	add	x23, x9, #0x1
  405490:	b	4054b4 <ferror@plt+0x3554>
  405494:	sxtb	w1, w25
  405498:	mov	x0, x21
  40549c:	bl	401e40 <strchr@plt>
  4054a0:	cbnz	x0, 40550c <ferror@plt+0x35ac>
  4054a4:	mov	w8, wzr
  4054a8:	ldrb	w25, [x23, x24]
  4054ac:	add	x24, x24, #0x1
  4054b0:	cbz	w25, 4054d4 <ferror@plt+0x3574>
  4054b4:	cbnz	w8, 4054a4 <ferror@plt+0x3544>
  4054b8:	and	w8, w25, #0xff
  4054bc:	cmp	w8, #0x5c
  4054c0:	b.ne	405494 <ferror@plt+0x3534>  // b.any
  4054c4:	mov	w8, #0x1                   	// #1
  4054c8:	ldrb	w25, [x23, x24]
  4054cc:	add	x24, x24, #0x1
  4054d0:	cbnz	w25, 4054b4 <ferror@plt+0x3554>
  4054d4:	sub	w8, w24, w8
  4054d8:	sxtw	x8, w8
  4054dc:	str	x8, [x22]
  4054e0:	add	x22, x19, x8
  4054e4:	ldrsb	w1, [x22]
  4054e8:	cbz	w1, 4054f8 <ferror@plt+0x3598>
  4054ec:	mov	x0, x21
  4054f0:	bl	401e40 <strchr@plt>
  4054f4:	cbz	x0, 405564 <ferror@plt+0x3604>
  4054f8:	str	x22, [x20]
  4054fc:	b	40556c <ferror@plt+0x360c>
  405500:	mov	w8, wzr
  405504:	mov	w26, wzr
  405508:	b	405518 <ferror@plt+0x35b8>
  40550c:	mov	w8, wzr
  405510:	b	4054d4 <ferror@plt+0x3574>
  405514:	mov	w8, wzr
  405518:	sub	w8, w26, w8
  40551c:	sxtw	x23, w8
  405520:	str	x23, [x22]
  405524:	add	x8, x23, x19
  405528:	ldrb	w8, [x8, #1]
  40552c:	cbz	w8, 405564 <ferror@plt+0x3604>
  405530:	cmp	w8, w25
  405534:	b.ne	405564 <ferror@plt+0x3604>  // b.any
  405538:	add	x8, x23, x19
  40553c:	ldrsb	w1, [x8, #2]
  405540:	cbz	w1, 405550 <ferror@plt+0x35f0>
  405544:	mov	x0, x21
  405548:	bl	401e40 <strchr@plt>
  40554c:	cbz	x0, 405564 <ferror@plt+0x3604>
  405550:	add	x8, x19, x23
  405554:	add	x8, x8, #0x2
  405558:	str	x8, [x20]
  40555c:	mov	x19, x24
  405560:	b	40556c <ferror@plt+0x360c>
  405564:	str	x19, [x20]
  405568:	mov	x19, xzr
  40556c:	mov	x0, x19
  405570:	ldp	x20, x19, [sp, #80]
  405574:	ldp	x22, x21, [sp, #64]
  405578:	ldp	x24, x23, [sp, #48]
  40557c:	ldp	x26, x25, [sp, #32]
  405580:	ldp	x29, x30, [sp, #16]
  405584:	add	sp, sp, #0x60
  405588:	ret
  40558c:	stp	x29, x30, [sp, #-32]!
  405590:	str	x19, [sp, #16]
  405594:	mov	x19, x0
  405598:	mov	x29, sp
  40559c:	mov	x0, x19
  4055a0:	bl	401ca0 <fgetc@plt>
  4055a4:	cmp	w0, #0xa
  4055a8:	b.eq	4055c4 <ferror@plt+0x3664>  // b.none
  4055ac:	cmn	w0, #0x1
  4055b0:	b.ne	40559c <ferror@plt+0x363c>  // b.any
  4055b4:	mov	w0, #0x1                   	// #1
  4055b8:	ldr	x19, [sp, #16]
  4055bc:	ldp	x29, x30, [sp], #32
  4055c0:	ret
  4055c4:	mov	w0, wzr
  4055c8:	ldr	x19, [sp, #16]
  4055cc:	ldp	x29, x30, [sp], #32
  4055d0:	ret
  4055d4:	sub	sp, sp, #0xc0
  4055d8:	stp	x29, x30, [sp, #144]
  4055dc:	str	x21, [sp, #160]
  4055e0:	stp	x20, x19, [sp, #176]
  4055e4:	add	x29, sp, #0x90
  4055e8:	stp	xzr, xzr, [sp]
  4055ec:	cbz	x0, 405c98 <ferror@plt+0x3d38>
  4055f0:	mov	x19, x1
  4055f4:	cbz	x1, 405cb8 <ferror@plt+0x3d58>
  4055f8:	mov	x20, x0
  4055fc:	mov	x0, xzr
  405600:	bl	401c10 <time@plt>
  405604:	str	x0, [x29, #24]
  405608:	add	x0, x29, #0x18
  40560c:	sub	x1, x29, #0x40
  405610:	bl	401b00 <localtime_r@plt>
  405614:	adrp	x1, 407000 <ferror@plt+0x50a0>
  405618:	mov	w21, #0xffffffff            	// #-1
  40561c:	add	x1, x1, #0xa10
  405620:	mov	x0, x20
  405624:	stur	w21, [x29, #-32]
  405628:	bl	401d90 <strcmp@plt>
  40562c:	cbz	w0, 4056cc <ferror@plt+0x376c>
  405630:	adrp	x1, 408000 <ferror@plt+0x60a0>
  405634:	add	x1, x1, #0x21a
  405638:	mov	x0, x20
  40563c:	bl	401d90 <strcmp@plt>
  405640:	cbz	w0, 405694 <ferror@plt+0x3734>
  405644:	adrp	x1, 408000 <ferror@plt+0x60a0>
  405648:	add	x1, x1, #0x220
  40564c:	mov	x0, x20
  405650:	bl	401d90 <strcmp@plt>
  405654:	cbz	w0, 4056a0 <ferror@plt+0x3740>
  405658:	adrp	x1, 408000 <ferror@plt+0x60a0>
  40565c:	add	x1, x1, #0x22a
  405660:	mov	x0, x20
  405664:	bl	401d90 <strcmp@plt>
  405668:	cbz	w0, 4056b4 <ferror@plt+0x3754>
  40566c:	ldrb	w8, [x20]
  405670:	cmp	w8, #0x2d
  405674:	b.eq	405714 <ferror@plt+0x37b4>  // b.none
  405678:	cmp	w8, #0x2b
  40567c:	b.ne	40572c <ferror@plt+0x37cc>  // b.any
  405680:	add	x0, x20, #0x1
  405684:	add	x1, sp, #0x8
  405688:	bl	405cd8 <ferror@plt+0x3d78>
  40568c:	tbz	w0, #31, 4056c8 <ferror@plt+0x3768>
  405690:	b	405724 <ferror@plt+0x37c4>
  405694:	stur	xzr, [x29, #-60]
  405698:	stur	wzr, [x29, #-64]
  40569c:	b	4056c8 <ferror@plt+0x3768>
  4056a0:	ldur	w8, [x29, #-52]
  4056a4:	stur	xzr, [x29, #-60]
  4056a8:	stur	wzr, [x29, #-64]
  4056ac:	sub	w8, w8, #0x1
  4056b0:	b	4056c4 <ferror@plt+0x3764>
  4056b4:	ldur	w8, [x29, #-52]
  4056b8:	stur	xzr, [x29, #-60]
  4056bc:	stur	wzr, [x29, #-64]
  4056c0:	add	w8, w8, #0x1
  4056c4:	stur	w8, [x29, #-52]
  4056c8:	mov	w21, #0xffffffff            	// #-1
  4056cc:	sub	x0, x29, #0x40
  4056d0:	bl	401d40 <mktime@plt>
  4056d4:	cmn	x0, #0x1
  4056d8:	str	x0, [x29, #24]
  4056dc:	b.eq	405c68 <ferror@plt+0x3d08>  // b.none
  4056e0:	tbnz	w21, #31, 4056f0 <ferror@plt+0x3790>
  4056e4:	ldur	w8, [x29, #-40]
  4056e8:	cmp	w8, w21
  4056ec:	b.ne	405c68 <ferror@plt+0x3d08>  // b.any
  4056f0:	ldp	x9, x8, [sp]
  4056f4:	mov	w10, #0x4240                	// #16960
  4056f8:	movk	w10, #0xf, lsl #16
  4056fc:	mov	w20, wzr
  405700:	madd	x8, x0, x10, x8
  405704:	subs	x8, x8, x9
  405708:	csel	x8, xzr, x8, cc  // cc = lo, ul, last
  40570c:	str	x8, [x19]
  405710:	b	405c6c <ferror@plt+0x3d0c>
  405714:	add	x0, x20, #0x1
  405718:	mov	x1, sp
  40571c:	bl	405cd8 <ferror@plt+0x3d78>
  405720:	tbz	w0, #31, 4056c8 <ferror@plt+0x3768>
  405724:	mov	w20, w0
  405728:	b	405c6c <ferror@plt+0x3d0c>
  40572c:	mov	x0, x20
  405730:	bl	401aa0 <strlen@plt>
  405734:	subs	x1, x0, #0x4
  405738:	b.cc	405754 <ferror@plt+0x37f4>  // b.lo, b.ul, b.last
  40573c:	add	x8, x20, x0
  405740:	ldur	w8, [x8, #-4]
  405744:	mov	w9, #0x6120                	// #24864
  405748:	movk	w9, #0x6f67, lsl #16
  40574c:	cmp	w8, w9
  405750:	b.eq	4058d4 <ferror@plt+0x3974>  // b.none
  405754:	adrp	x1, 408000 <ferror@plt+0x60a0>
  405758:	add	x1, x1, #0x184
  40575c:	mov	w2, #0x6                   	// #6
  405760:	mov	x0, x20
  405764:	bl	401df0 <strncasecmp@plt>
  405768:	cbnz	w0, 405784 <ferror@plt+0x3824>
  40576c:	ldrb	w8, [x20, #6]
  405770:	cmp	w8, #0x20
  405774:	b.ne	405784 <ferror@plt+0x3824>  // b.any
  405778:	mov	x9, xzr
  40577c:	mov	w8, #0x7                   	// #7
  405780:	b	405a24 <ferror@plt+0x3ac4>
  405784:	adrp	x1, 408000 <ferror@plt+0x60a0>
  405788:	add	x1, x1, #0x18b
  40578c:	mov	w2, #0x3                   	// #3
  405790:	mov	x0, x20
  405794:	bl	401df0 <strncasecmp@plt>
  405798:	cbnz	w0, 4057b4 <ferror@plt+0x3854>
  40579c:	ldrb	w8, [x20, #3]
  4057a0:	cmp	w8, #0x20
  4057a4:	b.ne	4057b4 <ferror@plt+0x3854>  // b.any
  4057a8:	mov	w8, #0x4                   	// #4
  4057ac:	mov	w9, #0x1                   	// #1
  4057b0:	b	405a24 <ferror@plt+0x3ac4>
  4057b4:	adrp	x1, 408000 <ferror@plt+0x60a0>
  4057b8:	add	x1, x1, #0x18f
  4057bc:	mov	w2, #0x6                   	// #6
  4057c0:	mov	x0, x20
  4057c4:	bl	401df0 <strncasecmp@plt>
  4057c8:	cbnz	w0, 4057e4 <ferror@plt+0x3884>
  4057cc:	ldrb	w8, [x20, #6]
  4057d0:	cmp	w8, #0x20
  4057d4:	b.ne	4057e4 <ferror@plt+0x3884>  // b.any
  4057d8:	mov	w8, #0x7                   	// #7
  4057dc:	mov	w9, #0x2                   	// #2
  4057e0:	b	405a24 <ferror@plt+0x3ac4>
  4057e4:	adrp	x1, 408000 <ferror@plt+0x60a0>
  4057e8:	add	x1, x1, #0x196
  4057ec:	mov	w2, #0x3                   	// #3
  4057f0:	mov	x0, x20
  4057f4:	bl	401df0 <strncasecmp@plt>
  4057f8:	cbnz	w0, 405814 <ferror@plt+0x38b4>
  4057fc:	ldrb	w8, [x20, #3]
  405800:	cmp	w8, #0x20
  405804:	b.ne	405814 <ferror@plt+0x38b4>  // b.any
  405808:	mov	w8, #0x4                   	// #4
  40580c:	mov	w9, #0x3                   	// #3
  405810:	b	405a24 <ferror@plt+0x3ac4>
  405814:	adrp	x1, 408000 <ferror@plt+0x60a0>
  405818:	add	x1, x1, #0x19a
  40581c:	mov	w2, #0x7                   	// #7
  405820:	mov	x0, x20
  405824:	bl	401df0 <strncasecmp@plt>
  405828:	cbnz	w0, 405844 <ferror@plt+0x38e4>
  40582c:	ldrb	w8, [x20, #7]
  405830:	cmp	w8, #0x20
  405834:	b.ne	405844 <ferror@plt+0x38e4>  // b.any
  405838:	mov	w8, #0x8                   	// #8
  40583c:	mov	w9, #0x4                   	// #4
  405840:	b	405a24 <ferror@plt+0x3ac4>
  405844:	adrp	x1, 408000 <ferror@plt+0x60a0>
  405848:	add	x1, x1, #0x1a2
  40584c:	mov	w2, #0x3                   	// #3
  405850:	mov	x0, x20
  405854:	bl	401df0 <strncasecmp@plt>
  405858:	cbnz	w0, 405874 <ferror@plt+0x3914>
  40585c:	ldrb	w8, [x20, #3]
  405860:	cmp	w8, #0x20
  405864:	b.ne	405874 <ferror@plt+0x3914>  // b.any
  405868:	mov	w8, #0x4                   	// #4
  40586c:	mov	w9, #0x5                   	// #5
  405870:	b	405a24 <ferror@plt+0x3ac4>
  405874:	adrp	x1, 408000 <ferror@plt+0x60a0>
  405878:	add	x1, x1, #0x1a6
  40587c:	mov	w2, #0x9                   	// #9
  405880:	mov	x0, x20
  405884:	bl	401df0 <strncasecmp@plt>
  405888:	cbnz	w0, 4058a4 <ferror@plt+0x3944>
  40588c:	ldrb	w8, [x20, #9]
  405890:	cmp	w8, #0x20
  405894:	b.ne	4058a4 <ferror@plt+0x3944>  // b.any
  405898:	mov	w8, #0xa                   	// #10
  40589c:	mov	w9, #0x6                   	// #6
  4058a0:	b	405a24 <ferror@plt+0x3ac4>
  4058a4:	adrp	x1, 408000 <ferror@plt+0x60a0>
  4058a8:	add	x1, x1, #0x1b0
  4058ac:	mov	w2, #0x3                   	// #3
  4058b0:	mov	x0, x20
  4058b4:	bl	401df0 <strncasecmp@plt>
  4058b8:	cbnz	w0, 405900 <ferror@plt+0x39a0>
  4058bc:	ldrb	w8, [x20, #3]
  4058c0:	cmp	w8, #0x20
  4058c4:	b.ne	405900 <ferror@plt+0x39a0>  // b.any
  4058c8:	mov	w8, #0x4                   	// #4
  4058cc:	mov	w9, #0x7                   	// #7
  4058d0:	b	405a24 <ferror@plt+0x3ac4>
  4058d4:	mov	x0, x20
  4058d8:	bl	401e20 <strndup@plt>
  4058dc:	cbz	x0, 4059c0 <ferror@plt+0x3a60>
  4058e0:	mov	x1, sp
  4058e4:	mov	x21, x0
  4058e8:	bl	405cd8 <ferror@plt+0x3d78>
  4058ec:	mov	w20, w0
  4058f0:	mov	x0, x21
  4058f4:	bl	401dd0 <free@plt>
  4058f8:	tbz	w20, #31, 4056c8 <ferror@plt+0x3768>
  4058fc:	b	405c6c <ferror@plt+0x3d0c>
  405900:	adrp	x1, 408000 <ferror@plt+0x60a0>
  405904:	add	x1, x1, #0x1b4
  405908:	mov	w2, #0x8                   	// #8
  40590c:	mov	x0, x20
  405910:	bl	401df0 <strncasecmp@plt>
  405914:	cbnz	w0, 405930 <ferror@plt+0x39d0>
  405918:	ldrb	w8, [x20, #8]
  40591c:	cmp	w8, #0x20
  405920:	b.ne	405930 <ferror@plt+0x39d0>  // b.any
  405924:	mov	w8, #0x9                   	// #9
  405928:	mov	w9, #0x8                   	// #8
  40592c:	b	405a24 <ferror@plt+0x3ac4>
  405930:	adrp	x1, 408000 <ferror@plt+0x60a0>
  405934:	add	x1, x1, #0x1bd
  405938:	mov	w2, #0x3                   	// #3
  40593c:	mov	x0, x20
  405940:	bl	401df0 <strncasecmp@plt>
  405944:	cbnz	w0, 405960 <ferror@plt+0x3a00>
  405948:	ldrb	w8, [x20, #3]
  40594c:	cmp	w8, #0x20
  405950:	b.ne	405960 <ferror@plt+0x3a00>  // b.any
  405954:	mov	w8, #0x4                   	// #4
  405958:	mov	w9, #0x9                   	// #9
  40595c:	b	405a24 <ferror@plt+0x3ac4>
  405960:	adrp	x1, 408000 <ferror@plt+0x60a0>
  405964:	add	x1, x1, #0x1c1
  405968:	mov	w2, #0x6                   	// #6
  40596c:	mov	x0, x20
  405970:	bl	401df0 <strncasecmp@plt>
  405974:	cbnz	w0, 405990 <ferror@plt+0x3a30>
  405978:	ldrb	w8, [x20, #6]
  40597c:	cmp	w8, #0x20
  405980:	b.ne	405990 <ferror@plt+0x3a30>  // b.any
  405984:	mov	w8, #0x7                   	// #7
  405988:	mov	w9, #0xa                   	// #10
  40598c:	b	405a24 <ferror@plt+0x3ac4>
  405990:	adrp	x1, 408000 <ferror@plt+0x60a0>
  405994:	add	x1, x1, #0x1c8
  405998:	mov	w2, #0x3                   	// #3
  40599c:	mov	x0, x20
  4059a0:	bl	401df0 <strncasecmp@plt>
  4059a4:	cbnz	w0, 4059c8 <ferror@plt+0x3a68>
  4059a8:	ldrb	w8, [x20, #3]
  4059ac:	cmp	w8, #0x20
  4059b0:	b.ne	4059c8 <ferror@plt+0x3a68>  // b.any
  4059b4:	mov	w8, #0x4                   	// #4
  4059b8:	mov	w9, #0xb                   	// #11
  4059bc:	b	405a24 <ferror@plt+0x3ac4>
  4059c0:	mov	w20, #0xfffffff4            	// #-12
  4059c4:	b	405c6c <ferror@plt+0x3d0c>
  4059c8:	adrp	x1, 408000 <ferror@plt+0x60a0>
  4059cc:	add	x1, x1, #0x1cc
  4059d0:	mov	w2, #0x8                   	// #8
  4059d4:	mov	x0, x20
  4059d8:	bl	401df0 <strncasecmp@plt>
  4059dc:	cbnz	w0, 4059f8 <ferror@plt+0x3a98>
  4059e0:	ldrb	w8, [x20, #8]
  4059e4:	cmp	w8, #0x20
  4059e8:	b.ne	4059f8 <ferror@plt+0x3a98>  // b.any
  4059ec:	mov	w8, #0x9                   	// #9
  4059f0:	mov	w9, #0xc                   	// #12
  4059f4:	b	405a24 <ferror@plt+0x3ac4>
  4059f8:	adrp	x1, 408000 <ferror@plt+0x60a0>
  4059fc:	add	x1, x1, #0x1d5
  405a00:	mov	w2, #0x3                   	// #3
  405a04:	mov	x0, x20
  405a08:	bl	401df0 <strncasecmp@plt>
  405a0c:	cbnz	w0, 405c90 <ferror@plt+0x3d30>
  405a10:	ldrb	w8, [x20, #3]
  405a14:	cmp	w8, #0x20
  405a18:	b.ne	405c90 <ferror@plt+0x3d30>  // b.any
  405a1c:	mov	w8, #0x4                   	// #4
  405a20:	mov	w9, #0xd                   	// #13
  405a24:	adrp	x10, 418000 <ferror@plt+0x160a0>
  405a28:	add	x10, x10, #0xb58
  405a2c:	add	x9, x10, x9, lsl #4
  405a30:	ldr	w21, [x9, #8]
  405a34:	add	x20, x20, x8
  405a38:	ldp	q0, q1, [x29, #-64]
  405a3c:	ldur	q2, [x29, #-32]
  405a40:	ldur	x8, [x29, #-16]
  405a44:	adrp	x1, 408000 <ferror@plt+0x60a0>
  405a48:	add	x1, x1, #0x238
  405a4c:	sub	x2, x29, #0x40
  405a50:	mov	x0, x20
  405a54:	stp	q0, q1, [sp, #16]
  405a58:	str	q2, [sp, #48]
  405a5c:	str	x8, [sp, #64]
  405a60:	bl	401b80 <strptime@plt>
  405a64:	cbz	x0, 405a70 <ferror@plt+0x3b10>
  405a68:	ldrb	w8, [x0]
  405a6c:	cbz	w8, 4056cc <ferror@plt+0x376c>
  405a70:	ldp	q0, q1, [sp, #16]
  405a74:	ldr	q2, [sp, #48]
  405a78:	ldr	x8, [sp, #64]
  405a7c:	adrp	x1, 408000 <ferror@plt+0x60a0>
  405a80:	add	x1, x1, #0x24a
  405a84:	sub	x2, x29, #0x40
  405a88:	mov	x0, x20
  405a8c:	stp	q0, q1, [x29, #-64]
  405a90:	stur	q2, [x29, #-32]
  405a94:	stur	x8, [x29, #-16]
  405a98:	bl	401b80 <strptime@plt>
  405a9c:	cbz	x0, 405aa8 <ferror@plt+0x3b48>
  405aa0:	ldrb	w8, [x0]
  405aa4:	cbz	w8, 4056cc <ferror@plt+0x376c>
  405aa8:	ldp	q0, q1, [sp, #16]
  405aac:	ldr	q2, [sp, #48]
  405ab0:	ldr	x8, [sp, #64]
  405ab4:	adrp	x1, 408000 <ferror@plt+0x60a0>
  405ab8:	add	x1, x1, #0x25c
  405abc:	sub	x2, x29, #0x40
  405ac0:	mov	x0, x20
  405ac4:	stp	q0, q1, [x29, #-64]
  405ac8:	stur	q2, [x29, #-32]
  405acc:	stur	x8, [x29, #-16]
  405ad0:	bl	401b80 <strptime@plt>
  405ad4:	cbz	x0, 405ae0 <ferror@plt+0x3b80>
  405ad8:	ldrb	w8, [x0]
  405adc:	cbz	w8, 4056cc <ferror@plt+0x376c>
  405ae0:	ldp	q0, q1, [sp, #16]
  405ae4:	ldr	q2, [sp, #48]
  405ae8:	ldr	x8, [sp, #64]
  405aec:	adrp	x1, 408000 <ferror@plt+0x60a0>
  405af0:	add	x1, x1, #0x26e
  405af4:	sub	x2, x29, #0x40
  405af8:	mov	x0, x20
  405afc:	stp	q0, q1, [x29, #-64]
  405b00:	stur	q2, [x29, #-32]
  405b04:	stur	x8, [x29, #-16]
  405b08:	bl	401b80 <strptime@plt>
  405b0c:	cbz	x0, 405b18 <ferror@plt+0x3bb8>
  405b10:	ldrb	w8, [x0]
  405b14:	cbz	w8, 405c88 <ferror@plt+0x3d28>
  405b18:	ldp	q0, q1, [sp, #16]
  405b1c:	ldr	q2, [sp, #48]
  405b20:	ldr	x8, [sp, #64]
  405b24:	adrp	x1, 408000 <ferror@plt+0x60a0>
  405b28:	add	x1, x1, #0x27d
  405b2c:	sub	x2, x29, #0x40
  405b30:	mov	x0, x20
  405b34:	stp	q0, q1, [x29, #-64]
  405b38:	stur	q2, [x29, #-32]
  405b3c:	stur	x8, [x29, #-16]
  405b40:	bl	401b80 <strptime@plt>
  405b44:	cbz	x0, 405b50 <ferror@plt+0x3bf0>
  405b48:	ldrb	w8, [x0]
  405b4c:	cbz	w8, 405c88 <ferror@plt+0x3d28>
  405b50:	ldp	q0, q1, [sp, #16]
  405b54:	ldr	q2, [sp, #48]
  405b58:	ldr	x8, [sp, #64]
  405b5c:	adrp	x1, 408000 <ferror@plt+0x60a0>
  405b60:	add	x1, x1, #0x28c
  405b64:	sub	x2, x29, #0x40
  405b68:	mov	x0, x20
  405b6c:	stp	q0, q1, [x29, #-64]
  405b70:	stur	q2, [x29, #-32]
  405b74:	stur	x8, [x29, #-16]
  405b78:	bl	401b80 <strptime@plt>
  405b7c:	cbz	x0, 405b88 <ferror@plt+0x3c28>
  405b80:	ldrb	w8, [x0]
  405b84:	cbz	w8, 405c84 <ferror@plt+0x3d24>
  405b88:	ldp	q0, q1, [sp, #16]
  405b8c:	ldr	q2, [sp, #48]
  405b90:	ldr	x8, [sp, #64]
  405b94:	adrp	x1, 408000 <ferror@plt+0x60a0>
  405b98:	add	x1, x1, #0x295
  405b9c:	sub	x2, x29, #0x40
  405ba0:	mov	x0, x20
  405ba4:	stp	q0, q1, [x29, #-64]
  405ba8:	stur	q2, [x29, #-32]
  405bac:	stur	x8, [x29, #-16]
  405bb0:	bl	401b80 <strptime@plt>
  405bb4:	cbz	x0, 405bc0 <ferror@plt+0x3c60>
  405bb8:	ldrb	w8, [x0]
  405bbc:	cbz	w8, 405c84 <ferror@plt+0x3d24>
  405bc0:	ldp	q0, q1, [sp, #16]
  405bc4:	ldr	q2, [sp, #48]
  405bc8:	ldr	x8, [sp, #64]
  405bcc:	adrp	x1, 408000 <ferror@plt+0x60a0>
  405bd0:	add	x1, x1, #0x253
  405bd4:	sub	x2, x29, #0x40
  405bd8:	mov	x0, x20
  405bdc:	stp	q0, q1, [x29, #-64]
  405be0:	stur	q2, [x29, #-32]
  405be4:	stur	x8, [x29, #-16]
  405be8:	bl	401b80 <strptime@plt>
  405bec:	cbz	x0, 405bf8 <ferror@plt+0x3c98>
  405bf0:	ldrb	w8, [x0]
  405bf4:	cbz	w8, 4056cc <ferror@plt+0x376c>
  405bf8:	ldp	q0, q1, [sp, #16]
  405bfc:	ldr	q2, [sp, #48]
  405c00:	ldr	x8, [sp, #64]
  405c04:	adrp	x1, 408000 <ferror@plt+0x60a0>
  405c08:	add	x1, x1, #0x286
  405c0c:	sub	x2, x29, #0x40
  405c10:	mov	x0, x20
  405c14:	stp	q0, q1, [x29, #-64]
  405c18:	stur	q2, [x29, #-32]
  405c1c:	stur	x8, [x29, #-16]
  405c20:	bl	401b80 <strptime@plt>
  405c24:	cbz	x0, 405c30 <ferror@plt+0x3cd0>
  405c28:	ldrb	w8, [x0]
  405c2c:	cbz	w8, 405c88 <ferror@plt+0x3d28>
  405c30:	ldp	q0, q1, [sp, #16]
  405c34:	ldr	q2, [sp, #48]
  405c38:	ldr	x8, [sp, #64]
  405c3c:	adrp	x1, 408000 <ferror@plt+0x60a0>
  405c40:	add	x1, x1, #0x29e
  405c44:	sub	x2, x29, #0x40
  405c48:	mov	x0, x20
  405c4c:	stp	q0, q1, [x29, #-64]
  405c50:	stur	q2, [x29, #-32]
  405c54:	stur	x8, [x29, #-16]
  405c58:	bl	401b80 <strptime@plt>
  405c5c:	cbz	x0, 405c68 <ferror@plt+0x3d08>
  405c60:	ldrb	w8, [x0]
  405c64:	cbz	w8, 405c88 <ferror@plt+0x3d28>
  405c68:	mov	w20, #0xffffffea            	// #-22
  405c6c:	mov	w0, w20
  405c70:	ldp	x20, x19, [sp, #176]
  405c74:	ldr	x21, [sp, #160]
  405c78:	ldp	x29, x30, [sp, #144]
  405c7c:	add	sp, sp, #0xc0
  405c80:	ret
  405c84:	stur	xzr, [x29, #-60]
  405c88:	stur	wzr, [x29, #-64]
  405c8c:	b	4056cc <ferror@plt+0x376c>
  405c90:	mov	w21, #0xffffffff            	// #-1
  405c94:	b	405a38 <ferror@plt+0x3ad8>
  405c98:	adrp	x0, 408000 <ferror@plt+0x60a0>
  405c9c:	adrp	x1, 408000 <ferror@plt+0x60a0>
  405ca0:	adrp	x3, 408000 <ferror@plt+0x60a0>
  405ca4:	add	x0, x0, #0x1d7
  405ca8:	add	x1, x1, #0x1d9
  405cac:	add	x3, x3, #0x1e9
  405cb0:	mov	w2, #0xc4                  	// #196
  405cb4:	bl	401ef0 <__assert_fail@plt>
  405cb8:	adrp	x0, 408000 <ferror@plt+0x60a0>
  405cbc:	adrp	x1, 408000 <ferror@plt+0x60a0>
  405cc0:	adrp	x3, 408000 <ferror@plt+0x60a0>
  405cc4:	add	x0, x0, #0x215
  405cc8:	add	x1, x1, #0x1d9
  405ccc:	add	x3, x3, #0x1e9
  405cd0:	mov	w2, #0xc5                  	// #197
  405cd4:	bl	401ef0 <__assert_fail@plt>
  405cd8:	sub	sp, sp, #0x80
  405cdc:	stp	x29, x30, [sp, #32]
  405ce0:	stp	x28, x27, [sp, #48]
  405ce4:	stp	x26, x25, [sp, #64]
  405ce8:	stp	x24, x23, [sp, #80]
  405cec:	stp	x22, x21, [sp, #96]
  405cf0:	stp	x20, x19, [sp, #112]
  405cf4:	add	x29, sp, #0x20
  405cf8:	cbz	x0, 405ec8 <ferror@plt+0x3f68>
  405cfc:	mov	x26, x1
  405d00:	cbz	x1, 405ee8 <ferror@plt+0x3f88>
  405d04:	adrp	x1, 408000 <ferror@plt+0x60a0>
  405d08:	add	x1, x1, #0x35b
  405d0c:	mov	x20, x0
  405d10:	bl	401e30 <strspn@plt>
  405d14:	add	x23, x20, x0
  405d18:	ldrb	w8, [x23]
  405d1c:	cbz	w8, 405e94 <ferror@plt+0x3f34>
  405d20:	bl	401f00 <__errno_location@plt>
  405d24:	adrp	x21, 408000 <ferror@plt+0x60a0>
  405d28:	mov	x28, #0xcccccccccccccccc    	// #-3689348814741910324
  405d2c:	mov	x20, x0
  405d30:	mov	x19, xzr
  405d34:	add	x21, x21, #0x35b
  405d38:	movk	x28, #0xcccd
  405d3c:	sub	x1, x29, #0x8
  405d40:	mov	w2, #0xa                   	// #10
  405d44:	mov	x0, x23
  405d48:	str	wzr, [x20]
  405d4c:	bl	401ae0 <strtoll@plt>
  405d50:	ldr	w8, [x20]
  405d54:	cmp	w8, #0x1
  405d58:	b.ge	405eb8 <ferror@plt+0x3f58>  // b.tcont
  405d5c:	mov	x22, x0
  405d60:	tbnz	x0, #63, 405ec0 <ferror@plt+0x3f60>
  405d64:	ldur	x25, [x29, #-8]
  405d68:	ldrb	w8, [x25]
  405d6c:	cmp	w8, #0x2e
  405d70:	b.ne	405db4 <ferror@plt+0x3e54>  // b.any
  405d74:	add	x24, x25, #0x1
  405d78:	sub	x1, x29, #0x8
  405d7c:	mov	w2, #0xa                   	// #10
  405d80:	mov	x0, x24
  405d84:	str	wzr, [x20]
  405d88:	bl	401ae0 <strtoll@plt>
  405d8c:	ldr	w8, [x20]
  405d90:	cmp	w8, #0x1
  405d94:	b.ge	405eb8 <ferror@plt+0x3f58>  // b.tcont
  405d98:	mov	x23, x0
  405d9c:	tbnz	x0, #63, 405ec0 <ferror@plt+0x3f60>
  405da0:	ldur	x25, [x29, #-8]
  405da4:	cmp	x25, x24
  405da8:	b.eq	405e94 <ferror@plt+0x3f34>  // b.none
  405dac:	sub	w27, w25, w24
  405db0:	b	405dc4 <ferror@plt+0x3e64>
  405db4:	cmp	x25, x23
  405db8:	b.eq	405e94 <ferror@plt+0x3f34>  // b.none
  405dbc:	mov	x23, xzr
  405dc0:	mov	w27, wzr
  405dc4:	mov	x0, x25
  405dc8:	mov	x1, x21
  405dcc:	bl	401e30 <strspn@plt>
  405dd0:	add	x24, x25, x0
  405dd4:	stur	x24, [x29, #-8]
  405dd8:	cbz	x25, 405e94 <ferror@plt+0x3f34>
  405ddc:	str	x19, [sp, #16]
  405de0:	adrp	x19, 418000 <ferror@plt+0x160a0>
  405de4:	mov	x21, xzr
  405de8:	add	x19, x19, #0xc40
  405dec:	b	405e00 <ferror@plt+0x3ea0>
  405df0:	add	x21, x21, #0x1
  405df4:	cmp	x21, #0x1c
  405df8:	add	x19, x19, #0x10
  405dfc:	b.eq	405e94 <ferror@plt+0x3f34>  // b.none
  405e00:	ldur	x25, [x19, #-8]
  405e04:	mov	x0, x25
  405e08:	bl	401aa0 <strlen@plt>
  405e0c:	cbz	x0, 405df0 <ferror@plt+0x3e90>
  405e10:	mov	x2, x0
  405e14:	mov	x0, x24
  405e18:	mov	x1, x25
  405e1c:	bl	401c70 <strncmp@plt>
  405e20:	cbnz	w0, 405df0 <ferror@plt+0x3e90>
  405e24:	ldr	x19, [x19]
  405e28:	str	x26, [sp, #8]
  405e2c:	mul	x26, x19, x23
  405e30:	cbz	w27, 405e44 <ferror@plt+0x3ee4>
  405e34:	umulh	x8, x26, x28
  405e38:	subs	w27, w27, #0x1
  405e3c:	lsr	x26, x8, #3
  405e40:	b.ne	405e34 <ferror@plt+0x3ed4>  // b.any
  405e44:	cmp	w21, #0x1c
  405e48:	b.cs	405e94 <ferror@plt+0x3f34>  // b.hs, b.nlast
  405e4c:	mov	x0, x25
  405e50:	bl	401aa0 <strlen@plt>
  405e54:	ldr	x8, [sp, #16]
  405e58:	adrp	x21, 408000 <ferror@plt+0x60a0>
  405e5c:	add	x23, x24, x0
  405e60:	add	x21, x21, #0x35b
  405e64:	madd	x8, x19, x22, x8
  405e68:	mov	x0, x23
  405e6c:	mov	x1, x21
  405e70:	add	x19, x8, x26
  405e74:	bl	401e30 <strspn@plt>
  405e78:	add	x23, x23, x0
  405e7c:	ldrb	w8, [x23]
  405e80:	ldr	x26, [sp, #8]
  405e84:	cbnz	w8, 405d3c <ferror@plt+0x3ddc>
  405e88:	mov	w0, wzr
  405e8c:	str	x19, [x26]
  405e90:	b	405e98 <ferror@plt+0x3f38>
  405e94:	mov	w0, #0xffffffea            	// #-22
  405e98:	ldp	x20, x19, [sp, #112]
  405e9c:	ldp	x22, x21, [sp, #96]
  405ea0:	ldp	x24, x23, [sp, #80]
  405ea4:	ldp	x26, x25, [sp, #64]
  405ea8:	ldp	x28, x27, [sp, #48]
  405eac:	ldp	x29, x30, [sp, #32]
  405eb0:	add	sp, sp, #0x80
  405eb4:	ret
  405eb8:	neg	w0, w8
  405ebc:	b	405e98 <ferror@plt+0x3f38>
  405ec0:	mov	w0, #0xffffffde            	// #-34
  405ec4:	b	405e98 <ferror@plt+0x3f38>
  405ec8:	adrp	x0, 408000 <ferror@plt+0x60a0>
  405ecc:	adrp	x1, 408000 <ferror@plt+0x60a0>
  405ed0:	adrp	x3, 408000 <ferror@plt+0x60a0>
  405ed4:	add	x0, x0, #0x1d7
  405ed8:	add	x1, x1, #0x1d9
  405edc:	add	x3, x3, #0x335
  405ee0:	mov	w2, #0x4d                  	// #77
  405ee4:	bl	401ef0 <__assert_fail@plt>
  405ee8:	adrp	x0, 408000 <ferror@plt+0x60a0>
  405eec:	adrp	x1, 408000 <ferror@plt+0x60a0>
  405ef0:	adrp	x3, 408000 <ferror@plt+0x60a0>
  405ef4:	add	x0, x0, #0x215
  405ef8:	add	x1, x1, #0x1d9
  405efc:	add	x3, x3, #0x335
  405f00:	mov	w2, #0x4e                  	// #78
  405f04:	bl	401ef0 <__assert_fail@plt>
  405f08:	ldr	w8, [x0, #32]
  405f0c:	tbnz	w8, #31, 405f18 <ferror@plt+0x3fb8>
  405f10:	ldr	w0, [x0, #40]
  405f14:	ret
  405f18:	mov	w0, wzr
  405f1c:	ret
  405f20:	sub	sp, sp, #0x70
  405f24:	stp	x22, x21, [sp, #80]
  405f28:	stp	x20, x19, [sp, #96]
  405f2c:	mov	x20, x3
  405f30:	mov	x21, x2
  405f34:	mov	w22, w1
  405f38:	mov	x19, x0
  405f3c:	stp	x29, x30, [sp, #64]
  405f40:	add	x29, sp, #0x40
  405f44:	tbnz	w1, #6, 405f74 <ferror@plt+0x4014>
  405f48:	add	x1, sp, #0x8
  405f4c:	mov	x0, x19
  405f50:	bl	401b00 <localtime_r@plt>
  405f54:	cbz	x0, 405f84 <ferror@plt+0x4024>
  405f58:	ldr	x1, [x19, #8]
  405f5c:	add	x0, sp, #0x8
  405f60:	mov	w2, w22
  405f64:	mov	x3, x21
  405f68:	mov	x4, x20
  405f6c:	bl	405fb4 <ferror@plt+0x4054>
  405f70:	b	405fa0 <ferror@plt+0x4040>
  405f74:	add	x1, sp, #0x8
  405f78:	mov	x0, x19
  405f7c:	bl	401cc0 <gmtime_r@plt>
  405f80:	cbnz	x0, 405f58 <ferror@plt+0x3ff8>
  405f84:	adrp	x1, 408000 <ferror@plt+0x60a0>
  405f88:	add	x1, x1, #0x2ab
  405f8c:	mov	w2, #0x5                   	// #5
  405f90:	bl	401eb0 <dcgettext@plt>
  405f94:	ldr	x1, [x19]
  405f98:	bl	401e60 <warnx@plt>
  405f9c:	mov	w0, #0xffffffff            	// #-1
  405fa0:	ldp	x20, x19, [sp, #96]
  405fa4:	ldp	x22, x21, [sp, #80]
  405fa8:	ldp	x29, x30, [sp, #64]
  405fac:	add	sp, sp, #0x70
  405fb0:	ret
  405fb4:	stp	x29, x30, [sp, #-64]!
  405fb8:	str	x23, [sp, #16]
  405fbc:	stp	x22, x21, [sp, #32]
  405fc0:	stp	x20, x19, [sp, #48]
  405fc4:	mov	x19, x4
  405fc8:	mov	x20, x3
  405fcc:	mov	w22, w2
  405fd0:	mov	x23, x1
  405fd4:	mov	x21, x0
  405fd8:	mov	x29, sp
  405fdc:	tbnz	w2, #0, 406018 <ferror@plt+0x40b8>
  405fe0:	tbz	w22, #1, 40605c <ferror@plt+0x40fc>
  405fe4:	ldp	w4, w3, [x21, #4]
  405fe8:	ldr	w5, [x21]
  405fec:	adrp	x2, 408000 <ferror@plt+0x60a0>
  405ff0:	add	x2, x2, #0x36f
  405ff4:	mov	x0, x20
  405ff8:	mov	x1, x19
  405ffc:	bl	401ba0 <snprintf@plt>
  406000:	tbnz	w0, #31, 40615c <ferror@plt+0x41fc>
  406004:	mov	w8, w0
  406008:	subs	x19, x19, x8
  40600c:	b.cc	40615c <ferror@plt+0x41fc>  // b.lo, b.ul, b.last
  406010:	add	x20, x20, x8
  406014:	b	40605c <ferror@plt+0x40fc>
  406018:	ldp	w9, w8, [x21, #16]
  40601c:	ldr	w5, [x21, #12]
  406020:	adrp	x2, 408000 <ferror@plt+0x60a0>
  406024:	sxtw	x8, w8
  406028:	add	x3, x8, #0x76c
  40602c:	add	w4, w9, #0x1
  406030:	add	x2, x2, #0x360
  406034:	mov	x0, x20
  406038:	mov	x1, x19
  40603c:	bl	401ba0 <snprintf@plt>
  406040:	tbnz	w0, #31, 40615c <ferror@plt+0x41fc>
  406044:	mov	w8, w0
  406048:	cmp	x8, x19
  40604c:	b.hi	40615c <ferror@plt+0x41fc>  // b.pmore
  406050:	sub	x19, x19, x8
  406054:	add	x20, x20, x8
  406058:	tbnz	w22, #1, 4060b0 <ferror@plt+0x4150>
  40605c:	tbnz	w22, #3, 406070 <ferror@plt+0x4110>
  406060:	tbz	w22, #4, 40609c <ferror@plt+0x413c>
  406064:	adrp	x2, 408000 <ferror@plt+0x60a0>
  406068:	add	x2, x2, #0x385
  40606c:	b	406078 <ferror@plt+0x4118>
  406070:	adrp	x2, 408000 <ferror@plt+0x60a0>
  406074:	add	x2, x2, #0x37e
  406078:	mov	x0, x20
  40607c:	mov	x1, x19
  406080:	mov	x3, x23
  406084:	bl	401ba0 <snprintf@plt>
  406088:	tbnz	w0, #31, 40615c <ferror@plt+0x41fc>
  40608c:	mov	w8, w0
  406090:	subs	x19, x19, x8
  406094:	b.cc	40615c <ferror@plt+0x41fc>  // b.lo, b.ul, b.last
  406098:	add	x20, x20, x8
  40609c:	tbz	w22, #2, 406154 <ferror@plt+0x41f4>
  4060a0:	ldr	w8, [x21, #32]
  4060a4:	tbnz	w8, #31, 4060d0 <ferror@plt+0x4170>
  4060a8:	ldr	w8, [x21, #40]
  4060ac:	b	4060d4 <ferror@plt+0x4174>
  4060b0:	cbz	x19, 40615c <ferror@plt+0x41fc>
  4060b4:	tst	w22, #0x20
  4060b8:	mov	w8, #0x54                  	// #84
  4060bc:	mov	w9, #0x20                  	// #32
  4060c0:	csel	w8, w9, w8, eq  // eq = none
  4060c4:	strb	w8, [x20], #1
  4060c8:	sub	x19, x19, #0x1
  4060cc:	b	405fe4 <ferror@plt+0x4084>
  4060d0:	mov	w8, wzr
  4060d4:	mov	w9, #0x8889                	// #34953
  4060d8:	movk	w9, #0x8888, lsl #16
  4060dc:	mov	w10, #0xb3c5                	// #46021
  4060e0:	movk	w10, #0x91a2, lsl #16
  4060e4:	smull	x11, w8, w9
  4060e8:	smull	x10, w8, w10
  4060ec:	lsr	x11, x11, #32
  4060f0:	lsr	x10, x10, #32
  4060f4:	add	w11, w11, w8
  4060f8:	add	w8, w10, w8
  4060fc:	asr	w10, w11, #5
  406100:	add	w10, w10, w11, lsr #31
  406104:	asr	w11, w8, #11
  406108:	add	w3, w11, w8, lsr #31
  40610c:	smull	x8, w10, w9
  406110:	lsr	x8, x8, #32
  406114:	add	w8, w8, w10
  406118:	asr	w9, w8, #5
  40611c:	add	w8, w9, w8, lsr #31
  406120:	mov	w9, #0x3c                  	// #60
  406124:	msub	w8, w8, w9, w10
  406128:	cmp	w8, #0x0
  40612c:	adrp	x2, 408000 <ferror@plt+0x60a0>
  406130:	cneg	w4, w8, mi  // mi = first
  406134:	add	x2, x2, #0x38c
  406138:	mov	x0, x20
  40613c:	mov	x1, x19
  406140:	bl	401ba0 <snprintf@plt>
  406144:	tbnz	w0, #31, 40615c <ferror@plt+0x41fc>
  406148:	sxtw	x8, w0
  40614c:	cmp	x19, x8
  406150:	b.cc	40615c <ferror@plt+0x41fc>  // b.lo, b.ul, b.last
  406154:	mov	w0, wzr
  406158:	b	406178 <ferror@plt+0x4218>
  40615c:	adrp	x1, 408000 <ferror@plt+0x60a0>
  406160:	add	x1, x1, #0x397
  406164:	mov	w2, #0x5                   	// #5
  406168:	mov	x0, xzr
  40616c:	bl	401eb0 <dcgettext@plt>
  406170:	bl	401e60 <warnx@plt>
  406174:	mov	w0, #0xffffffff            	// #-1
  406178:	ldp	x20, x19, [sp, #48]
  40617c:	ldp	x22, x21, [sp, #32]
  406180:	ldr	x23, [sp, #16]
  406184:	ldp	x29, x30, [sp], #64
  406188:	ret
  40618c:	mov	x4, x3
  406190:	mov	x3, x2
  406194:	mov	w2, w1
  406198:	mov	x1, xzr
  40619c:	b	405fb4 <ferror@plt+0x4054>
  4061a0:	sub	sp, sp, #0x70
  4061a4:	stp	x22, x21, [sp, #80]
  4061a8:	stp	x20, x19, [sp, #96]
  4061ac:	mov	x20, x3
  4061b0:	mov	x21, x2
  4061b4:	mov	w22, w1
  4061b8:	mov	x19, x0
  4061bc:	stp	x29, x30, [sp, #64]
  4061c0:	add	x29, sp, #0x40
  4061c4:	tbnz	w1, #6, 4061f4 <ferror@plt+0x4294>
  4061c8:	add	x1, sp, #0x8
  4061cc:	mov	x0, x19
  4061d0:	bl	401b00 <localtime_r@plt>
  4061d4:	cbz	x0, 406204 <ferror@plt+0x42a4>
  4061d8:	add	x0, sp, #0x8
  4061dc:	mov	x1, xzr
  4061e0:	mov	w2, w22
  4061e4:	mov	x3, x21
  4061e8:	mov	x4, x20
  4061ec:	bl	405fb4 <ferror@plt+0x4054>
  4061f0:	b	406220 <ferror@plt+0x42c0>
  4061f4:	add	x1, sp, #0x8
  4061f8:	mov	x0, x19
  4061fc:	bl	401cc0 <gmtime_r@plt>
  406200:	cbnz	x0, 4061d8 <ferror@plt+0x4278>
  406204:	adrp	x1, 408000 <ferror@plt+0x60a0>
  406208:	add	x1, x1, #0x2ab
  40620c:	mov	w2, #0x5                   	// #5
  406210:	bl	401eb0 <dcgettext@plt>
  406214:	mov	x1, x19
  406218:	bl	401e60 <warnx@plt>
  40621c:	mov	w0, #0xffffffff            	// #-1
  406220:	ldp	x20, x19, [sp, #96]
  406224:	ldp	x22, x21, [sp, #80]
  406228:	ldp	x29, x30, [sp, #64]
  40622c:	add	sp, sp, #0x70
  406230:	ret
  406234:	sub	sp, sp, #0xb0
  406238:	stp	x29, x30, [sp, #112]
  40623c:	stp	x22, x21, [sp, #144]
  406240:	stp	x20, x19, [sp, #160]
  406244:	ldr	x8, [x1]
  406248:	str	x23, [sp, #128]
  40624c:	mov	x19, x4
  406250:	mov	x20, x3
  406254:	mov	w21, w2
  406258:	mov	x22, x1
  40625c:	mov	x23, x0
  406260:	add	x29, sp, #0x70
  406264:	cbnz	x8, 406274 <ferror@plt+0x4314>
  406268:	mov	x0, x22
  40626c:	mov	x1, xzr
  406270:	bl	401cb0 <gettimeofday@plt>
  406274:	add	x1, sp, #0x38
  406278:	mov	x0, x23
  40627c:	bl	401b00 <localtime_r@plt>
  406280:	mov	x1, sp
  406284:	mov	x0, x22
  406288:	bl	401b00 <localtime_r@plt>
  40628c:	ldr	w8, [sp, #76]
  406290:	ldr	w9, [sp, #20]
  406294:	cmp	w8, w9
  406298:	b.ne	4062e4 <ferror@plt+0x4384>  // b.any
  40629c:	ldr	w10, [sp, #84]
  4062a0:	ldr	w11, [sp, #28]
  4062a4:	cmp	w10, w11
  4062a8:	b.ne	4062e4 <ferror@plt+0x4384>  // b.any
  4062ac:	ldp	w4, w3, [sp, #60]
  4062b0:	adrp	x2, 408000 <ferror@plt+0x60a0>
  4062b4:	add	x2, x2, #0x374
  4062b8:	mov	x0, x20
  4062bc:	mov	x1, x19
  4062c0:	bl	401ba0 <snprintf@plt>
  4062c4:	mov	w8, w0
  4062c8:	mov	w0, #0xffffffff            	// #-1
  4062cc:	tbnz	w8, #31, 406324 <ferror@plt+0x43c4>
  4062d0:	sxtw	x8, w8
  4062d4:	cmp	x8, x19
  4062d8:	b.hi	406324 <ferror@plt+0x43c4>  // b.pmore
  4062dc:	mov	w0, wzr
  4062e0:	b	406324 <ferror@plt+0x43c4>
  4062e4:	adrp	x10, 408000 <ferror@plt+0x60a0>
  4062e8:	adrp	x11, 408000 <ferror@plt+0x60a0>
  4062ec:	add	x10, x10, #0x2c5
  4062f0:	add	x11, x11, #0x2d3
  4062f4:	tst	w21, #0x2
  4062f8:	adrp	x12, 408000 <ferror@plt+0x60a0>
  4062fc:	add	x12, x12, #0x2d0
  406300:	csel	x10, x11, x10, eq  // eq = none
  406304:	cmp	w8, w9
  406308:	csel	x2, x10, x12, eq  // eq = none
  40630c:	add	x3, sp, #0x38
  406310:	mov	x0, x20
  406314:	mov	x1, x19
  406318:	bl	401b40 <strftime@plt>
  40631c:	cmp	w0, #0x1
  406320:	csetm	w0, lt  // lt = tstop
  406324:	ldp	x20, x19, [sp, #160]
  406328:	ldp	x22, x21, [sp, #144]
  40632c:	ldr	x23, [sp, #128]
  406330:	ldp	x29, x30, [sp, #112]
  406334:	add	sp, sp, #0xb0
  406338:	ret
  40633c:	cbz	x0, 406374 <ferror@plt+0x4414>
  406340:	stp	x29, x30, [sp, #-32]!
  406344:	stp	x20, x19, [sp, #16]
  406348:	mov	x19, x0
  40634c:	ldr	x0, [x0]
  406350:	mov	x29, sp
  406354:	cbz	x0, 406368 <ferror@plt+0x4408>
  406358:	add	x20, x19, #0x8
  40635c:	bl	401dd0 <free@plt>
  406360:	ldr	x0, [x20], #8
  406364:	cbnz	x0, 40635c <ferror@plt+0x43fc>
  406368:	str	xzr, [x19]
  40636c:	ldp	x20, x19, [sp, #16]
  406370:	ldp	x29, x30, [sp], #32
  406374:	ret
  406378:	stp	x29, x30, [sp, #-32]!
  40637c:	stp	x20, x19, [sp, #16]
  406380:	mov	x19, x0
  406384:	mov	x29, sp
  406388:	cbz	x0, 4063a4 <ferror@plt+0x4444>
  40638c:	ldr	x0, [x19]
  406390:	cbz	x0, 4063a4 <ferror@plt+0x4444>
  406394:	add	x20, x19, #0x8
  406398:	bl	401dd0 <free@plt>
  40639c:	ldr	x0, [x20], #8
  4063a0:	cbnz	x0, 406398 <ferror@plt+0x4438>
  4063a4:	mov	x0, x19
  4063a8:	bl	401dd0 <free@plt>
  4063ac:	ldp	x20, x19, [sp, #16]
  4063b0:	mov	x0, xzr
  4063b4:	ldp	x29, x30, [sp], #32
  4063b8:	ret
  4063bc:	stp	x29, x30, [sp, #-48]!
  4063c0:	stp	x20, x19, [sp, #32]
  4063c4:	mov	x20, x0
  4063c8:	str	x21, [sp, #16]
  4063cc:	mov	x29, sp
  4063d0:	cbz	x0, 406404 <ferror@plt+0x44a4>
  4063d4:	ldr	x8, [x20]
  4063d8:	cbz	x8, 406404 <ferror@plt+0x44a4>
  4063dc:	mov	w8, #0x1                   	// #1
  4063e0:	ldr	x9, [x20, x8, lsl #3]
  4063e4:	add	x8, x8, #0x1
  4063e8:	cbnz	x9, 4063e0 <ferror@plt+0x4480>
  4063ec:	and	x8, x8, #0xffffffff
  4063f0:	lsl	x0, x8, #3
  4063f4:	bl	401c20 <malloc@plt>
  4063f8:	mov	x19, x0
  4063fc:	cbnz	x0, 406414 <ferror@plt+0x44b4>
  406400:	b	406450 <ferror@plt+0x44f0>
  406404:	mov	w0, #0x8                   	// #8
  406408:	bl	401c20 <malloc@plt>
  40640c:	mov	x19, x0
  406410:	cbz	x0, 406450 <ferror@plt+0x44f0>
  406414:	cbz	x20, 406448 <ferror@plt+0x44e8>
  406418:	ldr	x0, [x20]
  40641c:	cbz	x0, 406448 <ferror@plt+0x44e8>
  406420:	mov	x21, xzr
  406424:	add	x20, x20, #0x8
  406428:	bl	401d10 <strdup@plt>
  40642c:	str	x0, [x19, x21]
  406430:	cbz	x0, 406464 <ferror@plt+0x4504>
  406434:	ldr	x0, [x20, x21]
  406438:	add	x21, x21, #0x8
  40643c:	cbnz	x0, 406428 <ferror@plt+0x44c8>
  406440:	add	x8, x19, x21
  406444:	b	40644c <ferror@plt+0x44ec>
  406448:	mov	x8, x19
  40644c:	str	xzr, [x8]
  406450:	mov	x0, x19
  406454:	ldp	x20, x19, [sp, #32]
  406458:	ldr	x21, [sp, #16]
  40645c:	ldp	x29, x30, [sp], #48
  406460:	ret
  406464:	ldr	x0, [x19]
  406468:	cbz	x0, 40647c <ferror@plt+0x451c>
  40646c:	add	x20, x19, #0x8
  406470:	bl	401dd0 <free@plt>
  406474:	ldr	x0, [x20], #8
  406478:	cbnz	x0, 406470 <ferror@plt+0x4510>
  40647c:	mov	x0, x19
  406480:	bl	401dd0 <free@plt>
  406484:	mov	x19, xzr
  406488:	b	406450 <ferror@plt+0x44f0>
  40648c:	cbz	x0, 4064b0 <ferror@plt+0x4550>
  406490:	ldr	x9, [x0]
  406494:	mov	x8, x0
  406498:	cbz	x9, 4064b4 <ferror@plt+0x4554>
  40649c:	mov	x0, xzr
  4064a0:	add	x8, x8, #0x8
  4064a4:	ldr	x9, [x8, x0, lsl #3]
  4064a8:	add	x0, x0, #0x1
  4064ac:	cbnz	x9, 4064a4 <ferror@plt+0x4544>
  4064b0:	ret
  4064b4:	mov	w0, wzr
  4064b8:	ret
  4064bc:	sub	sp, sp, #0x50
  4064c0:	str	x21, [sp, #48]
  4064c4:	stp	x20, x19, [sp, #64]
  4064c8:	mov	x19, x1
  4064cc:	mov	x21, x0
  4064d0:	stp	x29, x30, [sp, #32]
  4064d4:	add	x29, sp, #0x20
  4064d8:	cbz	x0, 40654c <ferror@plt+0x45ec>
  4064dc:	ldp	q0, q1, [x19]
  4064e0:	cmn	x21, #0x1
  4064e4:	cset	w8, ne  // ne = any
  4064e8:	stp	q0, q1, [sp]
  4064ec:	ldr	x9, [sp, #8]
  4064f0:	ldr	w10, [sp, #24]
  4064f4:	mov	w11, w10
  4064f8:	b	406518 <ferror@plt+0x45b8>
  4064fc:	mov	w11, w10
  406500:	ldr	x12, [sp]
  406504:	add	x13, x12, #0x8
  406508:	str	x13, [sp]
  40650c:	ldr	x12, [x12]
  406510:	cmn	x12, #0x1
  406514:	b.ne	406540 <ferror@plt+0x45e0>  // b.any
  406518:	tbz	w11, #31, 406500 <ferror@plt+0x45a0>
  40651c:	add	w10, w11, #0x8
  406520:	cmn	w11, #0x8
  406524:	str	w10, [sp, #24]
  406528:	b.gt	4064fc <ferror@plt+0x459c>
  40652c:	add	x12, x9, w11, sxtw
  406530:	mov	w11, w10
  406534:	ldr	x12, [x12]
  406538:	cmn	x12, #0x1
  40653c:	b.eq	406518 <ferror@plt+0x45b8>  // b.none
  406540:	cbz	x12, 406550 <ferror@plt+0x45f0>
  406544:	add	w8, w8, #0x1
  406548:	b	4064f4 <ferror@plt+0x4594>
  40654c:	mov	w8, wzr
  406550:	add	w8, w8, #0x1
  406554:	lsl	x0, x8, #3
  406558:	bl	401c20 <malloc@plt>
  40655c:	mov	x20, x0
  406560:	cbz	x0, 406600 <ferror@plt+0x46a0>
  406564:	cbz	x21, 4065fc <ferror@plt+0x469c>
  406568:	cmn	x21, #0x1
  40656c:	b.eq	406588 <ferror@plt+0x4628>  // b.none
  406570:	mov	x0, x21
  406574:	bl	401d10 <strdup@plt>
  406578:	str	x0, [x20]
  40657c:	cbz	x0, 406630 <ferror@plt+0x46d0>
  406580:	mov	w21, #0x1                   	// #1
  406584:	b	4065a0 <ferror@plt+0x4640>
  406588:	mov	w21, wzr
  40658c:	b	4065a0 <ferror@plt+0x4640>
  406590:	bl	401d10 <strdup@plt>
  406594:	str	x0, [x20, w21, uxtw #3]
  406598:	cbz	x0, 406618 <ferror@plt+0x46b8>
  40659c:	add	w21, w21, #0x1
  4065a0:	ldr	w9, [x19, #24]
  4065a4:	b	4065c0 <ferror@plt+0x4660>
  4065a8:	ldr	x10, [x19, #8]
  4065ac:	add	x9, x10, w9, sxtw
  4065b0:	ldr	x0, [x9]
  4065b4:	mov	w9, w8
  4065b8:	cmn	x0, #0x1
  4065bc:	b.ne	4065f8 <ferror@plt+0x4698>  // b.any
  4065c0:	tbnz	w9, #31, 4065cc <ferror@plt+0x466c>
  4065c4:	mov	w8, w9
  4065c8:	b	4065dc <ferror@plt+0x467c>
  4065cc:	add	w8, w9, #0x8
  4065d0:	cmn	w9, #0x8
  4065d4:	str	w8, [x19, #24]
  4065d8:	b.le	4065a8 <ferror@plt+0x4648>
  4065dc:	ldr	x9, [x19]
  4065e0:	add	x10, x9, #0x8
  4065e4:	str	x10, [x19]
  4065e8:	ldr	x0, [x9]
  4065ec:	mov	w9, w8
  4065f0:	cmn	x0, #0x1
  4065f4:	b.eq	4065c0 <ferror@plt+0x4660>  // b.none
  4065f8:	cbnz	x0, 406590 <ferror@plt+0x4630>
  4065fc:	str	xzr, [x20, w21, uxtw #3]
  406600:	mov	x0, x20
  406604:	ldp	x20, x19, [sp, #64]
  406608:	ldr	x21, [sp, #48]
  40660c:	ldp	x29, x30, [sp, #32]
  406610:	add	sp, sp, #0x50
  406614:	ret
  406618:	ldr	x0, [x20]
  40661c:	cbz	x0, 406630 <ferror@plt+0x46d0>
  406620:	add	x19, x20, #0x8
  406624:	bl	401dd0 <free@plt>
  406628:	ldr	x0, [x19], #8
  40662c:	cbnz	x0, 406624 <ferror@plt+0x46c4>
  406630:	mov	x0, x20
  406634:	bl	401dd0 <free@plt>
  406638:	mov	x20, xzr
  40663c:	b	406600 <ferror@plt+0x46a0>
  406640:	sub	sp, sp, #0x120
  406644:	stp	x29, x30, [sp, #256]
  406648:	add	x29, sp, #0x100
  40664c:	mov	x8, #0xffffffffffffffc8    	// #-56
  406650:	mov	x9, sp
  406654:	sub	x10, x29, #0x78
  406658:	movk	x8, #0xff80, lsl #32
  40665c:	add	x11, x29, #0x20
  406660:	add	x9, x9, #0x80
  406664:	add	x10, x10, #0x38
  406668:	stp	x9, x8, [x29, #-16]
  40666c:	stp	x11, x10, [x29, #-32]
  406670:	stp	x1, x2, [x29, #-120]
  406674:	stp	x3, x4, [x29, #-104]
  406678:	stp	x5, x6, [x29, #-88]
  40667c:	stur	x7, [x29, #-72]
  406680:	stp	q0, q1, [sp]
  406684:	ldp	q0, q1, [x29, #-32]
  406688:	sub	x1, x29, #0x40
  40668c:	str	x28, [sp, #272]
  406690:	stp	q2, q3, [sp, #32]
  406694:	stp	q4, q5, [sp, #64]
  406698:	stp	q6, q7, [sp, #96]
  40669c:	stp	q0, q1, [x29, #-64]
  4066a0:	bl	4064bc <ferror@plt+0x455c>
  4066a4:	ldr	x28, [sp, #272]
  4066a8:	ldp	x29, x30, [sp, #256]
  4066ac:	add	sp, sp, #0x120
  4066b0:	ret
  4066b4:	stp	x29, x30, [sp, #-48]!
  4066b8:	stp	x22, x21, [sp, #16]
  4066bc:	stp	x20, x19, [sp, #32]
  4066c0:	mov	x29, sp
  4066c4:	cbz	x1, 406774 <ferror@plt+0x4814>
  4066c8:	mov	x20, x0
  4066cc:	ldr	x0, [x1]
  4066d0:	mov	x19, x1
  4066d4:	cbz	x0, 406764 <ferror@plt+0x4804>
  4066d8:	bl	401d10 <strdup@plt>
  4066dc:	cbz	x0, 406788 <ferror@plt+0x4828>
  4066e0:	mov	x21, x0
  4066e4:	ldr	x0, [x20]
  4066e8:	cbz	x0, 406714 <ferror@plt+0x47b4>
  4066ec:	ldr	x8, [x0]
  4066f0:	cbz	x8, 406744 <ferror@plt+0x47e4>
  4066f4:	mov	x22, xzr
  4066f8:	add	x8, x0, #0x8
  4066fc:	ldr	x9, [x8, x22, lsl #3]
  406700:	add	x22, x22, #0x1
  406704:	cbnz	x9, 4066fc <ferror@plt+0x479c>
  406708:	cmn	w22, #0x3
  40670c:	b.ls	406718 <ferror@plt+0x47b8>  // b.plast
  406710:	b	406758 <ferror@plt+0x47f8>
  406714:	mov	w22, wzr
  406718:	add	w8, w22, #0x2
  40671c:	lsl	x1, x8, #3
  406720:	bl	401d00 <realloc@plt>
  406724:	cbz	x0, 406758 <ferror@plt+0x47f8>
  406728:	add	w8, w22, #0x1
  40672c:	str	x21, [x0, w22, uxtw #3]
  406730:	str	xzr, [x0, w8, uxtw #3]
  406734:	str	x0, [x20]
  406738:	ldr	x0, [x19, #8]!
  40673c:	cbnz	x0, 4066d8 <ferror@plt+0x4778>
  406740:	b	406764 <ferror@plt+0x4804>
  406744:	mov	w22, wzr
  406748:	add	w8, w22, #0x2
  40674c:	lsl	x1, x8, #3
  406750:	bl	401d00 <realloc@plt>
  406754:	cbnz	x0, 406728 <ferror@plt+0x47c8>
  406758:	mov	x0, x21
  40675c:	bl	401dd0 <free@plt>
  406760:	mov	w0, #0xfffffff4            	// #-12
  406764:	ldp	x20, x19, [sp, #32]
  406768:	ldp	x22, x21, [sp, #16]
  40676c:	ldp	x29, x30, [sp], #48
  406770:	ret
  406774:	mov	w0, wzr
  406778:	ldp	x20, x19, [sp, #32]
  40677c:	ldp	x22, x21, [sp, #16]
  406780:	ldp	x29, x30, [sp], #48
  406784:	ret
  406788:	mov	w0, #0xfffffff4            	// #-12
  40678c:	ldp	x20, x19, [sp, #32]
  406790:	ldp	x22, x21, [sp, #16]
  406794:	ldp	x29, x30, [sp], #48
  406798:	ret
  40679c:	stp	x29, x30, [sp, #-48]!
  4067a0:	str	x21, [sp, #16]
  4067a4:	stp	x20, x19, [sp, #32]
  4067a8:	mov	x29, sp
  4067ac:	cbz	x1, 4067f4 <ferror@plt+0x4894>
  4067b0:	mov	x19, x0
  4067b4:	mov	x0, x1
  4067b8:	bl	401d10 <strdup@plt>
  4067bc:	cbz	x0, 406860 <ferror@plt+0x4900>
  4067c0:	mov	x20, x0
  4067c4:	ldr	x0, [x19]
  4067c8:	cbz	x0, 406808 <ferror@plt+0x48a8>
  4067cc:	ldr	x8, [x0]
  4067d0:	cbz	x8, 406844 <ferror@plt+0x48e4>
  4067d4:	mov	x21, xzr
  4067d8:	add	x8, x0, #0x8
  4067dc:	ldr	x9, [x8, x21, lsl #3]
  4067e0:	add	x21, x21, #0x1
  4067e4:	cbnz	x9, 4067dc <ferror@plt+0x487c>
  4067e8:	cmn	w21, #0x3
  4067ec:	b.ls	40680c <ferror@plt+0x48ac>  // b.plast
  4067f0:	b	406858 <ferror@plt+0x48f8>
  4067f4:	mov	w0, wzr
  4067f8:	ldp	x20, x19, [sp, #32]
  4067fc:	ldr	x21, [sp, #16]
  406800:	ldp	x29, x30, [sp], #48
  406804:	ret
  406808:	mov	w21, wzr
  40680c:	add	w8, w21, #0x2
  406810:	lsl	x1, x8, #3
  406814:	bl	401d00 <realloc@plt>
  406818:	cbz	x0, 406858 <ferror@plt+0x48f8>
  40681c:	mov	x8, x0
  406820:	add	w9, w21, #0x1
  406824:	mov	w0, wzr
  406828:	str	x20, [x8, w21, uxtw #3]
  40682c:	str	xzr, [x8, w9, uxtw #3]
  406830:	str	x8, [x19]
  406834:	ldp	x20, x19, [sp, #32]
  406838:	ldr	x21, [sp, #16]
  40683c:	ldp	x29, x30, [sp], #48
  406840:	ret
  406844:	mov	w21, wzr
  406848:	add	w8, w21, #0x2
  40684c:	lsl	x1, x8, #3
  406850:	bl	401d00 <realloc@plt>
  406854:	cbnz	x0, 40681c <ferror@plt+0x48bc>
  406858:	mov	x0, x20
  40685c:	bl	401dd0 <free@plt>
  406860:	mov	w0, #0xfffffff4            	// #-12
  406864:	ldp	x20, x19, [sp, #32]
  406868:	ldr	x21, [sp, #16]
  40686c:	ldp	x29, x30, [sp], #48
  406870:	ret
  406874:	stp	x29, x30, [sp, #-64]!
  406878:	str	x23, [sp, #16]
  40687c:	stp	x22, x21, [sp, #32]
  406880:	stp	x20, x19, [sp, #48]
  406884:	mov	x29, sp
  406888:	cbz	x1, 406938 <ferror@plt+0x49d8>
  40688c:	mov	x21, x0
  406890:	ldr	x0, [x1]
  406894:	mov	x20, x1
  406898:	cbz	x0, 40694c <ferror@plt+0x49ec>
  40689c:	mov	x19, x2
  4068a0:	mov	x1, x19
  4068a4:	bl	405154 <ferror@plt+0x31f4>
  4068a8:	cbz	x0, 406948 <ferror@plt+0x49e8>
  4068ac:	mov	x22, x0
  4068b0:	ldr	x0, [x21]
  4068b4:	cbz	x0, 4068f0 <ferror@plt+0x4990>
  4068b8:	ldr	x8, [x0]
  4068bc:	cbz	x8, 406908 <ferror@plt+0x49a8>
  4068c0:	mov	x23, xzr
  4068c4:	add	x8, x0, #0x8
  4068c8:	ldr	x9, [x8, x23, lsl #3]
  4068cc:	add	x23, x23, #0x1
  4068d0:	cbnz	x9, 4068c8 <ferror@plt+0x4968>
  4068d4:	cmn	w23, #0x3
  4068d8:	b.hi	406940 <ferror@plt+0x49e0>  // b.pmore
  4068dc:	add	w8, w23, #0x2
  4068e0:	lsl	x1, x8, #3
  4068e4:	bl	401d00 <realloc@plt>
  4068e8:	cbnz	x0, 40691c <ferror@plt+0x49bc>
  4068ec:	b	406940 <ferror@plt+0x49e0>
  4068f0:	mov	w23, wzr
  4068f4:	add	w8, w23, #0x2
  4068f8:	lsl	x1, x8, #3
  4068fc:	bl	401d00 <realloc@plt>
  406900:	cbnz	x0, 40691c <ferror@plt+0x49bc>
  406904:	b	406940 <ferror@plt+0x49e0>
  406908:	mov	w23, wzr
  40690c:	add	w8, w23, #0x2
  406910:	lsl	x1, x8, #3
  406914:	bl	401d00 <realloc@plt>
  406918:	cbz	x0, 406940 <ferror@plt+0x49e0>
  40691c:	add	w8, w23, #0x1
  406920:	str	x22, [x0, w23, uxtw #3]
  406924:	str	xzr, [x0, w8, uxtw #3]
  406928:	str	x0, [x21]
  40692c:	ldr	x0, [x20, #8]!
  406930:	cbnz	x0, 4068a0 <ferror@plt+0x4940>
  406934:	b	40694c <ferror@plt+0x49ec>
  406938:	mov	w0, wzr
  40693c:	b	40694c <ferror@plt+0x49ec>
  406940:	mov	x0, x22
  406944:	bl	401dd0 <free@plt>
  406948:	mov	w0, #0xfffffff4            	// #-12
  40694c:	ldp	x20, x19, [sp, #48]
  406950:	ldp	x22, x21, [sp, #32]
  406954:	ldr	x23, [sp, #16]
  406958:	ldp	x29, x30, [sp], #64
  40695c:	ret
  406960:	stp	x29, x30, [sp, #-48]!
  406964:	str	x21, [sp, #16]
  406968:	stp	x20, x19, [sp, #32]
  40696c:	mov	x29, sp
  406970:	cbz	x1, 4069e0 <ferror@plt+0x4a80>
  406974:	mov	x19, x0
  406978:	ldr	x0, [x0]
  40697c:	mov	x20, x1
  406980:	cbz	x0, 4069f4 <ferror@plt+0x4a94>
  406984:	ldr	x8, [x0]
  406988:	cbz	x8, 4069f4 <ferror@plt+0x4a94>
  40698c:	mov	x21, xzr
  406990:	add	x8, x0, #0x8
  406994:	ldr	x9, [x8, x21, lsl #3]
  406998:	add	x21, x21, #0x1
  40699c:	cbnz	x9, 406994 <ferror@plt+0x4a34>
  4069a0:	cmn	w21, #0x3
  4069a4:	b.hi	406a08 <ferror@plt+0x4aa8>  // b.pmore
  4069a8:	add	w8, w21, #0x2
  4069ac:	lsl	x1, x8, #3
  4069b0:	bl	401d00 <realloc@plt>
  4069b4:	cbz	x0, 406a08 <ferror@plt+0x4aa8>
  4069b8:	mov	x8, x0
  4069bc:	mov	w0, wzr
  4069c0:	add	w9, w21, #0x1
  4069c4:	str	x20, [x8, w21, uxtw #3]
  4069c8:	str	xzr, [x8, w9, uxtw #3]
  4069cc:	str	x8, [x19]
  4069d0:	ldp	x20, x19, [sp, #32]
  4069d4:	ldr	x21, [sp, #16]
  4069d8:	ldp	x29, x30, [sp], #48
  4069dc:	ret
  4069e0:	mov	w0, wzr
  4069e4:	ldp	x20, x19, [sp, #32]
  4069e8:	ldr	x21, [sp, #16]
  4069ec:	ldp	x29, x30, [sp], #48
  4069f0:	ret
  4069f4:	mov	w21, wzr
  4069f8:	add	w8, w21, #0x2
  4069fc:	lsl	x1, x8, #3
  406a00:	bl	401d00 <realloc@plt>
  406a04:	cbnz	x0, 4069b8 <ferror@plt+0x4a58>
  406a08:	mov	w0, #0xfffffff4            	// #-12
  406a0c:	ldp	x20, x19, [sp, #32]
  406a10:	ldr	x21, [sp, #16]
  406a14:	ldp	x29, x30, [sp], #48
  406a18:	ret
  406a1c:	sub	sp, sp, #0x40
  406a20:	stp	x29, x30, [sp, #16]
  406a24:	str	x21, [sp, #32]
  406a28:	stp	x20, x19, [sp, #48]
  406a2c:	add	x29, sp, #0x10
  406a30:	cbz	x0, 406b3c <ferror@plt+0x4bdc>
  406a34:	mov	x19, x1
  406a38:	mov	x21, x0
  406a3c:	str	x0, [x29, #24]
  406a40:	add	x0, x29, #0x18
  406a44:	add	x1, sp, #0x8
  406a48:	mov	x2, x19
  406a4c:	mov	w3, wzr
  406a50:	bl	405384 <ferror@plt+0x3424>
  406a54:	cbz	x0, 406a90 <ferror@plt+0x4b30>
  406a58:	mov	w20, #0x1                   	// #1
  406a5c:	add	x0, x29, #0x18
  406a60:	add	x1, sp, #0x8
  406a64:	mov	x2, x19
  406a68:	mov	w3, wzr
  406a6c:	bl	405384 <ferror@plt+0x3424>
  406a70:	add	w20, w20, #0x1
  406a74:	cbnz	x0, 406a5c <ferror@plt+0x4afc>
  406a78:	mov	w8, w20
  406a7c:	lsl	x0, x8, #3
  406a80:	bl	401c20 <malloc@plt>
  406a84:	mov	x20, x0
  406a88:	cbnz	x0, 406aa0 <ferror@plt+0x4b40>
  406a8c:	b	406b24 <ferror@plt+0x4bc4>
  406a90:	mov	w0, #0x8                   	// #8
  406a94:	bl	401c20 <malloc@plt>
  406a98:	mov	x20, x0
  406a9c:	cbz	x0, 406b24 <ferror@plt+0x4bc4>
  406aa0:	add	x0, x29, #0x18
  406aa4:	add	x1, sp, #0x8
  406aa8:	mov	x2, x19
  406aac:	mov	w3, wzr
  406ab0:	str	x21, [x29, #24]
  406ab4:	bl	405384 <ferror@plt+0x3424>
  406ab8:	cbz	x0, 406af4 <ferror@plt+0x4b94>
  406abc:	mov	w21, wzr
  406ac0:	ldr	x1, [sp, #8]
  406ac4:	bl	401e20 <strndup@plt>
  406ac8:	str	x0, [x20, w21, uxtw #3]
  406acc:	cbz	x0, 406b00 <ferror@plt+0x4ba0>
  406ad0:	add	x0, x29, #0x18
  406ad4:	add	x1, sp, #0x8
  406ad8:	mov	x2, x19
  406adc:	mov	w3, wzr
  406ae0:	add	w21, w21, #0x1
  406ae4:	bl	405384 <ferror@plt+0x3424>
  406ae8:	cbnz	x0, 406ac0 <ferror@plt+0x4b60>
  406aec:	mov	w8, w21
  406af0:	b	406af8 <ferror@plt+0x4b98>
  406af4:	mov	x8, xzr
  406af8:	str	xzr, [x20, x8, lsl #3]
  406afc:	b	406b24 <ferror@plt+0x4bc4>
  406b00:	ldr	x0, [x20]
  406b04:	cbz	x0, 406b18 <ferror@plt+0x4bb8>
  406b08:	add	x19, x20, #0x8
  406b0c:	bl	401dd0 <free@plt>
  406b10:	ldr	x0, [x19], #8
  406b14:	cbnz	x0, 406b0c <ferror@plt+0x4bac>
  406b18:	mov	x0, x20
  406b1c:	bl	401dd0 <free@plt>
  406b20:	mov	x20, xzr
  406b24:	mov	x0, x20
  406b28:	ldp	x20, x19, [sp, #48]
  406b2c:	ldr	x21, [sp, #32]
  406b30:	ldp	x29, x30, [sp, #16]
  406b34:	add	sp, sp, #0x40
  406b38:	ret
  406b3c:	adrp	x0, 408000 <ferror@plt+0x60a0>
  406b40:	adrp	x1, 408000 <ferror@plt+0x60a0>
  406b44:	adrp	x3, 408000 <ferror@plt+0x60a0>
  406b48:	add	x0, x0, #0x133
  406b4c:	add	x1, x1, #0x3b9
  406b50:	add	x3, x3, #0x3c4
  406b54:	mov	w2, #0xc1                  	// #193
  406b58:	bl	401ef0 <__assert_fail@plt>
  406b5c:	stp	x29, x30, [sp, #-64]!
  406b60:	adrp	x8, 407000 <ferror@plt+0x50a0>
  406b64:	add	x8, x8, #0xbc5
  406b68:	cmp	x1, #0x0
  406b6c:	stp	x20, x19, [sp, #48]
  406b70:	csel	x19, x8, x1, eq  // eq = none
  406b74:	mov	x20, x0
  406b78:	mov	x0, x19
  406b7c:	str	x23, [sp, #16]
  406b80:	stp	x22, x21, [sp, #32]
  406b84:	mov	x29, sp
  406b88:	bl	401aa0 <strlen@plt>
  406b8c:	cbz	x20, 406bd8 <ferror@plt+0x4c78>
  406b90:	ldr	x8, [x20]
  406b94:	cbz	x8, 406bd8 <ferror@plt+0x4c78>
  406b98:	mov	x21, x0
  406b9c:	mov	x9, xzr
  406ba0:	add	x22, x20, #0x8
  406ba4:	add	x10, x9, x21
  406ba8:	cmp	x9, #0x0
  406bac:	mov	x0, x8
  406bb0:	csel	x23, xzr, x10, eq  // eq = none
  406bb4:	bl	401aa0 <strlen@plt>
  406bb8:	ldr	x8, [x22], #8
  406bbc:	add	x9, x0, x23
  406bc0:	cbnz	x8, 406ba4 <ferror@plt+0x4c44>
  406bc4:	add	x0, x9, #0x1
  406bc8:	bl	401c20 <malloc@plt>
  406bcc:	mov	x21, x0
  406bd0:	cbnz	x0, 406be8 <ferror@plt+0x4c88>
  406bd4:	b	406c3c <ferror@plt+0x4cdc>
  406bd8:	mov	w0, #0x1                   	// #1
  406bdc:	bl	401c20 <malloc@plt>
  406be0:	mov	x21, x0
  406be4:	cbz	x0, 406c3c <ferror@plt+0x4cdc>
  406be8:	mov	x0, x21
  406bec:	cbz	x20, 406c38 <ferror@plt+0x4cd8>
  406bf0:	ldr	x1, [x20]
  406bf4:	mov	x0, x21
  406bf8:	cbz	x1, 406c38 <ferror@plt+0x4cd8>
  406bfc:	add	x20, x20, #0x8
  406c00:	mov	x0, x21
  406c04:	b	406c18 <ferror@plt+0x4cb8>
  406c08:	mov	x0, x2
  406c0c:	bl	401bc0 <stpcpy@plt>
  406c10:	ldr	x1, [x20], #8
  406c14:	cbz	x1, 406c38 <ferror@plt+0x4cd8>
  406c18:	cmp	x0, x21
  406c1c:	mov	x2, x21
  406c20:	b.eq	406c08 <ferror@plt+0x4ca8>  // b.none
  406c24:	mov	x1, x19
  406c28:	bl	401bc0 <stpcpy@plt>
  406c2c:	ldur	x1, [x20, #-8]
  406c30:	mov	x2, x0
  406c34:	b	406c08 <ferror@plt+0x4ca8>
  406c38:	strb	wzr, [x0]
  406c3c:	mov	x0, x21
  406c40:	ldp	x20, x19, [sp, #48]
  406c44:	ldp	x22, x21, [sp, #32]
  406c48:	ldr	x23, [sp, #16]
  406c4c:	ldp	x29, x30, [sp], #64
  406c50:	ret
  406c54:	stp	x29, x30, [sp, #-64]!
  406c58:	str	x23, [sp, #16]
  406c5c:	stp	x22, x21, [sp, #32]
  406c60:	stp	x20, x19, [sp, #48]
  406c64:	mov	x29, sp
  406c68:	cbz	x1, 406d4c <ferror@plt+0x4dec>
  406c6c:	ldr	x20, [x0]
  406c70:	mov	x21, x1
  406c74:	mov	x19, x0
  406c78:	cbz	x20, 406d30 <ferror@plt+0x4dd0>
  406c7c:	ldr	x8, [x20]
  406c80:	cbz	x8, 406d30 <ferror@plt+0x4dd0>
  406c84:	mov	x23, xzr
  406c88:	add	x8, x20, #0x8
  406c8c:	ldr	x9, [x8, x23, lsl #3]
  406c90:	add	x23, x23, #0x1
  406c94:	cbnz	x9, 406c8c <ferror@plt+0x4d2c>
  406c98:	cmn	w23, #0x3
  406c9c:	b.hi	406d44 <ferror@plt+0x4de4>  // b.pmore
  406ca0:	add	w8, w23, #0x2
  406ca4:	lsl	x0, x8, #3
  406ca8:	bl	401c20 <malloc@plt>
  406cac:	cbz	x0, 406d44 <ferror@plt+0x4de4>
  406cb0:	mov	x22, x0
  406cb4:	cbz	w23, 406d10 <ferror@plt+0x4db0>
  406cb8:	cmp	w23, #0x4
  406cbc:	mov	w8, w23
  406cc0:	b.cc	406ce8 <ferror@plt+0x4d88>  // b.lo, b.ul, b.last
  406cc4:	lsl	x9, x8, #3
  406cc8:	add	x10, x22, #0x8
  406ccc:	add	x11, x20, x9
  406cd0:	cmp	x10, x11
  406cd4:	b.cs	406d64 <ferror@plt+0x4e04>  // b.hs, b.nlast
  406cd8:	add	x9, x9, x22
  406cdc:	add	x9, x9, #0x8
  406ce0:	cmp	x9, x20
  406ce4:	b.ls	406d64 <ferror@plt+0x4e04>  // b.plast
  406ce8:	mov	x9, xzr
  406cec:	lsl	x10, x9, #3
  406cf0:	sub	x8, x8, x9
  406cf4:	add	x9, x20, x10
  406cf8:	add	x10, x10, x22
  406cfc:	add	x10, x10, #0x8
  406d00:	ldr	x11, [x9], #8
  406d04:	subs	x8, x8, #0x1
  406d08:	str	x11, [x10], #8
  406d0c:	b.ne	406d00 <ferror@plt+0x4da0>  // b.any
  406d10:	add	w8, w23, #0x1
  406d14:	mov	x0, x20
  406d18:	str	x21, [x22]
  406d1c:	str	xzr, [x22, w8, uxtw #3]
  406d20:	bl	401dd0 <free@plt>
  406d24:	mov	w0, wzr
  406d28:	str	x22, [x19]
  406d2c:	b	406d50 <ferror@plt+0x4df0>
  406d30:	mov	w23, wzr
  406d34:	add	w8, w23, #0x2
  406d38:	lsl	x0, x8, #3
  406d3c:	bl	401c20 <malloc@plt>
  406d40:	cbnz	x0, 406cb0 <ferror@plt+0x4d50>
  406d44:	mov	w0, #0xfffffff4            	// #-12
  406d48:	b	406d50 <ferror@plt+0x4df0>
  406d4c:	mov	w0, wzr
  406d50:	ldp	x20, x19, [sp, #48]
  406d54:	ldp	x22, x21, [sp, #32]
  406d58:	ldr	x23, [sp, #16]
  406d5c:	ldp	x29, x30, [sp], #64
  406d60:	ret
  406d64:	and	x9, x8, #0xfffffffc
  406d68:	add	x10, x22, #0x18
  406d6c:	add	x11, x20, #0x10
  406d70:	mov	x12, x9
  406d74:	ldp	q0, q1, [x11, #-16]
  406d78:	subs	x12, x12, #0x4
  406d7c:	add	x11, x11, #0x20
  406d80:	stp	q0, q1, [x10, #-16]
  406d84:	add	x10, x10, #0x20
  406d88:	b.ne	406d74 <ferror@plt+0x4e14>  // b.any
  406d8c:	cmp	x9, x8
  406d90:	b.eq	406d10 <ferror@plt+0x4db0>  // b.none
  406d94:	b	406cec <ferror@plt+0x4d8c>
  406d98:	stp	x29, x30, [sp, #-48]!
  406d9c:	str	x21, [sp, #16]
  406da0:	stp	x20, x19, [sp, #32]
  406da4:	mov	x29, sp
  406da8:	cbz	x1, 406de4 <ferror@plt+0x4e84>
  406dac:	mov	x19, x0
  406db0:	ldr	x0, [x0]
  406db4:	mov	x20, x1
  406db8:	cbz	x0, 406df8 <ferror@plt+0x4e98>
  406dbc:	ldr	x8, [x0]
  406dc0:	cbz	x8, 406e34 <ferror@plt+0x4ed4>
  406dc4:	mov	x21, xzr
  406dc8:	add	x8, x0, #0x8
  406dcc:	ldr	x9, [x8, x21, lsl #3]
  406dd0:	add	x21, x21, #0x1
  406dd4:	cbnz	x9, 406dcc <ferror@plt+0x4e6c>
  406dd8:	cmn	w21, #0x3
  406ddc:	b.ls	406dfc <ferror@plt+0x4e9c>  // b.plast
  406de0:	b	406e48 <ferror@plt+0x4ee8>
  406de4:	mov	w0, wzr
  406de8:	ldp	x20, x19, [sp, #32]
  406dec:	ldr	x21, [sp, #16]
  406df0:	ldp	x29, x30, [sp], #48
  406df4:	ret
  406df8:	mov	w21, wzr
  406dfc:	add	w8, w21, #0x2
  406e00:	lsl	x1, x8, #3
  406e04:	bl	401d00 <realloc@plt>
  406e08:	cbz	x0, 406e48 <ferror@plt+0x4ee8>
  406e0c:	mov	x8, x0
  406e10:	add	w9, w21, #0x1
  406e14:	mov	w0, wzr
  406e18:	str	x20, [x8, w21, uxtw #3]
  406e1c:	str	xzr, [x8, w9, uxtw #3]
  406e20:	str	x8, [x19]
  406e24:	ldp	x20, x19, [sp, #32]
  406e28:	ldr	x21, [sp, #16]
  406e2c:	ldp	x29, x30, [sp], #48
  406e30:	ret
  406e34:	mov	w21, wzr
  406e38:	add	w8, w21, #0x2
  406e3c:	lsl	x1, x8, #3
  406e40:	bl	401d00 <realloc@plt>
  406e44:	cbnz	x0, 406e0c <ferror@plt+0x4eac>
  406e48:	mov	x0, x20
  406e4c:	bl	401dd0 <free@plt>
  406e50:	mov	w0, #0xfffffff4            	// #-12
  406e54:	ldp	x20, x19, [sp, #32]
  406e58:	ldr	x21, [sp, #16]
  406e5c:	ldp	x29, x30, [sp], #48
  406e60:	ret
  406e64:	stp	x29, x30, [sp, #-64]!
  406e68:	str	x23, [sp, #16]
  406e6c:	stp	x22, x21, [sp, #32]
  406e70:	stp	x20, x19, [sp, #48]
  406e74:	mov	x29, sp
  406e78:	cbz	x1, 406f40 <ferror@plt+0x4fe0>
  406e7c:	ldr	x21, [x0]
  406e80:	mov	x20, x1
  406e84:	mov	x19, x0
  406e88:	cbz	x21, 406f48 <ferror@plt+0x4fe8>
  406e8c:	ldr	x8, [x21]
  406e90:	cbz	x8, 406f7c <ferror@plt+0x501c>
  406e94:	mov	x23, xzr
  406e98:	add	x8, x21, #0x8
  406e9c:	ldr	x9, [x8, x23, lsl #3]
  406ea0:	add	x23, x23, #0x1
  406ea4:	cbnz	x9, 406e9c <ferror@plt+0x4f3c>
  406ea8:	cmn	w23, #0x3
  406eac:	b.hi	406f5c <ferror@plt+0x4ffc>  // b.pmore
  406eb0:	add	w8, w23, #0x2
  406eb4:	lsl	x0, x8, #3
  406eb8:	bl	401c20 <malloc@plt>
  406ebc:	cbz	x0, 406f5c <ferror@plt+0x4ffc>
  406ec0:	mov	x22, x0
  406ec4:	cbz	w23, 406f20 <ferror@plt+0x4fc0>
  406ec8:	cmp	w23, #0x4
  406ecc:	mov	w8, w23
  406ed0:	b.cc	406ef8 <ferror@plt+0x4f98>  // b.lo, b.ul, b.last
  406ed4:	lsl	x9, x8, #3
  406ed8:	add	x10, x22, #0x8
  406edc:	add	x11, x21, x9
  406ee0:	cmp	x10, x11
  406ee4:	b.cs	406f94 <ferror@plt+0x5034>  // b.hs, b.nlast
  406ee8:	add	x9, x9, x22
  406eec:	add	x9, x9, #0x8
  406ef0:	cmp	x9, x21
  406ef4:	b.ls	406f94 <ferror@plt+0x5034>  // b.plast
  406ef8:	mov	x9, xzr
  406efc:	lsl	x10, x9, #3
  406f00:	sub	x8, x8, x9
  406f04:	add	x9, x10, x22
  406f08:	add	x9, x9, #0x8
  406f0c:	add	x10, x21, x10
  406f10:	ldr	x11, [x10], #8
  406f14:	subs	x8, x8, #0x1
  406f18:	str	x11, [x9], #8
  406f1c:	b.ne	406f10 <ferror@plt+0x4fb0>  // b.any
  406f20:	add	w8, w23, #0x1
  406f24:	mov	x0, x21
  406f28:	str	x20, [x22]
  406f2c:	str	xzr, [x22, w8, uxtw #3]
  406f30:	bl	401dd0 <free@plt>
  406f34:	mov	w0, wzr
  406f38:	str	x22, [x19]
  406f3c:	b	406f68 <ferror@plt+0x5008>
  406f40:	mov	w0, wzr
  406f44:	b	406f68 <ferror@plt+0x5008>
  406f48:	mov	w23, wzr
  406f4c:	add	w8, w23, #0x2
  406f50:	lsl	x0, x8, #3
  406f54:	bl	401c20 <malloc@plt>
  406f58:	cbnz	x0, 406ec0 <ferror@plt+0x4f60>
  406f5c:	mov	x0, x20
  406f60:	bl	401dd0 <free@plt>
  406f64:	mov	w0, #0xfffffff4            	// #-12
  406f68:	ldp	x20, x19, [sp, #48]
  406f6c:	ldp	x22, x21, [sp, #32]
  406f70:	ldr	x23, [sp, #16]
  406f74:	ldp	x29, x30, [sp], #64
  406f78:	ret
  406f7c:	mov	w23, wzr
  406f80:	add	w8, w23, #0x2
  406f84:	lsl	x0, x8, #3
  406f88:	bl	401c20 <malloc@plt>
  406f8c:	cbnz	x0, 406ec0 <ferror@plt+0x4f60>
  406f90:	b	406f5c <ferror@plt+0x4ffc>
  406f94:	and	x9, x8, #0xfffffffc
  406f98:	add	x10, x22, #0x18
  406f9c:	add	x11, x21, #0x10
  406fa0:	mov	x12, x9
  406fa4:	ldp	q0, q1, [x11, #-16]
  406fa8:	subs	x12, x12, #0x4
  406fac:	add	x11, x11, #0x20
  406fb0:	stp	q0, q1, [x10, #-16]
  406fb4:	add	x10, x10, #0x20
  406fb8:	b.ne	406fa4 <ferror@plt+0x5044>  // b.any
  406fbc:	cmp	x9, x8
  406fc0:	b.eq	406f20 <ferror@plt+0x4fc0>  // b.none
  406fc4:	b	406efc <ferror@plt+0x4f9c>
  406fc8:	stp	x29, x30, [sp, #-64]!
  406fcc:	stp	x20, x19, [sp, #48]
  406fd0:	mov	x19, x0
  406fd4:	str	x23, [sp, #16]
  406fd8:	stp	x22, x21, [sp, #32]
  406fdc:	mov	x29, sp
  406fe0:	cbz	x0, 407034 <ferror@plt+0x50d4>
  406fe4:	mov	x20, x1
  406fe8:	cbz	x1, 40704c <ferror@plt+0x50ec>
  406fec:	ldr	x21, [x19]
  406ff0:	mov	x22, x19
  406ff4:	cbz	x21, 407030 <ferror@plt+0x50d0>
  406ff8:	add	x23, x19, #0x8
  406ffc:	mov	x22, x19
  407000:	b	407010 <ferror@plt+0x50b0>
  407004:	str	x21, [x22], #8
  407008:	ldr	x21, [x23], #8
  40700c:	cbz	x21, 407030 <ferror@plt+0x50d0>
  407010:	mov	x0, x21
  407014:	mov	x1, x20
  407018:	bl	401d90 <strcmp@plt>
  40701c:	cbnz	w0, 407004 <ferror@plt+0x50a4>
  407020:	mov	x0, x21
  407024:	bl	401dd0 <free@plt>
  407028:	ldr	x21, [x23], #8
  40702c:	cbnz	x21, 407010 <ferror@plt+0x50b0>
  407030:	str	xzr, [x22]
  407034:	mov	x0, x19
  407038:	ldp	x20, x19, [sp, #48]
  40703c:	ldp	x22, x21, [sp, #32]
  407040:	ldr	x23, [sp, #16]
  407044:	ldp	x29, x30, [sp], #64
  407048:	ret
  40704c:	adrp	x0, 408000 <ferror@plt+0x60a0>
  407050:	adrp	x1, 408000 <ferror@plt+0x60a0>
  407054:	adrp	x3, 408000 <ferror@plt+0x60a0>
  407058:	add	x0, x0, #0x133
  40705c:	add	x1, x1, #0x3b9
  407060:	add	x3, x3, #0x3f2
  407064:	mov	w2, #0x15a                 	// #346
  407068:	bl	401ef0 <__assert_fail@plt>
  40706c:	sub	sp, sp, #0x130
  407070:	stp	x29, x30, [sp, #256]
  407074:	add	x29, sp, #0x100
  407078:	add	x9, sp, #0x80
  40707c:	mov	x10, sp
  407080:	mov	x11, #0xffffffffffffffd0    	// #-48
  407084:	add	x8, x29, #0x30
  407088:	movk	x11, #0xff80, lsl #32
  40708c:	add	x9, x9, #0x30
  407090:	add	x10, x10, #0x80
  407094:	stp	x8, x9, [x29, #-32]
  407098:	stp	x10, x11, [x29, #-16]
  40709c:	stp	q1, q2, [sp, #16]
  4070a0:	str	q0, [sp]
  4070a4:	ldp	q0, q1, [x29, #-32]
  4070a8:	stp	x20, x19, [sp, #288]
  4070ac:	mov	x19, x0
  4070b0:	stp	x2, x3, [sp, #128]
  4070b4:	sub	x0, x29, #0x28
  4070b8:	sub	x2, x29, #0x50
  4070bc:	stp	x28, x21, [sp, #272]
  4070c0:	stp	x4, x5, [sp, #144]
  4070c4:	stp	x6, x7, [sp, #160]
  4070c8:	stp	q3, q4, [sp, #48]
  4070cc:	stp	q5, q6, [sp, #80]
  4070d0:	str	q7, [sp, #112]
  4070d4:	stp	q0, q1, [x29, #-80]
  4070d8:	bl	401e10 <vasprintf@plt>
  4070dc:	tbnz	w0, #31, 40716c <ferror@plt+0x520c>
  4070e0:	ldur	x20, [x29, #-40]
  4070e4:	cbz	x20, 407118 <ferror@plt+0x51b8>
  4070e8:	ldr	x0, [x19]
  4070ec:	cbz	x0, 407120 <ferror@plt+0x51c0>
  4070f0:	ldr	x8, [x0]
  4070f4:	cbz	x8, 407150 <ferror@plt+0x51f0>
  4070f8:	mov	x21, xzr
  4070fc:	add	x8, x0, #0x8
  407100:	ldr	x9, [x8, x21, lsl #3]
  407104:	add	x21, x21, #0x1
  407108:	cbnz	x9, 407100 <ferror@plt+0x51a0>
  40710c:	cmn	w21, #0x3
  407110:	b.ls	407124 <ferror@plt+0x51c4>  // b.plast
  407114:	b	407164 <ferror@plt+0x5204>
  407118:	mov	w0, wzr
  40711c:	b	407170 <ferror@plt+0x5210>
  407120:	mov	w21, wzr
  407124:	add	w8, w21, #0x2
  407128:	lsl	x1, x8, #3
  40712c:	bl	401d00 <realloc@plt>
  407130:	cbz	x0, 407164 <ferror@plt+0x5204>
  407134:	mov	x8, x0
  407138:	add	w9, w21, #0x1
  40713c:	mov	w0, wzr
  407140:	str	x20, [x8, w21, uxtw #3]
  407144:	str	xzr, [x8, w9, uxtw #3]
  407148:	str	x8, [x19]
  40714c:	b	407170 <ferror@plt+0x5210>
  407150:	mov	w21, wzr
  407154:	add	w8, w21, #0x2
  407158:	lsl	x1, x8, #3
  40715c:	bl	401d00 <realloc@plt>
  407160:	cbnz	x0, 407134 <ferror@plt+0x51d4>
  407164:	mov	x0, x20
  407168:	bl	401dd0 <free@plt>
  40716c:	mov	w0, #0xfffffff4            	// #-12
  407170:	ldp	x20, x19, [sp, #288]
  407174:	ldp	x28, x21, [sp, #272]
  407178:	ldp	x29, x30, [sp, #256]
  40717c:	add	sp, sp, #0x130
  407180:	ret
  407184:	sub	sp, sp, #0x50
  407188:	stp	x29, x30, [sp, #32]
  40718c:	str	x21, [sp, #48]
  407190:	stp	x20, x19, [sp, #64]
  407194:	ldp	q1, q0, [x2]
  407198:	add	x29, sp, #0x20
  40719c:	mov	x19, x0
  4071a0:	add	x0, x29, #0x18
  4071a4:	mov	x2, sp
  4071a8:	stp	q1, q0, [sp]
  4071ac:	bl	401e10 <vasprintf@plt>
  4071b0:	tbnz	w0, #31, 407240 <ferror@plt+0x52e0>
  4071b4:	ldr	x20, [x29, #24]
  4071b8:	cbz	x20, 4071ec <ferror@plt+0x528c>
  4071bc:	ldr	x0, [x19]
  4071c0:	cbz	x0, 4071f4 <ferror@plt+0x5294>
  4071c4:	ldr	x8, [x0]
  4071c8:	cbz	x8, 407224 <ferror@plt+0x52c4>
  4071cc:	mov	x21, xzr
  4071d0:	add	x8, x0, #0x8
  4071d4:	ldr	x9, [x8, x21, lsl #3]
  4071d8:	add	x21, x21, #0x1
  4071dc:	cbnz	x9, 4071d4 <ferror@plt+0x5274>
  4071e0:	cmn	w21, #0x3
  4071e4:	b.ls	4071f8 <ferror@plt+0x5298>  // b.plast
  4071e8:	b	407238 <ferror@plt+0x52d8>
  4071ec:	mov	w0, wzr
  4071f0:	b	407244 <ferror@plt+0x52e4>
  4071f4:	mov	w21, wzr
  4071f8:	add	w8, w21, #0x2
  4071fc:	lsl	x1, x8, #3
  407200:	bl	401d00 <realloc@plt>
  407204:	cbz	x0, 407238 <ferror@plt+0x52d8>
  407208:	mov	x8, x0
  40720c:	add	w9, w21, #0x1
  407210:	mov	w0, wzr
  407214:	str	x20, [x8, w21, uxtw #3]
  407218:	str	xzr, [x8, w9, uxtw #3]
  40721c:	str	x8, [x19]
  407220:	b	407244 <ferror@plt+0x52e4>
  407224:	mov	w21, wzr
  407228:	add	w8, w21, #0x2
  40722c:	lsl	x1, x8, #3
  407230:	bl	401d00 <realloc@plt>
  407234:	cbnz	x0, 407208 <ferror@plt+0x52a8>
  407238:	mov	x0, x20
  40723c:	bl	401dd0 <free@plt>
  407240:	mov	w0, #0xfffffff4            	// #-12
  407244:	ldp	x20, x19, [sp, #64]
  407248:	ldr	x21, [sp, #48]
  40724c:	ldp	x29, x30, [sp, #32]
  407250:	add	sp, sp, #0x50
  407254:	ret
  407258:	cbz	x0, 4072bc <ferror@plt+0x535c>
  40725c:	ldr	x8, [x0]
  407260:	cbz	x8, 4072bc <ferror@plt+0x535c>
  407264:	mov	w9, wzr
  407268:	add	x8, x0, #0x8
  40726c:	ldr	x10, [x8], #8
  407270:	add	w9, w9, #0x1
  407274:	cbnz	x10, 40726c <ferror@plt+0x530c>
  407278:	cmp	w9, #0x2
  40727c:	b.cc	4072bc <ferror@plt+0x535c>  // b.lo, b.ul, b.last
  407280:	lsr	w8, w9, #1
  407284:	cbz	w8, 4072bc <ferror@plt+0x535c>
  407288:	sub	w8, w9, #0x1
  40728c:	mov	w9, w9
  407290:	lsr	x9, x9, #1
  407294:	mov	x10, x0
  407298:	mov	w11, w8
  40729c:	lsl	x11, x11, #3
  4072a0:	ldr	x12, [x0, x11]
  4072a4:	ldr	x13, [x10]
  4072a8:	subs	x9, x9, #0x1
  4072ac:	sub	w8, w8, #0x1
  4072b0:	str	x12, [x10], #8
  4072b4:	str	x13, [x0, x11]
  4072b8:	b.ne	407298 <ferror@plt+0x5338>  // b.any
  4072bc:	ret
  4072c0:	stp	x29, x30, [sp, #-64]!
  4072c4:	mov	x29, sp
  4072c8:	stp	x19, x20, [sp, #16]
  4072cc:	adrp	x20, 418000 <ferror@plt+0x160a0>
  4072d0:	add	x20, x20, #0xb50
  4072d4:	stp	x21, x22, [sp, #32]
  4072d8:	adrp	x21, 418000 <ferror@plt+0x160a0>
  4072dc:	add	x21, x21, #0xb48
  4072e0:	sub	x20, x20, x21
  4072e4:	mov	w22, w0
  4072e8:	stp	x23, x24, [sp, #48]
  4072ec:	mov	x23, x1
  4072f0:	mov	x24, x2
  4072f4:	bl	401a20 <memcpy@plt-0x40>
  4072f8:	cmp	xzr, x20, asr #3
  4072fc:	b.eq	407328 <ferror@plt+0x53c8>  // b.none
  407300:	asr	x20, x20, #3
  407304:	mov	x19, #0x0                   	// #0
  407308:	ldr	x3, [x21, x19, lsl #3]
  40730c:	mov	x2, x24
  407310:	add	x19, x19, #0x1
  407314:	mov	x1, x23
  407318:	mov	w0, w22
  40731c:	blr	x3
  407320:	cmp	x20, x19
  407324:	b.ne	407308 <ferror@plt+0x53a8>  // b.any
  407328:	ldp	x19, x20, [sp, #16]
  40732c:	ldp	x21, x22, [sp, #32]
  407330:	ldp	x23, x24, [sp, #48]
  407334:	ldp	x29, x30, [sp], #64
  407338:	ret
  40733c:	nop
  407340:	ret
  407344:	nop
  407348:	adrp	x2, 419000 <ferror@plt+0x170a0>
  40734c:	mov	x1, #0x0                   	// #0
  407350:	ldr	x2, [x2, #656]
  407354:	b	401b50 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000407358 <.fini>:
  407358:	stp	x29, x30, [sp, #-16]!
  40735c:	mov	x29, sp
  407360:	ldp	x29, x30, [sp], #16
  407364:	ret
