export PATH=/cad/xilinx/vivado/2018.2/Vivado/2018.2/tps/lnx64/binutils-2.26/bin:/cad/xilinx/vivado/2018.2/Vivado/2018.2/tps/lnx64/gcc-6.2.0/bin:/cad/xilinx/vivado/2018.2/Vivado/2018.2/msys64/usr/bin:/cad/xilinx/vivado/2018.2/Vivado/2018.2/msys64/mingw64/bin:/cad/xilinx/vivado/2018.2/Vivado/2018.2/bin:/cad/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/bin:/cad/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/bin:/cad/xilinx/vivado/2018.2/Vivado/2018.2/bin:/cad/xilinx/vivado/2018.2/Vivado/2018.2/tps/lnx64/jre/bin:/cad/xilinx/vivado/2018.2/SDK/2018.2/bin:/cad/xilinx/vivado/2018.2/Vivado/2018.2/ids_lite/ISE/bin/lin64:/cad/xilinx/vivado/2018.2/Vivado/2018.2/tps/lnx64/binutils-2.26/bin:/cad/xilinx/vivado/2018.2/Vivado/2018.2/tps/lnx64/gcc-6.2.0/bin:/cad/xilinx/vivado/2018.2/Vivado/2018.2/msys64/usr/bin:/cad/xilinx/vivado/2018.2/Vivado/2018.2/msys64/mingw64/bin:/cad/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/bin:/cad/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/bin:/cad/xilinx/SDAccel/2017.1/SDx/2017.1/bin/:/cad/cadence/RC14.28.000.lnx86/bin:/cad/cadence/JASPERGOLD16.09.002.lnx86/bin:/cad/synopsys/vcs/P-2019.06-SP2-2/bin:/cad/synopsys/vcs/P-2019.06-SP2-2/gui/dve/bin:/rsghome/esingh/pool0-esingh/cosa2/:/cad/aha/yosys/:/cad/mentor/2019.11/Catapult_Synthesis_10.4b-841621/Mgc_home/bin/:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin:/cad/common/Linux/x86_64/bin
export LD_LIBRARY_PATH=/cad/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/gdb_v7_2:/cad/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/graphviz/lib:/cad/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/bin:/cad/xilinx/vivado/2018.2/Vivado/2018.2/lib/lnx64.o/Default:/cad/xilinx/vivado/2018.2/Vivado/2018.2/lib/lnx64.o:/cad/xilinx/vivado/2018.2/Vivado/2018.2/tps/lnx64/jre/lib/amd64:/cad/xilinx/vivado/2018.2/Vivado/2018.2/tps/lnx64/jre/lib/amd64/server:/hd/cad/xilinx/vivado/2018.2/Vivado/2018.2/tps/lnx64/jre/lib/amd64/server:/hd/cad/xilinx/vivado/2018.2/Vivado/2018.2/tps/lnx64/jre/lib/amd64:/hd/cad/xilinx/vivado/2018.2/Vivado/2018.2/tps/lnx64/jre/../lib/amd64:/cad/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/gdb_v7_2:/cad/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/graphviz/lib:/cad/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/bin:/cad/xilinx/vivado/2018.2/Vivado/2018.2/lib/lnx64.o/Default:/cad/xilinx/vivado/2018.2/Vivado/2018.2/lib/lnx64.o:/cad/xilinx/vivado/2018.2/Vivado/2018.2/tps/lnx64/jre/lib/amd64:/cad/xilinx/vivado/2018.2/Vivado/2018.2/tps/lnx64/jre/lib/amd64/server:/cad/common/Linux/x86_64/lib:/cad/xilinx/vivado/2018.2/Vivado/2018.2/bin/../lnx64/tools/dot/lib:/cad/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/fpo_v7_0:/cad/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/fft_v9_1:/cad/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/opencv:/cad/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/fir_v7_0:/cad/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/dds_v6_0:/cad/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/lib/csim:/cad/xilinx/vivado/2018.2/Vivado/2018.2/bin/../lnx64/tools/dot/lib:/cad/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/fpo_v7_0:/cad/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/fft_v9_1:/cad/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/opencv:/cad/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/fir_v7_0:/cad/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/dds_v6_0:/cad/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/lib/csim
export HDI_APPROOT=/cad/xilinx/vivado/2018.2/Vivado/2018.2
export XILINX_OPENCL_CLANG=/cad/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/clang
export RDI_PLATFORM=lnx64
bugpoint -mlimit=32000  --load libhls_support.so  --load libhls_bugpoint.so  -hls -strip  -function-uniquify -auto-function-inline -globaldce  -ptrArgReplace -mem2reg -instcombine -dce  -reset-lda  -loop-simplify -indvars -licm -loop-dep  -loop-bound -licm -loop-simplify -flattenloopnest  -array-flatten -gvn -instcombine -dce  -array-map -dce -func-legal  -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify   -array-burst -promote-global-argument -dce  -axi4-lower -array-seg-normalize  -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm  -inst-simplify -dce  -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine  -dce   -deadargelim -doublePtrSimplify  -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer  -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg  -instcombine  -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr  -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound  -loop-simplify -loop-preproc  -constprop -global-constprop -gvn -mem2reg -instcombine -dce  -loop-bound  -loop-merge -dce  -bitwidthmin  -deadargelim -dce  -canonicalize-dataflow -dce  -scalar-propagation -deadargelim -globaldce -mem2reg  -read-loop-dep  -interface-preproc -directive-preproc -interface-gen  -bram-byte-enable  -deadargelim -inst-simplify -dce  -gvn -mem2reg -instcombine -dce -adse  -loop-bound  -instcombine -cfgopt -simplifycfg -loop-simplify  -clean-region -io-protocol  -find-region -mem2reg  -bitop-raise  -inst-simplify -inst-rectify -instcombine -adce -deadargelim  -loop-simplify -phi-opt -bitop-raise  -cfgopt -simplifycfg -strip-dead-prototypes  -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline  -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa  -inst-simplify -simplifycfg   -loop-simplify  -mergereturn -inst-simplify -inst-rectify  -dce -load-elim -bitop-lower  -loop-rewind -pointer-simplify -dce -cfgopt  -dce -bitwidth -loop-dep -read-loop-dep -dce  -check-stream -norm-name -legalize  -validate-dataflow -dead-allocation-elimination  /rsgs/pool0/esingh/aqed4saranyu/results/AES/cpp/aqed_aes/buf4/.autopilot/db/a.o.2.bc
llvm-dis bugpoint-reduced-simplified.bc 
