[15:24:12.385] <TB3>     INFO: *** Welcome to pxar ***
[15:24:12.385] <TB3>     INFO: *** Today: 2016/06/23
[15:24:12.392] <TB3>     INFO: *** Version: b2a7-dirty
[15:24:12.392] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters_C15.dat
[15:24:12.393] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:24:12.393] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//defaultMaskFile.dat
[15:24:12.393] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//trimParameters_C15.dat
[15:24:12.470] <TB3>     INFO:         clk: 4
[15:24:12.470] <TB3>     INFO:         ctr: 4
[15:24:12.470] <TB3>     INFO:         sda: 19
[15:24:12.470] <TB3>     INFO:         tin: 9
[15:24:12.470] <TB3>     INFO:         level: 15
[15:24:12.470] <TB3>     INFO:         triggerdelay: 0
[15:24:12.470] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[15:24:12.470] <TB3>     INFO: Log level: DEBUG
[15:24:12.478] <TB3>     INFO: Found DTB DTB_WRE7QJ
[15:24:12.487] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[15:24:12.490] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[15:24:12.493] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[15:24:14.054] <TB3>     INFO: DUT info: 
[15:24:14.054] <TB3>     INFO: The DUT currently contains the following objects:
[15:24:14.054] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[15:24:14.054] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[15:24:14.054] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[15:24:14.054] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[15:24:14.054] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[15:24:14.054] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[15:24:14.054] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[15:24:14.054] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[15:24:14.054] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[15:24:14.054] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[15:24:14.054] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[15:24:14.054] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[15:24:14.054] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[15:24:14.054] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[15:24:14.054] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[15:24:14.055] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[15:24:14.055] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[15:24:14.055] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[15:24:14.055] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[15:24:14.055] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[15:24:14.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[15:24:14.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:24:14.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:24:14.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:24:14.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[15:24:14.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[15:24:14.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:24:14.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[15:24:14.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[15:24:14.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:24:14.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[15:24:14.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[15:24:14.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:24:14.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:24:14.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:24:14.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[15:24:14.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[15:24:14.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[15:24:14.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[15:24:14.056] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[15:24:14.056] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[15:24:14.056] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[15:24:14.056] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[15:24:14.056] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[15:24:14.056] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[15:24:14.056] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[15:24:14.056] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[15:24:14.056] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[15:24:14.056] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[15:24:14.056] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[15:24:14.056] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[15:24:14.056] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[15:24:14.056] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:24:14.056] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[15:24:14.056] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[15:24:14.056] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[15:24:14.056] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[15:24:14.056] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[15:24:14.056] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[15:24:14.056] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:24:14.056] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[15:24:14.056] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[15:24:14.056] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[15:24:14.056] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[15:24:14.056] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:24:14.056] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[15:24:14.056] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:24:14.056] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[15:24:14.056] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:24:14.056] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[15:24:14.056] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[15:24:14.056] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[15:24:14.056] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[15:24:14.056] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:24:14.056] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[15:24:14.056] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[15:24:14.056] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[15:24:14.056] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[15:24:14.056] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[15:24:14.056] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:24:14.056] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[15:24:14.056] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[15:24:14.056] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[15:24:14.056] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[15:24:14.057] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[15:24:14.057] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[15:24:14.057] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[15:24:14.057] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[15:24:14.057] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[15:24:14.057] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[15:24:14.057] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[15:24:14.057] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[15:24:14.057] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[15:24:14.057] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:24:14.057] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[15:24:14.057] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[15:24:14.057] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[15:24:14.057] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[15:24:14.057] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[15:24:14.057] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[15:24:14.057] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[15:24:14.057] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[15:24:14.057] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[15:24:14.057] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[15:24:14.057] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[15:24:14.057] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[15:24:14.057] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[15:24:14.057] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[15:24:14.057] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[15:24:14.057] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[15:24:14.057] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:24:14.057] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[15:24:14.057] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[15:24:14.057] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[15:24:14.057] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[15:24:14.057] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:24:14.057] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[15:24:14.057] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[15:24:14.057] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[15:24:14.057] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[15:24:14.057] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[15:24:14.057] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[15:24:14.057] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[15:24:14.057] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[15:24:14.057] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[15:24:14.057] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[15:24:14.057] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[15:24:14.057] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[15:24:14.057] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[15:24:14.057] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:24:14.057] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[15:24:14.057] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[15:24:14.057] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[15:24:14.057] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:24:14.057] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[15:24:14.057] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[15:24:14.057] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[15:24:14.057] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[15:24:14.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[15:24:14.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[15:24:14.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[15:24:14.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[15:24:14.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[15:24:14.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[15:24:14.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[15:24:14.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[15:24:14.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:24:14.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:24:14.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[15:24:14.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[15:24:14.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[15:24:14.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:24:14.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[15:24:14.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[15:24:14.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[15:24:14.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[15:24:14.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[15:24:14.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[15:24:14.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:24:14.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[15:24:14.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[15:24:14.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[15:24:14.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[15:24:14.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[15:24:14.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[15:24:14.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[15:24:14.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[15:24:14.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[15:24:14.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[15:24:14.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[15:24:14.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[15:24:14.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[15:24:14.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[15:24:14.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[15:24:14.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[15:24:14.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[15:24:14.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[15:24:14.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[15:24:14.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[15:24:14.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[15:24:14.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[15:24:14.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[15:24:14.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[15:24:14.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[15:24:14.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[15:24:14.058] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[15:24:14.061] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30863360
[15:24:14.062] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x20973b0
[15:24:14.062] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1e6c770
[15:24:14.062] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fa8e9d94010
[15:24:14.062] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fa8effff510
[15:24:14.062] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30928896 fPxarMemory = 0x7fa8e9d94010
[15:24:14.063] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 369.8mA
[15:24:14.064] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 460.6mA
[15:24:14.064] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 1057.2 C
[15:24:14.064] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[15:24:14.464] <TB3>     INFO: enter 'restricted' command line mode
[15:24:14.464] <TB3>     INFO: enter test to run
[15:24:14.464] <TB3>     INFO:   test: FPIXTest no parameter change
[15:24:14.464] <TB3>     INFO:   running: fpixtest
[15:24:14.465] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[15:24:14.469] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[15:24:14.469] <TB3>     INFO: ######################################################################
[15:24:14.469] <TB3>     INFO: PixTestFPIXTest::doTest()
[15:24:14.469] <TB3>     INFO: ######################################################################
[15:24:14.472] <TB3>     INFO: ######################################################################
[15:24:14.472] <TB3>     INFO: PixTestPretest::doTest()
[15:24:14.473] <TB3>     INFO: ######################################################################
[15:24:14.475] <TB3>     INFO:    ----------------------------------------------------------------------
[15:24:14.475] <TB3>     INFO:    PixTestPretest::programROC() 
[15:24:14.475] <TB3>     INFO:    ----------------------------------------------------------------------
[15:24:32.491] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[15:24:32.491] <TB3>     INFO: IA differences per ROC:  16.9 16.9 19.3 17.7 20.1 17.7 18.5 18.5 17.7 18.5 16.1 19.3 18.5 17.7 17.7 20.1
[15:24:32.562] <TB3>     INFO:    ----------------------------------------------------------------------
[15:24:32.562] <TB3>     INFO:    PixTestPretest::checkIdig() 
[15:24:32.562] <TB3>     INFO:    ----------------------------------------------------------------------
[15:24:33.815] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[15:24:34.317] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[15:24:34.818] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[15:24:35.320] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[15:24:35.822] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 1.6 mA
[15:24:36.323] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[15:24:36.825] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 1.6 mA
[15:24:37.327] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 1.6 mA
[15:24:37.828] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 1.6 mA
[15:24:38.330] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[15:24:38.831] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 1.6 mA
[15:24:39.333] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 1.6 mA
[15:24:39.836] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 1.6 mA
[15:24:40.337] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 1.6 mA
[15:24:40.839] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 1.6 mA
[15:24:41.341] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[15:24:41.597] <TB3>     INFO: Idig [mA/ROC]: 1.6 2.4 2.4 2.4 1.6 2.4 1.6 1.6 1.6 2.4 1.6 1.6 1.6 1.6 1.6 2.4 
[15:24:41.597] <TB3>     INFO: Test took 9038 ms.
[15:24:41.597] <TB3>     INFO: PixTestPretest::checkIdig() done.
[15:24:41.628] <TB3>     INFO:    ----------------------------------------------------------------------
[15:24:41.629] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[15:24:41.629] <TB3>     INFO:    ----------------------------------------------------------------------
[15:24:41.732] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 67.0312 mA
[15:24:41.833] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 21.3688 mA
[15:24:41.934] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  94 Ia 25.3687 mA
[15:24:42.035] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  87 Ia 23.7688 mA
[15:24:42.136] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  88 Ia 23.7688 mA
[15:24:42.238] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  89 Ia 23.7688 mA
[15:24:42.339] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  90 Ia 24.5687 mA
[15:24:42.439] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  6 Vana  88 Ia 23.7688 mA
[15:24:42.540] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  7 Vana  89 Ia 23.7688 mA
[15:24:42.640] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  8 Vana  90 Ia 23.7688 mA
[15:24:42.741] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  9 Vana  91 Ia 24.5687 mA
[15:24:42.842] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 10 Vana  89 Ia 23.7688 mA
[15:24:42.944] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 11 Vana  90 Ia 24.5687 mA
[15:24:43.044] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 21.3688 mA
[15:24:43.145] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  94 Ia 25.3687 mA
[15:24:43.246] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  87 Ia 23.7688 mA
[15:24:43.347] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  88 Ia 23.7688 mA
[15:24:43.447] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  89 Ia 24.5687 mA
[15:24:43.548] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  87 Ia 23.7688 mA
[15:24:43.649] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  88 Ia 23.7688 mA
[15:24:43.749] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  89 Ia 23.7688 mA
[15:24:43.850] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  90 Ia 23.7688 mA
[15:24:43.951] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  91 Ia 24.5687 mA
[15:24:44.051] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  89 Ia 23.7688 mA
[15:24:44.153] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 11 Vana  90 Ia 24.5687 mA
[15:24:44.254] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 24.5687 mA
[15:24:44.355] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  76 Ia 23.7688 mA
[15:24:44.456] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  77 Ia 23.7688 mA
[15:24:44.557] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  78 Ia 24.5687 mA
[15:24:44.658] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  76 Ia 23.7688 mA
[15:24:44.759] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  77 Ia 24.5687 mA
[15:24:44.859] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  6 Vana  75 Ia 23.7688 mA
[15:24:44.960] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  7 Vana  76 Ia 23.7688 mA
[15:24:45.060] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  8 Vana  77 Ia 23.7688 mA
[15:24:45.161] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  9 Vana  78 Ia 24.5687 mA
[15:24:45.262] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 10 Vana  76 Ia 23.7688 mA
[15:24:45.362] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 11 Vana  77 Ia 24.5687 mA
[15:24:45.464] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 22.1688 mA
[15:24:45.564] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  89 Ia 24.5687 mA
[15:24:45.665] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  87 Ia 24.5687 mA
[15:24:45.766] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  85 Ia 24.5687 mA
[15:24:45.866] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  83 Ia 23.7688 mA
[15:24:45.967] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  84 Ia 23.7688 mA
[15:24:46.068] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana  85 Ia 23.7688 mA
[15:24:46.168] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  7 Vana  86 Ia 24.5687 mA
[15:24:46.270] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  8 Vana  84 Ia 23.7688 mA
[15:24:46.370] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  9 Vana  85 Ia 24.5687 mA
[15:24:46.471] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 10 Vana  83 Ia 23.7688 mA
[15:24:46.571] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 11 Vana  84 Ia 23.7688 mA
[15:24:46.673] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 24.5687 mA
[15:24:46.774] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  76 Ia 24.5687 mA
[15:24:46.874] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  74 Ia 23.7688 mA
[15:24:46.974] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  75 Ia 24.5687 mA
[15:24:47.075] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  73 Ia 23.7688 mA
[15:24:47.176] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  74 Ia 23.7688 mA
[15:24:47.276] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  75 Ia 24.5687 mA
[15:24:47.377] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  73 Ia 23.7688 mA
[15:24:47.478] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  74 Ia 23.7688 mA
[15:24:47.578] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  75 Ia 24.5687 mA
[15:24:47.679] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  73 Ia 23.7688 mA
[15:24:47.780] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  74 Ia 23.7688 mA
[15:24:47.881] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 22.1688 mA
[15:24:47.982] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  89 Ia 24.5687 mA
[15:24:48.083] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  87 Ia 24.5687 mA
[15:24:48.183] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  85 Ia 24.5687 mA
[15:24:48.284] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  83 Ia 23.7688 mA
[15:24:48.385] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  84 Ia 23.7688 mA
[15:24:48.486] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  85 Ia 23.7688 mA
[15:24:48.587] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  86 Ia 24.5687 mA
[15:24:48.687] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  84 Ia 23.7688 mA
[15:24:48.788] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  85 Ia 24.5687 mA
[15:24:48.889] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  83 Ia 23.7688 mA
[15:24:48.990] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 11 Vana  84 Ia 23.7688 mA
[15:24:49.091] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 22.9688 mA
[15:24:49.192] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  84 Ia 24.5687 mA
[15:24:49.292] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  82 Ia 24.5687 mA
[15:24:49.392] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  80 Ia 24.5687 mA
[15:24:49.493] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  78 Ia 22.9688 mA
[15:24:49.597] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  84 Ia 24.5687 mA
[15:24:49.697] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  82 Ia 24.5687 mA
[15:24:49.798] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  80 Ia 23.7688 mA
[15:24:49.899] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana  81 Ia 24.5687 mA
[15:24:49.999] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  9 Vana  79 Ia 23.7688 mA
[15:24:50.100] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 10 Vana  80 Ia 24.5687 mA
[15:24:50.201] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 11 Vana  78 Ia 22.9688 mA
[15:24:50.304] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 22.9688 mA
[15:24:50.405] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  84 Ia 24.5687 mA
[15:24:50.505] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  82 Ia 24.5687 mA
[15:24:50.606] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  80 Ia 23.7688 mA
[15:24:50.706] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  81 Ia 23.7688 mA
[15:24:50.807] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  82 Ia 23.7688 mA
[15:24:50.908] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  83 Ia 24.5687 mA
[15:24:51.008] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  81 Ia 23.7688 mA
[15:24:51.109] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  82 Ia 23.7688 mA
[15:24:51.210] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  9 Vana  83 Ia 24.5687 mA
[15:24:51.311] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 10 Vana  81 Ia 23.7688 mA
[15:24:51.411] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 11 Vana  82 Ia 24.5687 mA
[15:24:51.513] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 22.1688 mA
[15:24:51.614] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  89 Ia 24.5687 mA
[15:24:51.714] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  87 Ia 24.5687 mA
[15:24:51.815] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  85 Ia 24.5687 mA
[15:24:51.916] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  83 Ia 23.7688 mA
[15:24:52.017] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  84 Ia 24.5687 mA
[15:24:52.118] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  82 Ia 23.7688 mA
[15:24:52.219] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  83 Ia 23.7688 mA
[15:24:52.319] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  84 Ia 23.7688 mA
[15:24:52.420] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  85 Ia 24.5687 mA
[15:24:52.521] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana  83 Ia 23.7688 mA
[15:24:52.622] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana  84 Ia 24.5687 mA
[15:24:52.723] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 23.7688 mA
[15:24:52.824] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  79 Ia 23.7688 mA
[15:24:52.924] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  80 Ia 24.5687 mA
[15:24:53.025] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  78 Ia 23.7688 mA
[15:24:53.126] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  79 Ia 23.7688 mA
[15:24:53.227] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  5 Vana  80 Ia 24.5687 mA
[15:24:53.328] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  6 Vana  78 Ia 23.7688 mA
[15:24:53.428] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  7 Vana  79 Ia 23.7688 mA
[15:24:53.529] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  8 Vana  80 Ia 24.5687 mA
[15:24:53.630] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  9 Vana  78 Ia 23.7688 mA
[15:24:53.731] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 10 Vana  79 Ia 23.7688 mA
[15:24:53.832] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 11 Vana  80 Ia 24.5687 mA
[15:24:53.933] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 21.3688 mA
[15:24:54.033] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  94 Ia 24.5687 mA
[15:24:54.134] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  92 Ia 24.5687 mA
[15:24:54.235] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  90 Ia 23.7688 mA
[15:24:54.336] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  91 Ia 23.7688 mA
[15:24:54.437] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  92 Ia 23.7688 mA
[15:24:54.538] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  93 Ia 24.5687 mA
[15:24:54.639] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  91 Ia 23.7688 mA
[15:24:54.739] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  92 Ia 23.7688 mA
[15:24:54.840] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  93 Ia 24.5687 mA
[15:24:54.941] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  91 Ia 23.7688 mA
[15:24:55.041] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  92 Ia 23.7688 mA
[15:24:55.143] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 23.7688 mA
[15:24:55.243] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  79 Ia 24.5687 mA
[15:24:55.344] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  77 Ia 23.7688 mA
[15:24:55.445] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  78 Ia 23.7688 mA
[15:24:55.545] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  79 Ia 23.7688 mA
[15:24:55.645] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  80 Ia 24.5687 mA
[15:24:55.746] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  78 Ia 23.7688 mA
[15:24:55.847] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  79 Ia 23.7688 mA
[15:24:55.948] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  80 Ia 24.5687 mA
[15:24:56.048] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  78 Ia 23.7688 mA
[15:24:56.149] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 10 Vana  79 Ia 23.7688 mA
[15:24:56.250] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 11 Vana  80 Ia 24.5687 mA
[15:24:56.351] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.7688 mA
[15:24:56.452] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  79 Ia 23.7688 mA
[15:24:56.553] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  80 Ia 24.5687 mA
[15:24:56.653] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  78 Ia 23.7688 mA
[15:24:56.754] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  79 Ia 23.7688 mA
[15:24:56.855] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  80 Ia 24.5687 mA
[15:24:56.956] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  78 Ia 23.7688 mA
[15:24:57.057] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  79 Ia 23.7688 mA
[15:24:57.157] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  80 Ia 24.5687 mA
[15:24:57.258] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  78 Ia 23.7688 mA
[15:24:57.358] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  79 Ia 23.7688 mA
[15:24:57.463] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  80 Ia 24.5687 mA
[15:24:57.564] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 22.1688 mA
[15:24:57.665] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  89 Ia 24.5687 mA
[15:24:57.766] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  87 Ia 24.5687 mA
[15:24:57.867] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  85 Ia 24.5687 mA
[15:24:57.968] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  83 Ia 23.7688 mA
[15:24:58.069] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  84 Ia 23.7688 mA
[15:24:58.169] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  85 Ia 24.5687 mA
[15:24:58.271] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  83 Ia 23.7688 mA
[15:24:58.371] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  84 Ia 23.7688 mA
[15:24:58.472] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  85 Ia 24.5687 mA
[15:24:58.573] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  83 Ia 23.7688 mA
[15:24:58.674] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 11 Vana  84 Ia 23.7688 mA
[15:24:58.775] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 22.1688 mA
[15:24:58.877] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  89 Ia 24.5687 mA
[15:24:58.977] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  87 Ia 24.5687 mA
[15:24:59.078] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  85 Ia 24.5687 mA
[15:24:59.179] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  83 Ia 23.7688 mA
[15:24:59.280] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  84 Ia 24.5687 mA
[15:24:59.381] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  82 Ia 23.7688 mA
[15:24:59.482] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  83 Ia 23.7688 mA
[15:24:59.583] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  84 Ia 24.5687 mA
[15:24:59.683] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  9 Vana  82 Ia 23.7688 mA
[15:24:59.783] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 10 Vana  83 Ia 23.7688 mA
[15:24:59.884] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 11 Vana  84 Ia 24.5687 mA
[15:24:59.986] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 24.5687 mA
[15:25:00.086] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  76 Ia 23.7688 mA
[15:25:00.186] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  77 Ia 24.5687 mA
[15:25:00.287] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  75 Ia 23.7688 mA
[15:25:00.388] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  76 Ia 24.5687 mA
[15:25:00.489] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  74 Ia 23.7688 mA
[15:25:00.590] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  75 Ia 23.7688 mA
[15:25:00.690] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  76 Ia 23.7688 mA
[15:25:00.791] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  77 Ia 24.5687 mA
[15:25:00.892] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana  75 Ia 23.7688 mA
[15:25:00.993] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana  76 Ia 23.7688 mA
[15:25:01.094] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 11 Vana  77 Ia 24.5687 mA
[15:25:01.124] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  90
[15:25:01.124] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  90
[15:25:01.124] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  77
[15:25:01.125] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  84
[15:25:01.125] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  74
[15:25:01.125] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  84
[15:25:01.125] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  78
[15:25:01.125] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  82
[15:25:01.125] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  84
[15:25:01.125] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  80
[15:25:01.125] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  92
[15:25:01.125] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  80
[15:25:01.126] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  80
[15:25:01.126] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  84
[15:25:01.126] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  84
[15:25:01.126] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  77
[15:25:02.955] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 389.1 mA = 24.3188 mA/ROC
[15:25:02.955] <TB3>     INFO: i(loss) [mA/ROC]:     20.1  20.1  20.1  20.1  20.1  20.1  19.3  20.1  20.1  20.9  20.1  20.9  20.9  20.1  20.1  20.1
[15:25:02.987] <TB3>     INFO:    ----------------------------------------------------------------------
[15:25:02.987] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[15:25:02.987] <TB3>     INFO:    ----------------------------------------------------------------------
[15:25:03.124] <TB3>     INFO: Expecting 231680 events.
[15:25:11.348] <TB3>     INFO: 231680 events read in total (7507ms).
[15:25:11.502] <TB3>     INFO: Test took 8512ms.
[15:25:11.705] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 109 and Delta(CalDel) = 62
[15:25:11.709] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 70 and Delta(CalDel) = 59
[15:25:11.715] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 95 and Delta(CalDel) = 62
[15:25:11.719] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 81 and Delta(CalDel) = 58
[15:25:11.722] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 87 and Delta(CalDel) = 63
[15:25:11.726] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 92 and Delta(CalDel) = 63
[15:25:11.731] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 89 and Delta(CalDel) = 62
[15:25:11.735] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 116 and Delta(CalDel) = 63
[15:25:11.738] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 94 and Delta(CalDel) = 58
[15:25:11.742] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 96 and Delta(CalDel) = 64
[15:25:11.745] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 95 and Delta(CalDel) = 60
[15:25:11.749] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 110 and Delta(CalDel) = 58
[15:25:11.752] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 93 and Delta(CalDel) = 57
[15:25:11.755] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 92 and Delta(CalDel) = 66
[15:25:11.759] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 94 and Delta(CalDel) = 61
[15:25:11.766] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 113 and Delta(CalDel) = 64
[15:25:11.815] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[15:25:11.847] <TB3>     INFO:    ----------------------------------------------------------------------
[15:25:11.847] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[15:25:11.847] <TB3>     INFO:    ----------------------------------------------------------------------
[15:25:11.985] <TB3>     INFO: Expecting 231680 events.
[15:25:20.289] <TB3>     INFO: 231680 events read in total (7590ms).
[15:25:20.294] <TB3>     INFO: Test took 8442ms.
[15:25:20.317] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 140 +/- 31
[15:25:20.629] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 30.5
[15:25:20.634] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[15:25:20.637] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 124 +/- 29.5
[15:25:20.642] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 158 +/- 32
[15:25:20.645] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[15:25:20.649] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 31
[15:25:20.652] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 141 +/- 31.5
[15:25:20.656] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 130 +/- 29.5
[15:25:20.659] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 142 +/- 31.5
[15:25:20.663] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 29.5
[15:25:20.667] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 28.5
[15:25:20.671] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 28.5
[15:25:20.675] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 31.5
[15:25:20.681] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 136 +/- 29.5
[15:25:20.685] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 159 +/- 32.5
[15:25:20.721] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[15:25:20.721] <TB3>     INFO: CalDel:      140   132   143   124   158   143   138   141   130   142   133   131   132   144   136   159
[15:25:20.721] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[15:25:20.725] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters_C0.dat
[15:25:20.725] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters_C1.dat
[15:25:20.725] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters_C2.dat
[15:25:20.726] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters_C3.dat
[15:25:20.726] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters_C4.dat
[15:25:20.726] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters_C5.dat
[15:25:20.726] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters_C6.dat
[15:25:20.726] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters_C7.dat
[15:25:20.726] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters_C8.dat
[15:25:20.726] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters_C9.dat
[15:25:20.727] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters_C10.dat
[15:25:20.727] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters_C11.dat
[15:25:20.727] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters_C12.dat
[15:25:20.727] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters_C13.dat
[15:25:20.727] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters_C14.dat
[15:25:20.727] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters_C15.dat
[15:25:20.727] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//tbmParameters_C0a.dat
[15:25:20.728] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:25:20.728] <TB3>     INFO: PixTestPretest::doTest() done, duration: 66 seconds
[15:25:20.728] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[15:25:20.813] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[15:25:20.813] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[15:25:20.813] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[15:25:20.813] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[15:25:20.816] <TB3>     INFO: ######################################################################
[15:25:20.816] <TB3>     INFO: PixTestTiming::doTest()
[15:25:20.816] <TB3>     INFO: ######################################################################
[15:25:20.816] <TB3>     INFO:    ----------------------------------------------------------------------
[15:25:20.816] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[15:25:20.816] <TB3>     INFO:    ----------------------------------------------------------------------
[15:25:20.816] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[15:25:22.712] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[15:25:24.985] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[15:25:27.259] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[15:25:29.532] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[15:25:31.806] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[15:25:34.081] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[15:25:36.355] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[15:25:38.628] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[15:25:40.902] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[15:25:43.174] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[15:25:45.448] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[15:25:47.723] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[15:25:49.996] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[15:25:52.270] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[15:25:54.543] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[15:25:56.816] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[15:25:58.336] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[15:25:59.855] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[15:26:01.375] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[15:26:02.895] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[15:26:04.414] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[15:26:05.935] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[15:26:07.455] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[15:26:08.977] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[15:26:10.498] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[15:26:12.017] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[15:26:13.537] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[15:26:15.058] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[15:26:16.580] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[15:26:18.100] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[15:26:19.620] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[15:26:21.141] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[15:26:22.662] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[15:26:24.182] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[15:26:25.702] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[15:26:27.222] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[15:26:28.744] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[15:26:30.264] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[15:26:31.788] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[15:26:33.309] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[15:26:35.585] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[15:26:37.105] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[15:26:39.378] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[15:26:40.902] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[15:26:42.418] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[15:26:43.938] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[15:26:45.458] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[15:26:46.980] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[15:26:49.253] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[15:26:51.525] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[15:26:53.799] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[15:26:56.073] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[15:26:58.347] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[15:27:00.619] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[15:27:02.893] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[15:27:05.166] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[15:27:07.439] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[15:27:09.713] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[15:27:11.986] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[15:27:14.259] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[15:27:16.534] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[15:27:18.807] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[15:27:21.082] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[15:27:23.355] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[15:27:25.628] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[15:27:27.901] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[15:27:30.174] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[15:27:32.448] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[15:27:34.722] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[15:27:36.995] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[15:27:39.268] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[15:27:41.541] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[15:27:43.814] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[15:27:46.087] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[15:27:48.360] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[15:27:50.633] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[15:27:52.907] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[15:27:55.179] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[15:27:57.452] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[15:27:59.725] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[15:28:01.245] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[15:28:02.765] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[15:28:04.284] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[15:28:05.804] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[15:28:07.323] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[15:28:08.845] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[15:28:10.364] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[15:28:11.884] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[15:28:15.661] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[15:28:20.190] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[15:28:24.721] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[15:28:29.252] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[15:28:33.782] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[15:28:38.315] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[15:28:42.845] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[15:28:47.376] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[15:28:48.896] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[15:28:50.417] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[15:28:51.938] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[15:28:53.460] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[15:28:54.981] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[15:28:56.502] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[15:28:58.021] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[15:28:59.542] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[15:29:01.816] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[15:29:03.336] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[15:29:04.859] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[15:29:06.380] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[15:29:07.900] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[15:29:09.420] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[15:29:10.941] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[15:29:12.461] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[15:29:14.735] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[15:29:17.008] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[15:29:19.282] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[15:29:21.556] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[15:29:23.829] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[15:29:26.102] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[15:29:28.376] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[15:29:30.649] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[15:29:32.922] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[15:29:35.196] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[15:29:37.470] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[15:29:39.746] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[15:29:42.019] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[15:29:44.296] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[15:29:46.569] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[15:29:49.228] <TB3>     INFO: TBM Phase Settings: 236
[15:29:49.228] <TB3>     INFO: 400MHz Phase: 3
[15:29:49.228] <TB3>     INFO: 160MHz Phase: 7
[15:29:49.228] <TB3>     INFO: Functional Phase Area: 4
[15:29:49.232] <TB3>     INFO: Test took 268416 ms.
[15:29:49.232] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[15:29:49.232] <TB3>     INFO:    ----------------------------------------------------------------------
[15:29:49.232] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[15:29:49.232] <TB3>     INFO:    ----------------------------------------------------------------------
[15:29:49.232] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[15:29:54.064] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[15:29:59.176] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[15:30:04.399] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[15:30:09.597] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[15:30:14.800] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[15:30:20.008] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[15:30:25.581] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[15:30:31.530] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[15:30:33.051] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[15:30:34.572] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[15:30:36.092] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[15:30:37.612] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[15:30:39.132] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[15:30:40.653] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[15:30:42.173] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[15:30:43.693] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[15:30:45.213] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[15:30:46.734] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[15:30:49.008] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[15:30:51.281] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[15:30:53.555] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[15:30:55.828] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[15:30:57.349] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[15:30:58.868] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[15:31:00.388] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[15:31:01.908] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[15:31:04.182] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[15:31:06.455] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[15:31:08.728] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[15:31:10.002] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[15:31:12.521] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[15:31:14.042] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[15:31:15.562] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[15:31:17.083] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[15:31:19.356] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[15:31:21.629] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[15:31:23.903] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[15:31:26.176] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[15:31:27.696] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[15:31:29.217] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[15:31:30.737] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[15:31:32.258] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[15:31:34.531] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[15:31:36.804] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[15:31:39.077] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[15:31:41.351] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[15:31:42.870] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[15:31:44.390] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[15:31:45.913] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[15:31:47.435] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[15:31:49.708] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[15:31:51.981] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[15:31:54.259] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[15:31:56.533] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[15:31:58.052] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[15:31:59.572] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[15:32:04.855] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[15:32:10.140] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[15:32:15.424] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[15:32:20.707] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[15:32:25.990] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[15:32:31.272] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[15:32:36.555] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[15:32:42.219] <TB3>     INFO: ROC Delay Settings: 227
[15:32:42.219] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[15:32:42.219] <TB3>     INFO: ROC Port 0 Delay: 3
[15:32:42.219] <TB3>     INFO: ROC Port 1 Delay: 4
[15:32:42.219] <TB3>     INFO: Functional ROC Area: 4
[15:32:42.224] <TB3>     INFO: Test took 172992 ms.
[15:32:42.224] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[15:32:42.224] <TB3>     INFO:    ----------------------------------------------------------------------
[15:32:42.224] <TB3>     INFO:    PixTestTiming::TimingTest()
[15:32:42.224] <TB3>     INFO:    ----------------------------------------------------------------------
[15:32:43.368] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 408b 408b 408b 408b 408b 408b 408b 408b e062 c000 a101 8000 4088 4088 4088 4089 4088 4088 4089 4089 e062 c000 
[15:32:43.368] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4088 4088 4088 4088 4088 4088 4088 4088 e022 c000 a102 8040 4088 4089 4089 4089 4088 4089 4088 4089 e022 c000 
[15:32:43.368] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4088 4088 4088 4088 4089 4089 4089 4089 e022 c000 a103 80b1 4088 4088 408b 4088 4088 4088 4088 4088 e022 c000 
[15:32:43.368] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[15:32:57.503] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:32:57.503] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[15:33:11.593] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:33:11.594] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[15:33:25.722] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:33:25.722] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[15:33:39.840] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:33:39.840] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[15:33:54.005] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:33:54.005] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[15:34:08.162] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:34:08.162] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[15:34:22.329] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:34:22.329] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[15:34:36.539] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:34:36.539] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[15:34:50.620] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:34:50.620] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[15:35:04.684] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:35:05.067] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:35:05.080] <TB3>     INFO: Decoding statistics:
[15:35:05.080] <TB3>     INFO:   General information:
[15:35:05.080] <TB3>     INFO: 	 16bit words read:         240000000
[15:35:05.080] <TB3>     INFO: 	 valid events total:       20000000
[15:35:05.080] <TB3>     INFO: 	 empty events:             20000000
[15:35:05.080] <TB3>     INFO: 	 valid events with pixels: 0
[15:35:05.080] <TB3>     INFO: 	 valid pixel hits:         0
[15:35:05.080] <TB3>     INFO:   Event errors: 	           0
[15:35:05.080] <TB3>     INFO: 	 start marker:             0
[15:35:05.080] <TB3>     INFO: 	 stop marker:              0
[15:35:05.080] <TB3>     INFO: 	 overflow:                 0
[15:35:05.080] <TB3>     INFO: 	 invalid 5bit words:       0
[15:35:05.080] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[15:35:05.080] <TB3>     INFO:   TBM errors: 		           0
[15:35:05.080] <TB3>     INFO: 	 flawed TBM headers:       0
[15:35:05.080] <TB3>     INFO: 	 flawed TBM trailers:      0
[15:35:05.080] <TB3>     INFO: 	 event ID mismatches:      0
[15:35:05.080] <TB3>     INFO:   ROC errors: 		           0
[15:35:05.080] <TB3>     INFO: 	 missing ROC header(s):    0
[15:35:05.080] <TB3>     INFO: 	 misplaced readback start: 0
[15:35:05.080] <TB3>     INFO:   Pixel decoding errors:	   0
[15:35:05.080] <TB3>     INFO: 	 pixel data incomplete:    0
[15:35:05.080] <TB3>     INFO: 	 pixel address:            0
[15:35:05.080] <TB3>     INFO: 	 pulse height fill bit:    0
[15:35:05.080] <TB3>     INFO: 	 buffer corruption:        0
[15:35:05.080] <TB3>     INFO:    ----------------------------------------------------------------------
[15:35:05.080] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[15:35:05.080] <TB3>     INFO:    ----------------------------------------------------------------------
[15:35:05.080] <TB3>     INFO:    ----------------------------------------------------------------------
[15:35:05.080] <TB3>     INFO:    Read back bit status: 1
[15:35:05.080] <TB3>     INFO:    ----------------------------------------------------------------------
[15:35:05.081] <TB3>     INFO:    ----------------------------------------------------------------------
[15:35:05.081] <TB3>     INFO:    Timings are good!
[15:35:05.081] <TB3>     INFO:    ----------------------------------------------------------------------
[15:35:05.081] <TB3>     INFO: Test took 142857 ms.
[15:35:05.081] <TB3>     INFO: PixTestTiming::TimingTest() done.
[15:35:05.081] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//tbmParameters_C0a.dat
[15:35:05.081] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:35:05.081] <TB3>     INFO: PixTestTiming::doTest took 584268 ms.
[15:35:05.081] <TB3>     INFO: PixTestTiming::doTest() done
[15:35:05.081] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[15:35:05.081] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[15:35:05.081] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[15:35:05.081] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[15:35:05.081] <TB3>     INFO: Write out ROCDelayScan3_V0
[15:35:05.082] <TB3>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[15:35:05.082] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[15:35:05.434] <TB3>     INFO: ######################################################################
[15:35:05.435] <TB3>     INFO: PixTestAlive::doTest()
[15:35:05.435] <TB3>     INFO: ######################################################################
[15:35:05.437] <TB3>     INFO:    ----------------------------------------------------------------------
[15:35:05.437] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:35:05.437] <TB3>     INFO:    ----------------------------------------------------------------------
[15:35:05.439] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:35:05.785] <TB3>     INFO: Expecting 41600 events.
[15:35:09.868] <TB3>     INFO: 41600 events read in total (3369ms).
[15:35:09.869] <TB3>     INFO: Test took 4430ms.
[15:35:09.877] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:35:09.877] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[15:35:09.877] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:35:10.251] <TB3>     INFO: PixTestAlive::aliveTest() done
[15:35:10.251] <TB3>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    3    0    0
[15:35:10.251] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    3    0    0
[15:35:10.255] <TB3>     INFO:    ----------------------------------------------------------------------
[15:35:10.255] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:35:10.255] <TB3>     INFO:    ----------------------------------------------------------------------
[15:35:10.256] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:35:10.599] <TB3>     INFO: Expecting 41600 events.
[15:35:13.560] <TB3>     INFO: 41600 events read in total (2246ms).
[15:35:13.560] <TB3>     INFO: Test took 3303ms.
[15:35:13.560] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:35:13.560] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[15:35:13.560] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[15:35:13.560] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[15:35:13.966] <TB3>     INFO: PixTestAlive::maskTest() done
[15:35:13.966] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:35:13.970] <TB3>     INFO:    ----------------------------------------------------------------------
[15:35:13.970] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:35:13.970] <TB3>     INFO:    ----------------------------------------------------------------------
[15:35:13.971] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:35:14.317] <TB3>     INFO: Expecting 41600 events.
[15:35:18.395] <TB3>     INFO: 41600 events read in total (3363ms).
[15:35:18.395] <TB3>     INFO: Test took 4424ms.
[15:35:18.403] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:35:18.403] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[15:35:18.403] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[15:35:18.777] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[15:35:18.777] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:35:18.778] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[15:35:18.778] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[15:35:18.787] <TB3>     INFO: ######################################################################
[15:35:18.787] <TB3>     INFO: PixTestTrim::doTest()
[15:35:18.787] <TB3>     INFO: ######################################################################
[15:35:18.789] <TB3>     INFO:    ----------------------------------------------------------------------
[15:35:18.789] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[15:35:18.789] <TB3>     INFO:    ----------------------------------------------------------------------
[15:35:18.867] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[15:35:18.867] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:35:18.881] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:35:18.881] <TB3>     INFO:     run 1 of 1
[15:35:18.881] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:35:19.224] <TB3>     INFO: Expecting 5025280 events.
[15:36:03.359] <TB3>     INFO: 1366984 events read in total (43420ms).
[15:36:46.563] <TB3>     INFO: 2716496 events read in total (86624ms).
[15:37:29.381] <TB3>     INFO: 4076592 events read in total (129443ms).
[15:38:00.046] <TB3>     INFO: 5025280 events read in total (160107ms).
[15:38:00.092] <TB3>     INFO: Test took 161211ms.
[15:38:00.153] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:38:00.271] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:38:01.691] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:38:03.062] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:38:04.473] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:38:05.852] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:38:07.210] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:38:08.645] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:38:10.047] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:38:11.512] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:38:12.947] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:38:14.370] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:38:15.772] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:38:17.224] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:38:18.621] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:38:19.970] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:38:21.306] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:38:22.711] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 288575488
[15:38:22.715] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.0473 minThrLimit = 95.013 minThrNLimit = 116.651 -> result = 95.0473 -> 95
[15:38:22.717] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.2319 minThrLimit = 88.221 minThrNLimit = 111.435 -> result = 88.2319 -> 88
[15:38:22.717] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.0464 minThrLimit = 89.0159 minThrNLimit = 115.968 -> result = 89.0464 -> 89
[15:38:22.718] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.5394 minThrLimit = 90.5035 minThrNLimit = 114.027 -> result = 90.5394 -> 90
[15:38:22.718] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.2762 minThrLimit = 88.2565 minThrNLimit = 110.177 -> result = 88.2762 -> 88
[15:38:22.719] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.8369 minThrLimit = 99.7744 minThrNLimit = 122.673 -> result = 99.8369 -> 99
[15:38:22.719] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.9439 minThrLimit = 94.9343 minThrNLimit = 118.173 -> result = 94.9439 -> 94
[15:38:22.719] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.1361 minThrLimit = 98.1328 minThrNLimit = 125.782 -> result = 98.1361 -> 98
[15:38:22.720] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.4117 minThrLimit = 93.3799 minThrNLimit = 121.054 -> result = 93.4117 -> 93
[15:38:22.720] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.8958 minThrLimit = 93.8951 minThrNLimit = 120.877 -> result = 93.8958 -> 93
[15:38:22.721] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.6526 minThrLimit = 86.6498 minThrNLimit = 113.21 -> result = 86.6526 -> 86
[15:38:22.721] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.7443 minThrLimit = 90.7345 minThrNLimit = 125.249 -> result = 90.7443 -> 90
[15:38:22.721] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.51 minThrLimit = 86.4226 minThrNLimit = 116.738 -> result = 86.51 -> 86
[15:38:22.722] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.1607 minThrLimit = 97.1397 minThrNLimit = 120.967 -> result = 97.1607 -> 97
[15:38:22.722] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.6821 minThrLimit = 88.6692 minThrNLimit = 114.281 -> result = 88.6821 -> 88
[15:38:22.722] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.633 minThrLimit = 103.614 minThrNLimit = 129.749 -> result = 103.633 -> 103
[15:38:22.722] <TB3>     INFO: ROC 0 VthrComp = 95
[15:38:22.726] <TB3>     INFO: ROC 1 VthrComp = 88
[15:38:22.726] <TB3>     INFO: ROC 2 VthrComp = 89
[15:38:22.726] <TB3>     INFO: ROC 3 VthrComp = 90
[15:38:22.726] <TB3>     INFO: ROC 4 VthrComp = 88
[15:38:22.726] <TB3>     INFO: ROC 5 VthrComp = 99
[15:38:22.726] <TB3>     INFO: ROC 6 VthrComp = 94
[15:38:22.727] <TB3>     INFO: ROC 7 VthrComp = 98
[15:38:22.727] <TB3>     INFO: ROC 8 VthrComp = 93
[15:38:22.727] <TB3>     INFO: ROC 9 VthrComp = 93
[15:38:22.727] <TB3>     INFO: ROC 10 VthrComp = 86
[15:38:22.727] <TB3>     INFO: ROC 11 VthrComp = 90
[15:38:22.727] <TB3>     INFO: ROC 12 VthrComp = 86
[15:38:22.727] <TB3>     INFO: ROC 13 VthrComp = 97
[15:38:22.727] <TB3>     INFO: ROC 14 VthrComp = 88
[15:38:22.728] <TB3>     INFO: ROC 15 VthrComp = 103
[15:38:22.728] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[15:38:22.728] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:38:22.741] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:38:22.741] <TB3>     INFO:     run 1 of 1
[15:38:22.741] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:38:23.093] <TB3>     INFO: Expecting 5025280 events.
[15:38:58.991] <TB3>     INFO: 883752 events read in total (35179ms).
[15:39:35.010] <TB3>     INFO: 1765632 events read in total (71198ms).
[15:40:11.190] <TB3>     INFO: 2646736 events read in total (107378ms).
[15:40:47.541] <TB3>     INFO: 3519880 events read in total (143729ms).
[15:41:22.364] <TB3>     INFO: 4387912 events read in total (178552ms).
[15:41:48.970] <TB3>     INFO: 5025280 events read in total (205158ms).
[15:41:49.043] <TB3>     INFO: Test took 206302ms.
[15:41:49.223] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:41:49.597] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:41:51.243] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:41:52.848] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:41:54.446] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:41:56.048] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:41:57.650] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:41:59.275] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:42:00.891] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:42:02.506] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:42:04.112] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:42:05.726] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:42:07.350] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:42:08.942] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:42:10.525] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:42:12.149] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:42:13.775] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:42:15.416] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 311447552
[15:42:15.420] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 61.1557 for pixel 12/1 mean/min/max = 46.7357/32.1706/61.3009
[15:42:15.420] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 57.9488 for pixel 28/2 mean/min/max = 45.8586/33.6801/58.0371
[15:42:15.420] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 58.1157 for pixel 7/9 mean/min/max = 45.7681/33.2537/58.2825
[15:42:15.421] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.488 for pixel 32/2 mean/min/max = 45.2849/33.9205/56.6493
[15:42:15.421] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 59.5496 for pixel 9/0 mean/min/max = 46.5336/33.3608/59.7065
[15:42:15.421] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 58.2464 for pixel 8/5 mean/min/max = 45.1013/31.7951/58.4076
[15:42:15.422] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 55.3501 for pixel 3/75 mean/min/max = 44.6134/33.6397/55.5871
[15:42:15.422] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 57.2763 for pixel 19/3 mean/min/max = 44.5091/31.6686/57.3495
[15:42:15.422] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 57.4337 for pixel 2/5 mean/min/max = 45.3145/33.1921/57.4369
[15:42:15.423] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 56.4624 for pixel 18/0 mean/min/max = 45.1719/33.86/56.4838
[15:42:15.423] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 57.9068 for pixel 6/47 mean/min/max = 45.1667/32.2632/58.0703
[15:42:15.423] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 53.9077 for pixel 6/12 mean/min/max = 44.0896/33.6715/54.5077
[15:42:15.424] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 52.1831 for pixel 19/77 mean/min/max = 42.5421/32.1965/52.8877
[15:42:15.424] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 54.8049 for pixel 21/13 mean/min/max = 43.4408/32.0413/54.8402
[15:42:15.424] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.7802 for pixel 32/33 mean/min/max = 45.4541/34.9871/55.9211
[15:42:15.425] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 55.8014 for pixel 22/29 mean/min/max = 44.1921/32.5645/55.8196
[15:42:15.425] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:42:15.561] <TB3>     INFO: Expecting 411648 events.
[15:42:23.340] <TB3>     INFO: 411648 events read in total (7057ms).
[15:42:23.347] <TB3>     INFO: Expecting 411648 events.
[15:42:31.296] <TB3>     INFO: 411648 events read in total (7288ms).
[15:42:31.306] <TB3>     INFO: Expecting 411648 events.
[15:42:39.163] <TB3>     INFO: 411648 events read in total (7198ms).
[15:42:39.176] <TB3>     INFO: Expecting 411648 events.
[15:42:46.819] <TB3>     INFO: 411648 events read in total (6990ms).
[15:42:46.834] <TB3>     INFO: Expecting 411648 events.
[15:42:54.401] <TB3>     INFO: 411648 events read in total (6916ms).
[15:42:54.417] <TB3>     INFO: Expecting 411648 events.
[15:43:02.103] <TB3>     INFO: 411648 events read in total (7031ms).
[15:43:02.123] <TB3>     INFO: Expecting 411648 events.
[15:43:09.772] <TB3>     INFO: 411648 events read in total (7008ms).
[15:43:09.794] <TB3>     INFO: Expecting 411648 events.
[15:43:17.397] <TB3>     INFO: 411648 events read in total (6954ms).
[15:43:17.426] <TB3>     INFO: Expecting 411648 events.
[15:43:25.066] <TB3>     INFO: 411648 events read in total (7008ms).
[15:43:25.095] <TB3>     INFO: Expecting 411648 events.
[15:43:32.717] <TB3>     INFO: 411648 events read in total (6991ms).
[15:43:32.748] <TB3>     INFO: Expecting 411648 events.
[15:43:40.534] <TB3>     INFO: 411648 events read in total (7152ms).
[15:43:40.568] <TB3>     INFO: Expecting 411648 events.
[15:43:48.235] <TB3>     INFO: 411648 events read in total (7044ms).
[15:43:48.273] <TB3>     INFO: Expecting 411648 events.
[15:43:55.895] <TB3>     INFO: 411648 events read in total (6997ms).
[15:43:55.935] <TB3>     INFO: Expecting 411648 events.
[15:44:03.555] <TB3>     INFO: 411648 events read in total (6995ms).
[15:44:03.596] <TB3>     INFO: Expecting 411648 events.
[15:44:11.257] <TB3>     INFO: 411648 events read in total (7034ms).
[15:44:11.303] <TB3>     INFO: Expecting 411648 events.
[15:44:19.005] <TB3>     INFO: 411648 events read in total (7081ms).
[15:44:19.054] <TB3>     INFO: Test took 123629ms.
[15:44:19.577] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.177 < 35 for itrim = 119; old thr = 33.8692 ... break
[15:44:19.617] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0046 < 35 for itrim = 107; old thr = 33.1575 ... break
[15:44:19.664] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4849 < 35 for itrim = 115; old thr = 34.5 ... break
[15:44:19.711] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2464 < 35 for itrim = 109; old thr = 34.0036 ... break
[15:44:19.745] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.188 < 35 for itrim+1 = 102; old thr = 34.9088 ... break
[15:44:19.782] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1117 < 35 for itrim = 116; old thr = 34.4313 ... break
[15:44:19.817] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5236 < 35 for itrim = 94; old thr = 34.0966 ... break
[15:44:19.861] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1139 < 35 for itrim = 111; old thr = 34.3977 ... break
[15:44:19.906] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2265 < 35 for itrim+1 = 112; old thr = 34.8352 ... break
[15:44:19.950] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0905 < 35 for itrim = 105; old thr = 34.6853 ... break
[15:44:19.996] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.7093 < 35 for itrim = 123; old thr = 33.906 ... break
[15:44:20.052] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6981 < 35 for itrim+1 = 117; old thr = 34.4946 ... break
[15:44:20.106] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5699 < 35 for itrim = 97; old thr = 33.4996 ... break
[15:44:20.153] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2029 < 35 for itrim+1 = 109; old thr = 34.8821 ... break
[15:44:20.196] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4206 < 35 for itrim = 102; old thr = 34.4074 ... break
[15:44:20.242] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5664 < 35 for itrim = 110; old thr = 34.067 ... break
[15:44:20.317] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[15:44:20.327] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:44:20.327] <TB3>     INFO:     run 1 of 1
[15:44:20.327] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:44:20.671] <TB3>     INFO: Expecting 5025280 events.
[15:44:56.434] <TB3>     INFO: 871344 events read in total (35048ms).
[15:45:31.437] <TB3>     INFO: 1741224 events read in total (70051ms).
[15:46:06.482] <TB3>     INFO: 2610256 events read in total (105096ms).
[15:46:41.245] <TB3>     INFO: 3468128 events read in total (139859ms).
[15:47:15.027] <TB3>     INFO: 4321344 events read in total (173641ms).
[15:47:44.201] <TB3>     INFO: 5025280 events read in total (202815ms).
[15:47:44.274] <TB3>     INFO: Test took 203947ms.
[15:47:44.455] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:47:44.833] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:47:46.435] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:47:48.008] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:47:49.565] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:47:51.152] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:47:52.743] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:47:54.336] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:47:55.923] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:47:57.504] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:47:59.075] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:48:00.620] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:48:02.120] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:48:03.585] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:48:05.040] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:48:06.561] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:48:08.064] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:48:09.573] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 276369408
[15:48:09.575] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 10.776161 .. 49.209497
[15:48:09.650] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 0 .. 59 (-1/-1) hits flags = 528 (plus default)
[15:48:09.661] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:48:09.661] <TB3>     INFO:     run 1 of 1
[15:48:09.661] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:48:10.007] <TB3>     INFO: Expecting 1996800 events.
[15:48:50.043] <TB3>     INFO: 1172544 events read in total (39316ms).
[15:49:18.904] <TB3>     INFO: 1996800 events read in total (68177ms).
[15:49:18.926] <TB3>     INFO: Test took 69265ms.
[15:49:18.967] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:49:19.050] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:49:20.078] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:49:21.106] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:49:22.137] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:49:23.160] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:49:24.175] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:49:25.184] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:49:26.191] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:49:27.201] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:49:28.210] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:49:29.218] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:49:30.226] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:49:31.244] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:49:32.268] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:49:33.286] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:49:34.304] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:49:35.326] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 212066304
[15:49:35.407] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 17.777112 .. 43.411418
[15:49:35.481] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 7 .. 53 (-1/-1) hits flags = 528 (plus default)
[15:49:35.492] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:49:35.492] <TB3>     INFO:     run 1 of 1
[15:49:35.492] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:49:35.837] <TB3>     INFO: Expecting 1564160 events.
[15:50:17.681] <TB3>     INFO: 1176136 events read in total (41129ms).
[15:50:31.423] <TB3>     INFO: 1564160 events read in total (54871ms).
[15:50:31.437] <TB3>     INFO: Test took 55945ms.
[15:50:31.468] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:50:31.536] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:50:32.472] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:50:33.413] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:50:34.355] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:50:35.296] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:50:36.231] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:50:37.163] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:50:38.102] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:50:39.046] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:50:39.986] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:50:40.930] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:50:41.870] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:50:42.814] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:50:43.762] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:50:44.693] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:50:45.634] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:50:46.577] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 246874112
[15:50:46.658] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 22.794478 .. 39.927350
[15:50:46.732] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 12 .. 49 (-1/-1) hits flags = 528 (plus default)
[15:50:46.742] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:50:46.742] <TB3>     INFO:     run 1 of 1
[15:50:46.742] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:50:47.084] <TB3>     INFO: Expecting 1264640 events.
[15:51:29.405] <TB3>     INFO: 1190440 events read in total (41605ms).
[15:51:32.367] <TB3>     INFO: 1264640 events read in total (44567ms).
[15:51:32.377] <TB3>     INFO: Test took 45634ms.
[15:51:32.403] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:51:32.457] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:51:33.399] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:51:34.342] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:51:35.288] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:51:36.223] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:51:37.148] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:51:38.070] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:51:38.992] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:51:39.914] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:51:40.839] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:51:41.761] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:51:42.686] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:51:43.616] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:51:44.548] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:51:45.468] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:51:46.396] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:51:47.323] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 253325312
[15:51:47.404] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.136849 .. 39.927350
[15:51:47.479] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 49 (-1/-1) hits flags = 528 (plus default)
[15:51:47.490] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:51:47.490] <TB3>     INFO:     run 1 of 1
[15:51:47.490] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:51:47.836] <TB3>     INFO: Expecting 1164800 events.
[15:52:29.645] <TB3>     INFO: 1161104 events read in total (41095ms).
[15:52:30.169] <TB3>     INFO: 1164800 events read in total (41619ms).
[15:52:30.180] <TB3>     INFO: Test took 42690ms.
[15:52:30.205] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:52:30.260] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:52:31.157] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:52:32.054] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:52:32.953] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:52:33.850] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:52:34.744] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:52:35.636] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:52:36.531] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:52:37.427] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:52:38.325] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:52:39.221] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:52:40.119] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:52:41.022] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:52:41.927] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:52:42.822] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:52:43.719] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:52:44.619] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 208842752
[15:52:44.700] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[15:52:44.700] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[15:52:44.711] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:52:44.711] <TB3>     INFO:     run 1 of 1
[15:52:44.711] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:52:45.054] <TB3>     INFO: Expecting 1364480 events.
[15:53:25.295] <TB3>     INFO: 1075152 events read in total (39526ms).
[15:53:36.212] <TB3>     INFO: 1364480 events read in total (50443ms).
[15:53:36.225] <TB3>     INFO: Test took 51514ms.
[15:53:36.262] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:53:36.333] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:53:37.292] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:53:38.252] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:53:39.215] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:53:40.171] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:53:41.128] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:53:42.089] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:53:43.050] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:53:44.009] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:53:44.968] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:53:45.926] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:53:46.884] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:53:47.847] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:53:48.811] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:53:49.770] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:53:50.731] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:53:51.697] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 251203584
[15:53:51.734] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C0.dat
[15:53:51.734] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C1.dat
[15:53:51.734] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C2.dat
[15:53:51.734] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C3.dat
[15:53:51.735] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C4.dat
[15:53:51.735] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C5.dat
[15:53:51.735] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C6.dat
[15:53:51.735] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C7.dat
[15:53:51.735] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C8.dat
[15:53:51.735] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C9.dat
[15:53:51.735] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C10.dat
[15:53:51.736] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C11.dat
[15:53:51.736] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C12.dat
[15:53:51.736] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C13.dat
[15:53:51.736] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C14.dat
[15:53:51.736] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C15.dat
[15:53:51.736] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//trimParameters35_C0.dat
[15:53:51.746] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//trimParameters35_C1.dat
[15:53:51.754] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//trimParameters35_C2.dat
[15:53:51.761] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//trimParameters35_C3.dat
[15:53:51.767] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//trimParameters35_C4.dat
[15:53:51.774] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//trimParameters35_C5.dat
[15:53:51.781] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//trimParameters35_C6.dat
[15:53:51.788] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//trimParameters35_C7.dat
[15:53:51.794] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//trimParameters35_C8.dat
[15:53:51.801] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//trimParameters35_C9.dat
[15:53:51.808] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//trimParameters35_C10.dat
[15:53:51.815] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//trimParameters35_C11.dat
[15:53:51.821] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//trimParameters35_C12.dat
[15:53:51.828] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//trimParameters35_C13.dat
[15:53:51.835] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//trimParameters35_C14.dat
[15:53:51.842] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//trimParameters35_C15.dat
[15:53:51.848] <TB3>     INFO: PixTestTrim::trimTest() done
[15:53:51.848] <TB3>     INFO: vtrim:     119 107 115 109 102 116  94 111 112 105 123 117  97 109 102 110 
[15:53:51.848] <TB3>     INFO: vthrcomp:   95  88  89  90  88  99  94  98  93  93  86  90  86  97  88 103 
[15:53:51.848] <TB3>     INFO: vcal mean:  34.86  34.99  34.97  34.98  35.03  34.94  34.99  34.94  34.94  34.97  34.92  35.00  34.97  34.93  35.01  34.96 
[15:53:51.848] <TB3>     INFO: vcal RMS:    0.87   0.79   0.77   0.80   0.84   0.85   0.80   0.85   0.80   0.77   0.81   0.74   0.75   1.24   0.78   0.79 
[15:53:51.848] <TB3>     INFO: bits mean:   9.58   9.11   9.04   9.41   9.16   9.89   9.86   9.93   9.57   9.09   9.60   9.92  10.59  10.17   9.04   9.84 
[15:53:51.848] <TB3>     INFO: bits RMS:    2.65   2.62   2.78   2.51   2.66   2.60   2.41   2.69   2.56   2.71   2.69   2.34   2.31   2.51   2.58   2.58 
[15:53:51.859] <TB3>     INFO:    ----------------------------------------------------------------------
[15:53:51.859] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[15:53:51.859] <TB3>     INFO:    ----------------------------------------------------------------------
[15:53:51.861] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[15:53:51.861] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[15:53:51.873] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:53:51.873] <TB3>     INFO:     run 1 of 1
[15:53:51.873] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:53:52.219] <TB3>     INFO: Expecting 4160000 events.
[15:54:38.014] <TB3>     INFO: 1110770 events read in total (45081ms).
[15:55:23.162] <TB3>     INFO: 2211785 events read in total (90229ms).
[15:56:06.352] <TB3>     INFO: 3300635 events read in total (133419ms).
[15:56:41.972] <TB3>     INFO: 4160000 events read in total (169039ms).
[15:56:42.045] <TB3>     INFO: Test took 170172ms.
[15:56:42.192] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:56:42.473] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:56:44.445] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:56:46.386] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:56:48.287] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:56:50.170] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:56:52.055] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:56:53.970] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:56:55.846] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:56:57.735] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:56:59.618] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:57:01.498] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:57:03.395] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:57:05.301] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:57:07.170] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:57:09.069] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:57:10.972] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:57:12.910] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 234663936
[15:57:12.911] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[15:57:12.986] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[15:57:12.986] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[15:57:12.996] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:57:12.996] <TB3>     INFO:     run 1 of 1
[15:57:12.996] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:57:13.339] <TB3>     INFO: Expecting 3224000 events.
[15:58:01.829] <TB3>     INFO: 1219290 events read in total (47775ms).
[15:58:48.985] <TB3>     INFO: 2415640 events read in total (94931ms).
[15:59:20.623] <TB3>     INFO: 3224000 events read in total (126569ms).
[15:59:20.662] <TB3>     INFO: Test took 127666ms.
[15:59:20.745] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:59:20.910] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:59:22.549] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:59:24.240] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:59:25.926] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:59:27.614] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:59:29.299] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:59:30.939] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:59:32.620] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:59:34.286] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:59:35.996] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:59:37.711] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:59:39.426] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:59:41.146] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:59:42.901] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:59:44.587] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:59:46.310] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:59:47.964] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 284905472
[15:59:47.965] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[15:59:48.040] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[15:59:48.040] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 145 (-1/-1) hits flags = 528 (plus default)
[15:59:48.051] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:59:48.051] <TB3>     INFO:     run 1 of 1
[15:59:48.051] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:59:48.397] <TB3>     INFO: Expecting 3036800 events.
[16:00:38.229] <TB3>     INFO: 1266140 events read in total (49117ms).
[16:01:26.685] <TB3>     INFO: 2502465 events read in total (97573ms).
[16:01:47.008] <TB3>     INFO: 3036800 events read in total (117896ms).
[16:01:47.043] <TB3>     INFO: Test took 118993ms.
[16:01:47.113] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:01:47.256] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:01:48.834] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:01:50.475] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:01:52.088] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:01:53.666] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:01:55.237] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:01:56.767] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:01:58.344] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:01:59.946] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:02:01.573] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:02:03.203] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:02:04.819] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:02:06.416] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:02:08.050] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:02:09.597] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:02:11.189] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:02:12.703] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 326279168
[16:02:12.704] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[16:02:12.778] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[16:02:12.778] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 145 (-1/-1) hits flags = 528 (plus default)
[16:02:12.788] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:02:12.788] <TB3>     INFO:     run 1 of 1
[16:02:12.788] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:02:13.135] <TB3>     INFO: Expecting 3036800 events.
[16:03:03.176] <TB3>     INFO: 1265725 events read in total (49326ms).
[16:03:51.861] <TB3>     INFO: 2501580 events read in total (98011ms).
[16:04:12.937] <TB3>     INFO: 3036800 events read in total (119087ms).
[16:04:12.968] <TB3>     INFO: Test took 120180ms.
[16:04:13.038] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:04:13.175] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:04:14.699] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:04:16.284] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:04:17.858] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:04:19.440] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:04:21.014] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:04:22.534] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:04:24.101] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:04:25.648] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:04:27.216] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:04:28.797] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:04:30.381] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:04:31.984] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:04:33.606] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:04:35.153] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:04:36.740] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:04:38.271] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 352874496
[16:04:38.272] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[16:04:38.345] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[16:04:38.345] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 145 (-1/-1) hits flags = 528 (plus default)
[16:04:38.355] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:04:38.355] <TB3>     INFO:     run 1 of 1
[16:04:38.355] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:04:38.700] <TB3>     INFO: Expecting 3036800 events.
[16:05:28.196] <TB3>     INFO: 1265340 events read in total (48781ms).
[16:06:16.304] <TB3>     INFO: 2500250 events read in total (96889ms).
[16:06:37.811] <TB3>     INFO: 3036800 events read in total (118396ms).
[16:06:37.846] <TB3>     INFO: Test took 119491ms.
[16:06:37.916] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:06:38.054] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:06:39.582] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:06:41.190] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:06:42.785] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:06:44.370] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:06:45.963] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:06:47.498] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:06:49.079] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:06:50.650] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:06:52.240] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:06:53.835] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:06:55.434] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:06:57.038] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:06:58.677] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:07:00.234] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:07:01.836] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:07:03.382] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 356032512
[16:07:03.383] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.44613, thr difference RMS: 1.72968
[16:07:03.383] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.9867, thr difference RMS: 1.35128
[16:07:03.384] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 7.87533, thr difference RMS: 1.42508
[16:07:03.384] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.27797, thr difference RMS: 1.49222
[16:07:03.385] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.17114, thr difference RMS: 1.56123
[16:07:03.385] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.32816, thr difference RMS: 1.64496
[16:07:03.385] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.25423, thr difference RMS: 1.50065
[16:07:03.385] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.12377, thr difference RMS: 1.60419
[16:07:03.386] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.30059, thr difference RMS: 1.53518
[16:07:03.386] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.05464, thr difference RMS: 1.54931
[16:07:03.386] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 7.73576, thr difference RMS: 1.34771
[16:07:03.386] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 7.31204, thr difference RMS: 1.28919
[16:07:03.387] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 7.94597, thr difference RMS: 1.21937
[16:07:03.387] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 7.34231, thr difference RMS: 1.47622
[16:07:03.387] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.58459, thr difference RMS: 1.39577
[16:07:03.387] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.33611, thr difference RMS: 1.67613
[16:07:03.387] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.41867, thr difference RMS: 1.71073
[16:07:03.388] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.89684, thr difference RMS: 1.33377
[16:07:03.388] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 7.76283, thr difference RMS: 1.41116
[16:07:03.388] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.26056, thr difference RMS: 1.45172
[16:07:03.388] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.27055, thr difference RMS: 1.55065
[16:07:03.389] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.32615, thr difference RMS: 1.61945
[16:07:03.389] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.32854, thr difference RMS: 1.51665
[16:07:03.389] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.05956, thr difference RMS: 1.61294
[16:07:03.389] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.32138, thr difference RMS: 1.53487
[16:07:03.390] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.04032, thr difference RMS: 1.56708
[16:07:03.390] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 7.71992, thr difference RMS: 1.32025
[16:07:03.390] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 7.32812, thr difference RMS: 1.27734
[16:07:03.390] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.04671, thr difference RMS: 1.22434
[16:07:03.391] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 7.24929, thr difference RMS: 1.48386
[16:07:03.391] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.51728, thr difference RMS: 1.40509
[16:07:03.391] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.31473, thr difference RMS: 1.672
[16:07:03.391] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.56962, thr difference RMS: 1.68244
[16:07:03.391] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.86015, thr difference RMS: 1.31682
[16:07:03.392] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 7.77703, thr difference RMS: 1.40329
[16:07:03.392] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.27588, thr difference RMS: 1.46273
[16:07:03.392] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.44784, thr difference RMS: 1.56437
[16:07:03.392] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.34732, thr difference RMS: 1.60769
[16:07:03.393] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.5585, thr difference RMS: 1.50758
[16:07:03.393] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.17378, thr difference RMS: 1.60726
[16:07:03.393] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.42646, thr difference RMS: 1.52065
[16:07:03.393] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.07947, thr difference RMS: 1.55743
[16:07:03.394] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 7.74176, thr difference RMS: 1.31827
[16:07:03.394] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 7.36846, thr difference RMS: 1.25399
[16:07:03.394] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.23421, thr difference RMS: 1.23353
[16:07:03.394] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 7.26907, thr difference RMS: 1.45415
[16:07:03.395] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.61468, thr difference RMS: 1.39573
[16:07:03.395] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.36254, thr difference RMS: 1.66922
[16:07:03.395] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.61357, thr difference RMS: 1.69315
[16:07:03.395] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.93201, thr difference RMS: 1.33114
[16:07:03.396] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 7.7934, thr difference RMS: 1.43342
[16:07:03.396] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.3138, thr difference RMS: 1.46909
[16:07:03.396] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.72092, thr difference RMS: 1.53017
[16:07:03.396] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.36969, thr difference RMS: 1.58722
[16:07:03.396] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.65594, thr difference RMS: 1.50341
[16:07:03.397] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.32465, thr difference RMS: 1.60147
[16:07:03.397] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.54208, thr difference RMS: 1.50666
[16:07:03.397] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.15537, thr difference RMS: 1.54994
[16:07:03.397] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 7.79953, thr difference RMS: 1.30362
[16:07:03.398] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 7.48516, thr difference RMS: 1.24048
[16:07:03.398] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.47695, thr difference RMS: 1.23586
[16:07:03.398] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 7.28575, thr difference RMS: 1.47089
[16:07:03.398] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.56171, thr difference RMS: 1.38812
[16:07:03.399] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.3668, thr difference RMS: 1.65173
[16:07:03.536] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[16:07:03.539] <TB3>     INFO: PixTestTrim::doTest() done, duration: 1904 seconds
[16:07:03.539] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[16:07:04.271] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[16:07:04.271] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[16:07:04.274] <TB3>     INFO: ######################################################################
[16:07:04.275] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[16:07:04.275] <TB3>     INFO: ######################################################################
[16:07:04.275] <TB3>     INFO:    ----------------------------------------------------------------------
[16:07:04.275] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[16:07:04.275] <TB3>     INFO:    ----------------------------------------------------------------------
[16:07:04.275] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[16:07:04.286] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[16:07:04.286] <TB3>     INFO:     run 1 of 1
[16:07:04.286] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:07:04.629] <TB3>     INFO: Expecting 59072000 events.
[16:07:32.490] <TB3>     INFO: 1072800 events read in total (27147ms).
[16:08:00.707] <TB3>     INFO: 2141400 events read in total (55364ms).
[16:08:28.922] <TB3>     INFO: 3209200 events read in total (83579ms).
[16:08:57.255] <TB3>     INFO: 4281600 events read in total (111912ms).
[16:09:25.473] <TB3>     INFO: 5350000 events read in total (140130ms).
[16:09:53.686] <TB3>     INFO: 6418200 events read in total (168343ms).
[16:10:21.913] <TB3>     INFO: 7490000 events read in total (196570ms).
[16:10:50.148] <TB3>     INFO: 8558600 events read in total (224805ms).
[16:11:20.180] <TB3>     INFO: 9626400 events read in total (254837ms).
[16:11:48.438] <TB3>     INFO: 10697400 events read in total (283095ms).
[16:12:16.718] <TB3>     INFO: 11767400 events read in total (311375ms).
[16:12:45.088] <TB3>     INFO: 12835800 events read in total (339745ms).
[16:13:13.523] <TB3>     INFO: 13906600 events read in total (368180ms).
[16:13:41.830] <TB3>     INFO: 14976000 events read in total (396487ms).
[16:14:10.183] <TB3>     INFO: 16044400 events read in total (424840ms).
[16:14:38.536] <TB3>     INFO: 17115800 events read in total (453193ms).
[16:15:06.736] <TB3>     INFO: 18185400 events read in total (481393ms).
[16:15:36.977] <TB3>     INFO: 19253800 events read in total (511634ms).
[16:17:11.652] <TB3>     INFO: 20325000 events read in total (606323ms).
[16:17:40.417] <TB3>     INFO: 21394600 events read in total (635074ms).
[16:18:09.280] <TB3>     INFO: 22463400 events read in total (663937ms).
[16:18:37.823] <TB3>     INFO: 23536200 events read in total (692480ms).
[16:19:06.314] <TB3>     INFO: 24605400 events read in total (720971ms).
[16:19:34.896] <TB3>     INFO: 25673400 events read in total (749553ms).
[16:20:03.405] <TB3>     INFO: 26745200 events read in total (778062ms).
[16:20:32.042] <TB3>     INFO: 27814200 events read in total (806699ms).
[16:21:00.735] <TB3>     INFO: 28883000 events read in total (835392ms).
[16:21:29.345] <TB3>     INFO: 29955000 events read in total (864002ms).
[16:21:57.079] <TB3>     INFO: 31023200 events read in total (891736ms).
[16:22:24.593] <TB3>     INFO: 32091000 events read in total (919250ms).
[16:22:52.634] <TB3>     INFO: 33163400 events read in total (947291ms).
[16:23:22.748] <TB3>     INFO: 34232800 events read in total (977405ms).
[16:23:51.146] <TB3>     INFO: 35301200 events read in total (1005804ms).
[16:24:19.456] <TB3>     INFO: 36373200 events read in total (1034113ms).
[16:24:47.842] <TB3>     INFO: 37441200 events read in total (1062499ms).
[16:25:16.259] <TB3>     INFO: 38509600 events read in total (1090916ms).
[16:25:44.773] <TB3>     INFO: 39582000 events read in total (1119430ms).
[16:26:13.167] <TB3>     INFO: 40650800 events read in total (1147824ms).
[16:26:41.634] <TB3>     INFO: 41719000 events read in total (1176291ms).
[16:27:10.119] <TB3>     INFO: 42791400 events read in total (1204776ms).
[16:27:38.522] <TB3>     INFO: 43860000 events read in total (1233179ms).
[16:28:06.998] <TB3>     INFO: 44928400 events read in total (1261655ms).
[16:28:35.487] <TB3>     INFO: 45998400 events read in total (1290144ms).
[16:29:03.945] <TB3>     INFO: 47067800 events read in total (1318602ms).
[16:29:32.204] <TB3>     INFO: 48135600 events read in total (1346861ms).
[16:30:00.687] <TB3>     INFO: 49206200 events read in total (1375344ms).
[16:30:29.235] <TB3>     INFO: 50275800 events read in total (1403892ms).
[16:30:57.733] <TB3>     INFO: 51343600 events read in total (1432390ms).
[16:31:26.161] <TB3>     INFO: 52410400 events read in total (1460818ms).
[16:31:54.644] <TB3>     INFO: 53478200 events read in total (1489301ms).
[16:32:23.062] <TB3>     INFO: 54549800 events read in total (1517719ms).
[16:32:51.535] <TB3>     INFO: 55618400 events read in total (1546192ms).
[16:33:19.862] <TB3>     INFO: 56685800 events read in total (1574519ms).
[16:33:48.280] <TB3>     INFO: 57754600 events read in total (1602937ms).
[16:34:16.642] <TB3>     INFO: 58825000 events read in total (1631299ms).
[16:34:23.297] <TB3>     INFO: 59072000 events read in total (1637954ms).
[16:34:23.328] <TB3>     INFO: Test took 1639043ms.
[16:34:23.419] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:34:26.783] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:34:26.783] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:34:28.072] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:34:28.073] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:34:29.234] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:34:29.234] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:34:30.388] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:34:30.388] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:34:31.560] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:34:31.560] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:34:32.723] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:34:32.723] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:34:33.882] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:34:33.882] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:34:35.049] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:34:35.049] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:34:36.204] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:34:36.204] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:34:37.369] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:34:37.369] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:34:38.508] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:34:38.508] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:34:39.658] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:34:39.658] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:34:40.803] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:34:40.804] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:34:41.951] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:34:41.951] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:34:43.118] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:34:43.119] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:34:44.258] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:34:44.258] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:34:45.526] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 377466880
[16:34:45.558] <TB3>     INFO: PixTestScurves::scurves() done 
[16:34:45.558] <TB3>     INFO: Vcal mean:  35.03  35.07  35.05  35.07  35.10  35.05  35.10  35.07  35.06  35.10  35.02  35.03  35.04  35.03  35.13  35.07 
[16:34:45.558] <TB3>     INFO: Vcal RMS:    0.75   0.67   0.64   0.67   0.73   0.74   0.68   0.73   0.68   0.64   0.69   0.60   0.62   1.17   0.64   0.66 
[16:34:45.558] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[16:34:45.658] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[16:34:45.658] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[16:34:45.659] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[16:34:45.659] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[16:34:45.660] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[16:34:45.661] <TB3>     INFO: ######################################################################
[16:34:45.661] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[16:34:45.661] <TB3>     INFO: ######################################################################
[16:34:45.726] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:34:46.072] <TB3>     INFO: Expecting 41600 events.
[16:34:50.211] <TB3>     INFO: 41600 events read in total (3421ms).
[16:34:50.212] <TB3>     INFO: Test took 4486ms.
[16:34:50.220] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:34:50.220] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[16:34:50.220] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[16:34:50.225] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [13, 34, 50] has eff 0/10
[16:34:50.226] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [13, 34, 50]
[16:34:50.226] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [13, 35, 51] has eff 0/10
[16:34:50.226] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [13, 35, 51]
[16:34:50.226] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [13, 35, 52] has eff 0/10
[16:34:50.226] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [13, 35, 52]
[16:34:50.229] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 3
[16:34:50.229] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[16:34:50.229] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[16:34:50.229] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[16:34:50.567] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:34:50.911] <TB3>     INFO: Expecting 41600 events.
[16:34:55.066] <TB3>     INFO: 41600 events read in total (3440ms).
[16:34:55.066] <TB3>     INFO: Test took 4499ms.
[16:34:55.074] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:34:55.074] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66557
[16:34:55.074] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[16:34:55.079] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.461
[16:34:55.079] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,17] phvalue 176
[16:34:55.079] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.056
[16:34:55.079] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 178
[16:34:55.079] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.515
[16:34:55.079] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[16:34:55.079] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 205.747
[16:34:55.079] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 205
[16:34:55.080] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 193.233
[16:34:55.080] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,10] phvalue 193
[16:34:55.080] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.813
[16:34:55.080] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 185
[16:34:55.080] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 196.54
[16:34:55.080] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 197
[16:34:55.080] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 201.731
[16:34:55.080] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 202
[16:34:55.080] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.467
[16:34:55.080] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,35] phvalue 178
[16:34:55.080] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.842
[16:34:55.080] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 187
[16:34:55.081] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.803
[16:34:55.081] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 176
[16:34:55.081] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 195.645
[16:34:55.081] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 196
[16:34:55.081] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.206
[16:34:55.081] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 183
[16:34:55.081] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.716
[16:34:55.081] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [5 ,17] phvalue 185
[16:34:55.081] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.998
[16:34:55.081] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 181
[16:34:55.081] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.291
[16:34:55.081] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 181
[16:34:55.081] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[16:34:55.081] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[16:34:55.081] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[16:34:55.164] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:34:55.512] <TB3>     INFO: Expecting 41600 events.
[16:34:59.710] <TB3>     INFO: 41600 events read in total (3483ms).
[16:34:59.710] <TB3>     INFO: Test took 4546ms.
[16:34:59.718] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:34:59.718] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66557
[16:34:59.718] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[16:34:59.722] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[16:34:59.723] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 60minph_roc = 8
[16:34:59.723] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.7887
[16:34:59.723] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [14 ,30] phvalue 66
[16:34:59.723] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.6019
[16:34:59.723] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,50] phvalue 70
[16:34:59.723] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.8036
[16:34:59.723] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,13] phvalue 74
[16:34:59.723] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 93.8577
[16:34:59.724] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,42] phvalue 94
[16:34:59.724] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 95.8317
[16:34:59.724] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,7] phvalue 95
[16:34:59.724] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.5337
[16:34:59.724] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,60] phvalue 74
[16:34:59.724] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 93.4811
[16:34:59.724] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,13] phvalue 94
[16:34:59.724] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 93.2814
[16:34:59.724] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 94
[16:34:59.724] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.6692
[16:34:59.724] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,14] phvalue 64
[16:34:59.725] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.3312
[16:34:59.725] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 84
[16:34:59.725] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.9074
[16:34:59.725] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 63
[16:34:59.725] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 92.9507
[16:34:59.725] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,60] phvalue 93
[16:34:59.725] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.0098
[16:34:59.725] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,24] phvalue 87
[16:34:59.725] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.9764
[16:34:59.725] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,49] phvalue 72
[16:34:59.725] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.2401
[16:34:59.725] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,25] phvalue 75
[16:34:59.726] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.5337
[16:34:59.726] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,12] phvalue 81
[16:34:59.727] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 14, 30, 0 0
[16:35:00.129] <TB3>     INFO: Expecting 2560 events.
[16:35:01.089] <TB3>     INFO: 2560 events read in total (245ms).
[16:35:01.090] <TB3>     INFO: Test took 1363ms.
[16:35:01.090] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:35:01.090] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 50, 1 1
[16:35:01.598] <TB3>     INFO: Expecting 2560 events.
[16:35:02.564] <TB3>     INFO: 2560 events read in total (252ms).
[16:35:02.564] <TB3>     INFO: Test took 1474ms.
[16:35:02.564] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:35:02.564] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 13, 2 2
[16:35:03.072] <TB3>     INFO: Expecting 2560 events.
[16:35:04.032] <TB3>     INFO: 2560 events read in total (245ms).
[16:35:04.032] <TB3>     INFO: Test took 1468ms.
[16:35:04.032] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:35:04.033] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 42, 3 3
[16:35:04.540] <TB3>     INFO: Expecting 2560 events.
[16:35:05.496] <TB3>     INFO: 2560 events read in total (241ms).
[16:35:05.497] <TB3>     INFO: Test took 1464ms.
[16:35:05.497] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:35:05.497] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 7, 4 4
[16:35:06.004] <TB3>     INFO: Expecting 2560 events.
[16:35:06.963] <TB3>     INFO: 2560 events read in total (244ms).
[16:35:06.964] <TB3>     INFO: Test took 1467ms.
[16:35:06.964] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:35:06.964] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 60, 5 5
[16:35:07.471] <TB3>     INFO: Expecting 2560 events.
[16:35:08.430] <TB3>     INFO: 2560 events read in total (244ms).
[16:35:08.431] <TB3>     INFO: Test took 1467ms.
[16:35:08.431] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:35:08.431] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 13, 6 6
[16:35:08.941] <TB3>     INFO: Expecting 2560 events.
[16:35:09.897] <TB3>     INFO: 2560 events read in total (241ms).
[16:35:09.898] <TB3>     INFO: Test took 1467ms.
[16:35:09.899] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:35:09.899] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 7 7
[16:35:10.405] <TB3>     INFO: Expecting 2560 events.
[16:35:11.361] <TB3>     INFO: 2560 events read in total (241ms).
[16:35:11.362] <TB3>     INFO: Test took 1463ms.
[16:35:11.362] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:35:11.362] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 14, 8 8
[16:35:11.869] <TB3>     INFO: Expecting 2560 events.
[16:35:12.825] <TB3>     INFO: 2560 events read in total (241ms).
[16:35:12.826] <TB3>     INFO: Test took 1464ms.
[16:35:12.826] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:35:12.826] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 9 9
[16:35:13.333] <TB3>     INFO: Expecting 2560 events.
[16:35:14.290] <TB3>     INFO: 2560 events read in total (242ms).
[16:35:14.290] <TB3>     INFO: Test took 1464ms.
[16:35:14.290] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:35:14.291] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 10 10
[16:35:14.799] <TB3>     INFO: Expecting 2560 events.
[16:35:15.755] <TB3>     INFO: 2560 events read in total (242ms).
[16:35:15.755] <TB3>     INFO: Test took 1464ms.
[16:35:15.756] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:35:15.756] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 60, 11 11
[16:35:16.263] <TB3>     INFO: Expecting 2560 events.
[16:35:17.220] <TB3>     INFO: 2560 events read in total (242ms).
[16:35:17.220] <TB3>     INFO: Test took 1464ms.
[16:35:17.220] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:35:17.220] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 24, 12 12
[16:35:17.728] <TB3>     INFO: Expecting 2560 events.
[16:35:18.688] <TB3>     INFO: 2560 events read in total (245ms).
[16:35:18.688] <TB3>     INFO: Test took 1468ms.
[16:35:18.688] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:35:18.689] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 49, 13 13
[16:35:19.196] <TB3>     INFO: Expecting 2560 events.
[16:35:20.155] <TB3>     INFO: 2560 events read in total (244ms).
[16:35:20.155] <TB3>     INFO: Test took 1466ms.
[16:35:20.155] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:35:20.156] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 25, 14 14
[16:35:20.663] <TB3>     INFO: Expecting 2560 events.
[16:35:21.622] <TB3>     INFO: 2560 events read in total (244ms).
[16:35:21.622] <TB3>     INFO: Test took 1466ms.
[16:35:21.623] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:35:21.623] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 12, 15 15
[16:35:22.130] <TB3>     INFO: Expecting 2560 events.
[16:35:23.088] <TB3>     INFO: 2560 events read in total (243ms).
[16:35:23.089] <TB3>     INFO: Test took 1466ms.
[16:35:23.089] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:35:23.089] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[16:35:23.089] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[16:35:23.089] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC2
[16:35:23.089] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[16:35:23.089] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC4
[16:35:23.089] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC5
[16:35:23.089] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC6
[16:35:23.089] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[16:35:23.089] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[16:35:23.089] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[16:35:23.089] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[16:35:23.089] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[16:35:23.089] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[16:35:23.089] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[16:35:23.089] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[16:35:23.089] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[16:35:23.092] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:35:23.598] <TB3>     INFO: Expecting 655360 events.
[16:35:35.434] <TB3>     INFO: 655360 events read in total (11121ms).
[16:35:35.445] <TB3>     INFO: Expecting 655360 events.
[16:35:47.099] <TB3>     INFO: 655360 events read in total (11096ms).
[16:35:47.114] <TB3>     INFO: Expecting 655360 events.
[16:35:58.798] <TB3>     INFO: 655360 events read in total (11131ms).
[16:35:58.818] <TB3>     INFO: Expecting 655360 events.
[16:36:10.476] <TB3>     INFO: 655360 events read in total (11107ms).
[16:36:10.500] <TB3>     INFO: Expecting 655360 events.
[16:36:22.171] <TB3>     INFO: 655360 events read in total (11133ms).
[16:36:22.201] <TB3>     INFO: Expecting 655360 events.
[16:36:33.865] <TB3>     INFO: 655360 events read in total (11126ms).
[16:36:33.898] <TB3>     INFO: Expecting 655360 events.
[16:36:45.451] <TB3>     INFO: 655360 events read in total (11017ms).
[16:36:45.487] <TB3>     INFO: Expecting 655360 events.
[16:36:57.142] <TB3>     INFO: 655360 events read in total (11124ms).
[16:36:57.182] <TB3>     INFO: Expecting 655360 events.
[16:37:08.903] <TB3>     INFO: 655360 events read in total (11192ms).
[16:37:08.949] <TB3>     INFO: Expecting 655360 events.
[16:37:20.658] <TB3>     INFO: 655360 events read in total (11183ms).
[16:37:20.707] <TB3>     INFO: Expecting 655360 events.
[16:37:32.431] <TB3>     INFO: 655360 events read in total (11197ms).
[16:37:32.485] <TB3>     INFO: Expecting 655360 events.
[16:37:44.196] <TB3>     INFO: 655360 events read in total (11185ms).
[16:37:44.253] <TB3>     INFO: Expecting 655360 events.
[16:37:55.997] <TB3>     INFO: 655360 events read in total (11217ms).
[16:37:56.058] <TB3>     INFO: Expecting 655360 events.
[16:38:07.770] <TB3>     INFO: 655360 events read in total (11185ms).
[16:38:07.836] <TB3>     INFO: Expecting 655360 events.
[16:38:19.570] <TB3>     INFO: 655360 events read in total (11208ms).
[16:38:19.652] <TB3>     INFO: Expecting 655360 events.
[16:38:31.377] <TB3>     INFO: 655360 events read in total (11198ms).
[16:38:31.454] <TB3>     INFO: Test took 188362ms.
[16:38:31.550] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:38:31.857] <TB3>     INFO: Expecting 655360 events.
[16:38:43.679] <TB3>     INFO: 655360 events read in total (11107ms).
[16:38:43.690] <TB3>     INFO: Expecting 655360 events.
[16:38:55.339] <TB3>     INFO: 655360 events read in total (11090ms).
[16:38:55.355] <TB3>     INFO: Expecting 655360 events.
[16:39:06.999] <TB3>     INFO: 655360 events read in total (11090ms).
[16:39:07.019] <TB3>     INFO: Expecting 655360 events.
[16:39:18.707] <TB3>     INFO: 655360 events read in total (11135ms).
[16:39:18.731] <TB3>     INFO: Expecting 655360 events.
[16:39:30.403] <TB3>     INFO: 655360 events read in total (11127ms).
[16:39:30.431] <TB3>     INFO: Expecting 655360 events.
[16:39:42.122] <TB3>     INFO: 655360 events read in total (11146ms).
[16:39:42.154] <TB3>     INFO: Expecting 655360 events.
[16:39:53.795] <TB3>     INFO: 655360 events read in total (11102ms).
[16:39:53.833] <TB3>     INFO: Expecting 655360 events.
[16:40:05.476] <TB3>     INFO: 655360 events read in total (11106ms).
[16:40:05.516] <TB3>     INFO: Expecting 655360 events.
[16:40:17.220] <TB3>     INFO: 655360 events read in total (11177ms).
[16:40:17.267] <TB3>     INFO: Expecting 655360 events.
[16:40:28.988] <TB3>     INFO: 655360 events read in total (11194ms).
[16:40:29.036] <TB3>     INFO: Expecting 655360 events.
[16:40:40.767] <TB3>     INFO: 655360 events read in total (11204ms).
[16:40:40.820] <TB3>     INFO: Expecting 655360 events.
[16:40:52.540] <TB3>     INFO: 655360 events read in total (11194ms).
[16:40:52.597] <TB3>     INFO: Expecting 655360 events.
[16:41:04.369] <TB3>     INFO: 655360 events read in total (11245ms).
[16:41:04.431] <TB3>     INFO: Expecting 655360 events.
[16:41:16.148] <TB3>     INFO: 655360 events read in total (11191ms).
[16:41:16.221] <TB3>     INFO: Expecting 655360 events.
[16:41:27.903] <TB3>     INFO: 655360 events read in total (11156ms).
[16:41:27.982] <TB3>     INFO: Expecting 655360 events.
[16:41:39.674] <TB3>     INFO: 655360 events read in total (11165ms).
[16:41:39.748] <TB3>     INFO: Test took 188198ms.
[16:41:39.978] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:41:39.978] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[16:41:39.978] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:41:39.979] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[16:41:39.979] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:41:39.979] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[16:41:39.979] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:41:39.980] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[16:41:39.980] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:41:39.980] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[16:41:39.980] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:41:39.980] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[16:41:39.980] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:41:39.981] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[16:41:39.981] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:41:39.981] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[16:41:39.981] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:41:39.982] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[16:41:39.982] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:41:39.982] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[16:41:39.982] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:41:39.982] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[16:41:39.983] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:41:39.983] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[16:41:39.983] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:41:39.983] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[16:41:39.983] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:41:39.984] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[16:41:39.984] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:41:39.984] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[16:41:39.984] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:41:39.985] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[16:41:39.985] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:41:39.992] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:41:39.000] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:41:40.007] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[16:41:40.015] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:41:40.022] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:41:40.031] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:41:40.038] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:41:40.046] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:41:40.053] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:41:40.061] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:41:40.068] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:41:40.075] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:41:40.083] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:41:40.090] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:41:40.097] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:41:40.104] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[16:41:40.111] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:41:40.118] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:41:40.125] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:41:40.132] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:41:40.139] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:41:40.146] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:41:40.153] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[16:41:40.182] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C0.dat
[16:41:40.182] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C1.dat
[16:41:40.182] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C2.dat
[16:41:40.183] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C3.dat
[16:41:40.183] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C4.dat
[16:41:40.183] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C5.dat
[16:41:40.183] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C6.dat
[16:41:40.183] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C7.dat
[16:41:40.183] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C8.dat
[16:41:40.183] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C9.dat
[16:41:40.183] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C10.dat
[16:41:40.184] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C11.dat
[16:41:40.184] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C12.dat
[16:41:40.184] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C13.dat
[16:41:40.184] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C14.dat
[16:41:40.184] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//dacParameters35_C15.dat
[16:41:40.531] <TB3>     INFO: Expecting 41600 events.
[16:41:44.400] <TB3>     INFO: 41600 events read in total (3154ms).
[16:41:44.400] <TB3>     INFO: Test took 4213ms.
[16:41:45.054] <TB3>     INFO: Expecting 41600 events.
[16:41:48.912] <TB3>     INFO: 41600 events read in total (3143ms).
[16:41:48.912] <TB3>     INFO: Test took 4204ms.
[16:41:49.561] <TB3>     INFO: Expecting 41600 events.
[16:41:53.404] <TB3>     INFO: 41600 events read in total (3129ms).
[16:41:53.405] <TB3>     INFO: Test took 4192ms.
[16:41:53.706] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:41:53.837] <TB3>     INFO: Expecting 2560 events.
[16:41:54.795] <TB3>     INFO: 2560 events read in total (243ms).
[16:41:54.796] <TB3>     INFO: Test took 1090ms.
[16:41:54.798] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:41:55.306] <TB3>     INFO: Expecting 2560 events.
[16:41:56.265] <TB3>     INFO: 2560 events read in total (245ms).
[16:41:56.265] <TB3>     INFO: Test took 1468ms.
[16:41:56.268] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:41:56.774] <TB3>     INFO: Expecting 2560 events.
[16:41:57.732] <TB3>     INFO: 2560 events read in total (243ms).
[16:41:57.732] <TB3>     INFO: Test took 1465ms.
[16:41:57.734] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:41:58.241] <TB3>     INFO: Expecting 2560 events.
[16:41:59.199] <TB3>     INFO: 2560 events read in total (243ms).
[16:41:59.200] <TB3>     INFO: Test took 1466ms.
[16:41:59.202] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:41:59.709] <TB3>     INFO: Expecting 2560 events.
[16:42:00.669] <TB3>     INFO: 2560 events read in total (245ms).
[16:42:00.669] <TB3>     INFO: Test took 1467ms.
[16:42:00.673] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:42:01.177] <TB3>     INFO: Expecting 2560 events.
[16:42:02.135] <TB3>     INFO: 2560 events read in total (243ms).
[16:42:02.136] <TB3>     INFO: Test took 1463ms.
[16:42:02.138] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:42:02.644] <TB3>     INFO: Expecting 2560 events.
[16:42:03.604] <TB3>     INFO: 2560 events read in total (245ms).
[16:42:03.605] <TB3>     INFO: Test took 1467ms.
[16:42:03.607] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:42:04.113] <TB3>     INFO: Expecting 2560 events.
[16:42:05.072] <TB3>     INFO: 2560 events read in total (244ms).
[16:42:05.073] <TB3>     INFO: Test took 1466ms.
[16:42:05.075] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:42:05.581] <TB3>     INFO: Expecting 2560 events.
[16:42:06.537] <TB3>     INFO: 2560 events read in total (241ms).
[16:42:06.537] <TB3>     INFO: Test took 1463ms.
[16:42:06.540] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:42:07.046] <TB3>     INFO: Expecting 2560 events.
[16:42:08.005] <TB3>     INFO: 2560 events read in total (244ms).
[16:42:08.006] <TB3>     INFO: Test took 1467ms.
[16:42:08.008] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:42:08.514] <TB3>     INFO: Expecting 2560 events.
[16:42:09.473] <TB3>     INFO: 2560 events read in total (245ms).
[16:42:09.474] <TB3>     INFO: Test took 1466ms.
[16:42:09.476] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:42:09.985] <TB3>     INFO: Expecting 2560 events.
[16:42:10.943] <TB3>     INFO: 2560 events read in total (243ms).
[16:42:10.944] <TB3>     INFO: Test took 1468ms.
[16:42:10.946] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:42:11.452] <TB3>     INFO: Expecting 2560 events.
[16:42:12.412] <TB3>     INFO: 2560 events read in total (245ms).
[16:42:12.412] <TB3>     INFO: Test took 1466ms.
[16:42:12.414] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:42:12.920] <TB3>     INFO: Expecting 2560 events.
[16:42:13.879] <TB3>     INFO: 2560 events read in total (244ms).
[16:42:13.879] <TB3>     INFO: Test took 1465ms.
[16:42:13.881] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:42:14.388] <TB3>     INFO: Expecting 2560 events.
[16:42:15.346] <TB3>     INFO: 2560 events read in total (243ms).
[16:42:15.346] <TB3>     INFO: Test took 1465ms.
[16:42:15.348] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:42:15.855] <TB3>     INFO: Expecting 2560 events.
[16:42:16.814] <TB3>     INFO: 2560 events read in total (244ms).
[16:42:16.814] <TB3>     INFO: Test took 1466ms.
[16:42:16.817] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:42:17.323] <TB3>     INFO: Expecting 2560 events.
[16:42:18.281] <TB3>     INFO: 2560 events read in total (243ms).
[16:42:18.282] <TB3>     INFO: Test took 1465ms.
[16:42:18.284] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:42:18.790] <TB3>     INFO: Expecting 2560 events.
[16:42:19.750] <TB3>     INFO: 2560 events read in total (245ms).
[16:42:19.750] <TB3>     INFO: Test took 1466ms.
[16:42:19.751] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:42:20.258] <TB3>     INFO: Expecting 2560 events.
[16:42:21.217] <TB3>     INFO: 2560 events read in total (244ms).
[16:42:21.217] <TB3>     INFO: Test took 1466ms.
[16:42:21.219] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:42:21.726] <TB3>     INFO: Expecting 2560 events.
[16:42:22.684] <TB3>     INFO: 2560 events read in total (244ms).
[16:42:22.685] <TB3>     INFO: Test took 1466ms.
[16:42:22.687] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:42:23.193] <TB3>     INFO: Expecting 2560 events.
[16:42:24.153] <TB3>     INFO: 2560 events read in total (246ms).
[16:42:24.153] <TB3>     INFO: Test took 1466ms.
[16:42:24.155] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:42:24.662] <TB3>     INFO: Expecting 2560 events.
[16:42:25.619] <TB3>     INFO: 2560 events read in total (242ms).
[16:42:25.620] <TB3>     INFO: Test took 1465ms.
[16:42:25.623] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:42:26.129] <TB3>     INFO: Expecting 2560 events.
[16:42:27.086] <TB3>     INFO: 2560 events read in total (243ms).
[16:42:27.086] <TB3>     INFO: Test took 1463ms.
[16:42:27.088] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:42:27.595] <TB3>     INFO: Expecting 2560 events.
[16:42:28.553] <TB3>     INFO: 2560 events read in total (243ms).
[16:42:28.553] <TB3>     INFO: Test took 1465ms.
[16:42:28.555] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:42:29.062] <TB3>     INFO: Expecting 2560 events.
[16:42:30.021] <TB3>     INFO: 2560 events read in total (244ms).
[16:42:30.021] <TB3>     INFO: Test took 1466ms.
[16:42:30.023] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:42:30.530] <TB3>     INFO: Expecting 2560 events.
[16:42:31.488] <TB3>     INFO: 2560 events read in total (244ms).
[16:42:31.488] <TB3>     INFO: Test took 1465ms.
[16:42:31.491] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:42:31.996] <TB3>     INFO: Expecting 2560 events.
[16:42:32.956] <TB3>     INFO: 2560 events read in total (245ms).
[16:42:32.956] <TB3>     INFO: Test took 1465ms.
[16:42:32.958] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:42:33.465] <TB3>     INFO: Expecting 2560 events.
[16:42:34.427] <TB3>     INFO: 2560 events read in total (247ms).
[16:42:34.427] <TB3>     INFO: Test took 1469ms.
[16:42:34.429] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:42:34.935] <TB3>     INFO: Expecting 2560 events.
[16:42:35.894] <TB3>     INFO: 2560 events read in total (244ms).
[16:42:35.894] <TB3>     INFO: Test took 1465ms.
[16:42:35.896] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:42:36.402] <TB3>     INFO: Expecting 2560 events.
[16:42:37.364] <TB3>     INFO: 2560 events read in total (247ms).
[16:42:37.364] <TB3>     INFO: Test took 1468ms.
[16:42:37.369] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:42:37.874] <TB3>     INFO: Expecting 2560 events.
[16:42:38.832] <TB3>     INFO: 2560 events read in total (243ms).
[16:42:38.833] <TB3>     INFO: Test took 1465ms.
[16:42:38.835] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:42:39.341] <TB3>     INFO: Expecting 2560 events.
[16:42:40.300] <TB3>     INFO: 2560 events read in total (244ms).
[16:42:40.301] <TB3>     INFO: Test took 1467ms.
[16:42:41.323] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 475 seconds
[16:42:41.323] <TB3>     INFO: PH scale (per ROC):    77  81  77  84  72  78  79  88  81  80  84  92  82  83  82  77
[16:42:41.323] <TB3>     INFO: PH offset (per ROC):  181 176 176 155 161 176 160 154 179 165 177 150 159 174 173 171
[16:42:41.512] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[16:42:41.524] <TB3>     INFO: ######################################################################
[16:42:41.524] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[16:42:41.524] <TB3>     INFO: ######################################################################
[16:42:41.524] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[16:42:41.537] <TB3>     INFO: scanning low vcal = 10
[16:42:41.881] <TB3>     INFO: Expecting 41600 events.
[16:42:45.615] <TB3>     INFO: 41600 events read in total (3019ms).
[16:42:45.615] <TB3>     INFO: Test took 4078ms.
[16:42:45.618] <TB3>     INFO: scanning low vcal = 20
[16:42:46.123] <TB3>     INFO: Expecting 41600 events.
[16:42:49.851] <TB3>     INFO: 41600 events read in total (3013ms).
[16:42:49.852] <TB3>     INFO: Test took 4234ms.
[16:42:49.854] <TB3>     INFO: scanning low vcal = 30
[16:42:50.360] <TB3>     INFO: Expecting 41600 events.
[16:42:54.100] <TB3>     INFO: 41600 events read in total (3025ms).
[16:42:54.101] <TB3>     INFO: Test took 4247ms.
[16:42:54.103] <TB3>     INFO: scanning low vcal = 40
[16:42:54.606] <TB3>     INFO: Expecting 41600 events.
[16:42:58.891] <TB3>     INFO: 41600 events read in total (3570ms).
[16:42:58.892] <TB3>     INFO: Test took 4789ms.
[16:42:58.895] <TB3>     INFO: scanning low vcal = 50
[16:42:59.314] <TB3>     INFO: Expecting 41600 events.
[16:43:03.605] <TB3>     INFO: 41600 events read in total (3576ms).
[16:43:03.606] <TB3>     INFO: Test took 4711ms.
[16:43:03.609] <TB3>     INFO: scanning low vcal = 60
[16:43:04.026] <TB3>     INFO: Expecting 41600 events.
[16:43:08.304] <TB3>     INFO: 41600 events read in total (3562ms).
[16:43:08.304] <TB3>     INFO: Test took 4695ms.
[16:43:08.308] <TB3>     INFO: scanning low vcal = 70
[16:43:08.723] <TB3>     INFO: Expecting 41600 events.
[16:43:13.007] <TB3>     INFO: 41600 events read in total (3569ms).
[16:43:13.008] <TB3>     INFO: Test took 4700ms.
[16:43:13.011] <TB3>     INFO: scanning low vcal = 80
[16:43:13.429] <TB3>     INFO: Expecting 41600 events.
[16:43:17.718] <TB3>     INFO: 41600 events read in total (3574ms).
[16:43:17.718] <TB3>     INFO: Test took 4707ms.
[16:43:17.722] <TB3>     INFO: scanning low vcal = 90
[16:43:18.141] <TB3>     INFO: Expecting 41600 events.
[16:43:22.414] <TB3>     INFO: 41600 events read in total (3558ms).
[16:43:22.414] <TB3>     INFO: Test took 4692ms.
[16:43:22.418] <TB3>     INFO: scanning low vcal = 100
[16:43:22.832] <TB3>     INFO: Expecting 41600 events.
[16:43:27.241] <TB3>     INFO: 41600 events read in total (3694ms).
[16:43:27.242] <TB3>     INFO: Test took 4824ms.
[16:43:27.245] <TB3>     INFO: scanning low vcal = 110
[16:43:27.664] <TB3>     INFO: Expecting 41600 events.
[16:43:31.932] <TB3>     INFO: 41600 events read in total (3553ms).
[16:43:31.932] <TB3>     INFO: Test took 4687ms.
[16:43:31.935] <TB3>     INFO: scanning low vcal = 120
[16:43:32.357] <TB3>     INFO: Expecting 41600 events.
[16:43:36.644] <TB3>     INFO: 41600 events read in total (3572ms).
[16:43:36.645] <TB3>     INFO: Test took 4710ms.
[16:43:36.650] <TB3>     INFO: scanning low vcal = 130
[16:43:37.063] <TB3>     INFO: Expecting 41600 events.
[16:43:41.351] <TB3>     INFO: 41600 events read in total (3573ms).
[16:43:41.352] <TB3>     INFO: Test took 4702ms.
[16:43:41.356] <TB3>     INFO: scanning low vcal = 140
[16:43:41.775] <TB3>     INFO: Expecting 41600 events.
[16:43:46.060] <TB3>     INFO: 41600 events read in total (3570ms).
[16:43:46.061] <TB3>     INFO: Test took 4705ms.
[16:43:46.064] <TB3>     INFO: scanning low vcal = 150
[16:43:46.481] <TB3>     INFO: Expecting 41600 events.
[16:43:50.759] <TB3>     INFO: 41600 events read in total (3564ms).
[16:43:50.760] <TB3>     INFO: Test took 4696ms.
[16:43:50.763] <TB3>     INFO: scanning low vcal = 160
[16:43:51.181] <TB3>     INFO: Expecting 41600 events.
[16:43:55.459] <TB3>     INFO: 41600 events read in total (3563ms).
[16:43:55.460] <TB3>     INFO: Test took 4697ms.
[16:43:55.464] <TB3>     INFO: scanning low vcal = 170
[16:43:55.880] <TB3>     INFO: Expecting 41600 events.
[16:44:00.168] <TB3>     INFO: 41600 events read in total (3573ms).
[16:44:00.169] <TB3>     INFO: Test took 4705ms.
[16:44:00.173] <TB3>     INFO: scanning low vcal = 180
[16:44:00.587] <TB3>     INFO: Expecting 41600 events.
[16:44:04.870] <TB3>     INFO: 41600 events read in total (3568ms).
[16:44:04.871] <TB3>     INFO: Test took 4698ms.
[16:44:04.874] <TB3>     INFO: scanning low vcal = 190
[16:44:05.290] <TB3>     INFO: Expecting 41600 events.
[16:44:09.568] <TB3>     INFO: 41600 events read in total (3563ms).
[16:44:09.568] <TB3>     INFO: Test took 4694ms.
[16:44:09.571] <TB3>     INFO: scanning low vcal = 200
[16:44:09.987] <TB3>     INFO: Expecting 41600 events.
[16:44:14.264] <TB3>     INFO: 41600 events read in total (3562ms).
[16:44:14.264] <TB3>     INFO: Test took 4693ms.
[16:44:14.269] <TB3>     INFO: scanning low vcal = 210
[16:44:14.685] <TB3>     INFO: Expecting 41600 events.
[16:44:18.969] <TB3>     INFO: 41600 events read in total (3570ms).
[16:44:18.970] <TB3>     INFO: Test took 4701ms.
[16:44:18.973] <TB3>     INFO: scanning low vcal = 220
[16:44:19.390] <TB3>     INFO: Expecting 41600 events.
[16:44:23.652] <TB3>     INFO: 41600 events read in total (3547ms).
[16:44:23.653] <TB3>     INFO: Test took 4680ms.
[16:44:23.656] <TB3>     INFO: scanning low vcal = 230
[16:44:24.074] <TB3>     INFO: Expecting 41600 events.
[16:44:28.363] <TB3>     INFO: 41600 events read in total (3574ms).
[16:44:28.364] <TB3>     INFO: Test took 4708ms.
[16:44:28.367] <TB3>     INFO: scanning low vcal = 240
[16:44:28.784] <TB3>     INFO: Expecting 41600 events.
[16:44:33.067] <TB3>     INFO: 41600 events read in total (3568ms).
[16:44:33.067] <TB3>     INFO: Test took 4700ms.
[16:44:33.071] <TB3>     INFO: scanning low vcal = 250
[16:44:33.489] <TB3>     INFO: Expecting 41600 events.
[16:44:37.787] <TB3>     INFO: 41600 events read in total (3581ms).
[16:44:37.787] <TB3>     INFO: Test took 4716ms.
[16:44:37.792] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[16:44:38.211] <TB3>     INFO: Expecting 41600 events.
[16:44:42.495] <TB3>     INFO: 41600 events read in total (3570ms).
[16:44:42.495] <TB3>     INFO: Test took 4703ms.
[16:44:42.499] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[16:44:42.920] <TB3>     INFO: Expecting 41600 events.
[16:44:47.201] <TB3>     INFO: 41600 events read in total (3566ms).
[16:44:47.202] <TB3>     INFO: Test took 4703ms.
[16:44:47.206] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[16:44:47.623] <TB3>     INFO: Expecting 41600 events.
[16:44:51.890] <TB3>     INFO: 41600 events read in total (3552ms).
[16:44:51.891] <TB3>     INFO: Test took 4685ms.
[16:44:51.894] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[16:44:52.313] <TB3>     INFO: Expecting 41600 events.
[16:44:56.601] <TB3>     INFO: 41600 events read in total (3573ms).
[16:44:56.601] <TB3>     INFO: Test took 4707ms.
[16:44:56.605] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[16:44:57.022] <TB3>     INFO: Expecting 41600 events.
[16:45:01.252] <TB3>     INFO: 41600 events read in total (3515ms).
[16:45:01.253] <TB3>     INFO: Test took 4648ms.
[16:45:01.806] <TB3>     INFO: PixTestGainPedestal::measure() done 
[16:45:01.810] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[16:45:01.810] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[16:45:01.811] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[16:45:01.811] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[16:45:01.811] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[16:45:01.811] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[16:45:01.811] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[16:45:01.811] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[16:45:01.812] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[16:45:01.812] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[16:45:01.812] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[16:45:01.812] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[16:45:01.812] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[16:45:01.812] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[16:45:01.813] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[16:45:01.813] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[16:45:38.554] <TB3>     INFO: PixTestGainPedestal::fit() done
[16:45:38.554] <TB3>     INFO: non-linearity mean:  0.959 0.962 0.952 0.953 0.947 0.960 0.958 0.956 0.959 0.953 0.953 0.953 0.952 0.956 0.952 0.959
[16:45:38.554] <TB3>     INFO: non-linearity RMS:   0.006 0.006 0.006 0.007 0.007 0.006 0.005 0.007 0.006 0.006 0.006 0.006 0.007 0.006 0.006 0.006
[16:45:38.554] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[16:45:38.577] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[16:45:38.600] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[16:45:38.623] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[16:45:38.646] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[16:45:38.682] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[16:45:38.705] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[16:45:38.728] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[16:45:38.751] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[16:45:38.774] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[16:45:38.796] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[16:45:38.819] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[16:45:38.842] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[16:45:38.865] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[16:45:38.888] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[16:45:38.911] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-18_FPIXTest-17C-Nebraska-160623-1521_2016-06-23_15h21m_1466713285//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[16:45:38.933] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[16:45:38.933] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[16:45:38.940] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[16:45:38.941] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[16:45:38.947] <TB3>     INFO: ######################################################################
[16:45:38.947] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[16:45:38.947] <TB3>     INFO: ######################################################################
[16:45:38.949] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[16:45:38.960] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:45:38.960] <TB3>     INFO:     run 1 of 1
[16:45:38.960] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:45:39.303] <TB3>     INFO: Expecting 3120000 events.
[16:46:28.870] <TB3>     INFO: 1249995 events read in total (48852ms).
[16:47:17.816] <TB3>     INFO: 2496475 events read in total (97798ms).
[16:47:42.174] <TB3>     INFO: 3120000 events read in total (122157ms).
[16:47:42.227] <TB3>     INFO: Test took 123268ms.
[16:47:42.308] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:47:42.462] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:47:43.935] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:47:45.348] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:47:46.787] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:47:48.200] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:47:49.590] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:47:51.102] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:47:52.565] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:47:54.100] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:47:55.588] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:47:57.069] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:47:58.511] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:48:00.017] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:48:01.488] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:48:02.978] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:48:04.421] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:48:05.960] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 273043456
[16:48:06.093] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[16:48:06.093] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.3166, RMS = 1.03457
[16:48:06.093] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:48:06.093] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[16:48:06.093] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.686, RMS = 0.97592
[16:48:06.093] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:48:06.094] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[16:48:06.094] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.8162, RMS = 1.94078
[16:48:06.094] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[16:48:06.094] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[16:48:06.094] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.4226, RMS = 1.7599
[16:48:06.094] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[16:48:06.095] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[16:48:06.096] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.9045, RMS = 1.30828
[16:48:06.096] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:48:06.096] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[16:48:06.096] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.0198, RMS = 1.1254
[16:48:06.096] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[16:48:06.097] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[16:48:06.097] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.5403, RMS = 1.27493
[16:48:06.097] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[16:48:06.097] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[16:48:06.097] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.0735, RMS = 1.40706
[16:48:06.097] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:48:06.098] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[16:48:06.098] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.9252, RMS = 1.71248
[16:48:06.098] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[16:48:06.098] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[16:48:06.098] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.2859, RMS = 1.58188
[16:48:06.098] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[16:48:06.099] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[16:48:06.099] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.1632, RMS = 1.27498
[16:48:06.099] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[16:48:06.099] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[16:48:06.099] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.8683, RMS = 1.20027
[16:48:06.099] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[16:48:06.100] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[16:48:06.100] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.8897, RMS = 1.14788
[16:48:06.100] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:48:06.100] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[16:48:06.100] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.7452, RMS = 1.13393
[16:48:06.100] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:48:06.101] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[16:48:06.101] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.4998, RMS = 1.13507
[16:48:06.101] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[16:48:06.101] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[16:48:06.101] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.2258, RMS = 1.13322
[16:48:06.101] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[16:48:06.102] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[16:48:06.102] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.5788, RMS = 1.10828
[16:48:06.102] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:48:06.102] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[16:48:06.102] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.4733, RMS = 1.56512
[16:48:06.102] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:48:06.103] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[16:48:06.103] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.0705, RMS = 1.16052
[16:48:06.103] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:48:06.103] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[16:48:06.103] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.3688, RMS = 1.60862
[16:48:06.103] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:48:06.104] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[16:48:06.104] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.6654, RMS = 1.869
[16:48:06.104] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:48:06.104] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[16:48:06.104] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.3238, RMS = 2.32442
[16:48:06.104] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[16:48:06.105] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[16:48:06.105] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.4877, RMS = 1.12086
[16:48:06.105] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[16:48:06.105] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[16:48:06.105] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.7373, RMS = 1.20993
[16:48:06.105] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[16:48:06.106] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[16:48:06.106] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.5069, RMS = 1.10229
[16:48:06.106] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:48:06.106] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[16:48:06.106] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.502, RMS = 1.56264
[16:48:06.106] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[16:48:06.107] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[16:48:06.107] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.4368, RMS = 1.05
[16:48:06.107] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[16:48:06.107] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[16:48:06.107] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.1972, RMS = 0.981132
[16:48:06.107] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:48:06.109] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[16:48:06.109] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.4816, RMS = 1.60842
[16:48:06.109] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[16:48:06.109] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[16:48:06.109] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.529, RMS = 2.12866
[16:48:06.109] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[16:48:06.110] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[16:48:06.110] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.5883, RMS = 2.68724
[16:48:06.110] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 101
[16:48:06.110] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[16:48:06.110] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.05, RMS = 1.9783
[16:48:06.110] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[16:48:06.115] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 147 seconds
[16:48:06.115] <TB3>     INFO: number of dead bumps (per ROC):     2    0    0    0    0    1    0    0    1    0    0    0    0    3    0  288
[16:48:06.115] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[16:48:06.463] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[16:48:06.463] <TB3>     INFO: enter test to run
[16:48:06.463] <TB3>     INFO:   test:  no parameter change
[16:48:06.463] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 389.9mA
[16:48:06.465] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 463.1mA
[16:48:06.465] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 1056.7 C
[16:48:06.465] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[16:48:07.882] <TB3>    QUIET: Connection to board 24 closed.
[16:48:07.883] <TB3>     INFO: pXar: this is the end, my friend
[16:48:07.883] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
