============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Mon May 13 10:39:31 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(108)
HDL-1007 : undeclared symbol 'fifo_num', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(482)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
RUN-1001 : Project manager successfully analyzed 37 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.304944s wall, 0.921875s user + 0.031250s system = 0.953125s CPU (73.0%)

RUN-1004 : used memory is 264 MB, reserved memory is 241 MB, peak memory is 269 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[0]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 1.0417 [get_pins {clk_gen_inst/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[0] -source  -master_clock clk -multiply_by 1.0417 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 8.3333 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 8.3333 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 93733366267904"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4252017623040"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4243427688448"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 93733366267904"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 83124797046784"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 68698001899520"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../ahb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 51 trigger nets, 51 data nets.
KIT-1004 : Chipwatcher code = 0111011100110111
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=5,BUS_DIN_NUM=51,BUS_CTRL_NUM=122,BUS_WIDTH='{32'sb01,32'sb0100000,32'sb01,32'sb010000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0100001,32'sb0100010,32'sb0110010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01001010,32'sb01010000,32'sb01110100}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=144) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=144) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=5,BUS_DIN_NUM=51,BUS_CTRL_NUM=122,BUS_WIDTH='{32'sb01,32'sb0100000,32'sb01,32'sb010000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0100001,32'sb0100010,32'sb0110010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01001010,32'sb01010000,32'sb01110100}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=5,BUS_DIN_NUM=51,BUS_CTRL_NUM=122,BUS_WIDTH='{32'sb01,32'sb0100000,32'sb01,32'sb010000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0100001,32'sb0100010,32'sb0110010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01001010,32'sb01010000,32'sb01110100}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=5,BUS_DIN_NUM=51,BUS_CTRL_NUM=122,BUS_WIDTH='{32'sb01,32'sb0100000,32'sb01,32'sb010000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0100001,32'sb0100010,32'sb0110010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01001010,32'sb01010000,32'sb01110100})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=144)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=144)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=5,BUS_DIN_NUM=51,BUS_CTRL_NUM=122,BUS_WIDTH='{32'sb01,32'sb0100000,32'sb01,32'sb010000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0100001,32'sb0100010,32'sb0110010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01001010,32'sb01010000,32'sb01110100})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=5,BUS_DIN_NUM=51,BUS_CTRL_NUM=122,BUS_WIDTH='{32'sb01,32'sb0100000,32'sb01,32'sb010000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0100001,32'sb0100010,32'sb0110010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01001010,32'sb01010000,32'sb01110100})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 12573/21 useful/useless nets, 10502/13 useful/useless insts
SYN-1016 : Merged 28 instances.
SYN-1032 : 12222/6 useful/useless nets, 10986/6 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 12206/16 useful/useless nets, 10974/12 useful/useless insts
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 1, 469 better
SYN-1014 : Optimize round 2
SYN-1032 : 11868/30 useful/useless nets, 10636/32 useful/useless insts
SYN-1015 : Optimize round 2, 64 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 46 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 48 instances.
SYN-2501 : Optimize round 1, 98 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1019 : Optimized 9 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 12401/2 useful/useless nets, 11174/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 51096, tnet num: 12401, tinst num: 11173, tnode num: 62048, tedge num: 82637.
TMR-2508 : Levelizing timing graph completed, there are 85 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12401 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 260 (3.35), #lev = 7 (1.70)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 260 (3.35), #lev = 7 (1.70)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 582 instances into 260 LUTs, name keeping = 73%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 436 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 140 adder to BLE ...
SYN-4008 : Packed 140 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  1.820331s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (67.8%)

RUN-1004 : used memory is 290 MB, reserved memory is 270 MB, peak memory is 408 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.908669s wall, 1.796875s user + 0.031250s system = 1.828125s CPU (62.9%)

RUN-1004 : used memory is 290 MB, reserved memory is 270 MB, peak memory is 408 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[15] will be merged to another kept net isp_din[15]
SYN-5055 WARNING: The kept net ISP/data_in[7] will be merged to another kept net isp_din[15]
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[14] will be merged to another kept net isp_din[14]
SYN-5055 WARNING: The kept net ISP/data_in[6] will be merged to another kept net isp_din[14]
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[13] will be merged to another kept net isp_din[13]
SYN-5055 WARNING: The kept net ISP/data_in[5] will be merged to another kept net isp_din[13]
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[12] will be merged to another kept net isp_din[12]
SYN-5055 WARNING: The kept net ISP/data_in[4] will be merged to another kept net isp_din[12]
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[11] will be merged to another kept net isp_din[11]
SYN-5055 WARNING: The kept net ISP/data_in[3] will be merged to another kept net isp_din[11]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 11480/97 useful/useless nets, 10316/30 useful/useless insts
SYN-4016 : Net config_inst_syn_10 driven by BUFG (306 clock/control pins, 0 other pins).
SYN-4027 : Net fifo/clkr is clkc0 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net fifo/clkr as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 10316 instances
RUN-0007 : 6177 luts, 3210 seqs, 520 mslices, 270 lslices, 101 pads, 30 brams, 3 dsps
RUN-1001 : There are total 11480 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 6744 nets have 2 pins
RUN-1001 : 3437 nets have [3 - 5] pins
RUN-1001 : 771 nets have [6 - 10] pins
RUN-1001 : 302 nets have [11 - 20] pins
RUN-1001 : 203 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     228     
RUN-1001 :   No   |  No   |  Yes  |    1402     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     809     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    7    |  50   |     15     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 72
PHY-3001 : Initial placement ...
PHY-3001 : design contains 10314 instances, 6177 luts, 3210 seqs, 790 slices, 147 macros(790 instances: 520 mslices 270 lslices)
PHY-0007 : Cell area utilization is 39%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 48744, tnet num: 11478, tinst num: 10314, tnode num: 59251, tedge num: 79515.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11478 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.998808s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (76.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.64722e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 10314.
PHY-3001 : Level 1 #clusters 1394.
PHY-3001 : End clustering;  0.082204s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (76.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 39%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 846972, overlap = 304.781
PHY-3002 : Step(2): len = 763341, overlap = 311.156
PHY-3002 : Step(3): len = 574723, overlap = 417.5
PHY-3002 : Step(4): len = 503731, overlap = 449
PHY-3002 : Step(5): len = 411401, overlap = 529.219
PHY-3002 : Step(6): len = 360049, overlap = 565.969
PHY-3002 : Step(7): len = 297903, overlap = 650.094
PHY-3002 : Step(8): len = 260735, overlap = 702.281
PHY-3002 : Step(9): len = 234081, overlap = 711.25
PHY-3002 : Step(10): len = 210525, overlap = 725.156
PHY-3002 : Step(11): len = 194943, overlap = 754.438
PHY-3002 : Step(12): len = 179516, overlap = 776.125
PHY-3002 : Step(13): len = 166377, overlap = 821.312
PHY-3002 : Step(14): len = 152166, overlap = 861.969
PHY-3002 : Step(15): len = 137430, overlap = 889.5
PHY-3002 : Step(16): len = 128512, overlap = 893.094
PHY-3002 : Step(17): len = 114640, overlap = 894.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.77218e-06
PHY-3002 : Step(18): len = 129873, overlap = 861.875
PHY-3002 : Step(19): len = 165495, overlap = 813.719
PHY-3002 : Step(20): len = 180312, overlap = 718.406
PHY-3002 : Step(21): len = 192974, overlap = 666.344
PHY-3002 : Step(22): len = 192502, overlap = 644.031
PHY-3002 : Step(23): len = 187138, overlap = 610.969
PHY-3002 : Step(24): len = 181371, overlap = 608.031
PHY-3002 : Step(25): len = 177687, overlap = 637.531
PHY-3002 : Step(26): len = 174051, overlap = 664.844
PHY-3002 : Step(27): len = 172640, overlap = 661.406
PHY-3002 : Step(28): len = 170209, overlap = 668.531
PHY-3002 : Step(29): len = 166335, overlap = 676.25
PHY-3002 : Step(30): len = 164932, overlap = 674.5
PHY-3002 : Step(31): len = 163880, overlap = 672.906
PHY-3002 : Step(32): len = 162918, overlap = 673.656
PHY-3002 : Step(33): len = 161471, overlap = 670.844
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.54435e-06
PHY-3002 : Step(34): len = 169465, overlap = 679.344
PHY-3002 : Step(35): len = 184285, overlap = 643.469
PHY-3002 : Step(36): len = 190020, overlap = 643.812
PHY-3002 : Step(37): len = 193426, overlap = 629.438
PHY-3002 : Step(38): len = 194444, overlap = 637.812
PHY-3002 : Step(39): len = 194914, overlap = 634.25
PHY-3002 : Step(40): len = 193263, overlap = 636.781
PHY-3002 : Step(41): len = 193063, overlap = 625.812
PHY-3002 : Step(42): len = 192232, overlap = 616.375
PHY-3002 : Step(43): len = 191083, overlap = 615.375
PHY-3002 : Step(44): len = 189182, overlap = 622.875
PHY-3002 : Step(45): len = 188082, overlap = 622.406
PHY-3002 : Step(46): len = 187129, overlap = 614.312
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.0887e-06
PHY-3002 : Step(47): len = 196379, overlap = 579.656
PHY-3002 : Step(48): len = 211483, overlap = 553.812
PHY-3002 : Step(49): len = 219505, overlap = 534.625
PHY-3002 : Step(50): len = 223741, overlap = 524.062
PHY-3002 : Step(51): len = 225024, overlap = 518.906
PHY-3002 : Step(52): len = 224129, overlap = 512.375
PHY-3002 : Step(53): len = 222540, overlap = 510.094
PHY-3002 : Step(54): len = 221718, overlap = 528.531
PHY-3002 : Step(55): len = 220215, overlap = 531.344
PHY-3002 : Step(56): len = 219681, overlap = 528.938
PHY-3002 : Step(57): len = 220632, overlap = 534.531
PHY-3002 : Step(58): len = 222121, overlap = 538.531
PHY-3002 : Step(59): len = 222305, overlap = 537.875
PHY-3002 : Step(60): len = 221751, overlap = 523.281
PHY-3002 : Step(61): len = 221226, overlap = 524.125
PHY-3002 : Step(62): len = 220458, overlap = 503.531
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.41774e-05
PHY-3002 : Step(63): len = 232081, overlap = 464.344
PHY-3002 : Step(64): len = 251477, overlap = 416.656
PHY-3002 : Step(65): len = 261672, overlap = 409.188
PHY-3002 : Step(66): len = 265036, overlap = 403.062
PHY-3002 : Step(67): len = 264817, overlap = 372.438
PHY-3002 : Step(68): len = 263932, overlap = 359.25
PHY-3002 : Step(69): len = 263212, overlap = 357.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.83548e-05
PHY-3002 : Step(70): len = 277623, overlap = 327.281
PHY-3002 : Step(71): len = 294782, overlap = 296.938
PHY-3002 : Step(72): len = 306464, overlap = 250.188
PHY-3002 : Step(73): len = 311526, overlap = 221.906
PHY-3002 : Step(74): len = 313479, overlap = 223.938
PHY-3002 : Step(75): len = 314601, overlap = 219
PHY-3002 : Step(76): len = 314510, overlap = 226.125
PHY-3002 : Step(77): len = 313827, overlap = 232.281
PHY-3002 : Step(78): len = 312865, overlap = 232.656
PHY-3002 : Step(79): len = 312475, overlap = 244.344
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.67096e-05
PHY-3002 : Step(80): len = 327657, overlap = 235.844
PHY-3002 : Step(81): len = 340489, overlap = 209.156
PHY-3002 : Step(82): len = 344288, overlap = 184.125
PHY-3002 : Step(83): len = 346828, overlap = 176.062
PHY-3002 : Step(84): len = 350750, overlap = 172.125
PHY-3002 : Step(85): len = 352734, overlap = 165.656
PHY-3002 : Step(86): len = 351233, overlap = 160.562
PHY-3002 : Step(87): len = 350932, overlap = 159.281
PHY-3002 : Step(88): len = 351814, overlap = 155.438
PHY-3002 : Step(89): len = 352418, overlap = 160.562
PHY-3002 : Step(90): len = 350552, overlap = 165.781
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000113419
PHY-3002 : Step(91): len = 362015, overlap = 152.875
PHY-3002 : Step(92): len = 373444, overlap = 150.062
PHY-3002 : Step(93): len = 377842, overlap = 136.625
PHY-3002 : Step(94): len = 381118, overlap = 138.031
PHY-3002 : Step(95): len = 385618, overlap = 131.406
PHY-3002 : Step(96): len = 388018, overlap = 134.219
PHY-3002 : Step(97): len = 385753, overlap = 132.625
PHY-3002 : Step(98): len = 385860, overlap = 136.75
PHY-3002 : Step(99): len = 387383, overlap = 134.375
PHY-3002 : Step(100): len = 388249, overlap = 134.062
PHY-3002 : Step(101): len = 385729, overlap = 133.156
PHY-3002 : Step(102): len = 385074, overlap = 133.312
PHY-3002 : Step(103): len = 386979, overlap = 129.062
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000226839
PHY-3002 : Step(104): len = 396408, overlap = 119.938
PHY-3002 : Step(105): len = 403819, overlap = 121.719
PHY-3002 : Step(106): len = 405531, overlap = 120.219
PHY-3002 : Step(107): len = 407391, overlap = 127.719
PHY-3002 : Step(108): len = 410821, overlap = 109.375
PHY-3002 : Step(109): len = 413342, overlap = 107.469
PHY-3002 : Step(110): len = 412347, overlap = 106.25
PHY-3002 : Step(111): len = 412058, overlap = 107.75
PHY-3002 : Step(112): len = 413304, overlap = 107.812
PHY-3002 : Step(113): len = 414269, overlap = 118.812
PHY-3002 : Step(114): len = 413533, overlap = 119.906
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000439331
PHY-3002 : Step(115): len = 419242, overlap = 118.594
PHY-3002 : Step(116): len = 423744, overlap = 117.125
PHY-3002 : Step(117): len = 424288, overlap = 113
PHY-3002 : Step(118): len = 425905, overlap = 101.969
PHY-3002 : Step(119): len = 429469, overlap = 88.4375
PHY-3002 : Step(120): len = 432526, overlap = 101.156
PHY-3002 : Step(121): len = 431065, overlap = 103.062
PHY-3002 : Step(122): len = 431134, overlap = 96.0938
PHY-3002 : Step(123): len = 432859, overlap = 92.6875
PHY-3002 : Step(124): len = 433441, overlap = 97.6875
PHY-3002 : Step(125): len = 432141, overlap = 98.875
PHY-3002 : Step(126): len = 431924, overlap = 102.469
PHY-3002 : Step(127): len = 433035, overlap = 101.031
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000873877
PHY-3002 : Step(128): len = 437408, overlap = 98.4062
PHY-3002 : Step(129): len = 441874, overlap = 101.375
PHY-3002 : Step(130): len = 443494, overlap = 103.844
PHY-3002 : Step(131): len = 445703, overlap = 105.219
PHY-3002 : Step(132): len = 447520, overlap = 104.969
PHY-3002 : Step(133): len = 449761, overlap = 108.875
PHY-3002 : Step(134): len = 451241, overlap = 106.875
PHY-3002 : Step(135): len = 452062, overlap = 102.094
PHY-3002 : Step(136): len = 453053, overlap = 102.781
PHY-3002 : Step(137): len = 453841, overlap = 99.625
PHY-3002 : Step(138): len = 454742, overlap = 98.6562
PHY-3002 : Step(139): len = 455524, overlap = 96.0625
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0015938
PHY-3002 : Step(140): len = 457519, overlap = 101.125
PHY-3002 : Step(141): len = 460257, overlap = 96
PHY-3002 : Step(142): len = 461788, overlap = 90.0312
PHY-3002 : Step(143): len = 463615, overlap = 79.4375
PHY-3002 : Step(144): len = 465751, overlap = 82.0625
PHY-3002 : Step(145): len = 467156, overlap = 86.5625
PHY-3002 : Step(146): len = 467986, overlap = 81.0625
PHY-3002 : Step(147): len = 468564, overlap = 72.3438
PHY-3002 : Step(148): len = 469601, overlap = 74.5625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017545s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (89.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11480.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 598480, over cnt = 1356(3%), over = 7705, worst = 28
PHY-1001 : End global iterations;  0.324970s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (33.7%)

PHY-1001 : Congestion index: top1 = 82.78, top5 = 62.90, top10 = 53.21, top15 = 47.01.
PHY-3001 : End congestion estimation;  0.440304s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (49.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11478 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.381814s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (77.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000164323
PHY-3002 : Step(149): len = 507053, overlap = 49.5
PHY-3002 : Step(150): len = 507660, overlap = 46.4375
PHY-3002 : Step(151): len = 505085, overlap = 44.9062
PHY-3002 : Step(152): len = 502964, overlap = 41.3438
PHY-3002 : Step(153): len = 503393, overlap = 43.5625
PHY-3002 : Step(154): len = 503475, overlap = 37.5625
PHY-3002 : Step(155): len = 501474, overlap = 35.3438
PHY-3002 : Step(156): len = 500005, overlap = 34.4688
PHY-3002 : Step(157): len = 499246, overlap = 32.9062
PHY-3002 : Step(158): len = 496347, overlap = 31.625
PHY-3002 : Step(159): len = 492933, overlap = 31.8125
PHY-3002 : Step(160): len = 489911, overlap = 32.4688
PHY-3002 : Step(161): len = 487789, overlap = 31.7188
PHY-3002 : Step(162): len = 486036, overlap = 31.7812
PHY-3002 : Step(163): len = 484779, overlap = 30.5625
PHY-3002 : Step(164): len = 484426, overlap = 31.0625
PHY-3002 : Step(165): len = 482672, overlap = 32.375
PHY-3002 : Step(166): len = 480942, overlap = 31.3125
PHY-3002 : Step(167): len = 479305, overlap = 32.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000328646
PHY-3002 : Step(168): len = 482362, overlap = 33.4688
PHY-3002 : Step(169): len = 487028, overlap = 32.0312
PHY-3002 : Step(170): len = 487848, overlap = 32.6875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000657291
PHY-3002 : Step(171): len = 492398, overlap = 34.5
PHY-3002 : Step(172): len = 506480, overlap = 34.4375
PHY-3002 : Step(173): len = 510775, overlap = 34.875
PHY-3002 : Step(174): len = 512465, overlap = 31.625
PHY-3002 : Step(175): len = 514693, overlap = 28
PHY-3002 : Step(176): len = 516253, overlap = 23.9062
PHY-3002 : Step(177): len = 515560, overlap = 21
PHY-3002 : Step(178): len = 515364, overlap = 14.5938
PHY-3002 : Step(179): len = 515894, overlap = 12.5312
PHY-3002 : Step(180): len = 514601, overlap = 9.5
PHY-3002 : Step(181): len = 512568, overlap = 7.9375
PHY-3002 : Step(182): len = 511559, overlap = 6.75
PHY-3002 : Step(183): len = 511824, overlap = 6.9375
PHY-3002 : Step(184): len = 511153, overlap = 7.09375
PHY-3002 : Step(185): len = 510474, overlap = 6.84375
PHY-3002 : Step(186): len = 510466, overlap = 6.53125
PHY-3002 : Step(187): len = 511583, overlap = 7.1875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00131458
PHY-3002 : Step(188): len = 512598, overlap = 6.21875
PHY-3002 : Step(189): len = 513758, overlap = 6.71875
PHY-3002 : Step(190): len = 516013, overlap = 6.78125
PHY-3002 : Step(191): len = 519461, overlap = 7.3125
PHY-3002 : Step(192): len = 523403, overlap = 7.78125
PHY-3002 : Step(193): len = 526687, overlap = 6.34375
PHY-3002 : Step(194): len = 527289, overlap = 6.09375
PHY-3002 : Step(195): len = 527806, overlap = 5.84375
PHY-3002 : Step(196): len = 528244, overlap = 3.4375
PHY-3002 : Step(197): len = 527953, overlap = 4.0625
PHY-3002 : Step(198): len = 527438, overlap = 4.375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00259622
PHY-3002 : Step(199): len = 528006, overlap = 4.375
PHY-3002 : Step(200): len = 530072, overlap = 4.625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 70/11480.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 615880, over cnt = 1860(5%), over = 7741, worst = 41
PHY-1001 : End global iterations;  0.408160s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (72.7%)

PHY-1001 : Congestion index: top1 = 72.93, top5 = 58.05, top10 = 50.31, top15 = 45.53.
PHY-3001 : End congestion estimation;  0.538843s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (69.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11478 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.408149s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (84.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00020767
PHY-3002 : Step(201): len = 531583, overlap = 87.7812
PHY-3002 : Step(202): len = 528761, overlap = 78.0312
PHY-3002 : Step(203): len = 523766, overlap = 73.4375
PHY-3002 : Step(204): len = 518350, overlap = 60.0625
PHY-3002 : Step(205): len = 513293, overlap = 55.875
PHY-3002 : Step(206): len = 509380, overlap = 55.0312
PHY-3002 : Step(207): len = 505465, overlap = 59.0938
PHY-3002 : Step(208): len = 502298, overlap = 62.1562
PHY-3002 : Step(209): len = 498915, overlap = 63.375
PHY-3002 : Step(210): len = 495531, overlap = 62.0938
PHY-3002 : Step(211): len = 491899, overlap = 60.0625
PHY-3002 : Step(212): len = 488420, overlap = 66.3125
PHY-3002 : Step(213): len = 485013, overlap = 67.3125
PHY-3002 : Step(214): len = 482339, overlap = 60.4688
PHY-3002 : Step(215): len = 479827, overlap = 54
PHY-3002 : Step(216): len = 478370, overlap = 57.7812
PHY-3002 : Step(217): len = 475967, overlap = 57.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000415341
PHY-3002 : Step(218): len = 478366, overlap = 54.9375
PHY-3002 : Step(219): len = 482657, overlap = 53.0312
PHY-3002 : Step(220): len = 482605, overlap = 50.5
PHY-3002 : Step(221): len = 482864, overlap = 49.4688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000830681
PHY-3002 : Step(222): len = 485522, overlap = 46.8438
PHY-3002 : Step(223): len = 490865, overlap = 44.0625
PHY-3002 : Step(224): len = 495265, overlap = 39.6562
PHY-3002 : Step(225): len = 500215, overlap = 36.0625
PHY-3002 : Step(226): len = 502351, overlap = 35.625
PHY-3002 : Step(227): len = 502620, overlap = 35.9688
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 48744, tnet num: 11478, tinst num: 10314, tnode num: 59251, tedge num: 79515.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 281.47 peak overflow 3.19
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 154/11480.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 605984, over cnt = 1937(5%), over = 6690, worst = 28
PHY-1001 : End global iterations;  0.473648s wall, 0.375000s user + 0.031250s system = 0.406250s CPU (85.8%)

PHY-1001 : Congestion index: top1 = 60.75, top5 = 50.12, top10 = 44.58, top15 = 41.25.
PHY-1001 : End incremental global routing;  0.607552s wall, 0.484375s user + 0.031250s system = 0.515625s CPU (84.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11478 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.408808s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (84.1%)

OPT-1001 : 5 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 10205 has valid locations, 46 needs to be replaced
PHY-3001 : design contains 10355 instances, 6177 luts, 3251 seqs, 790 slices, 147 macros(790 instances: 520 mslices 270 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 505981
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9778/11521.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 608912, over cnt = 1950(5%), over = 6702, worst = 28
PHY-1001 : End global iterations;  0.075215s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (41.5%)

PHY-1001 : Congestion index: top1 = 60.58, top5 = 50.13, top10 = 44.61, top15 = 41.31.
PHY-3001 : End congestion estimation;  0.218525s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (78.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 48908, tnet num: 11519, tinst num: 10355, tnode num: 59538, tedge num: 79761.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11519 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.200516s wall, 1.046875s user + 0.000000s system = 1.046875s CPU (87.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(228): len = 505643, overlap = 0
PHY-3002 : Step(229): len = 505559, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9788/11521.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 608392, over cnt = 1960(5%), over = 6730, worst = 28
PHY-1001 : End global iterations;  0.066290s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (94.3%)

PHY-1001 : Congestion index: top1 = 60.67, top5 = 50.18, top10 = 44.65, top15 = 41.33.
PHY-3001 : End congestion estimation;  0.214254s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (94.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11519 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.435113s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (89.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000685981
PHY-3002 : Step(230): len = 505557, overlap = 35.9688
PHY-3002 : Step(231): len = 505638, overlap = 36.0938
PHY-3001 : Final: Len = 505638, Over = 36.0938
PHY-3001 : End incremental placement;  2.324389s wall, 1.968750s user + 0.015625s system = 1.984375s CPU (85.4%)

OPT-1001 : Total overflow 282.09 peak overflow 3.19
OPT-1001 : End high-fanout net optimization;  3.577024s wall, 3.015625s user + 0.046875s system = 3.062500s CPU (85.6%)

OPT-1001 : Current memory(MB): used = 519, reserve = 501, peak = 523.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9793/11521.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 608664, over cnt = 1945(5%), over = 6652, worst = 28
PHY-1002 : len = 639096, over cnt = 1242(3%), over = 3261, worst = 28
PHY-1002 : len = 659384, over cnt = 497(1%), over = 1159, worst = 28
PHY-1002 : len = 663744, over cnt = 310(0%), over = 624, worst = 13
PHY-1002 : len = 669792, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.639914s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (92.8%)

PHY-1001 : Congestion index: top1 = 50.99, top5 = 44.73, top10 = 41.13, top15 = 38.71.
OPT-1001 : End congestion update;  0.794163s wall, 0.718750s user + 0.015625s system = 0.734375s CPU (92.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11519 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.341910s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (77.7%)

OPT-0007 : Start: WNS -3761 TNS -35171 NUM_FEPS 26
OPT-0007 : Iter 1: improved WNS -3761 TNS -34845 NUM_FEPS 24 with 11 cells processed and 100 slack improved
OPT-0007 : Iter 2: improved WNS -3761 TNS -34845 NUM_FEPS 24 with 2 cells processed and 0 slack improved
OPT-1001 : End global optimization;  1.153392s wall, 0.984375s user + 0.015625s system = 1.000000s CPU (86.7%)

OPT-1001 : Current memory(MB): used = 519, reserve = 501, peak = 523.
OPT-1001 : End physical optimization;  5.739127s wall, 4.796875s user + 0.062500s system = 4.859375s CPU (84.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6177 LUT to BLE ...
SYN-4008 : Packed 6177 LUT and 1158 SEQ to BLE.
SYN-4003 : Packing 2093 remaining SEQ's ...
SYN-4005 : Packed 1521 SEQ with LUT/SLICE
SYN-4006 : 3653 single LUT's are left
SYN-4006 : 572 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6749/7986 primitive instances ...
PHY-3001 : End packing;  0.468459s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (76.7%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4698 instances
RUN-1001 : 2280 mslices, 2279 lslices, 101 pads, 30 brams, 3 dsps
RUN-1001 : There are total 10567 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 5507 nets have 2 pins
RUN-1001 : 3625 nets have [3 - 5] pins
RUN-1001 : 849 nets have [6 - 10] pins
RUN-1001 : 330 nets have [11 - 20] pins
RUN-1001 : 240 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-3001 : design contains 4696 instances, 4559 slices, 147 macros(790 instances: 520 mslices 270 lslices)
PHY-3001 : Cell area utilization is 53%
PHY-3001 : After packing: Len = 522548, Over = 103.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 53%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5428/10567.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 662872, over cnt = 1104(3%), over = 1772, worst = 8
PHY-1002 : len = 667928, over cnt = 629(1%), over = 881, worst = 8
PHY-1002 : len = 675840, over cnt = 111(0%), over = 127, worst = 4
PHY-1002 : len = 677048, over cnt = 28(0%), over = 30, worst = 3
PHY-1002 : len = 677528, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.799656s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (78.2%)

PHY-1001 : Congestion index: top1 = 53.10, top5 = 45.95, top10 = 41.76, top15 = 39.07.
PHY-3001 : End congestion estimation;  1.011527s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (77.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 46287, tnet num: 10565, tinst num: 4696, tnode num: 54728, tedge num: 78046.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.339087s wall, 1.046875s user + 0.000000s system = 1.046875s CPU (78.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.14407e-05
PHY-3002 : Step(232): len = 513359, overlap = 99.5
PHY-3002 : Step(233): len = 507289, overlap = 105.5
PHY-3002 : Step(234): len = 503497, overlap = 106.75
PHY-3002 : Step(235): len = 500652, overlap = 113.5
PHY-3002 : Step(236): len = 498762, overlap = 117.25
PHY-3002 : Step(237): len = 497817, overlap = 119.75
PHY-3002 : Step(238): len = 497094, overlap = 123.25
PHY-3002 : Step(239): len = 496461, overlap = 122
PHY-3002 : Step(240): len = 495914, overlap = 120
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000142881
PHY-3002 : Step(241): len = 503406, overlap = 104.75
PHY-3002 : Step(242): len = 508636, overlap = 94.25
PHY-3002 : Step(243): len = 508434, overlap = 93.5
PHY-3002 : Step(244): len = 508792, overlap = 91.25
PHY-3002 : Step(245): len = 508895, overlap = 93
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000279732
PHY-3002 : Step(246): len = 515744, overlap = 86.5
PHY-3002 : Step(247): len = 521984, overlap = 79.25
PHY-3002 : Step(248): len = 527854, overlap = 79.5
PHY-3002 : Step(249): len = 526305, overlap = 80.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.884990s wall, 0.109375s user + 0.296875s system = 0.406250s CPU (45.9%)

PHY-3001 : Trial Legalized: Len = 567486
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 53%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 520/10567.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 681640, over cnt = 1548(4%), over = 2496, worst = 9
PHY-1002 : len = 691568, over cnt = 814(2%), over = 1149, worst = 6
PHY-1002 : len = 701872, over cnt = 220(0%), over = 288, worst = 4
PHY-1002 : len = 705424, over cnt = 8(0%), over = 10, worst = 2
PHY-1002 : len = 705648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.036358s wall, 0.781250s user + 0.015625s system = 0.796875s CPU (76.9%)

PHY-1001 : Congestion index: top1 = 52.50, top5 = 46.33, top10 = 42.86, top15 = 40.52.
PHY-3001 : End congestion estimation;  1.262883s wall, 0.984375s user + 0.015625s system = 1.000000s CPU (79.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.436503s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (78.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00018698
PHY-3002 : Step(250): len = 551041, overlap = 15.5
PHY-3002 : Step(251): len = 542933, overlap = 23.5
PHY-3002 : Step(252): len = 536048, overlap = 31.75
PHY-3002 : Step(253): len = 531083, overlap = 37.75
PHY-3002 : Step(254): len = 528555, overlap = 42.5
PHY-3002 : Step(255): len = 527761, overlap = 46.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00037396
PHY-3002 : Step(256): len = 533862, overlap = 38
PHY-3002 : Step(257): len = 537792, overlap = 34.25
PHY-3002 : Step(258): len = 540610, overlap = 33
PHY-3002 : Step(259): len = 541591, overlap = 34.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00074792
PHY-3002 : Step(260): len = 545767, overlap = 33.5
PHY-3002 : Step(261): len = 550389, overlap = 30.25
PHY-3002 : Step(262): len = 555322, overlap = 31.25
PHY-3002 : Step(263): len = 554651, overlap = 31.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010096s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 565334, Over = 0
PHY-3001 : Spreading special nets. 38 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.029988s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 52 instances has been re-located, deltaX = 9, deltaY = 29, maxDist = 1.
PHY-3001 : Final: Len = 566172, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 46287, tnet num: 10565, tinst num: 4696, tnode num: 54728, tedge num: 78046.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.012111s wall, 0.875000s user + 0.015625s system = 0.890625s CPU (88.0%)

RUN-1004 : used memory is 489 MB, reserved memory is 480 MB, peak memory is 540 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2487/10567.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 688616, over cnt = 1416(4%), over = 2227, worst = 9
PHY-1002 : len = 696560, over cnt = 752(2%), over = 1046, worst = 7
PHY-1002 : len = 705392, over cnt = 272(0%), over = 371, worst = 4
PHY-1002 : len = 707608, over cnt = 142(0%), over = 181, worst = 4
PHY-1002 : len = 709456, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.986012s wall, 0.734375s user + 0.015625s system = 0.750000s CPU (76.1%)

PHY-1001 : Congestion index: top1 = 49.81, top5 = 43.87, top10 = 40.68, top15 = 38.53.
PHY-1001 : End incremental global routing;  1.200500s wall, 0.921875s user + 0.015625s system = 0.937500s CPU (78.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.431375s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (83.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.887932s wall, 1.500000s user + 0.015625s system = 1.515625s CPU (80.3%)

OPT-1001 : Current memory(MB): used = 526, reserve = 512, peak = 540.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9710/10567.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 709456, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.082159s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (95.1%)

PHY-1001 : Congestion index: top1 = 49.81, top5 = 43.87, top10 = 40.68, top15 = 38.53.
OPT-1001 : End congestion update;  0.282770s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (93.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.346861s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (81.1%)

OPT-0007 : Start: WNS -3855 TNS -33667 NUM_FEPS 20
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4592 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4696 instances, 4559 slices, 147 macros(790 instances: 520 mslices 270 lslices)
PHY-3001 : Cell area utilization is 53%
PHY-3001 : Initial: Len = 577772, Over = 0
PHY-3001 : Spreading special nets. 14 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.027643s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (56.5%)

PHY-3001 : 20 instances has been re-located, deltaX = 5, deltaY = 13, maxDist = 1.
PHY-3001 : Final: Len = 577730, Over = 0
PHY-3001 : End incremental legalization;  0.212015s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (73.7%)

OPT-0007 : Iter 1: improved WNS -3655 TNS -22283 NUM_FEPS 16 with 69 cells processed and 19065 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4592 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4696 instances, 4559 slices, 147 macros(790 instances: 520 mslices 270 lslices)
PHY-3001 : Cell area utilization is 53%
PHY-3001 : Initial: Len = 582056, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.033326s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (46.9%)

PHY-3001 : 4 instances has been re-located, deltaX = 2, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 581994, Over = 0
PHY-3001 : End incremental legalization;  0.206477s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (83.2%)

OPT-0007 : Iter 2: improved WNS -3655 TNS -20400 NUM_FEPS 16 with 25 cells processed and 4240 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4592 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4696 instances, 4559 slices, 147 macros(790 instances: 520 mslices 270 lslices)
PHY-3001 : Cell area utilization is 53%
PHY-3001 : Initial: Len = 583874, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.028441s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (164.8%)

PHY-3001 : 1 instances has been re-located, deltaX = 0, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 583890, Over = 0
PHY-3001 : End incremental legalization;  0.212080s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (95.8%)

OPT-0007 : Iter 3: improved WNS -3655 TNS -19539 NUM_FEPS 16 with 21 cells processed and 2523 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4592 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4696 instances, 4559 slices, 147 macros(790 instances: 520 mslices 270 lslices)
PHY-3001 : Cell area utilization is 53%
PHY-3001 : Initial: Len = 585306, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.027388s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (171.1%)

PHY-3001 : 1 instances has been re-located, deltaX = 0, deltaY = 0, maxDist = 0.
PHY-3001 : Final: Len = 585310, Over = 0
PHY-3001 : End incremental legalization;  0.209266s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (89.6%)

OPT-0007 : Iter 4: improved WNS -3655 TNS -18989 NUM_FEPS 16 with 14 cells processed and 1868 slack improved
OPT-1001 : End path based optimization;  1.861075s wall, 1.578125s user + 0.031250s system = 1.609375s CPU (86.5%)

OPT-1001 : Current memory(MB): used = 545, reserve = 529, peak = 547.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.354327s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (66.1%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9314/10567.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 729392, over cnt = 142(0%), over = 167, worst = 3
PHY-1002 : len = 729680, over cnt = 72(0%), over = 79, worst = 2
PHY-1002 : len = 730336, over cnt = 16(0%), over = 16, worst = 1
PHY-1002 : len = 730440, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 730512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.558335s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (39.2%)

PHY-1001 : Congestion index: top1 = 50.28, top5 = 44.16, top10 = 40.96, top15 = 38.80.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.360389s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (34.7%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -3655 TNS -19039 NUM_FEPS 16
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 49.862069
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -3655ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 10567 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 10567 nets
OPT-1001 : End physical optimization;  6.428432s wall, 4.765625s user + 0.062500s system = 4.828125s CPU (75.1%)

RUN-1003 : finish command "place" in  27.314175s wall, 17.515625s user + 1.421875s system = 18.937500s CPU (69.3%)

RUN-1004 : used memory is 480 MB, reserved memory is 459 MB, peak memory is 547 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.131048s wall, 1.171875s user + 0.031250s system = 1.203125s CPU (106.4%)

RUN-1004 : used memory is 480 MB, reserved memory is 460 MB, peak memory is 547 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4698 instances
RUN-1001 : 2280 mslices, 2279 lslices, 101 pads, 30 brams, 3 dsps
RUN-1001 : There are total 10567 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 5507 nets have 2 pins
RUN-1001 : 3625 nets have [3 - 5] pins
RUN-1001 : 849 nets have [6 - 10] pins
RUN-1001 : 330 nets have [11 - 20] pins
RUN-1001 : 240 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 46287, tnet num: 10565, tinst num: 4696, tnode num: 54728, tedge num: 78046.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2280 mslices, 2279 lslices, 101 pads, 30 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 696688, over cnt = 1451(4%), over = 2388, worst = 9
PHY-1002 : len = 706960, over cnt = 763(2%), over = 1087, worst = 7
PHY-1002 : len = 716424, over cnt = 206(0%), over = 281, worst = 7
PHY-1002 : len = 719904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.809636s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (52.1%)

PHY-1001 : Congestion index: top1 = 50.22, top5 = 43.62, top10 = 40.60, top15 = 38.52.
PHY-1001 : End global routing;  1.001921s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (54.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 550, reserve = 534, peak = 550.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[0] is skipped due to 0 input or output
PHY-1001 : net fifo/clkr will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 798, reserve = 784, peak = 798.
PHY-1001 : End build detailed router design. 2.851283s wall, 1.421875s user + 0.078125s system = 1.500000s CPU (52.6%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 134280, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.912769s wall, 0.750000s user + 0.031250s system = 0.781250s CPU (40.8%)

PHY-1001 : Current memory(MB): used = 834, reserve = 821, peak = 834.
PHY-1001 : End phase 1; 1.918323s wall, 0.750000s user + 0.031250s system = 0.781250s CPU (40.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.90499e+06, over cnt = 762(0%), over = 767, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 839, reserve = 825, peak = 839.
PHY-1001 : End initial routed; 27.974760s wall, 13.937500s user + 0.125000s system = 14.062500s CPU (50.3%)

PHY-1001 : Update timing.....
PHY-1001 : 213/9868(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.670   |  -108.647  |  90   
RUN-1001 :   Hold   |  -1.558   |  -75.145   |  65   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.650681s wall, 1.078125s user + 0.000000s system = 1.078125s CPU (65.3%)

PHY-1001 : Current memory(MB): used = 845, reserve = 832, peak = 845.
PHY-1001 : End phase 2; 29.625508s wall, 15.015625s user + 0.125000s system = 15.140625s CPU (51.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 15 pins with SWNS -3.670ns STNS -104.388ns FEP 87.
PHY-1001 : End OPT Iter 1; 0.127683s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (110.1%)

PHY-1022 : len = 1.90512e+06, over cnt = 774(0%), over = 779, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.256387s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (85.3%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.88066e+06, over cnt = 241(0%), over = 242, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 0.973448s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (73.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.87735e+06, over cnt = 72(0%), over = 72, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.366925s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (46.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.87686e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.264634s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (53.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.87681e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.111009s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (70.4%)

PHY-1001 : Update timing.....
PHY-1001 : 198/9868(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.670   |  -104.388  |  87   
RUN-1001 :   Hold   |  -1.558   |  -75.145   |  65   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.644462s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (46.6%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 230 feed throughs used by 143 nets
PHY-1001 : End commit to database; 1.268608s wall, 0.718750s user + 0.046875s system = 0.765625s CPU (60.4%)

PHY-1001 : Current memory(MB): used = 915, reserve = 905, peak = 915.
PHY-1001 : End phase 3; 5.075455s wall, 2.906250s user + 0.046875s system = 2.953125s CPU (58.2%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 17 pins with SWNS -3.558ns STNS -99.995ns FEP 87.
PHY-1001 : End OPT Iter 1; 0.172618s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (27.2%)

PHY-1022 : len = 1.87679e+06, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.292092s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (37.4%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-3.558ns, -99.995ns, 87}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.8767e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.093057s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (84.0%)

PHY-1001 : Update timing.....
PHY-1001 : 200/9868(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.558   |  -107.365  |  87   
RUN-1001 :   Hold   |  -1.558   |  -75.145   |  65   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.633836s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (45.9%)

PHY-1001 : Current memory(MB): used = 921, reserve = 911, peak = 921.
PHY-1001 : End phase 4; 2.045007s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (46.6%)

PHY-1003 : Routed, final wirelength = 1.8767e+06
PHY-1001 : Current memory(MB): used = 921, reserve = 911, peak = 921.
PHY-1001 : End export database. 0.029392s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (106.3%)

PHY-1001 : End detail routing;  41.777667s wall, 21.250000s user + 0.281250s system = 21.531250s CPU (51.5%)

RUN-1003 : finish command "route" in  44.187147s wall, 22.500000s user + 0.281250s system = 22.781250s CPU (51.6%)

RUN-1004 : used memory is 869 MB, reserved memory is 858 MB, peak memory is 921 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        46
  #input                    8
  #output                  36
  #inout                    2

Utilization Statistics
#lut                     8176   out of  19600   41.71%
#reg                     3376   out of  19600   17.22%
#le                      8741
  #lut only              5365   out of   8741   61.38%
  #reg only               565   out of   8741    6.46%
  #lut&reg               2811   out of   8741   32.16%
#dsp                        3   out of     29   10.34%
#bram                      22   out of     64   34.38%
  #bram9k                  22
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       46   out of    188   24.47%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1628
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    255
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    203
#4        config_inst_syn_9                        GCLK               config             config_inst.jtck               187
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 79
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    55
#7        fifo/clkr                                GCLK               pll                clk_gen_inst/pll_inst.clkc0    42


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS25          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sd_en          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                        |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                  |8741   |7386    |790     |3392    |30      |3       |
|  ISP                               |AHBISP                                        |1223   |615     |329     |709     |8       |0       |
|    u_5X5Window                     |slidingWindow_5X5                             |559    |252     |145     |315     |8       |0       |
|      u_fifo_1                      |fifo_buf                                      |74     |34      |18      |45      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |8      |8       |0       |8       |2       |0       |
|      u_fifo_2                      |fifo_buf                                      |67     |26      |18      |41      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |10     |8       |0       |10      |2       |0       |
|      u_fifo_3                      |fifo_buf                                      |63     |22      |18      |37      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |4      |4       |0       |4       |2       |0       |
|      u_fifo_4                      |fifo_buf                                      |65     |26      |18      |39      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |6      |6       |0       |6       |2       |0       |
|    u_bypass                        |bypass                                        |113    |73      |40      |36      |0       |0       |
|    u_demosaic                      |demosaic                                      |396    |152     |132     |271     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                    |105    |30      |30      |78      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                    |63     |24      |23      |41      |0       |0       |
|      u_conv_mask4                  |conv_mask4                                    |86     |36      |29      |58      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                    |87     |36      |33      |66      |0       |0       |
|    u_gamma                         |gamma                                         |34     |34      |0       |17      |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                     |11     |11      |0       |7       |0       |0       |
|      u_green_gamma_rom             |gamma_rom                                     |14     |14      |0       |6       |0       |0       |
|      u_red_gamma_rom               |gamma_rom                                     |9      |9       |0       |4       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                             |11     |9       |0       |10      |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                             |35     |35      |0       |23      |0       |0       |
|  RAM_CODE                          |Block_RAM                                     |1      |1       |0       |0       |4       |0       |
|  RAM_DATA                          |Block_RAM                                     |1      |1       |0       |0       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                      |1      |1       |0       |0       |0       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                            |4      |4       |0       |3       |0       |0       |
|  U_APB_VGA_CONTROL                 |APB_VGA_CONTROL                               |3      |3       |0       |2       |0       |0       |
|  U_sdram                           |SDRAM                                         |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                              |13     |13      |0       |11      |0       |0       |
|  clk_gen_inst                      |clk_gen                                       |0      |0       |0       |0       |0       |0       |
|  fifo                              |sd2isp_fifo                                   |139    |94      |18      |111     |2       |0       |
|    ram_inst                        |ram_infer_sd2isp_fifo                         |15     |15      |0       |15      |2       |0       |
|    rd_to_wr_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |41     |31      |0       |41      |0       |0       |
|    wr_to_rd_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |29     |24      |0       |29      |0       |0       |
|  sd_reader                         |sd_reader                                     |587    |457     |100     |263     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                    |285    |233     |34      |132     |0       |0       |
|  sdram_top_inst                    |sdram_top                                     |805    |610     |118     |403     |6       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                     |397    |253     |72      |274     |6       |0       |
|      rd_fifo_data                  |fifo_data                                     |147    |86      |18      |119     |2       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |19     |8       |0       |19      |2       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |36     |26      |0       |36      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |27     |24      |0       |25      |0       |0       |
|      wr_fifo_data                  |fifo_data                                     |165    |106     |30      |127     |4       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |29     |14      |0       |29      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |34     |27      |0       |34      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |38     |31      |0       |38      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                    |390    |339     |46      |126     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                   |57     |45      |12      |22      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                   |69     |69      |0       |12      |0       |0       |
|      sdram_init_inst               |sdram_init                                    |44     |35      |4       |27      |0       |0       |
|      sdram_read_inst               |sdram_read                                    |124    |106     |18      |35      |0       |0       |
|      sdram_write_inst              |sdram_write                                   |96     |84      |12      |30      |0       |0       |
|  u_logic                           |cortexm0ds_logic                              |5086   |5025    |51      |1385    |0       |3       |
|  vga_ctrl_inst                     |vga_ctrl                                      |153    |80      |65      |33      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                                |646    |416     |109     |402     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                       |646    |416     |109     |402     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                   |287    |193     |0       |273     |0       |0       |
|        reg_inst                    |register                                      |286    |192     |0       |272     |0       |0       |
|        tap_inst                    |tap                                           |1      |1       |0       |1       |0       |0       |
|      trigger_inst                  |trigger                                       |359    |223     |109     |129     |0       |0       |
|        bus_inst                    |bus_top                                       |145    |67      |52      |43      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                       |98     |38      |34      |30      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                       |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                       |45     |27      |18      |11      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                      |121    |92      |29      |58      |0       |0       |
+----------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5461  
    #2          2       2109  
    #3          3       905   
    #4          4       611   
    #5        5-10      909   
    #6        11-50     485   
    #7       51-100      22   
    #8       101-500     2    
  Average     3.16            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.404513s wall, 1.375000s user + 0.000000s system = 1.375000s CPU (97.9%)

RUN-1004 : used memory is 871 MB, reserved memory is 859 MB, peak memory is 926 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 46287, tnet num: 10565, tinst num: 4696, tnode num: 54728, tedge num: 78046.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 10565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 5. Number of clock nets = 7 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		SWCLK_dup_1
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: df71ddfd5ad3f20d9fe7a43b0e87aa906e6be59affaaa3844a51ae8f5c902d46 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4696
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 10567, pip num: 122314
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 230
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3158 valid insts, and 329862 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100100110111011100110111
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  17.519053s wall, 86.546875s user + 0.828125s system = 87.375000s CPU (498.7%)

RUN-1004 : used memory is 921 MB, reserved memory is 913 MB, peak memory is 1094 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240513_103931.log"
