{C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 1/Shameem_Azwad_2_15_2022_majority/Shameem_Azwad_majority.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 1/Shameem_Azwad_2_15_2022_majority/Shameem_Azwad_majority.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Shameem_Azwad_majority
-- Compiling architecture Behaviour of Shameem_Azwad_majority

} {} {}}
