
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//uuidgen_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400e60 <.init>:
  400e60:	stp	x29, x30, [sp, #-16]!
  400e64:	mov	x29, sp
  400e68:	bl	401120 <ferror@plt+0x60>
  400e6c:	ldp	x29, x30, [sp], #16
  400e70:	ret

Disassembly of section .plt:

0000000000400e80 <uuid_generate_random@plt-0x20>:
  400e80:	stp	x16, x30, [sp, #-16]!
  400e84:	adrp	x16, 412000 <ferror@plt+0x10f40>
  400e88:	ldr	x17, [x16, #4088]
  400e8c:	add	x16, x16, #0xff8
  400e90:	br	x17
  400e94:	nop
  400e98:	nop
  400e9c:	nop

0000000000400ea0 <uuid_generate_random@plt>:
  400ea0:	adrp	x16, 413000 <ferror@plt+0x11f40>
  400ea4:	ldr	x17, [x16]
  400ea8:	add	x16, x16, #0x0
  400eac:	br	x17

0000000000400eb0 <_exit@plt>:
  400eb0:	adrp	x16, 413000 <ferror@plt+0x11f40>
  400eb4:	ldr	x17, [x16, #8]
  400eb8:	add	x16, x16, #0x8
  400ebc:	br	x17

0000000000400ec0 <strlen@plt>:
  400ec0:	adrp	x16, 413000 <ferror@plt+0x11f40>
  400ec4:	ldr	x17, [x16, #16]
  400ec8:	add	x16, x16, #0x10
  400ecc:	br	x17

0000000000400ed0 <fputs@plt>:
  400ed0:	adrp	x16, 413000 <ferror@plt+0x11f40>
  400ed4:	ldr	x17, [x16, #24]
  400ed8:	add	x16, x16, #0x18
  400edc:	br	x17

0000000000400ee0 <exit@plt>:
  400ee0:	adrp	x16, 413000 <ferror@plt+0x11f40>
  400ee4:	ldr	x17, [x16, #32]
  400ee8:	add	x16, x16, #0x20
  400eec:	br	x17

0000000000400ef0 <dup@plt>:
  400ef0:	adrp	x16, 413000 <ferror@plt+0x11f40>
  400ef4:	ldr	x17, [x16, #40]
  400ef8:	add	x16, x16, #0x28
  400efc:	br	x17

0000000000400f00 <uuid_unparse@plt>:
  400f00:	adrp	x16, 413000 <ferror@plt+0x11f40>
  400f04:	ldr	x17, [x16, #48]
  400f08:	add	x16, x16, #0x30
  400f0c:	br	x17

0000000000400f10 <__cxa_atexit@plt>:
  400f10:	adrp	x16, 413000 <ferror@plt+0x11f40>
  400f14:	ldr	x17, [x16, #56]
  400f18:	add	x16, x16, #0x38
  400f1c:	br	x17

0000000000400f20 <fputc@plt>:
  400f20:	adrp	x16, 413000 <ferror@plt+0x11f40>
  400f24:	ldr	x17, [x16, #64]
  400f28:	add	x16, x16, #0x40
  400f2c:	br	x17

0000000000400f30 <uuid_generate_md5@plt>:
  400f30:	adrp	x16, 413000 <ferror@plt+0x11f40>
  400f34:	ldr	x17, [x16, #72]
  400f38:	add	x16, x16, #0x48
  400f3c:	br	x17

0000000000400f40 <fileno@plt>:
  400f40:	adrp	x16, 413000 <ferror@plt+0x11f40>
  400f44:	ldr	x17, [x16, #80]
  400f48:	add	x16, x16, #0x50
  400f4c:	br	x17

0000000000400f50 <malloc@plt>:
  400f50:	adrp	x16, 413000 <ferror@plt+0x11f40>
  400f54:	ldr	x17, [x16, #88]
  400f58:	add	x16, x16, #0x58
  400f5c:	br	x17

0000000000400f60 <bindtextdomain@plt>:
  400f60:	adrp	x16, 413000 <ferror@plt+0x11f40>
  400f64:	ldr	x17, [x16, #96]
  400f68:	add	x16, x16, #0x60
  400f6c:	br	x17

0000000000400f70 <__libc_start_main@plt>:
  400f70:	adrp	x16, 413000 <ferror@plt+0x11f40>
  400f74:	ldr	x17, [x16, #104]
  400f78:	add	x16, x16, #0x68
  400f7c:	br	x17

0000000000400f80 <uuid_generate_sha1@plt>:
  400f80:	adrp	x16, 413000 <ferror@plt+0x11f40>
  400f84:	ldr	x17, [x16, #112]
  400f88:	add	x16, x16, #0x70
  400f8c:	br	x17

0000000000400f90 <close@plt>:
  400f90:	adrp	x16, 413000 <ferror@plt+0x11f40>
  400f94:	ldr	x17, [x16, #120]
  400f98:	add	x16, x16, #0x78
  400f9c:	br	x17

0000000000400fa0 <__gmon_start__@plt>:
  400fa0:	adrp	x16, 413000 <ferror@plt+0x11f40>
  400fa4:	ldr	x17, [x16, #128]
  400fa8:	add	x16, x16, #0x80
  400fac:	br	x17

0000000000400fb0 <uuid_get_template@plt>:
  400fb0:	adrp	x16, 413000 <ferror@plt+0x11f40>
  400fb4:	ldr	x17, [x16, #136]
  400fb8:	add	x16, x16, #0x88
  400fbc:	br	x17

0000000000400fc0 <abort@plt>:
  400fc0:	adrp	x16, 413000 <ferror@plt+0x11f40>
  400fc4:	ldr	x17, [x16, #144]
  400fc8:	add	x16, x16, #0x90
  400fcc:	br	x17

0000000000400fd0 <puts@plt>:
  400fd0:	adrp	x16, 413000 <ferror@plt+0x11f40>
  400fd4:	ldr	x17, [x16, #152]
  400fd8:	add	x16, x16, #0x98
  400fdc:	br	x17

0000000000400fe0 <textdomain@plt>:
  400fe0:	adrp	x16, 413000 <ferror@plt+0x11f40>
  400fe4:	ldr	x17, [x16, #160]
  400fe8:	add	x16, x16, #0xa0
  400fec:	br	x17

0000000000400ff0 <getopt_long@plt>:
  400ff0:	adrp	x16, 413000 <ferror@plt+0x11f40>
  400ff4:	ldr	x17, [x16, #168]
  400ff8:	add	x16, x16, #0xa8
  400ffc:	br	x17

0000000000401000 <warn@plt>:
  401000:	adrp	x16, 413000 <ferror@plt+0x11f40>
  401004:	ldr	x17, [x16, #176]
  401008:	add	x16, x16, #0xb0
  40100c:	br	x17

0000000000401010 <free@plt>:
  401010:	adrp	x16, 413000 <ferror@plt+0x11f40>
  401014:	ldr	x17, [x16, #184]
  401018:	add	x16, x16, #0xb8
  40101c:	br	x17

0000000000401020 <uuid_generate@plt>:
  401020:	adrp	x16, 413000 <ferror@plt+0x11f40>
  401024:	ldr	x17, [x16, #192]
  401028:	add	x16, x16, #0xc0
  40102c:	br	x17

0000000000401030 <fflush@plt>:
  401030:	adrp	x16, 413000 <ferror@plt+0x11f40>
  401034:	ldr	x17, [x16, #200]
  401038:	add	x16, x16, #0xc8
  40103c:	br	x17

0000000000401040 <warnx@plt>:
  401040:	adrp	x16, 413000 <ferror@plt+0x11f40>
  401044:	ldr	x17, [x16, #208]
  401048:	add	x16, x16, #0xd0
  40104c:	br	x17

0000000000401050 <uuid_parse@plt>:
  401050:	adrp	x16, 413000 <ferror@plt+0x11f40>
  401054:	ldr	x17, [x16, #216]
  401058:	add	x16, x16, #0xd8
  40105c:	br	x17

0000000000401060 <uuid_generate_time@plt>:
  401060:	adrp	x16, 413000 <ferror@plt+0x11f40>
  401064:	ldr	x17, [x16, #224]
  401068:	add	x16, x16, #0xe0
  40106c:	br	x17

0000000000401070 <printf@plt>:
  401070:	adrp	x16, 413000 <ferror@plt+0x11f40>
  401074:	ldr	x17, [x16, #232]
  401078:	add	x16, x16, #0xe8
  40107c:	br	x17

0000000000401080 <__errno_location@plt>:
  401080:	adrp	x16, 413000 <ferror@plt+0x11f40>
  401084:	ldr	x17, [x16, #240]
  401088:	add	x16, x16, #0xf0
  40108c:	br	x17

0000000000401090 <gettext@plt>:
  401090:	adrp	x16, 413000 <ferror@plt+0x11f40>
  401094:	ldr	x17, [x16, #248]
  401098:	add	x16, x16, #0xf8
  40109c:	br	x17

00000000004010a0 <fprintf@plt>:
  4010a0:	adrp	x16, 413000 <ferror@plt+0x11f40>
  4010a4:	ldr	x17, [x16, #256]
  4010a8:	add	x16, x16, #0x100
  4010ac:	br	x17

00000000004010b0 <setlocale@plt>:
  4010b0:	adrp	x16, 413000 <ferror@plt+0x11f40>
  4010b4:	ldr	x17, [x16, #264]
  4010b8:	add	x16, x16, #0x108
  4010bc:	br	x17

00000000004010c0 <ferror@plt>:
  4010c0:	adrp	x16, 413000 <ferror@plt+0x11f40>
  4010c4:	ldr	x17, [x16, #272]
  4010c8:	add	x16, x16, #0x110
  4010cc:	br	x17

Disassembly of section .text:

00000000004010d0 <.text>:
  4010d0:	mov	x29, #0x0                   	// #0
  4010d4:	mov	x30, #0x0                   	// #0
  4010d8:	mov	x5, x0
  4010dc:	ldr	x1, [sp]
  4010e0:	add	x2, sp, #0x8
  4010e4:	mov	x6, sp
  4010e8:	movz	x0, #0x0, lsl #48
  4010ec:	movk	x0, #0x0, lsl #32
  4010f0:	movk	x0, #0x40, lsl #16
  4010f4:	movk	x0, #0x1778
  4010f8:	movz	x3, #0x0, lsl #48
  4010fc:	movk	x3, #0x0, lsl #32
  401100:	movk	x3, #0x40, lsl #16
  401104:	movk	x3, #0x1e00
  401108:	movz	x4, #0x0, lsl #48
  40110c:	movk	x4, #0x0, lsl #32
  401110:	movk	x4, #0x40, lsl #16
  401114:	movk	x4, #0x1e80
  401118:	bl	400f70 <__libc_start_main@plt>
  40111c:	bl	400fc0 <abort@plt>
  401120:	adrp	x0, 412000 <ferror@plt+0x10f40>
  401124:	ldr	x0, [x0, #4064]
  401128:	cbz	x0, 401130 <ferror@plt+0x70>
  40112c:	b	400fa0 <__gmon_start__@plt>
  401130:	ret
  401134:	stp	x29, x30, [sp, #-32]!
  401138:	mov	x29, sp
  40113c:	adrp	x0, 413000 <ferror@plt+0x11f40>
  401140:	add	x0, x0, #0x128
  401144:	str	x0, [sp, #24]
  401148:	ldr	x0, [sp, #24]
  40114c:	str	x0, [sp, #24]
  401150:	ldr	x1, [sp, #24]
  401154:	adrp	x0, 413000 <ferror@plt+0x11f40>
  401158:	add	x0, x0, #0x128
  40115c:	cmp	x1, x0
  401160:	b.eq	40119c <ferror@plt+0xdc>  // b.none
  401164:	adrp	x0, 401000 <warn@plt>
  401168:	add	x0, x0, #0xeb0
  40116c:	ldr	x0, [x0]
  401170:	str	x0, [sp, #16]
  401174:	ldr	x0, [sp, #16]
  401178:	str	x0, [sp, #16]
  40117c:	ldr	x0, [sp, #16]
  401180:	cmp	x0, #0x0
  401184:	b.eq	4011a0 <ferror@plt+0xe0>  // b.none
  401188:	ldr	x1, [sp, #16]
  40118c:	adrp	x0, 413000 <ferror@plt+0x11f40>
  401190:	add	x0, x0, #0x128
  401194:	blr	x1
  401198:	b	4011a0 <ferror@plt+0xe0>
  40119c:	nop
  4011a0:	ldp	x29, x30, [sp], #32
  4011a4:	ret
  4011a8:	stp	x29, x30, [sp, #-48]!
  4011ac:	mov	x29, sp
  4011b0:	adrp	x0, 413000 <ferror@plt+0x11f40>
  4011b4:	add	x0, x0, #0x128
  4011b8:	str	x0, [sp, #40]
  4011bc:	ldr	x0, [sp, #40]
  4011c0:	str	x0, [sp, #40]
  4011c4:	ldr	x1, [sp, #40]
  4011c8:	adrp	x0, 413000 <ferror@plt+0x11f40>
  4011cc:	add	x0, x0, #0x128
  4011d0:	sub	x0, x1, x0
  4011d4:	asr	x0, x0, #3
  4011d8:	lsr	x1, x0, #63
  4011dc:	add	x0, x1, x0
  4011e0:	asr	x0, x0, #1
  4011e4:	str	x0, [sp, #32]
  4011e8:	ldr	x0, [sp, #32]
  4011ec:	cmp	x0, #0x0
  4011f0:	b.eq	401230 <ferror@plt+0x170>  // b.none
  4011f4:	adrp	x0, 401000 <warn@plt>
  4011f8:	add	x0, x0, #0xeb8
  4011fc:	ldr	x0, [x0]
  401200:	str	x0, [sp, #24]
  401204:	ldr	x0, [sp, #24]
  401208:	str	x0, [sp, #24]
  40120c:	ldr	x0, [sp, #24]
  401210:	cmp	x0, #0x0
  401214:	b.eq	401234 <ferror@plt+0x174>  // b.none
  401218:	ldr	x2, [sp, #24]
  40121c:	ldr	x1, [sp, #32]
  401220:	adrp	x0, 413000 <ferror@plt+0x11f40>
  401224:	add	x0, x0, #0x128
  401228:	blr	x2
  40122c:	b	401234 <ferror@plt+0x174>
  401230:	nop
  401234:	ldp	x29, x30, [sp], #48
  401238:	ret
  40123c:	stp	x29, x30, [sp, #-16]!
  401240:	mov	x29, sp
  401244:	adrp	x0, 413000 <ferror@plt+0x11f40>
  401248:	add	x0, x0, #0x148
  40124c:	ldrb	w0, [x0]
  401250:	and	x0, x0, #0xff
  401254:	cmp	x0, #0x0
  401258:	b.ne	401274 <ferror@plt+0x1b4>  // b.any
  40125c:	bl	401134 <ferror@plt+0x74>
  401260:	adrp	x0, 413000 <ferror@plt+0x11f40>
  401264:	add	x0, x0, #0x148
  401268:	mov	w1, #0x1                   	// #1
  40126c:	strb	w1, [x0]
  401270:	b	401278 <ferror@plt+0x1b8>
  401274:	nop
  401278:	ldp	x29, x30, [sp], #16
  40127c:	ret
  401280:	stp	x29, x30, [sp, #-16]!
  401284:	mov	x29, sp
  401288:	bl	4011a8 <ferror@plt+0xe8>
  40128c:	nop
  401290:	ldp	x29, x30, [sp], #16
  401294:	ret
  401298:	stp	x29, x30, [sp, #-48]!
  40129c:	mov	x29, sp
  4012a0:	str	x0, [sp, #24]
  4012a4:	bl	401080 <__errno_location@plt>
  4012a8:	str	wzr, [x0]
  4012ac:	ldr	x0, [sp, #24]
  4012b0:	bl	4010c0 <ferror@plt>
  4012b4:	cmp	w0, #0x0
  4012b8:	b.ne	401314 <ferror@plt+0x254>  // b.any
  4012bc:	ldr	x0, [sp, #24]
  4012c0:	bl	401030 <fflush@plt>
  4012c4:	cmp	w0, #0x0
  4012c8:	b.ne	401314 <ferror@plt+0x254>  // b.any
  4012cc:	ldr	x0, [sp, #24]
  4012d0:	bl	400f40 <fileno@plt>
  4012d4:	str	w0, [sp, #44]
  4012d8:	ldr	w0, [sp, #44]
  4012dc:	cmp	w0, #0x0
  4012e0:	b.lt	40131c <ferror@plt+0x25c>  // b.tstop
  4012e4:	ldr	w0, [sp, #44]
  4012e8:	bl	400ef0 <dup@plt>
  4012ec:	str	w0, [sp, #44]
  4012f0:	ldr	w0, [sp, #44]
  4012f4:	cmp	w0, #0x0
  4012f8:	b.lt	40131c <ferror@plt+0x25c>  // b.tstop
  4012fc:	ldr	w0, [sp, #44]
  401300:	bl	400f90 <close@plt>
  401304:	cmp	w0, #0x0
  401308:	b.ne	40131c <ferror@plt+0x25c>  // b.any
  40130c:	mov	w0, #0x0                   	// #0
  401310:	b	40133c <ferror@plt+0x27c>
  401314:	nop
  401318:	b	401320 <ferror@plt+0x260>
  40131c:	nop
  401320:	bl	401080 <__errno_location@plt>
  401324:	ldr	w0, [x0]
  401328:	cmp	w0, #0x9
  40132c:	b.ne	401338 <ferror@plt+0x278>  // b.any
  401330:	mov	w0, #0x0                   	// #0
  401334:	b	40133c <ferror@plt+0x27c>
  401338:	mov	w0, #0xffffffff            	// #-1
  40133c:	ldp	x29, x30, [sp], #48
  401340:	ret
  401344:	stp	x29, x30, [sp, #-16]!
  401348:	mov	x29, sp
  40134c:	adrp	x0, 413000 <ferror@plt+0x11f40>
  401350:	add	x0, x0, #0x138
  401354:	ldr	x0, [x0]
  401358:	bl	401298 <ferror@plt+0x1d8>
  40135c:	cmp	w0, #0x0
  401360:	b.eq	4013b0 <ferror@plt+0x2f0>  // b.none
  401364:	bl	401080 <__errno_location@plt>
  401368:	ldr	w0, [x0]
  40136c:	cmp	w0, #0x20
  401370:	b.eq	4013b0 <ferror@plt+0x2f0>  // b.none
  401374:	bl	401080 <__errno_location@plt>
  401378:	ldr	w0, [x0]
  40137c:	cmp	w0, #0x0
  401380:	b.eq	401398 <ferror@plt+0x2d8>  // b.none
  401384:	adrp	x0, 401000 <warn@plt>
  401388:	add	x0, x0, #0xec0
  40138c:	bl	401090 <gettext@plt>
  401390:	bl	401000 <warn@plt>
  401394:	b	4013a8 <ferror@plt+0x2e8>
  401398:	adrp	x0, 401000 <warn@plt>
  40139c:	add	x0, x0, #0xec0
  4013a0:	bl	401090 <gettext@plt>
  4013a4:	bl	401040 <warnx@plt>
  4013a8:	mov	w0, #0x1                   	// #1
  4013ac:	bl	400eb0 <_exit@plt>
  4013b0:	adrp	x0, 413000 <ferror@plt+0x11f40>
  4013b4:	add	x0, x0, #0x128
  4013b8:	ldr	x0, [x0]
  4013bc:	bl	401298 <ferror@plt+0x1d8>
  4013c0:	cmp	w0, #0x0
  4013c4:	b.eq	4013d0 <ferror@plt+0x310>  // b.none
  4013c8:	mov	w0, #0x1                   	// #1
  4013cc:	bl	400eb0 <_exit@plt>
  4013d0:	nop
  4013d4:	ldp	x29, x30, [sp], #16
  4013d8:	ret
  4013dc:	stp	x29, x30, [sp, #-16]!
  4013e0:	mov	x29, sp
  4013e4:	adrp	x0, 401000 <warn@plt>
  4013e8:	add	x0, x0, #0x344
  4013ec:	bl	401e88 <ferror@plt+0xdc8>
  4013f0:	nop
  4013f4:	ldp	x29, x30, [sp], #16
  4013f8:	ret
  4013fc:	stp	x29, x30, [sp, #-48]!
  401400:	mov	x29, sp
  401404:	str	x19, [sp, #16]
  401408:	adrp	x0, 413000 <ferror@plt+0x11f40>
  40140c:	add	x0, x0, #0x138
  401410:	ldr	x0, [x0]
  401414:	str	x0, [sp, #40]
  401418:	adrp	x0, 401000 <warn@plt>
  40141c:	add	x0, x0, #0xed0
  401420:	bl	401090 <gettext@plt>
  401424:	ldr	x1, [sp, #40]
  401428:	bl	400ed0 <fputs@plt>
  40142c:	adrp	x0, 401000 <warn@plt>
  401430:	add	x0, x0, #0xee0
  401434:	bl	401090 <gettext@plt>
  401438:	mov	x1, x0
  40143c:	adrp	x0, 413000 <ferror@plt+0x11f40>
  401440:	add	x0, x0, #0x140
  401444:	ldr	x0, [x0]
  401448:	mov	x2, x0
  40144c:	ldr	x0, [sp, #40]
  401450:	bl	4010a0 <fprintf@plt>
  401454:	ldr	x1, [sp, #40]
  401458:	mov	w0, #0xa                   	// #10
  40145c:	bl	400f20 <fputc@plt>
  401460:	adrp	x0, 401000 <warn@plt>
  401464:	add	x0, x0, #0xef0
  401468:	bl	401090 <gettext@plt>
  40146c:	ldr	x1, [sp, #40]
  401470:	bl	400ed0 <fputs@plt>
  401474:	adrp	x0, 401000 <warn@plt>
  401478:	add	x0, x0, #0xf10
  40147c:	bl	401090 <gettext@plt>
  401480:	ldr	x1, [sp, #40]
  401484:	bl	400ed0 <fputs@plt>
  401488:	adrp	x0, 401000 <warn@plt>
  40148c:	add	x0, x0, #0xf20
  401490:	bl	401090 <gettext@plt>
  401494:	ldr	x1, [sp, #40]
  401498:	bl	400ed0 <fputs@plt>
  40149c:	adrp	x0, 401000 <warn@plt>
  4014a0:	add	x0, x0, #0xf58
  4014a4:	bl	401090 <gettext@plt>
  4014a8:	ldr	x1, [sp, #40]
  4014ac:	bl	400ed0 <fputs@plt>
  4014b0:	adrp	x0, 401000 <warn@plt>
  4014b4:	add	x0, x0, #0xf88
  4014b8:	bl	401090 <gettext@plt>
  4014bc:	ldr	x1, [sp, #40]
  4014c0:	bl	400ed0 <fputs@plt>
  4014c4:	adrp	x0, 401000 <warn@plt>
  4014c8:	add	x0, x0, #0xfd0
  4014cc:	bl	401090 <gettext@plt>
  4014d0:	ldr	x1, [sp, #40]
  4014d4:	bl	400ed0 <fputs@plt>
  4014d8:	adrp	x0, 402000 <ferror@plt+0xf40>
  4014dc:	add	x0, x0, #0x10
  4014e0:	bl	401090 <gettext@plt>
  4014e4:	ldr	x1, [sp, #40]
  4014e8:	bl	400ed0 <fputs@plt>
  4014ec:	adrp	x0, 402000 <ferror@plt+0xf40>
  4014f0:	add	x0, x0, #0x38
  4014f4:	bl	401090 <gettext@plt>
  4014f8:	ldr	x1, [sp, #40]
  4014fc:	bl	400ed0 <fputs@plt>
  401500:	adrp	x0, 402000 <ferror@plt+0xf40>
  401504:	add	x0, x0, #0x68
  401508:	bl	401090 <gettext@plt>
  40150c:	ldr	x1, [sp, #40]
  401510:	bl	400ed0 <fputs@plt>
  401514:	ldr	x1, [sp, #40]
  401518:	mov	w0, #0xa                   	// #10
  40151c:	bl	400f20 <fputc@plt>
  401520:	adrp	x0, 402000 <ferror@plt+0xf40>
  401524:	add	x0, x0, #0xa0
  401528:	bl	401090 <gettext@plt>
  40152c:	mov	x19, x0
  401530:	adrp	x0, 402000 <ferror@plt+0xf40>
  401534:	add	x0, x0, #0xb8
  401538:	bl	401090 <gettext@plt>
  40153c:	mov	x4, x0
  401540:	adrp	x0, 402000 <ferror@plt+0xf40>
  401544:	add	x3, x0, #0xc8
  401548:	mov	x2, x19
  40154c:	adrp	x0, 402000 <ferror@plt+0xf40>
  401550:	add	x1, x0, #0xd8
  401554:	adrp	x0, 402000 <ferror@plt+0xf40>
  401558:	add	x0, x0, #0xe8
  40155c:	bl	401070 <printf@plt>
  401560:	adrp	x0, 402000 <ferror@plt+0xf40>
  401564:	add	x0, x0, #0x100
  401568:	bl	401090 <gettext@plt>
  40156c:	mov	x2, x0
  401570:	adrp	x0, 402000 <ferror@plt+0xf40>
  401574:	add	x1, x0, #0x120
  401578:	mov	x0, x2
  40157c:	bl	401070 <printf@plt>
  401580:	mov	w0, #0x0                   	// #0
  401584:	bl	400ee0 <exit@plt>
  401588:	stp	x29, x30, [sp, #-80]!
  40158c:	mov	x29, sp
  401590:	str	x19, [sp, #16]
  401594:	str	x0, [sp, #40]
  401598:	str	x1, [sp, #32]
  40159c:	ldr	x0, [sp, #32]
  4015a0:	ldr	x0, [x0]
  4015a4:	and	x0, x0, #0x1
  4015a8:	cmp	x0, #0x0
  4015ac:	b.eq	401624 <ferror@plt+0x564>  // b.none
  4015b0:	nop
  4015b4:	b	4015bc <ferror@plt+0x4fc>
  4015b8:	nop
  4015bc:	adrp	x0, 413000 <ferror@plt+0x11f40>
  4015c0:	add	x0, x0, #0x128
  4015c4:	ldr	x3, [x0]
  4015c8:	adrp	x0, 413000 <ferror@plt+0x11f40>
  4015cc:	add	x0, x0, #0x140
  4015d0:	ldr	x0, [x0]
  4015d4:	mov	x2, x0
  4015d8:	adrp	x0, 402000 <ferror@plt+0xf40>
  4015dc:	add	x1, x0, #0x130
  4015e0:	mov	x0, x3
  4015e4:	bl	4010a0 <fprintf@plt>
  4015e8:	adrp	x0, 413000 <ferror@plt+0x11f40>
  4015ec:	add	x0, x0, #0x128
  4015f0:	ldr	x19, [x0]
  4015f4:	adrp	x0, 402000 <ferror@plt+0xf40>
  4015f8:	add	x0, x0, #0x150
  4015fc:	bl	401090 <gettext@plt>
  401600:	mov	x1, x0
  401604:	adrp	x0, 413000 <ferror@plt+0x11f40>
  401608:	add	x0, x0, #0x140
  40160c:	ldr	x0, [x0]
  401610:	mov	x2, x0
  401614:	mov	x0, x19
  401618:	bl	4010a0 <fprintf@plt>
  40161c:	mov	w0, #0x1                   	// #1
  401620:	bl	400ee0 <exit@plt>
  401624:	ldr	x0, [sp, #32]
  401628:	ldr	x0, [x0]
  40162c:	lsr	x0, x0, #1
  401630:	add	x0, x0, #0x1
  401634:	bl	400f50 <malloc@plt>
  401638:	str	x0, [sp, #64]
  40163c:	str	wzr, [sp, #76]
  401640:	ldr	w0, [sp, #76]
  401644:	str	w0, [sp, #72]
  401648:	b	401728 <ferror@plt+0x668>
  40164c:	ldr	w0, [sp, #76]
  401650:	ldr	x1, [sp, #40]
  401654:	add	x0, x1, x0
  401658:	ldrb	w0, [x0]
  40165c:	strb	w0, [sp, #63]
  401660:	ldrsb	w0, [sp, #63]
  401664:	cmp	w0, #0x2f
  401668:	b.le	401690 <ferror@plt+0x5d0>
  40166c:	ldrsb	w0, [sp, #63]
  401670:	cmp	w0, #0x39
  401674:	b.gt	401690 <ferror@plt+0x5d0>
  401678:	ldrsb	w1, [sp, #63]
  40167c:	ldr	w0, [sp, #72]
  401680:	add	w0, w1, w0
  401684:	sub	w0, w0, #0x30
  401688:	str	w0, [sp, #72]
  40168c:	b	4016d8 <ferror@plt+0x618>
  401690:	ldrsb	w0, [sp, #63]
  401694:	cmp	w0, #0x60
  401698:	b.le	4016a8 <ferror@plt+0x5e8>
  40169c:	ldrsb	w0, [sp, #63]
  4016a0:	cmp	w0, #0x66
  4016a4:	b.le	4016c0 <ferror@plt+0x600>
  4016a8:	ldrsb	w0, [sp, #63]
  4016ac:	cmp	w0, #0x40
  4016b0:	b.le	4015b8 <ferror@plt+0x4f8>
  4016b4:	ldrsb	w0, [sp, #63]
  4016b8:	cmp	w0, #0x46
  4016bc:	b.gt	4015b8 <ferror@plt+0x4f8>
  4016c0:	ldrsb	w0, [sp, #63]
  4016c4:	sub	w0, w0, #0x37
  4016c8:	and	w0, w0, #0xf
  4016cc:	ldr	w1, [sp, #72]
  4016d0:	add	w0, w1, w0
  4016d4:	str	w0, [sp, #72]
  4016d8:	ldr	w0, [sp, #76]
  4016dc:	and	w0, w0, #0x1
  4016e0:	cmp	w0, #0x0
  4016e4:	b.ne	4016f8 <ferror@plt+0x638>  // b.any
  4016e8:	ldr	w0, [sp, #72]
  4016ec:	lsl	w0, w0, #4
  4016f0:	str	w0, [sp, #72]
  4016f4:	b	40171c <ferror@plt+0x65c>
  4016f8:	ldr	w0, [sp, #76]
  4016fc:	lsr	w0, w0, #1
  401700:	mov	w0, w0
  401704:	ldr	x1, [sp, #64]
  401708:	add	x0, x1, x0
  40170c:	ldr	w1, [sp, #72]
  401710:	sxtb	w1, w1
  401714:	strb	w1, [x0]
  401718:	str	wzr, [sp, #72]
  40171c:	ldr	w0, [sp, #76]
  401720:	add	w0, w0, #0x1
  401724:	str	w0, [sp, #76]
  401728:	ldr	w1, [sp, #76]
  40172c:	ldr	x0, [sp, #32]
  401730:	ldr	x0, [x0]
  401734:	cmp	x1, x0
  401738:	b.cc	40164c <ferror@plt+0x58c>  // b.lo, b.ul, b.last
  40173c:	ldr	w0, [sp, #76]
  401740:	lsr	w0, w0, #1
  401744:	mov	w0, w0
  401748:	ldr	x1, [sp, #64]
  40174c:	add	x0, x1, x0
  401750:	strb	wzr, [x0]
  401754:	ldr	w0, [sp, #76]
  401758:	lsr	w0, w0, #1
  40175c:	mov	w1, w0
  401760:	ldr	x0, [sp, #32]
  401764:	str	x1, [x0]
  401768:	ldr	x0, [sp, #64]
  40176c:	ldr	x19, [sp, #16]
  401770:	ldp	x29, x30, [sp], #80
  401774:	ret
  401778:	stp	x29, x30, [sp, #-176]!
  40177c:	mov	x29, sp
  401780:	str	x19, [sp, #16]
  401784:	str	w0, [sp, #44]
  401788:	str	x1, [sp, #32]
  40178c:	str	wzr, [sp, #172]
  401790:	str	wzr, [sp, #168]
  401794:	str	xzr, [sp, #160]
  401798:	str	xzr, [sp, #152]
  40179c:	str	xzr, [sp, #88]
  4017a0:	adrp	x0, 402000 <ferror@plt+0xf40>
  4017a4:	add	x1, x0, #0x178
  4017a8:	mov	w0, #0x6                   	// #6
  4017ac:	bl	4010b0 <setlocale@plt>
  4017b0:	adrp	x0, 402000 <ferror@plt+0xf40>
  4017b4:	add	x1, x0, #0x180
  4017b8:	adrp	x0, 402000 <ferror@plt+0xf40>
  4017bc:	add	x0, x0, #0x198
  4017c0:	bl	400f60 <bindtextdomain@plt>
  4017c4:	adrp	x0, 402000 <ferror@plt+0xf40>
  4017c8:	add	x0, x0, #0x198
  4017cc:	bl	400fe0 <textdomain@plt>
  4017d0:	bl	4013dc <ferror@plt+0x31c>
  4017d4:	b	401974 <ferror@plt+0x8b4>
  4017d8:	ldr	w0, [sp, #148]
  4017dc:	cmp	w0, #0x78
  4017e0:	b.eq	4018f4 <ferror@plt+0x834>  // b.none
  4017e4:	ldr	w0, [sp, #148]
  4017e8:	cmp	w0, #0x78
  4017ec:	b.gt	401938 <ferror@plt+0x878>
  4017f0:	ldr	w0, [sp, #148]
  4017f4:	cmp	w0, #0x74
  4017f8:	b.eq	40189c <ferror@plt+0x7dc>  // b.none
  4017fc:	ldr	w0, [sp, #148]
  401800:	cmp	w0, #0x74
  401804:	b.gt	401938 <ferror@plt+0x878>
  401808:	ldr	w0, [sp, #148]
  40180c:	cmp	w0, #0x73
  401810:	b.eq	4018e8 <ferror@plt+0x828>  // b.none
  401814:	ldr	w0, [sp, #148]
  401818:	cmp	w0, #0x73
  40181c:	b.gt	401938 <ferror@plt+0x878>
  401820:	ldr	w0, [sp, #148]
  401824:	cmp	w0, #0x72
  401828:	b.eq	4018a8 <ferror@plt+0x7e8>  // b.none
  40182c:	ldr	w0, [sp, #148]
  401830:	cmp	w0, #0x72
  401834:	b.gt	401938 <ferror@plt+0x878>
  401838:	ldr	w0, [sp, #148]
  40183c:	cmp	w0, #0x6e
  401840:	b.eq	4018b4 <ferror@plt+0x7f4>  // b.none
  401844:	ldr	w0, [sp, #148]
  401848:	cmp	w0, #0x6e
  40184c:	b.gt	401938 <ferror@plt+0x878>
  401850:	ldr	w0, [sp, #148]
  401854:	cmp	w0, #0x6d
  401858:	b.eq	4018dc <ferror@plt+0x81c>  // b.none
  40185c:	ldr	w0, [sp, #148]
  401860:	cmp	w0, #0x6d
  401864:	b.gt	401938 <ferror@plt+0x878>
  401868:	ldr	w0, [sp, #148]
  40186c:	cmp	w0, #0x68
  401870:	b.eq	401900 <ferror@plt+0x840>  // b.none
  401874:	ldr	w0, [sp, #148]
  401878:	cmp	w0, #0x68
  40187c:	b.gt	401938 <ferror@plt+0x878>
  401880:	ldr	w0, [sp, #148]
  401884:	cmp	w0, #0x4e
  401888:	b.eq	4018c8 <ferror@plt+0x808>  // b.none
  40188c:	ldr	w0, [sp, #148]
  401890:	cmp	w0, #0x56
  401894:	b.eq	401904 <ferror@plt+0x844>  // b.none
  401898:	b	401938 <ferror@plt+0x878>
  40189c:	mov	w0, #0x1                   	// #1
  4018a0:	str	w0, [sp, #172]
  4018a4:	b	401974 <ferror@plt+0x8b4>
  4018a8:	mov	w0, #0x4                   	// #4
  4018ac:	str	w0, [sp, #172]
  4018b0:	b	401974 <ferror@plt+0x8b4>
  4018b4:	adrp	x0, 413000 <ferror@plt+0x11f40>
  4018b8:	add	x0, x0, #0x130
  4018bc:	ldr	x0, [x0]
  4018c0:	str	x0, [sp, #160]
  4018c4:	b	401974 <ferror@plt+0x8b4>
  4018c8:	adrp	x0, 413000 <ferror@plt+0x11f40>
  4018cc:	add	x0, x0, #0x130
  4018d0:	ldr	x0, [x0]
  4018d4:	str	x0, [sp, #152]
  4018d8:	b	401974 <ferror@plt+0x8b4>
  4018dc:	mov	w0, #0x3                   	// #3
  4018e0:	str	w0, [sp, #172]
  4018e4:	b	401974 <ferror@plt+0x8b4>
  4018e8:	mov	w0, #0x5                   	// #5
  4018ec:	str	w0, [sp, #172]
  4018f0:	b	401974 <ferror@plt+0x8b4>
  4018f4:	mov	w0, #0x1                   	// #1
  4018f8:	str	w0, [sp, #168]
  4018fc:	b	401974 <ferror@plt+0x8b4>
  401900:	bl	4013fc <ferror@plt+0x33c>
  401904:	adrp	x0, 402000 <ferror@plt+0xf40>
  401908:	add	x0, x0, #0x1a8
  40190c:	bl	401090 <gettext@plt>
  401910:	mov	x3, x0
  401914:	adrp	x0, 413000 <ferror@plt+0x11f40>
  401918:	add	x0, x0, #0x140
  40191c:	ldr	x1, [x0]
  401920:	adrp	x0, 402000 <ferror@plt+0xf40>
  401924:	add	x2, x0, #0x1b8
  401928:	mov	x0, x3
  40192c:	bl	401070 <printf@plt>
  401930:	mov	w0, #0x0                   	// #0
  401934:	bl	400ee0 <exit@plt>
  401938:	adrp	x0, 413000 <ferror@plt+0x11f40>
  40193c:	add	x0, x0, #0x128
  401940:	ldr	x19, [x0]
  401944:	adrp	x0, 402000 <ferror@plt+0xf40>
  401948:	add	x0, x0, #0x150
  40194c:	bl	401090 <gettext@plt>
  401950:	mov	x1, x0
  401954:	adrp	x0, 413000 <ferror@plt+0x11f40>
  401958:	add	x0, x0, #0x140
  40195c:	ldr	x0, [x0]
  401960:	mov	x2, x0
  401964:	mov	x0, x19
  401968:	bl	4010a0 <fprintf@plt>
  40196c:	mov	w0, #0x1                   	// #1
  401970:	bl	400ee0 <exit@plt>
  401974:	mov	x4, #0x0                   	// #0
  401978:	adrp	x0, 402000 <ferror@plt+0xf40>
  40197c:	add	x3, x0, #0x340
  401980:	adrp	x0, 402000 <ferror@plt+0xf40>
  401984:	add	x2, x0, #0x1d0
  401988:	ldr	x1, [sp, #32]
  40198c:	ldr	w0, [sp, #44]
  401990:	bl	400ff0 <getopt_long@plt>
  401994:	str	w0, [sp, #148]
  401998:	ldr	w0, [sp, #148]
  40199c:	cmn	w0, #0x1
  4019a0:	b.ne	4017d8 <ferror@plt+0x718>  // b.any
  4019a4:	ldr	x0, [sp, #160]
  4019a8:	cmp	x0, #0x0
  4019ac:	b.eq	401aa4 <ferror@plt+0x9e4>  // b.none
  4019b0:	ldr	x0, [sp, #152]
  4019b4:	cmp	x0, #0x0
  4019b8:	b.ne	401a24 <ferror@plt+0x964>  // b.any
  4019bc:	adrp	x0, 413000 <ferror@plt+0x11f40>
  4019c0:	add	x0, x0, #0x128
  4019c4:	ldr	x3, [x0]
  4019c8:	adrp	x0, 413000 <ferror@plt+0x11f40>
  4019cc:	add	x0, x0, #0x140
  4019d0:	ldr	x0, [x0]
  4019d4:	mov	x2, x0
  4019d8:	adrp	x0, 402000 <ferror@plt+0xf40>
  4019dc:	add	x1, x0, #0x1e0
  4019e0:	mov	x0, x3
  4019e4:	bl	4010a0 <fprintf@plt>
  4019e8:	adrp	x0, 413000 <ferror@plt+0x11f40>
  4019ec:	add	x0, x0, #0x128
  4019f0:	ldr	x19, [x0]
  4019f4:	adrp	x0, 402000 <ferror@plt+0xf40>
  4019f8:	add	x0, x0, #0x150
  4019fc:	bl	401090 <gettext@plt>
  401a00:	mov	x1, x0
  401a04:	adrp	x0, 413000 <ferror@plt+0x11f40>
  401a08:	add	x0, x0, #0x140
  401a0c:	ldr	x0, [x0]
  401a10:	mov	x2, x0
  401a14:	mov	x0, x19
  401a18:	bl	4010a0 <fprintf@plt>
  401a1c:	mov	w0, #0x1                   	// #1
  401a20:	bl	400ee0 <exit@plt>
  401a24:	ldr	w0, [sp, #172]
  401a28:	cmp	w0, #0x3
  401a2c:	b.eq	401b98 <ferror@plt+0xad8>  // b.none
  401a30:	ldr	w0, [sp, #172]
  401a34:	cmp	w0, #0x5
  401a38:	b.eq	401b98 <ferror@plt+0xad8>  // b.none
  401a3c:	adrp	x0, 413000 <ferror@plt+0x11f40>
  401a40:	add	x0, x0, #0x128
  401a44:	ldr	x3, [x0]
  401a48:	adrp	x0, 413000 <ferror@plt+0x11f40>
  401a4c:	add	x0, x0, #0x140
  401a50:	ldr	x0, [x0]
  401a54:	mov	x2, x0
  401a58:	adrp	x0, 402000 <ferror@plt+0xf40>
  401a5c:	add	x1, x0, #0x210
  401a60:	mov	x0, x3
  401a64:	bl	4010a0 <fprintf@plt>
  401a68:	adrp	x0, 413000 <ferror@plt+0x11f40>
  401a6c:	add	x0, x0, #0x128
  401a70:	ldr	x19, [x0]
  401a74:	adrp	x0, 402000 <ferror@plt+0xf40>
  401a78:	add	x0, x0, #0x150
  401a7c:	bl	401090 <gettext@plt>
  401a80:	mov	x1, x0
  401a84:	adrp	x0, 413000 <ferror@plt+0x11f40>
  401a88:	add	x0, x0, #0x140
  401a8c:	ldr	x0, [x0]
  401a90:	mov	x2, x0
  401a94:	mov	x0, x19
  401a98:	bl	4010a0 <fprintf@plt>
  401a9c:	mov	w0, #0x1                   	// #1
  401aa0:	bl	400ee0 <exit@plt>
  401aa4:	ldr	x0, [sp, #152]
  401aa8:	cmp	x0, #0x0
  401aac:	b.eq	401b18 <ferror@plt+0xa58>  // b.none
  401ab0:	adrp	x0, 413000 <ferror@plt+0x11f40>
  401ab4:	add	x0, x0, #0x128
  401ab8:	ldr	x3, [x0]
  401abc:	adrp	x0, 413000 <ferror@plt+0x11f40>
  401ac0:	add	x0, x0, #0x140
  401ac4:	ldr	x0, [x0]
  401ac8:	mov	x2, x0
  401acc:	adrp	x0, 402000 <ferror@plt+0xf40>
  401ad0:	add	x1, x0, #0x240
  401ad4:	mov	x0, x3
  401ad8:	bl	4010a0 <fprintf@plt>
  401adc:	adrp	x0, 413000 <ferror@plt+0x11f40>
  401ae0:	add	x0, x0, #0x128
  401ae4:	ldr	x19, [x0]
  401ae8:	adrp	x0, 402000 <ferror@plt+0xf40>
  401aec:	add	x0, x0, #0x150
  401af0:	bl	401090 <gettext@plt>
  401af4:	mov	x1, x0
  401af8:	adrp	x0, 413000 <ferror@plt+0x11f40>
  401afc:	add	x0, x0, #0x140
  401b00:	ldr	x0, [x0]
  401b04:	mov	x2, x0
  401b08:	mov	x0, x19
  401b0c:	bl	4010a0 <fprintf@plt>
  401b10:	mov	w0, #0x1                   	// #1
  401b14:	bl	400ee0 <exit@plt>
  401b18:	ldr	w0, [sp, #172]
  401b1c:	cmp	w0, #0x3
  401b20:	b.eq	401b30 <ferror@plt+0xa70>  // b.none
  401b24:	ldr	w0, [sp, #172]
  401b28:	cmp	w0, #0x5
  401b2c:	b.ne	401b98 <ferror@plt+0xad8>  // b.any
  401b30:	adrp	x0, 413000 <ferror@plt+0x11f40>
  401b34:	add	x0, x0, #0x128
  401b38:	ldr	x3, [x0]
  401b3c:	adrp	x0, 413000 <ferror@plt+0x11f40>
  401b40:	add	x0, x0, #0x140
  401b44:	ldr	x0, [x0]
  401b48:	mov	x2, x0
  401b4c:	adrp	x0, 402000 <ferror@plt+0xf40>
  401b50:	add	x1, x0, #0x270
  401b54:	mov	x0, x3
  401b58:	bl	4010a0 <fprintf@plt>
  401b5c:	adrp	x0, 413000 <ferror@plt+0x11f40>
  401b60:	add	x0, x0, #0x128
  401b64:	ldr	x19, [x0]
  401b68:	adrp	x0, 402000 <ferror@plt+0xf40>
  401b6c:	add	x0, x0, #0x150
  401b70:	bl	401090 <gettext@plt>
  401b74:	mov	x1, x0
  401b78:	adrp	x0, 413000 <ferror@plt+0x11f40>
  401b7c:	add	x0, x0, #0x140
  401b80:	ldr	x0, [x0]
  401b84:	mov	x2, x0
  401b88:	mov	x0, x19
  401b8c:	bl	4010a0 <fprintf@plt>
  401b90:	mov	w0, #0x1                   	// #1
  401b94:	bl	400ee0 <exit@plt>
  401b98:	ldr	x0, [sp, #152]
  401b9c:	cmp	x0, #0x0
  401ba0:	b.eq	401bd0 <ferror@plt+0xb10>  // b.none
  401ba4:	ldr	x0, [sp, #152]
  401ba8:	bl	400ec0 <strlen@plt>
  401bac:	str	x0, [sp, #88]
  401bb0:	ldr	w0, [sp, #168]
  401bb4:	cmp	w0, #0x0
  401bb8:	b.eq	401bd0 <ferror@plt+0xb10>  // b.none
  401bbc:	add	x0, sp, #0x58
  401bc0:	mov	x1, x0
  401bc4:	ldr	x0, [sp, #152]
  401bc8:	bl	401588 <ferror@plt+0x4c8>
  401bcc:	str	x0, [sp, #152]
  401bd0:	ldr	w0, [sp, #172]
  401bd4:	cmp	w0, #0x5
  401bd8:	b.eq	401c34 <ferror@plt+0xb74>  // b.none
  401bdc:	ldr	w0, [sp, #172]
  401be0:	cmp	w0, #0x5
  401be4:	b.gt	401db8 <ferror@plt+0xcf8>
  401be8:	ldr	w0, [sp, #172]
  401bec:	cmp	w0, #0x4
  401bf0:	b.eq	401c28 <ferror@plt+0xb68>  // b.none
  401bf4:	ldr	w0, [sp, #172]
  401bf8:	cmp	w0, #0x4
  401bfc:	b.gt	401db8 <ferror@plt+0xcf8>
  401c00:	ldr	w0, [sp, #172]
  401c04:	cmp	w0, #0x1
  401c08:	b.eq	401c1c <ferror@plt+0xb5c>  // b.none
  401c0c:	ldr	w0, [sp, #172]
  401c10:	cmp	w0, #0x3
  401c14:	b.eq	401c34 <ferror@plt+0xb74>  // b.none
  401c18:	b	401db8 <ferror@plt+0xcf8>
  401c1c:	add	x0, sp, #0x38
  401c20:	bl	401060 <uuid_generate_time@plt>
  401c24:	b	401dc4 <ferror@plt+0xd04>
  401c28:	add	x0, sp, #0x38
  401c2c:	bl	400ea0 <uuid_generate_random@plt>
  401c30:	b	401dc4 <ferror@plt+0xd04>
  401c34:	ldr	x0, [sp, #160]
  401c38:	ldrsb	w0, [x0]
  401c3c:	cmp	w0, #0x40
  401c40:	b.ne	401cf0 <ferror@plt+0xc30>  // b.any
  401c44:	ldr	x0, [sp, #160]
  401c48:	add	x0, x0, #0x1
  401c4c:	ldrsb	w0, [x0]
  401c50:	cmp	w0, #0x0
  401c54:	b.eq	401cf0 <ferror@plt+0xc30>  // b.none
  401c58:	ldr	x0, [sp, #160]
  401c5c:	add	x0, x0, #0x1
  401c60:	bl	400fb0 <uuid_get_template@plt>
  401c64:	str	x0, [sp, #136]
  401c68:	ldr	x0, [sp, #136]
  401c6c:	cmp	x0, #0x0
  401c70:	b.ne	401ce0 <ferror@plt+0xc20>  // b.any
  401c74:	adrp	x0, 413000 <ferror@plt+0x11f40>
  401c78:	add	x0, x0, #0x128
  401c7c:	ldr	x4, [x0]
  401c80:	adrp	x0, 413000 <ferror@plt+0x11f40>
  401c84:	add	x0, x0, #0x140
  401c88:	ldr	x0, [x0]
  401c8c:	ldr	x3, [sp, #160]
  401c90:	mov	x2, x0
  401c94:	adrp	x0, 402000 <ferror@plt+0xf40>
  401c98:	add	x1, x0, #0x2a0
  401c9c:	mov	x0, x4
  401ca0:	bl	4010a0 <fprintf@plt>
  401ca4:	adrp	x0, 413000 <ferror@plt+0x11f40>
  401ca8:	add	x0, x0, #0x128
  401cac:	ldr	x19, [x0]
  401cb0:	adrp	x0, 402000 <ferror@plt+0xf40>
  401cb4:	add	x0, x0, #0x150
  401cb8:	bl	401090 <gettext@plt>
  401cbc:	mov	x1, x0
  401cc0:	adrp	x0, 413000 <ferror@plt+0x11f40>
  401cc4:	add	x0, x0, #0x140
  401cc8:	ldr	x0, [x0]
  401ccc:	mov	x2, x0
  401cd0:	mov	x0, x19
  401cd4:	bl	4010a0 <fprintf@plt>
  401cd8:	mov	w0, #0x1                   	// #1
  401cdc:	bl	400ee0 <exit@plt>
  401ce0:	ldr	x0, [sp, #136]
  401ce4:	ldp	x0, x1, [x0]
  401ce8:	stp	x0, x1, [sp, #72]
  401cec:	b	401d74 <ferror@plt+0xcb4>
  401cf0:	add	x0, sp, #0x48
  401cf4:	mov	x1, x0
  401cf8:	ldr	x0, [sp, #160]
  401cfc:	bl	401050 <uuid_parse@plt>
  401d00:	cmp	w0, #0x0
  401d04:	b.eq	401d74 <ferror@plt+0xcb4>  // b.none
  401d08:	adrp	x0, 413000 <ferror@plt+0x11f40>
  401d0c:	add	x0, x0, #0x128
  401d10:	ldr	x4, [x0]
  401d14:	adrp	x0, 413000 <ferror@plt+0x11f40>
  401d18:	add	x0, x0, #0x140
  401d1c:	ldr	x0, [x0]
  401d20:	ldr	x3, [sp, #160]
  401d24:	mov	x2, x0
  401d28:	adrp	x0, 402000 <ferror@plt+0xf40>
  401d2c:	add	x1, x0, #0x2c8
  401d30:	mov	x0, x4
  401d34:	bl	4010a0 <fprintf@plt>
  401d38:	adrp	x0, 413000 <ferror@plt+0x11f40>
  401d3c:	add	x0, x0, #0x128
  401d40:	ldr	x19, [x0]
  401d44:	adrp	x0, 402000 <ferror@plt+0xf40>
  401d48:	add	x0, x0, #0x150
  401d4c:	bl	401090 <gettext@plt>
  401d50:	mov	x1, x0
  401d54:	adrp	x0, 413000 <ferror@plt+0x11f40>
  401d58:	add	x0, x0, #0x140
  401d5c:	ldr	x0, [x0]
  401d60:	mov	x2, x0
  401d64:	mov	x0, x19
  401d68:	bl	4010a0 <fprintf@plt>
  401d6c:	mov	w0, #0x1                   	// #1
  401d70:	bl	400ee0 <exit@plt>
  401d74:	ldr	w0, [sp, #172]
  401d78:	cmp	w0, #0x3
  401d7c:	b.ne	401d9c <ferror@plt+0xcdc>  // b.any
  401d80:	ldr	x2, [sp, #88]
  401d84:	add	x1, sp, #0x48
  401d88:	add	x0, sp, #0x38
  401d8c:	mov	x3, x2
  401d90:	ldr	x2, [sp, #152]
  401d94:	bl	400f30 <uuid_generate_md5@plt>
  401d98:	b	401dc4 <ferror@plt+0xd04>
  401d9c:	ldr	x2, [sp, #88]
  401da0:	add	x1, sp, #0x48
  401da4:	add	x0, sp, #0x38
  401da8:	mov	x3, x2
  401dac:	ldr	x2, [sp, #152]
  401db0:	bl	400f80 <uuid_generate_sha1@plt>
  401db4:	b	401dc4 <ferror@plt+0xd04>
  401db8:	add	x0, sp, #0x38
  401dbc:	bl	401020 <uuid_generate@plt>
  401dc0:	nop
  401dc4:	add	x1, sp, #0x60
  401dc8:	add	x0, sp, #0x38
  401dcc:	bl	400f00 <uuid_unparse@plt>
  401dd0:	add	x0, sp, #0x60
  401dd4:	bl	400fd0 <puts@plt>
  401dd8:	ldr	w0, [sp, #168]
  401ddc:	cmp	w0, #0x0
  401de0:	b.eq	401dec <ferror@plt+0xd2c>  // b.none
  401de4:	ldr	x0, [sp, #152]
  401de8:	bl	401010 <free@plt>
  401dec:	mov	w0, #0x0                   	// #0
  401df0:	ldr	x19, [sp, #16]
  401df4:	ldp	x29, x30, [sp], #176
  401df8:	ret
  401dfc:	nop
  401e00:	stp	x29, x30, [sp, #-64]!
  401e04:	mov	x29, sp
  401e08:	stp	x19, x20, [sp, #16]
  401e0c:	adrp	x20, 412000 <ferror@plt+0x10f40>
  401e10:	add	x20, x20, #0xde0
  401e14:	stp	x21, x22, [sp, #32]
  401e18:	adrp	x21, 412000 <ferror@plt+0x10f40>
  401e1c:	add	x21, x21, #0xdd8
  401e20:	sub	x20, x20, x21
  401e24:	mov	w22, w0
  401e28:	stp	x23, x24, [sp, #48]
  401e2c:	mov	x23, x1
  401e30:	mov	x24, x2
  401e34:	bl	400e60 <uuid_generate_random@plt-0x40>
  401e38:	cmp	xzr, x20, asr #3
  401e3c:	b.eq	401e68 <ferror@plt+0xda8>  // b.none
  401e40:	asr	x20, x20, #3
  401e44:	mov	x19, #0x0                   	// #0
  401e48:	ldr	x3, [x21, x19, lsl #3]
  401e4c:	mov	x2, x24
  401e50:	add	x19, x19, #0x1
  401e54:	mov	x1, x23
  401e58:	mov	w0, w22
  401e5c:	blr	x3
  401e60:	cmp	x20, x19
  401e64:	b.ne	401e48 <ferror@plt+0xd88>  // b.any
  401e68:	ldp	x19, x20, [sp, #16]
  401e6c:	ldp	x21, x22, [sp, #32]
  401e70:	ldp	x23, x24, [sp, #48]
  401e74:	ldp	x29, x30, [sp], #64
  401e78:	ret
  401e7c:	nop
  401e80:	ret
  401e84:	nop
  401e88:	adrp	x2, 413000 <ferror@plt+0x11f40>
  401e8c:	mov	x1, #0x0                   	// #0
  401e90:	ldr	x2, [x2, #288]
  401e94:	b	400f10 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000401e98 <.fini>:
  401e98:	stp	x29, x30, [sp, #-16]!
  401e9c:	mov	x29, sp
  401ea0:	ldp	x29, x30, [sp], #16
  401ea4:	ret
