-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity krnl_lstm_readVec2Stream_float_4u_141_W_hf_37_rom is 
    generic(
             DWIDTH     : integer := 32; 
             AWIDTH     : integer := 6; 
             MEM_SIZE    : integer := 64
    ); 
    port (
          addr0      : in std_logic_vector(AWIDTH-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DWIDTH-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of krnl_lstm_readVec2Stream_float_4u_141_W_hf_37_rom is 

signal addr0_tmp : std_logic_vector(AWIDTH-1 downto 0); 
type mem_array is array (0 to MEM_SIZE-1) of std_logic_vector (DWIDTH-1 downto 0); 
signal mem : mem_array := (
    0 => "10111101011111100001011001000001", 
    1 => "10111101100011110011100111011010", 
    2 => "10111101100101111111010001000000", 
    3 => "10111101100100111011000100001000", 
    4 => "10111101011101110111010001001001", 
    5 => "10111101101000111001001110001010", 
    6 => "10111101000101100010111011011010", 
    7 => "10111101100010000011001001101111", 
    8 => "10111101011011101101010001100101", 
    9 => "10111101100100101101001001000111", 
    10 => "10111101100010011000001010100100", 
    11 => "10111101011101100111101101100111", 
    12 => "10111101100110001001010111010101", 
    13 => "10111101001111001001110000011001", 
    14 => "10111101100001000001001010100000", 
    15 => "10111101001111100101011111100001", 
    16 => "10111101010111000111110011110010", 
    17 => "10111101100000110100110011101000", 
    18 => "10111101011010101011110111011011", 
    19 => "10111101100001101011100010000110", 
    20 => "10111101011001010011100101110010", 
    21 => "10111101100100000111011000101010", 
    22 => "10111101101100000111001110000100", 
    23 => "10111100111011000111010001001100", 
    24 => "10111101011100011001011001001001", 
    25 => "10111101100011010101011110010001", 
    26 => "10111101100010011010000100011111", 
    27 => "10111101100000011110010110111000", 
    28 => "10111101100010000010011110101001", 
    29 => "00111101011001101101101111110011", 
    30 => "10111101100001000000001111110111", 
    31 => "10111101100000100011001110001101", 
    32 => "10111101001011010000100010100110", 
    33 => "10111101100001100110101110011001", 
    34 => "10111101100100010000101001010100", 
    35 => "10111101100010110100100010001001", 
    36 => "10111100100111101101010111001010", 
    37 => "10111101100001010111100110010111", 
    38 => "10111101100001000001101100101111", 
    39 => "00111100000110000000000001100010", 
    40 => "10111101001010111101101011101101", 
    41 => "10111101100001010101101010101100", 
    42 => "10111101011101100110101111100110", 
    43 => "10111101100100100111010000010000", 
    44 => "10111101100001111010111011111010", 
    45 => "10111101011010000110100001011010", 
    46 => "10111101100100010100101111010100", 
    47 => "10111101100101111000101011111010", 
    48 => "10111101011111010010010011110101", 
    49 => "10111101100010100000000011011101", 
    50 => "10111100111011100010001110111001", 
    51 => "10111101011001100000011110100001", 
    52 => "10111101100001010110010101101010", 
    53 => "10111101100011110000100101000111", 
    54 => "10111101011000101100011010101011", 
    55 => "10111101100000111001000000000110", 
    56 => "10111101100000111000010011100011", 
    57 => "10111101100010110111011100011011", 
    58 => "10111101011101010111111111011111", 
    59 => "10111101000101010101000000110001", 
    60 => "10111101011111111100100010000110", 
    61 => "10111101100010000111011010010101", 
    62 => "10111101011100110100000110010100", 
    63 => "10111101100010000010001110101010" );


begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;

Library IEEE;
use IEEE.std_logic_1164.all;

entity krnl_lstm_readVec2Stream_float_4u_141_W_hf_37 is
    generic (
        DataWidth : INTEGER := 32;
        AddressRange : INTEGER := 64;
        AddressWidth : INTEGER := 6);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of krnl_lstm_readVec2Stream_float_4u_141_W_hf_37 is
    component krnl_lstm_readVec2Stream_float_4u_141_W_hf_37_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    krnl_lstm_readVec2Stream_float_4u_141_W_hf_37_rom_U :  component krnl_lstm_readVec2Stream_float_4u_141_W_hf_37_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


