##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for Clock_3(routed)
		4.4::Critical Path Report for CyBUS_CLK
		4.5::Critical Path Report for OSC1_ADC_SAR_IntClock
		4.6::Critical Path Report for timer_clock(routed)
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_3(routed):R vs. Clock_3(routed):R)
		5.2::Critical Path Report for (Clock_3(routed):R vs. timer_clock(routed):R)
		5.3::Critical Path Report for (Clock_3(routed):R vs. CyBUS_CLK:R)
		5.4::Critical Path Report for (Clock_3(routed):R vs. Clock_1:R)
		5.5::Critical Path Report for (timer_clock(routed):R vs. Clock_3(routed):R)
		5.6::Critical Path Report for (timer_clock(routed):R vs. timer_clock(routed):R)
		5.7::Critical Path Report for (timer_clock(routed):R vs. CyBUS_CLK:R)
		5.8::Critical Path Report for (timer_clock(routed):R vs. Clock_1:R)
		5.9::Critical Path Report for (CyBUS_CLK:R vs. Clock_3(routed):R)
		5.10::Critical Path Report for (CyBUS_CLK:R vs. timer_clock(routed):R)
		5.11::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.12::Critical Path Report for (CyBUS_CLK:R vs. OSC1_ADC_SAR_IntClock:R)
		5.13::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
		5.14::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
		5.15::Critical Path Report for (OSC1_ADC_SAR_IntClock:R vs. CyBUS_CLK:R)
		5.16::Critical Path Report for (OSC1_ADC_SAR_IntClock:R vs. OSC1_ADC_SAR_IntClock:R)
		5.17::Critical Path Report for (Clock_2:R vs. CyBUS_CLK:R)
		5.18::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.19::Critical Path Report for (Clock_1:R vs. Clock_3(routed):R)
		5.20::Critical Path Report for (Clock_1:R vs. timer_clock(routed):R)
		5.21::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 18
Clock: ADC_DelSig_1_Ext_CP_Clk               | N/A                   | Target: 75.00 MHz   | 
Clock: ADC_DelSig_1_Ext_CP_Clk(routed)       | N/A                   | Target: 75.00 MHz   | 
Clock: ADC_DelSig_1_theACLK                  | N/A                   | Target: 3.13 MHz    | 
Clock: ADC_DelSig_1_theACLK(fixed-function)  | N/A                   | Target: 3.13 MHz    | 
Clock: Clock_1                               | Frequency: 99.74 MHz  | Target: 0.13 MHz    | 
Clock: Clock_2                               | Frequency: 94.86 MHz  | Target: 0.13 MHz    | 
Clock: Clock_3                               | N/A                   | Target: 0.07 MHz    | 
Clock: Clock_3(routed)                       | Frequency: 94.85 MHz  | Target: 0.07 MHz    | 
Clock: CyBUS_CLK                             | Frequency: 38.46 MHz  | Target: 75.00 MHz   | 
Clock: CyILO                                 | N/A                   | Target: 0.10 MHz    | 
Clock: CyIMO                                 | N/A                   | Target: 24.00 MHz   | 
Clock: CyMASTER_CLK                          | N/A                   | Target: 75.00 MHz   | 
Clock: CyPLL_OUT                             | N/A                   | Target: 75.00 MHz   | 
Clock: OSC1_ADC_SAR_IntClock                 | Frequency: 32.19 MHz  | Target: 1.60 MHz    | 
Clock: OSC1_ADC_SAR_IntClock(routed)         | N/A                   | Target: 1.60 MHz    | 
Clock: \ADC_DelSig_1:DSM\/dec_clock          | N/A                   | Target: 100.00 MHz  | 
Clock: timer_clock                           | N/A                   | Target: 25.00 MHz   | 
Clock: timer_clock(routed)                   | Frequency: 94.85 MHz  | Target: 24.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock           Capture Clock          Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------------  ---------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1                Clock_1                8e+006           7992635     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_1                Clock_3(routed)        106667           113331      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_1                timer_clock(routed)    41666.7          47368       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2                Clock_2                8e+006           7990584     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2                CyBUS_CLK              13333.3          4483        N/A              N/A         N/A              N/A         N/A              N/A         
Clock_3(routed)        Clock_1                106667           82312       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_3(routed)        Clock_3(routed)        1.36533e+007     13642791    N/A              N/A         N/A              N/A         N/A              N/A         
Clock_3(routed)        CyBUS_CLK              13333.3          -24666      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_3(routed)        timer_clock(routed)    1666.67          -9839       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              Clock_1                13333.3          3307        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              Clock_2                13333.3          2792        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              Clock_3(routed)        13333.3          17323       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              CyBUS_CLK              13333.3          -12671      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              OSC1_ADC_SAR_IntClock  13333.3          6275        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              timer_clock(routed)    1666.67          4694        N/A              N/A         N/A              N/A         N/A              N/A         
OSC1_ADC_SAR_IntClock  CyBUS_CLK              13333.3          5952        N/A              N/A         N/A              N/A         N/A              N/A         
OSC1_ADC_SAR_IntClock  OSC1_ADC_SAR_IntClock  626667           595601      N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock(routed)    Clock_1                41666.7          18274       N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock(routed)    Clock_3(routed)        1666.67          -7914       N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock(routed)    CyBUS_CLK              1666.67          -35370      N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock(routed)    timer_clock(routed)    41666.7          31124       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name                Setup to Clk  Clock Name:Phase       
-----------------------  ------------  ---------------------  
OSC1_Hard_Sync(0)_PAD    35852         CyBUS_CLK:R            
OSC1_Hard_Sync(0)_PAD    18184         Clock_1:R              
OSC1_Hard_Sync(0)_PAD    9358          timer_clock(routed):R  
OSC1_Hard_Sync(0)_PAD    8395          Clock_3(routed):R      
OSC1_Soft_Sync(0)_PAD    22527         CyBUS_CLK:R            
OSC2_Hard_Sync_1(0)_PAD  36299         CyBUS_CLK:R            
OSC2_Soft_Sync_1(0)_PAD  25522         CyBUS_CLK:R            


                       3.2::Clock to Out
                       -----------------

Port Name                 Clock to Out  Clock Name:Phase       
------------------------  ------------  ---------------------  
OSC1_Saw_Preset(0)_PAD    31749         Clock_1:R              
OSC1_Saw_Reset(0)_PAD     32066         Clock_1:R              
OSC1_Square_Out(0)_PAD    40876         Clock_3(routed):R      
OSC1_Square_Out(0)_PAD    39913         timer_clock(routed):R  
OSC1_Tri_Preset(0)_PAD    30496         Clock_1:R              
OSC1_Tri_Reset(0)_PAD     30330         Clock_1:R              
OSC2_Saw_Preset_1(0)_PAD  32763         Clock_2:R              
OSC2_Saw_Reset_1(0)_PAD   32325         Clock_2:R              
OSC2_Square_Out_1(0)_PAD  26640         CyBUS_CLK:R            


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 99.74 MHz | Target: 0.13 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_138/q
Path End       : \PulseConvert_1:out_sample\/main_1
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 3307p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#600 vs. Clock_1:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6516
-------------------------------------   ---- 
End-of-path arrival time (ps)           6516
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                             macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_138/q                           macrocell22   1250   1250   3307  RISE       1
\PulseConvert_1:out_sample\/main_1  macrocell26   5266   6516   3307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell26         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 94.86 MHz | Target: 0.13 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2885/q
Path End       : \PulseConvert_2:out_sample\/main_1
Capture Clock  : \PulseConvert_2:out_sample\/clock_0
Path slack     : 2792p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#600 vs. Clock_2:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7031
-------------------------------------   ---- 
End-of-path arrival time (ps)           7031
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2885/clock_0                                            macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_2885/q                          macrocell33   1250   1250   2792  RISE       1
\PulseConvert_2:out_sample\/main_1  macrocell32   5781   7031   2792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell32         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_3(routed)
*********************************************
Clock: Clock_3(routed)
Frequency: 94.85 MHz | Target: 0.07 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : Net_4622/ar_0
Capture Clock  : Net_4622/clock_0
Path slack     : 13642791p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                14944
+ Cycle adjust (Clock_3(routed):R#1 vs. Clock_3(routed):R#2)   13653333
- Recovery time                                                       0
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13668278

Launch Clock Arrival Time                       0
+ Clock path delay                      11792
+ Data path delay                       13695
-------------------------------------   ----- 
End-of-path arrival time (ps)           25487
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                         macrocell16      6186   6186  RISE       1
Net_191/q                                              macrocell16      3350   9536  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      2257  11792  RISE       1

Data path
pin name               model name   delay     AT     slack  edge  Fanout
---------------------  -----------  -----  -----  --------  ----  ------
\EdgeDetect_1:last\/q  macrocell23   1250  13042  13642791  RISE       1
Net_2795/main_0        macrocell4    2527  15569  13642791  RISE       1
Net_2795/q             macrocell4    3350  18919  13642791  RISE       1
Net_4622/ar_0          macrocell27   6568  25487  13642791  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                         macrocell16      6186   6186  RISE       1
Net_191/q                                              macrocell16      3350   9536  RISE       1
Net_4622/clock_0                                       macrocell27      5409  14944  RISE       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 38.46 MHz | Target: 75.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_3:last\/q
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -12671p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                      9103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21774
-------------------------------------   ----- 
End-of-path arrival time (ps)           21774
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EdgeDetect_3:last\/clock_0                                 macrocell34         0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_3:last\/q                                   macrocell34     1250   1250  -12671  RISE       1
Net_2878/main_1                                         macrocell10     2307   3557  -12671  RISE       1
Net_2878/q                                              macrocell10     3350   6907  -12671  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell5   3138  10044  -12671  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell5   5130  15174  -12671  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/ci         datapathcell6      0  15174  -12671  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell6   3300  18474  -12671  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/ci         datapathcell7      0  18474  -12671  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell7   3300  21774  -12671  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/ci         datapathcell8      0  21774  -12671  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock          datapathcell8       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for OSC1_ADC_SAR_IntClock
***************************************************
Clock: OSC1_ADC_SAR_IntClock
Frequency: 32.19 MHz | Target: 1.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 595601p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27556
-------------------------------------   ----- 
End-of-path arrival time (ps)           27556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell74   9145  27556  595601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell74         0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for timer_clock(routed)
*************************************************
Clock: timer_clock(routed)
Frequency: 94.85 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : Net_4622/ar_0
Capture Clock  : Net_4622/clock_0
Path slack     : 31124p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     13982
+ Cycle adjust (timer_clock(routed):R#1 vs. timer_clock(routed):R#2)   41667
- Recovery time                                                            0
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         55648

Launch Clock Arrival Time                       0
+ Clock path delay                      10830
+ Data path delay                       13695
-------------------------------------   ----- 
End-of-path arrival time (ps)           24525
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      5223   5223  RISE       1
Net_191/q                                              macrocell16      3350   8573  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      2257  10830  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q  macrocell23   1250  12080  31124  RISE       1
Net_2795/main_0        macrocell4    2527  14606  31124  RISE       1
Net_2795/q             macrocell4    3350  17956  31124  RISE       1
Net_4622/ar_0          macrocell27   6568  24525  31124  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      5223   5223  RISE       1
Net_191/q                                              macrocell16      3350   8573  RISE       1
Net_4622/clock_0                                       macrocell27      5409  13982  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_3(routed):R vs. Clock_3(routed):R)
***********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : Net_4622/ar_0
Capture Clock  : Net_4622/clock_0
Path slack     : 13642791p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                14944
+ Cycle adjust (Clock_3(routed):R#1 vs. Clock_3(routed):R#2)   13653333
- Recovery time                                                       0
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13668278

Launch Clock Arrival Time                       0
+ Clock path delay                      11792
+ Data path delay                       13695
-------------------------------------   ----- 
End-of-path arrival time (ps)           25487
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                         macrocell16      6186   6186  RISE       1
Net_191/q                                              macrocell16      3350   9536  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      2257  11792  RISE       1

Data path
pin name               model name   delay     AT     slack  edge  Fanout
---------------------  -----------  -----  -----  --------  ----  ------
\EdgeDetect_1:last\/q  macrocell23   1250  13042  13642791  RISE       1
Net_2795/main_0        macrocell4    2527  15569  13642791  RISE       1
Net_2795/q             macrocell4    3350  18919  13642791  RISE       1
Net_4622/ar_0          macrocell27   6568  25487  13642791  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                         macrocell16      6186   6186  RISE       1
Net_191/q                                              macrocell16      3350   9536  RISE       1
Net_4622/clock_0                                       macrocell27      5409  14944  RISE       1


5.2::Critical Path Report for (Clock_3(routed):R vs. timer_clock(routed):R)
***************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : Net_4622/ar_0
Capture Clock  : Net_4622/clock_0
Path slack     : -9839p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                      13982
+ Cycle adjust (Clock_3(routed):R#23 vs. timer_clock(routed):R#7209)   -40000
- Recovery time                                                             0
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         -26018

Launch Clock Arrival Time                       0
+ Clock path delay                      11792
+ Data path delay                       13695
-------------------------------------   ----- 
End-of-path arrival time (ps)           25487
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                         macrocell16      6186   6186  RISE       1
Net_191/q                                              macrocell16      3350   9536  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      2257  11792  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q  macrocell23   1250  13042  -9839  RISE       1
Net_2795/main_0        macrocell4    2527  15569  -9839  RISE       1
Net_2795/q             macrocell4    3350  18919  -9839  RISE       1
Net_4622/ar_0          macrocell27   6568  25487  -9839  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      5223   5223  RISE       1
Net_191/q                                              macrocell16      3350   8573  RISE       1
Net_4622/clock_0                                       macrocell27      5409  13982  RISE       1


5.3::Critical Path Report for (Clock_3(routed):R vs. CyBUS_CLK:R)
*****************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -24666p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_3(routed):R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                             -4230
------------------------------------------------------   ----- 
End-of-path required time (ps)                            9103

Launch Clock Arrival Time                       0
+ Clock path delay                      11792
+ Data path delay                       21977
-------------------------------------   ----- 
End-of-path arrival time (ps)           33769
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                         macrocell16      6186   6186  RISE       1
Net_191/q                                              macrocell16      3350   9536  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      2257  11792  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_1:last\/q                                 macrocell23     1250  13042  -24666  RISE       1
Net_2795/main_0                                       macrocell4      2527  15569  -24666  RISE       1
Net_2795/q                                            macrocell4      3350  18919  -24666  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell1   3120  22039  -24666  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   5130  27169  -24666  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  27169  -24666  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3300  30469  -24666  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  30469  -24666  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell3   3300  33769  -24666  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell4      0  33769  -24666  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock            datapathcell4       0      0  RISE       1


5.4::Critical Path Report for (Clock_3(routed):R vs. Clock_1:R)
***************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_3:in_sample\/q
Path End       : Net_4614/main_2
Capture Clock  : Net_4614/clock_0
Path slack     : 82312p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_3(routed):R#59 vs. Clock_1:R#100)   106667
- Setup time                                               -3510
-------------------------------------------------------   ------ 
End-of-path required time (ps)                            103157

Launch Clock Arrival Time                       0
+ Clock path delay                      16222
+ Data path delay                        4623
-------------------------------------   ----- 
End-of-path arrival time (ps)           20845
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                         macrocell16      6186   6186  RISE       1
Net_191/q                                              macrocell16      3350   9536  RISE       1
\PulseConvert_3:in_sample\/clock_0                     macrocell109     6686  16222  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
\PulseConvert_3:in_sample\/q  macrocell109   1250  17472  82312  RISE       1
Net_4614/main_2               macrocell108   3373  20845  82312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_4614/clock_0                                           macrocell108        0      0  RISE       1


5.5::Critical Path Report for (timer_clock(routed):R vs. Clock_3(routed):R)
***************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : Net_4622/ar_0
Capture Clock  : Net_4622/clock_0
Path slack     : -7914p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                   14944
+ Cycle adjust (timer_clock(routed):R#984 vs. Clock_3(routed):R#4)    1667
- Recovery time                                                          0
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       16611

Launch Clock Arrival Time                       0
+ Clock path delay                      10830
+ Data path delay                       13695
-------------------------------------   ----- 
End-of-path arrival time (ps)           24525
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      5223   5223  RISE       1
Net_191/q                                              macrocell16      3350   8573  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      2257  10830  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q  macrocell23   1250  12080  -7914  RISE       1
Net_2795/main_0        macrocell4    2527  14606  -7914  RISE       1
Net_2795/q             macrocell4    3350  17956  -7914  RISE       1
Net_4622/ar_0          macrocell27   6568  24525  -7914  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                         macrocell16      6186   6186  RISE       1
Net_191/q                                              macrocell16      3350   9536  RISE       1
Net_4622/clock_0                                       macrocell27      5409  14944  RISE       1


5.6::Critical Path Report for (timer_clock(routed):R vs. timer_clock(routed):R)
*******************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : Net_4622/ar_0
Capture Clock  : Net_4622/clock_0
Path slack     : 31124p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     13982
+ Cycle adjust (timer_clock(routed):R#1 vs. timer_clock(routed):R#2)   41667
- Recovery time                                                            0
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         55648

Launch Clock Arrival Time                       0
+ Clock path delay                      10830
+ Data path delay                       13695
-------------------------------------   ----- 
End-of-path arrival time (ps)           24525
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      5223   5223  RISE       1
Net_191/q                                              macrocell16      3350   8573  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      2257  10830  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q  macrocell23   1250  12080  31124  RISE       1
Net_2795/main_0        macrocell4    2527  14606  31124  RISE       1
Net_2795/q             macrocell4    3350  17956  31124  RISE       1
Net_4622/ar_0          macrocell27   6568  24525  31124  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      5223   5223  RISE       1
Net_191/q                                              macrocell16      3350   8573  RISE       1
Net_4622/clock_0                                       macrocell27      5409  13982  RISE       1


5.7::Critical Path Report for (timer_clock(routed):R vs. CyBUS_CLK:R)
*********************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -35370p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (timer_clock(routed):R#8 vs. CyBUS_CLK:R#23)    1667
- Setup time                                                  -4230
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                -2563

Launch Clock Arrival Time                       0
+ Clock path delay                      10830
+ Data path delay                       21977
-------------------------------------   ----- 
End-of-path arrival time (ps)           32806
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      5223   5223  RISE       1
Net_191/q                                              macrocell16      3350   8573  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      2257  10830  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_1:last\/q                                 macrocell23     1250  12080  -35370  RISE       1
Net_2795/main_0                                       macrocell4      2527  14606  -35370  RISE       1
Net_2795/q                                            macrocell4      3350  17956  -35370  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell1   3120  21076  -35370  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   5130  26206  -35370  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  26206  -35370  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3300  29506  -35370  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  29506  -35370  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell3   3300  32806  -35370  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell4      0  32806  -35370  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock            datapathcell4       0      0  RISE       1


5.8::Critical Path Report for (timer_clock(routed):R vs. Clock_1:R)
*******************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_3:in_sample\/q
Path End       : Net_4614/main_2
Capture Clock  : Net_4614/clock_0
Path slack     : 18274p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock(routed):R#192 vs. Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                      15259
+ Data path delay                        4623
-------------------------------------   ----- 
End-of-path arrival time (ps)           19883
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      5223   5223  RISE       1
Net_191/q                                              macrocell16      3350   8573  RISE       1
\PulseConvert_3:in_sample\/clock_0                     macrocell109     6686  15259  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
\PulseConvert_3:in_sample\/q  macrocell109   1250  16509  18274  RISE       1
Net_4614/main_2               macrocell108   3373  19883  18274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_4614/clock_0                                           macrocell108        0      0  RISE       1


5.9::Critical Path Report for (CyBUS_CLK:R vs. Clock_3(routed):R)
*****************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_138/q
Path End       : \PulseConvert_1:in_sample\/main_1
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 17323p

Capture Clock Arrival Time                                      0
+ Clock path delay                                          14944
+ Cycle adjust (CyBUS_CLK:R#1024 vs. Clock_3(routed):R#2)   13333
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              24768

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7444
-------------------------------------   ---- 
End-of-path arrival time (ps)           7444
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                             macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Net_138/q                          macrocell22   1250   1250  17323  RISE       1
\PulseConvert_1:in_sample\/main_1  macrocell25   6194   7444  17323  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                         macrocell16      6186   6186  RISE       1
Net_191/q                                              macrocell16      3350   9536  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell25      5409  14944  RISE       1


5.10::Critical Path Report for (CyBUS_CLK:R vs. timer_clock(routed):R)
**********************************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_138/q
Path End       : \PulseConvert_1:in_sample\/main_1
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 4694p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           13982
+ Cycle adjust (CyBUS_CLK:R#4 vs. timer_clock(routed):R#2)    1667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               12138

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7444
-------------------------------------   ---- 
End-of-path arrival time (ps)           7444
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                             macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Net_138/q                          macrocell22   1250   1250   4694  RISE       1
\PulseConvert_1:in_sample\/main_1  macrocell25   6194   7444   4694  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      5223   5223  RISE       1
Net_191/q                                              macrocell16      3350   8573  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell25      5409  13982  RISE       1


5.11::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
************************************************************

++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_3:last\/q
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -12671p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                      9103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21774
-------------------------------------   ----- 
End-of-path arrival time (ps)           21774
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EdgeDetect_3:last\/clock_0                                 macrocell34         0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_3:last\/q                                   macrocell34     1250   1250  -12671  RISE       1
Net_2878/main_1                                         macrocell10     2307   3557  -12671  RISE       1
Net_2878/q                                              macrocell10     3350   6907  -12671  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell5   3138  10044  -12671  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell5   5130  15174  -12671  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/ci         datapathcell6      0  15174  -12671  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell6   3300  18474  -12671  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/ci         datapathcell7      0  18474  -12671  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell7   3300  21774  -12671  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/ci         datapathcell8      0  21774  -12671  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock          datapathcell8       0      0  RISE       1


5.12::Critical Path Report for (CyBUS_CLK:R vs. OSC1_ADC_SAR_IntClock:R)
************************************************************************

++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_4412/main_0
Capture Clock  : Net_4412/clock_0
Path slack     : 6275p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#47 vs. OSC1_ADC_SAR_IntClock:R#2)   13333
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell106        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell106   1250   1250   6275  RISE       1
Net_4412/main_0                            macrocell105   2299   3549   6275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4412/clock_0                                           macrocell105        0      0  RISE       1


5.13::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
**********************************************************

++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2885/q
Path End       : \PulseConvert_2:out_sample\/main_1
Capture Clock  : \PulseConvert_2:out_sample\/clock_0
Path slack     : 2792p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#600 vs. Clock_2:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7031
-------------------------------------   ---- 
End-of-path arrival time (ps)           7031
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2885/clock_0                                            macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_2885/q                          macrocell33   1250   1250   2792  RISE       1
\PulseConvert_2:out_sample\/main_1  macrocell32   5781   7031   2792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell32         0      0  RISE       1


5.14::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
**********************************************************

++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_138/q
Path End       : \PulseConvert_1:out_sample\/main_1
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 3307p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#600 vs. Clock_1:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6516
-------------------------------------   ---- 
End-of-path arrival time (ps)           6516
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                             macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_138/q                           macrocell22   1250   1250   3307  RISE       1
\PulseConvert_1:out_sample\/main_1  macrocell26   5266   6516   3307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell26         0      0  RISE       1


5.15::Critical Path Report for (OSC1_ADC_SAR_IntClock:R vs. CyBUS_CLK:R)
************************************************************************

++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4412/q
Path End       : \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 5952p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4412/clock_0                                           macrocell105        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_4412/q                                      macrocell105   1250   1250   5952  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell106   2622   3872   5952  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell106        0      0  RISE       1


5.16::Critical Path Report for (OSC1_ADC_SAR_IntClock:R vs. OSC1_ADC_SAR_IntClock:R)
************************************************************************************

++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 595601p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27556
-------------------------------------   ----- 
End-of-path arrival time (ps)           27556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell74   9145  27556  595601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell74         0      0  RISE       1


5.17::Critical Path Report for (Clock_2:R vs. CyBUS_CLK:R)
**********************************************************

++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:out_sample\/q
Path End       : \PulseConvert_2:in_sample\/main_3
Capture Clock  : \PulseConvert_2:in_sample\/clock_0
Path slack     : 4483p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                    9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5340
-------------------------------------   ---- 
End-of-path arrival time (ps)           5340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_2:out_sample\/q      macrocell32   1250   1250   4483  RISE       1
\PulseConvert_2:in_sample\/main_3  macrocell31   4090   5340   4483  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                          macrocell31         0      0  RISE       1


5.18::Critical Path Report for (Clock_2:R vs. Clock_2:R)
********************************************************

++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:out_sample\/q
Path End       : Net_2896/main_3
Capture Clock  : Net_2896/clock_0
Path slack     : 7990584p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   8000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 7996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5906
-------------------------------------   ---- 
End-of-path arrival time (ps)           5906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PulseConvert_2:out_sample\/q  macrocell32   1250   1250  7990584  RISE       1
Net_2896/main_3                macrocell30   4656   5906  7990584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2896/clock_0                                           macrocell30         0      0  RISE       1


5.19::Critical Path Report for (Clock_1:R vs. Clock_3(routed):R)
****************************************************************

++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:out_sample\/q
Path End       : \PulseConvert_1:in_sample\/main_5
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 113331p

Capture Clock Arrival Time                                    0
+ Clock path delay                                        14944
+ Cycle adjust (Clock_1:R#30 vs. Clock_3(routed):R#18)   106667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           118101

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4770
-------------------------------------   ---- 
End-of-path arrival time (ps)           4770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\PulseConvert_1:out_sample\/q      macrocell26   1250   1250  113331  RISE       1
\PulseConvert_1:in_sample\/main_5  macrocell25   3520   4770  113331  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                         macrocell16      6186   6186  RISE       1
Net_191/q                                              macrocell16      3350   9536  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell25      5409  14944  RISE       1


5.20::Critical Path Report for (Clock_1:R vs. timer_clock(routed):R)
********************************************************************

++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:out_sample\/q
Path End       : \PulseConvert_1:in_sample\/main_5
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 47368p

Capture Clock Arrival Time                                     0
+ Clock path delay                                         13982
+ Cycle adjust (Clock_1:R#1 vs. timer_clock(routed):R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             52138

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4770
-------------------------------------   ---- 
End-of-path arrival time (ps)           4770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_1:out_sample\/q      macrocell26   1250   1250  47368  RISE       1
\PulseConvert_1:in_sample\/main_5  macrocell25   3520   4770  47368  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      5223   5223  RISE       1
Net_191/q                                              macrocell16      3350   8573  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell25      5409  13982  RISE       1


5.21::Critical Path Report for (Clock_1:R vs. Clock_1:R)
********************************************************

++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_3:out_sample\/q
Path End       : Net_4614/main_3
Capture Clock  : Net_4614/clock_0
Path slack     : 7992635p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   8000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 7996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3855
-------------------------------------   ---- 
End-of-path arrival time (ps)           3855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_3:out_sample\/clock_0                        macrocell110        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\PulseConvert_3:out_sample\/q  macrocell110   1250   1250  7992635  RISE       1
Net_4614/main_3                macrocell108   2605   3855  7992635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_4614/clock_0                                           macrocell108        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -35370p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (timer_clock(routed):R#8 vs. CyBUS_CLK:R#23)    1667
- Setup time                                                  -4230
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                -2563

Launch Clock Arrival Time                       0
+ Clock path delay                      10830
+ Data path delay                       21977
-------------------------------------   ----- 
End-of-path arrival time (ps)           32806
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      5223   5223  RISE       1
Net_191/q                                              macrocell16      3350   8573  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      2257  10830  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_1:last\/q                                 macrocell23     1250  12080  -35370  RISE       1
Net_2795/main_0                                       macrocell4      2527  14606  -35370  RISE       1
Net_2795/q                                            macrocell4      3350  17956  -35370  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell1   3120  21076  -35370  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   5130  26206  -35370  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  26206  -35370  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3300  29506  -35370  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  29506  -35370  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell3   3300  32806  -35370  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell4      0  32806  -35370  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock            datapathcell4       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : -32070p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (timer_clock(routed):R#8 vs. CyBUS_CLK:R#23)    1667
- Setup time                                                  -4230
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                -2563

Launch Clock Arrival Time                       0
+ Clock path delay                      10830
+ Data path delay                       18677
-------------------------------------   ----- 
End-of-path arrival time (ps)           29506
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      5223   5223  RISE       1
Net_191/q                                              macrocell16      3350   8573  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      2257  10830  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_1:last\/q                                 macrocell23     1250  12080  -35370  RISE       1
Net_2795/main_0                                       macrocell4      2527  14606  -35370  RISE       1
Net_2795/q                                            macrocell4      3350  17956  -35370  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell1   3120  21076  -35370  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   5130  26206  -35370  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  26206  -35370  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3300  29506  -35370  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  29506  -32070  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clock            datapathcell3       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : -28770p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (timer_clock(routed):R#8 vs. CyBUS_CLK:R#23)    1667
- Setup time                                                  -4230
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                -2563

Launch Clock Arrival Time                       0
+ Clock path delay                      10830
+ Data path delay                       15377
-------------------------------------   ----- 
End-of-path arrival time (ps)           26206
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      5223   5223  RISE       1
Net_191/q                                              macrocell16      3350   8573  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      2257  10830  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_1:last\/q                                 macrocell23     1250  12080  -35370  RISE       1
Net_2795/main_0                                       macrocell4      2527  14606  -35370  RISE       1
Net_2795/q                                            macrocell4      3350  17956  -35370  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell1   3120  21076  -35370  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   5130  26206  -35370  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  26206  -28770  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clock            datapathcell2       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_2
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : -27540p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (timer_clock(routed):R#8 vs. CyBUS_CLK:R#23)    1667
- Setup time                                                  -6060
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                -4393

Launch Clock Arrival Time                       0
+ Clock path delay                      10830
+ Data path delay                       12317
-------------------------------------   ----- 
End-of-path arrival time (ps)           23147
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      5223   5223  RISE       1
Net_191/q                                              macrocell16      3350   8573  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      2257  10830  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_1:last\/q                                 macrocell23     1250  12080  -35370  RISE       1
Net_2795/main_0                                       macrocell4      2527  14606  -35370  RISE       1
Net_2795/q                                            macrocell4      3350  17956  -35370  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_2  datapathcell3   5190  23147  -27540  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clock            datapathcell3       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_2
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -26425p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (timer_clock(routed):R#8 vs. CyBUS_CLK:R#23)    1667
- Setup time                                                  -6060
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                -4393

Launch Clock Arrival Time                       0
+ Clock path delay                      10830
+ Data path delay                       11202
-------------------------------------   ----- 
End-of-path arrival time (ps)           22032
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      5223   5223  RISE       1
Net_191/q                                              macrocell16      3350   8573  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      2257  10830  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_1:last\/q                                 macrocell23     1250  12080  -35370  RISE       1
Net_2795/main_0                                       macrocell4      2527  14606  -35370  RISE       1
Net_2795/q                                            macrocell4      3350  17956  -35370  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_2  datapathcell4   4075  22032  -26425  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock            datapathcell4       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_2
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : -25509p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (timer_clock(routed):R#8 vs. CyBUS_CLK:R#23)    1667
- Setup time                                                  -6060
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                -4393

Launch Clock Arrival Time                       0
+ Clock path delay                      10830
+ Data path delay                       10286
-------------------------------------   ----- 
End-of-path arrival time (ps)           21115
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      5223   5223  RISE       1
Net_191/q                                              macrocell16      3350   8573  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      2257  10830  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_1:last\/q                                 macrocell23     1250  12080  -35370  RISE       1
Net_2795/main_0                                       macrocell4      2527  14606  -35370  RISE       1
Net_2795/q                                            macrocell4      3350  17956  -35370  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_2  datapathcell2   3159  21115  -25509  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clock            datapathcell2       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_2
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : -25470p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (timer_clock(routed):R#8 vs. CyBUS_CLK:R#23)    1667
- Setup time                                                  -6060
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                -4393

Launch Clock Arrival Time                       0
+ Clock path delay                      10830
+ Data path delay                       10247
-------------------------------------   ----- 
End-of-path arrival time (ps)           21076
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      5223   5223  RISE       1
Net_191/q                                              macrocell16      3350   8573  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      2257  10830  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_1:last\/q                                 macrocell23     1250  12080  -35370  RISE       1
Net_2795/main_0                                       macrocell4      2527  14606  -35370  RISE       1
Net_2795/q                                            macrocell4      3350  17956  -35370  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell1   3120  21076  -25470  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock            datapathcell1       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : -19454p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock(routed):R#8 vs. CyBUS_CLK:R#23)   1667
- Recovery time                                                  0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                1667

Launch Clock Arrival Time                       0
+ Clock path delay                      10830
+ Data path delay                       10290
-------------------------------------   ----- 
End-of-path arrival time (ps)           21120
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      5223   5223  RISE       1
Net_191/q                                              macrocell16      3350   8573  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      2257  10830  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\EdgeDetect_1:last\/q                           macrocell23    1250  12080  -35370  RISE       1
Net_2795/main_0                                 macrocell4     2527  14606  -35370  RISE       1
Net_2795/q                                      macrocell4     3350  17956  -35370  RISE       1
\OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/reset  statusicell1   3164  21120  -19454  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/clock              statusicell1        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_3:last\/q
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -12671p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                      9103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21774
-------------------------------------   ----- 
End-of-path arrival time (ps)           21774
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EdgeDetect_3:last\/clock_0                                 macrocell34         0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_3:last\/q                                   macrocell34     1250   1250  -12671  RISE       1
Net_2878/main_1                                         macrocell10     2307   3557  -12671  RISE       1
Net_2878/q                                              macrocell10     3350   6907  -12671  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell5   3138  10044  -12671  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell5   5130  15174  -12671  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/ci         datapathcell6      0  15174  -12671  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell6   3300  18474  -12671  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/ci         datapathcell7      0  18474  -12671  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell7   3300  21774  -12671  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/ci         datapathcell8      0  21774  -12671  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock          datapathcell8       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : Net_4622/ar_0
Capture Clock  : Net_4622/clock_0
Path slack     : -9839p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                      13982
+ Cycle adjust (Clock_3(routed):R#23 vs. timer_clock(routed):R#7209)   -40000
- Recovery time                                                             0
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         -26018

Launch Clock Arrival Time                       0
+ Clock path delay                      11792
+ Data path delay                       13695
-------------------------------------   ----- 
End-of-path arrival time (ps)           25487
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                         macrocell16      6186   6186  RISE       1
Net_191/q                                              macrocell16      3350   9536  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      2257  11792  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q  macrocell23   1250  13042  -9839  RISE       1
Net_2795/main_0        macrocell4    2527  15569  -9839  RISE       1
Net_2795/q             macrocell4    3350  18919  -9839  RISE       1
Net_4622/ar_0          macrocell27   6568  25487  -9839  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      5223   5223  RISE       1
Net_191/q                                              macrocell16      3350   8573  RISE       1
Net_4622/clock_0                                       macrocell27      5409  13982  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_3:last\/q
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : -9371p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                      9103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18474
-------------------------------------   ----- 
End-of-path arrival time (ps)           18474
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EdgeDetect_3:last\/clock_0                                 macrocell34         0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_3:last\/q                                   macrocell34     1250   1250  -12671  RISE       1
Net_2878/main_1                                         macrocell10     2307   3557  -12671  RISE       1
Net_2878/q                                              macrocell10     3350   6907  -12671  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell5   3138  10044  -12671  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell5   5130  15174  -12671  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/ci         datapathcell6      0  15174  -12671  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell6   3300  18474  -12671  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/ci         datapathcell7      0  18474   -9371  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/clock          datapathcell7       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4622/q
Path End       : \PulseConvert_1:in_sample\/main_0
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : -6660p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                      13982
+ Cycle adjust (Clock_3(routed):R#23 vs. timer_clock(routed):R#7209)   -40000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         -29528

Launch Clock Arrival Time                       0
+ Clock path delay                      14944
+ Data path delay                        3854
-------------------------------------   ----- 
End-of-path arrival time (ps)           18798
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                         macrocell16      6186   6186  RISE       1
Net_191/q                                              macrocell16      3350   9536  RISE       1
Net_4622/clock_0                                       macrocell27      5409  14944  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Net_4622/q                         macrocell27   1250  16194  -6660  RISE       1
\PulseConvert_1:in_sample\/main_0  macrocell25   2604  18798  -6660  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      5223   5223  RISE       1
Net_191/q                                              macrocell16      3350   8573  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell25      5409  13982  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:in_sample\/q
Path End       : \PulseConvert_1:in_sample\/main_4
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : -6351p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                      13982
+ Cycle adjust (Clock_3(routed):R#23 vs. timer_clock(routed):R#7209)   -40000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         -29528

Launch Clock Arrival Time                       0
+ Clock path delay                      14944
+ Data path delay                        3545
-------------------------------------   ----- 
End-of-path arrival time (ps)           18490
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                         macrocell16      6186   6186  RISE       1
Net_191/q                                              macrocell16      3350   9536  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell25      5409  14944  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_1:in_sample\/q       macrocell25   1250  16194  -6351  RISE       1
\PulseConvert_1:in_sample\/main_4  macrocell25   2295  18490  -6351  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      5223   5223  RISE       1
Net_191/q                                              macrocell16      3350   8573  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell25      5409  13982  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_3:in_sample\/q
Path End       : \PulseConvert_3:in_sample\/main_2
Capture Clock  : \PulseConvert_3:in_sample\/clock_0
Path slack     : -6350p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                      15259
+ Cycle adjust (Clock_3(routed):R#23 vs. timer_clock(routed):R#7209)   -40000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         -28251

Launch Clock Arrival Time                       0
+ Clock path delay                      16222
+ Data path delay                        3545
-------------------------------------   ----- 
End-of-path arrival time (ps)           19766
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                         macrocell16      6186   6186  RISE       1
Net_191/q                                              macrocell16      3350   9536  RISE       1
\PulseConvert_3:in_sample\/clock_0                     macrocell109     6686  16222  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\PulseConvert_3:in_sample\/q       macrocell109   1250  17472  -6350  RISE       1
\PulseConvert_3:in_sample\/main_2  macrocell109   2295  19766  -6350  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      5223   5223  RISE       1
Net_191/q                                              macrocell16      3350   8573  RISE       1
\PulseConvert_3:in_sample\/clock_0                     macrocell109     6686  15259  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_3:last\/q
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : -6071p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                      9103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15174
-------------------------------------   ----- 
End-of-path arrival time (ps)           15174
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EdgeDetect_3:last\/clock_0                                 macrocell34         0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_3:last\/q                                   macrocell34     1250   1250  -12671  RISE       1
Net_2878/main_1                                         macrocell10     2307   3557  -12671  RISE       1
Net_2878/q                                              macrocell10     3350   6907  -12671  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell5   3138  10044  -12671  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell5   5130  15174  -12671  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/ci         datapathcell6      0  15174   -6071  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/clock          datapathcell6       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : -5639p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     12833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18472
-------------------------------------   ----- 
End-of-path arrival time (ps)           18472
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock            datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell1    760    760  -12347  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell2      0    760  -12347  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell2   1210   1970  -12347  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell3      0   1970  -12347  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell3   1210   3180  -12347  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell4      0   3180  -12347  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell4   2740   5920  -12347  RISE       1
\OSC1_Freq_Timer:TimerUDB:status_tc\/main_1         macrocell3      3813   9733   -5639  RISE       1
\OSC1_Freq_Timer:TimerUDB:status_tc\/q              macrocell3      3350  13083   -5639  RISE       1
\OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell1    5389  18472   -5639  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/clock              statusicell1        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \PulseConvert_3:in_sample\/main_0
Capture Clock  : \PulseConvert_3:in_sample\/clock_0
Path slack     : -5337p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                      15259
+ Cycle adjust (Clock_3(routed):R#23 vs. timer_clock(routed):R#7209)   -40000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         -28251

Launch Clock Arrival Time                       0
+ Clock path delay                      11792
+ Data path delay                        6961
-------------------------------------   ----- 
End-of-path arrival time (ps)           18753
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                         macrocell16      6186   6186  RISE       1
Net_191/q                                              macrocell16      3350   9536  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      2257  11792  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q              macrocell23    1250  13042  -9839  RISE       1
\PulseConvert_3:in_sample\/main_0  macrocell109   5711  18753  -5337  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      5223   5223  RISE       1
Net_191/q                                              macrocell16      3350   8573  RISE       1
\PulseConvert_3:in_sample\/clock_0                     macrocell109     6686  15259  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \PulseConvert_1:in_sample\/main_2
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : -4187p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                      13982
+ Cycle adjust (Clock_3(routed):R#23 vs. timer_clock(routed):R#7209)   -40000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         -29528

Launch Clock Arrival Time                       0
+ Clock path delay                      11792
+ Data path delay                        4534
-------------------------------------   ----- 
End-of-path arrival time (ps)           16326
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                         macrocell16      6186   6186  RISE       1
Net_191/q                                              macrocell16      3350   9536  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      2257  11792  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q              macrocell23   1250  13042  -9839  RISE       1
\PulseConvert_1:in_sample\/main_2  macrocell25   3284  16326  -4187  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      5223   5223  RISE       1
Net_191/q                                              macrocell16      3350   8573  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell25      5409  13982  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_3:last\/q
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/cs_addr_2
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -3672p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10945
-------------------------------------   ----- 
End-of-path arrival time (ps)           10945
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EdgeDetect_3:last\/clock_0                                 macrocell34         0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_3:last\/q                                   macrocell34     1250   1250  -12671  RISE       1
Net_2878/main_1                                         macrocell10     2307   3557  -12671  RISE       1
Net_2878/q                                              macrocell10     3350   6907  -12671  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/cs_addr_2  datapathcell8   4039  10945   -3672  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock          datapathcell8       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_3:last\/q
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/cs_addr_2
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : -3664p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10937
-------------------------------------   ----- 
End-of-path arrival time (ps)           10937
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EdgeDetect_3:last\/clock_0                                 macrocell34         0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_3:last\/q                                   macrocell34     1250   1250  -12671  RISE       1
Net_2878/main_1                                         macrocell10     2307   3557  -12671  RISE       1
Net_2878/q                                              macrocell10     3350   6907  -12671  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/cs_addr_2  datapathcell7   4030  10937   -3664  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/clock          datapathcell7       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\/clock
Path slack     : -3639p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     12833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16472
-------------------------------------   ----- 
End-of-path arrival time (ps)           16472
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0       datapathcell5    760    760  -12506  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell6      0    760  -12506  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0       datapathcell6   1210   1970  -12506  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell7      0   1970  -12506  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0       datapathcell7   1210   3180  -12506  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell8      0   3180  -12506  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell8   2740   5920  -12506  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:status_tc\/main_1         macrocell9      4871  10791   -3639  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:status_tc\/q              macrocell9      3350  14141   -3639  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\/status_0   statusicell2    2330  16472   -3639  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\/clock            statusicell2        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/f0_load
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : -3429p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     10203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13632
-------------------------------------   ----- 
End-of-path arrival time (ps)           13632
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  -6654  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\/main_0               macrocell8      3716   4926  -3429  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\/q                    macrocell8      3350   8276  -3429  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/f0_load             datapathcell7   5357  13632  -3429  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/clock          datapathcell7       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/f0_load
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -3428p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     10203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13632
-------------------------------------   ----- 
End-of-path arrival time (ps)           13632
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  -6654  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\/main_0               macrocell8      3716   4926  -3429  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\/q                    macrocell8      3350   8276  -3429  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/f0_load             datapathcell8   5356  13632  -3428  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock          datapathcell8       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_3:last\/q
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_2
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : -2771p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10044
-------------------------------------   ----- 
End-of-path arrival time (ps)           10044
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EdgeDetect_3:last\/clock_0                                 macrocell34         0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_3:last\/q                                   macrocell34     1250   1250  -12671  RISE       1
Net_2878/main_1                                         macrocell10     2307   3557  -12671  RISE       1
Net_2878/q                                              macrocell10     3350   6907  -12671  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell5   3138  10044   -2771  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock          datapathcell5       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_3:last\/q
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/cs_addr_2
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : -2763p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10036
-------------------------------------   ----- 
End-of-path arrival time (ps)           10036
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EdgeDetect_3:last\/clock_0                                 macrocell34         0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_3:last\/q                                   macrocell34     1250   1250  -12671  RISE       1
Net_2878/main_1                                         macrocell10     2307   3557  -12671  RISE       1
Net_2878/q                                              macrocell10     3350   6907  -12671  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/cs_addr_2  datapathcell6   3130  10036   -2763  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/clock          datapathcell6       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : -2610p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9883
-------------------------------------   ---- 
End-of-path arrival time (ps)           9883
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5    760    760  -12506  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0    760  -12506  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1210   1970  -12506  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   1970  -12506  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1210   3180  -12506  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   3180  -12506  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2740   5920  -12506  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell6   3963   9883   -2610  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/clock          datapathcell6       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : -2606p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9880
-------------------------------------   ---- 
End-of-path arrival time (ps)           9880
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5    760    760  -12506  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0    760  -12506  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1210   1970  -12506  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   1970  -12506  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1210   3180  -12506  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   3180  -12506  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2740   5920  -12506  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell5   3960   9880   -2606  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock          datapathcell5       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : -2450p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9724
-------------------------------------   ---- 
End-of-path arrival time (ps)           9724
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock            datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1    760    760  -12347  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0    760  -12347  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1210   1970  -12347  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   1970  -12347  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1210   3180  -12347  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   3180  -12347  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2740   5920  -12347  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell2   3804   9724   -2450  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clock            datapathcell2       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : -2447p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9721
-------------------------------------   ---- 
End-of-path arrival time (ps)           9721
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock            datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1    760    760  -12347  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0    760  -12347  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1210   1970  -12347  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   1970  -12347  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1210   3180  -12347  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   3180  -12347  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2740   5920  -12347  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   3801   9721   -2447  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock            datapathcell1       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/f0_load
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : -2342p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     10203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12545
-------------------------------------   ----- 
End-of-path arrival time (ps)           12545
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  -6654  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\/main_0               macrocell8      3716   4926  -3429  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\/q                    macrocell8      3350   8276  -3429  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/f0_load             datapathcell6   4270  12545  -2342  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/clock          datapathcell6       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/f0_load
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : -2341p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     10203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12544
-------------------------------------   ----- 
End-of-path arrival time (ps)           12544
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  -6654  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\/main_0               macrocell8      3716   4926  -3429  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\/q                    macrocell8      3350   8276  -3429  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/f0_load             datapathcell5   4269  12544  -2341  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock          datapathcell5       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : -1526p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8799
-------------------------------------   ---- 
End-of-path arrival time (ps)           8799
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5    760    760  -12506  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0    760  -12506  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1210   1970  -12506  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   1970  -12506  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1210   3180  -12506  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   3180  -12506  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2740   5920  -12506  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell7   2879   8799   -1526  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/clock          datapathcell7       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -1523p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8796
-------------------------------------   ---- 
End-of-path arrival time (ps)           8796
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5    760    760  -12506  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0    760  -12506  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1210   1970  -12506  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   1970  -12506  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1210   3180  -12506  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   3180  -12506  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2740   5920  -12506  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell8   2876   8796   -1523  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock          datapathcell8       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/f0_load
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : -1505p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     10203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11709
-------------------------------------   ----- 
End-of-path arrival time (ps)           11709
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  -6737  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell2      3055   4265  -1505  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\/q                    macrocell2      3350   7615  -1505  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/f0_load             datapathcell3   4093  11709  -1505  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clock            datapathcell3       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/f0_load
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -1504p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     10203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11707
-------------------------------------   ----- 
End-of-path arrival time (ps)           11707
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  -6737  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell2      3055   4265  -1505  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\/q                    macrocell2      3350   7615  -1505  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/f0_load             datapathcell4   4092  11707  -1504  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock            datapathcell4       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : -1230p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8504
-------------------------------------   ---- 
End-of-path arrival time (ps)           8504
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock            datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1    760    760  -12347  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0    760  -12347  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1210   1970  -12347  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   1970  -12347  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1210   3180  -12347  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   3180  -12347  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2740   5920  -12347  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell3   2584   8504   -1230  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clock            datapathcell3       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -1227p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8501
-------------------------------------   ---- 
End-of-path arrival time (ps)           8501
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock            datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1    760    760  -12347  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0    760  -12347  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1210   1970  -12347  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   1970  -12347  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1210   3180  -12347  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   3180  -12347  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2740   5920  -12347  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell4   2581   8501   -1227  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock            datapathcell4       0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/f0_load
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : -415p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     10203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10618
-------------------------------------   ----- 
End-of-path arrival time (ps)           10618
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  -6737  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell2      3055   4265  -1505  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\/q                    macrocell2      3350   7615  -1505  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/f0_load             datapathcell2   3003  10618   -415  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clock            datapathcell2       0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/f0_load
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : -414p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     10203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10617
-------------------------------------   ----- 
End-of-path arrival time (ps)           10617
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  -6737  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell2      3055   4265  -1505  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\/q                    macrocell2      3350   7615  -1505  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/f0_load             datapathcell1   3002  10617   -414  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock            datapathcell1       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : Net_138/main_1
Capture Clock  : Net_138/clock_0
Path slack     : 90p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9733
-------------------------------------   ---- 
End-of-path arrival time (ps)           9733
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock            datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell1    760    760  -12347  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell2      0    760  -12347  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell2   1210   1970  -12347  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell3      0   1970  -12347  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell3   1210   3180  -12347  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell4      0   3180  -12347  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell4   2740   5920  -12347  RISE       1
Net_138/main_1                                      macrocell22     3813   9733      90  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                             macrocell22         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\/clock
Path slack     : 356p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     12833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12478
-------------------------------------   ----- 
End-of-path arrival time (ps)           12478
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                         model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  -6654  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\/main_0               macrocell8     3716   4926  -3429  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\/q                    macrocell8     3350   8276  -3429  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\/status_1              statusicell2   4202  12478    356  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\/clock            statusicell2        0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : Net_2884/main_1
Capture Clock  : Net_2884/clock_0
Path slack     : 1020p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8803
-------------------------------------   ---- 
End-of-path arrival time (ps)           8803
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0       datapathcell5    760    760  -12506  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell6      0    760  -12506  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0       datapathcell6   1210   1970  -12506  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell7      0   1970  -12506  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0       datapathcell7   1210   3180  -12506  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell8      0   3180  -12506  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell8   2740   5920  -12506  RISE       1
Net_2884/main_1                                       macrocell29     2883   8803    1020  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2884/clock_0                                            macrocell29         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 1956p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5318
-------------------------------------   ---- 
End-of-path arrival time (ps)           5318
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  -6737  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell3   4108   5318   1956  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clock            datapathcell3       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 1960p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5313
-------------------------------------   ---- 
End-of-path arrival time (ps)           5313
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  -6737  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell4   4103   5313   1960  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock            datapathcell4       0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 2156p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5117
-------------------------------------   ---- 
End-of-path arrival time (ps)           5117
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  -6654  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell7   3907   5117   2156  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/clock          datapathcell7       0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 2329p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4944
-------------------------------------   ---- 
End-of-path arrival time (ps)           4944
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  -6654  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell8   3734   4944   2329  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock          datapathcell8       0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 2368p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     12833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10466
-------------------------------------   ----- 
End-of-path arrival time (ps)           10466
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   1210   1210  -6737  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell2     3055   4265  -1505  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\/q                    macrocell2     3350   7615  -1505  RISE       1
\OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/status_1              statusicell1   2850  10466   2368  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/clock              statusicell1        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_3:last\/q
Path End       : \OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\/clock
Path slack     : 2520p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10813
-------------------------------------   ----- 
End-of-path arrival time (ps)           10813
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EdgeDetect_3:last\/clock_0                                 macrocell34         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\EdgeDetect_3:last\/q                             macrocell34    1250   1250  -12671  RISE       1
Net_2878/main_1                                   macrocell10    2307   3557  -12671  RISE       1
Net_2878/q                                        macrocell10    3350   6907  -12671  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\/reset  statusicell2   3907  10813    2520  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\/clock            statusicell2        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_3:last\/q
Path End       : Net_2885/ar_0
Capture Clock  : Net_2885/clock_0
Path slack     : 2520p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10813
-------------------------------------   ----- 
End-of-path arrival time (ps)           10813
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EdgeDetect_3:last\/clock_0                                 macrocell34         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\EdgeDetect_3:last\/q  macrocell34   1250   1250  -12671  RISE       1
Net_2878/main_1        macrocell10   2307   3557  -12671  RISE       1
Net_2878/q             macrocell10   3350   6907  -12671  RISE       1
Net_2885/ar_0          macrocell33   3907  10813    2520  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2885/clock_0                                            macrocell33         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2885/q
Path End       : \PulseConvert_2:out_sample\/main_1
Capture Clock  : \PulseConvert_2:out_sample\/clock_0
Path slack     : 2792p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#600 vs. Clock_2:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7031
-------------------------------------   ---- 
End-of-path arrival time (ps)           7031
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2885/clock_0                                            macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_2885/q                          macrocell33   1250   1250   2792  RISE       1
\PulseConvert_2:out_sample\/main_1  macrocell32   5781   7031   2792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 3017p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4256
-------------------------------------   ---- 
End-of-path arrival time (ps)           4256
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  -6737  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell2   3046   4256   3017  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clock            datapathcell2       0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 3163p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4110
-------------------------------------   ---- 
End-of-path arrival time (ps)           4110
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  -6737  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell1   2900   4110   3163  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock            datapathcell1       0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 3242p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4032
-------------------------------------   ---- 
End-of-path arrival time (ps)           4032
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  -6654  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell6   2822   4032   3242  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/clock          datapathcell6       0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 3246p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  -6654  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell5   2818   4028   3246  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock          datapathcell5       0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_138/q
Path End       : \PulseConvert_1:out_sample\/main_1
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 3307p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#600 vs. Clock_1:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6516
-------------------------------------   ---- 
End-of-path arrival time (ps)           6516
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                             macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_138/q                           macrocell22   1250   1250   3307  RISE       1
\PulseConvert_1:out_sample\/main_1  macrocell26   5266   6516   3307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2885/q
Path End       : Net_2896/main_1
Capture Clock  : Net_2896/clock_0
Path slack     : 3626p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#600 vs. Clock_2:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6198
-------------------------------------   ---- 
End-of-path arrival time (ps)           6198
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2885/clock_0                                            macrocell33         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_2885/q       macrocell33   1250   1250   2792  RISE       1
Net_2896/main_1  macrocell30   4948   6198   3626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2896/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2884/q
Path End       : \PulseConvert_2:in_sample\/main_0
Capture Clock  : \PulseConvert_2:in_sample\/clock_0
Path slack     : 3691p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6132
-------------------------------------   ---- 
End-of-path arrival time (ps)           6132
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2884/clock_0                                            macrocell29         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Net_2884/q                         macrocell29   1250   1250   3691  RISE       1
\PulseConvert_2:in_sample\/main_0  macrocell31   4882   6132   3691  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2884/q
Path End       : Net_2885/main_0
Capture Clock  : Net_2885/clock_0
Path slack     : 3740p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6083
-------------------------------------   ---- 
End-of-path arrival time (ps)           6083
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2884/clock_0                                            macrocell29         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_2884/q       macrocell29   1250   1250   3691  RISE       1
Net_2885/main_0  macrocell33   4833   6083   3740  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2885/clock_0                                            macrocell33         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_138/q
Path End       : Net_2805/main_1
Capture Clock  : Net_2805/clock_0
Path slack     : 3866p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#600 vs. Clock_1:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5958
-------------------------------------   ---- 
End-of-path arrival time (ps)           5958
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                             macrocell22         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_138/q        macrocell22   1250   1250   3307  RISE       1
Net_2805/main_1  macrocell24   4708   5958   3866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_2805/clock_0                                           macrocell24         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2885/q
Path End       : \PulseConvert_2:in_sample\/main_1
Capture Clock  : \PulseConvert_2:in_sample\/clock_0
Path slack     : 4219p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5605
-------------------------------------   ---- 
End-of-path arrival time (ps)           5605
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2885/clock_0                                            macrocell33         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Net_2885/q                         macrocell33   1250   1250   4219  RISE       1
\PulseConvert_2:in_sample\/main_1  macrocell31   4355   5605   4219  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2884/q
Path End       : Net_2896/main_0
Capture Clock  : Net_2896/clock_0
Path slack     : 4248p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#600 vs. Clock_2:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5575
-------------------------------------   ---- 
End-of-path arrival time (ps)           5575
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2884/clock_0                                            macrocell29         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_2884/q       macrocell29   1250   1250   4248  RISE       1
Net_2896/main_0  macrocell30   4325   5575   4248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2896/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:out_sample\/q
Path End       : \PulseConvert_2:in_sample\/main_3
Capture Clock  : \PulseConvert_2:in_sample\/clock_0
Path slack     : 4483p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                    9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5340
-------------------------------------   ---- 
End-of-path arrival time (ps)           5340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_2:out_sample\/q      macrocell32   1250   1250   4483  RISE       1
\PulseConvert_2:in_sample\/main_3  macrocell31   4090   5340   4483  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_138/q
Path End       : \PulseConvert_1:in_sample\/main_1
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 4694p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           13982
+ Cycle adjust (CyBUS_CLK:R#4 vs. timer_clock(routed):R#2)    1667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               12138

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7444
-------------------------------------   ---- 
End-of-path arrival time (ps)           7444
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                             macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Net_138/q                          macrocell22   1250   1250   4694  RISE       1
\PulseConvert_1:in_sample\/main_1  macrocell25   6194   7444   4694  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      5223   5223  RISE       1
Net_191/q                                              macrocell16      3350   8573  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell25      5409  13982  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_2884/main_0
Capture Clock  : Net_2884/clock_0
Path slack     : 4696p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5127
-------------------------------------   ---- 
End-of-path arrival time (ps)           5127
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                         model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  -6654  RISE       1
Net_2884/main_0                                                  macrocell29    3917   5127   4696  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2884/clock_0                                            macrocell29         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:in_sample\/q
Path End       : \PulseConvert_2:out_sample\/main_3
Capture Clock  : \PulseConvert_2:out_sample\/clock_0
Path slack     : 4847p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#600 vs. Clock_2:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4977
-------------------------------------   ---- 
End-of-path arrival time (ps)           4977
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                          macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_2:in_sample\/q        macrocell31   1250   1250   4847  RISE       1
\PulseConvert_2:out_sample\/main_3  macrocell32   3727   4977   4847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_191__SYNC/out
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clk_en
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 5441p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5792
-------------------------------------   ---- 
End-of-path arrival time (ps)           5792
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_191__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_191__SYNC/out                                  synccell        1020   1020   5441  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clk_en  datapathcell2   4772   5792   5441  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clock            datapathcell2       0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_191__SYNC/out
Path End       : \OSC1_Freq_Timer:TimerUDB:capture_last\/clk_en
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 5441p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5792
-------------------------------------   ---- 
End-of-path arrival time (ps)           5792
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_191__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_191__SYNC/out                               synccell      1020   1020   5441  RISE       1
\OSC1_Freq_Timer:TimerUDB:capture_last\/clk_en  macrocell21   4772   5792   5441  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:capture_last\/clock_0             macrocell21         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_191__SYNC/out
Path End       : Net_138/clk_en
Capture Clock  : Net_138/clock_0
Path slack     : 5441p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5792
-------------------------------------   ---- 
End-of-path arrival time (ps)           5792
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_191__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_191__SYNC/out  synccell      1020   1020   5441  RISE       1
Net_138/clk_en     macrocell22   4772   5792   5441  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                             macrocell22         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_191__SYNC/out
Path End       : \OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/clk_en
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 5445p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5788
-------------------------------------   ---- 
End-of-path arrival time (ps)           5788
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_191__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_191__SYNC/out                                synccell       1020   1020   5441  RISE       1
\OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/clk_en  statusicell1   4768   5788   5445  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/clock              statusicell1        0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_191__SYNC/out
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clk_en
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 5445p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5788
-------------------------------------   ---- 
End-of-path arrival time (ps)           5788
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_191__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_191__SYNC/out                                  synccell        1020   1020   5441  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clk_en  datapathcell1   4768   5788   5445  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock            datapathcell1       0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_191__SYNC/out
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clk_en
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 5459p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5775
-------------------------------------   ---- 
End-of-path arrival time (ps)           5775
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_191__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_191__SYNC/out                                  synccell        1020   1020   5441  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clk_en  datapathcell4   4755   5775   5459  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock            datapathcell4       0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_138/main_0
Capture Clock  : Net_138/clock_0
Path slack     : 5558p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4265
-------------------------------------   ---- 
End-of-path arrival time (ps)           4265
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   1210   1210  -6737  RISE       1
Net_138/main_0                                                 macrocell22    3055   4265   5558  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                             macrocell22         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:in_sample\/q
Path End       : Net_2896/main_2
Capture Clock  : Net_2896/clock_0
Path slack     : 5764p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#600 vs. Clock_2:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                          macrocell31         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_2:in_sample\/q  macrocell31   1250   1250   4847  RISE       1
Net_2896/main_2               macrocell30   2809   4059   5764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2896/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:in_sample\/q
Path End       : \PulseConvert_2:in_sample\/main_2
Capture Clock  : \PulseConvert_2:in_sample\/clock_0
Path slack     : 5773p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4050
-------------------------------------   ---- 
End-of-path arrival time (ps)           4050
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                          macrocell31         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_2:in_sample\/q       macrocell31   1250   1250   5773  RISE       1
\PulseConvert_2:in_sample\/main_2  macrocell31   2800   4050   5773  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2884/q
Path End       : \PulseConvert_2:out_sample\/main_0
Capture Clock  : \PulseConvert_2:out_sample\/clock_0
Path slack     : 5946p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#600 vs. Clock_2:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2884/clock_0                                            macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_2884/q                          macrocell29   1250   1250   4248  RISE       1
\PulseConvert_2:out_sample\/main_0  macrocell32   2628   3878   5946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4412/q
Path End       : \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 5952p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4412/clock_0                                           macrocell105        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_4412/q                                      macrocell105   1250   1250   5952  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell106   2622   3872   5952  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell106        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_4412/main_0
Capture Clock  : Net_4412/clock_0
Path slack     : 6275p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#47 vs. OSC1_ADC_SAR_IntClock:R#2)   13333
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell106        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell106   1250   1250   6275  RISE       1
Net_4412/main_0                            macrocell105   2299   3549   6275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4412/clock_0                                           macrocell105        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 6275p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#47 vs. OSC1_ADC_SAR_IntClock:R#2)   13333
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell106        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell106   1250   1250   6275  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\/main_0     macrocell107   2299   3549   6275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\/clock_0                    macrocell107        0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 6279p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell106        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell106   1250   1250   6279  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell106   2295   3545   6279  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell106        0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:Sync:genblk1[0]:INST\/out
Path End       : \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 6486p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3338
-------------------------------------   ---- 
End-of-path arrival time (ps)           3338
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:Sync:genblk1[0]:INST\/clock                   synccell            0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC1_ADC_SAR:Sync:genblk1[0]:INST\/out         synccell       1020   1020   6486  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell106   2318   3338   6486  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell106        0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_191__SYNC/out
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clk_en
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 6956p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4277
-------------------------------------   ---- 
End-of-path arrival time (ps)           4277
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_191__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_191__SYNC/out                                  synccell        1020   1020   5441  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clk_en  datapathcell3   3257   4277   6956  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clock            datapathcell3       0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_191__SYNC_1/out
Path End       : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clk_en
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock
Path slack     : 7336p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3897
-------------------------------------   ---- 
End-of-path arrival time (ps)           3897
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_191__SYNC_1/clock                                       synccell            0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_191__SYNC_1/out                                         synccell       1020   1020   7336  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clk_en  controlcell1   2877   3897   7336  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_138/q
Path End       : Net_4622/main_0
Capture Clock  : Net_4622/clock_0
Path slack     : 8027p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           13982
+ Cycle adjust (CyBUS_CLK:R#4 vs. timer_clock(routed):R#2)    1667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               12138

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4111
-------------------------------------   ---- 
End-of-path arrival time (ps)           4111
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                             macrocell22         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_138/q        macrocell22   1250   1250   4694  RISE       1
Net_4622/main_0  macrocell27   2861   4111   8027  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      5223   5223  RISE       1
Net_191/q                                              macrocell16      3350   8573  RISE       1
Net_4622/clock_0                                       macrocell27      5409  13982  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_3:in_sample\/q
Path End       : Net_4614/main_2
Capture Clock  : Net_4614/clock_0
Path slack     : 18274p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock(routed):R#192 vs. Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                      15259
+ Data path delay                        4623
-------------------------------------   ----- 
End-of-path arrival time (ps)           19883
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      5223   5223  RISE       1
Net_191/q                                              macrocell16      3350   8573  RISE       1
\PulseConvert_3:in_sample\/clock_0                     macrocell109     6686  15259  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
\PulseConvert_3:in_sample\/q  macrocell109   1250  16509  18274  RISE       1
Net_4614/main_2               macrocell108   3373  19883  18274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_4614/clock_0                                           macrocell108        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_3:in_sample\/q
Path End       : \PulseConvert_3:out_sample\/main_3
Capture Clock  : \PulseConvert_3:out_sample\/clock_0
Path slack     : 18290p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock(routed):R#192 vs. Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                      15259
+ Data path delay                        4607
-------------------------------------   ----- 
End-of-path arrival time (ps)           19866
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      5223   5223  RISE       1
Net_191/q                                              macrocell16      3350   8573  RISE       1
\PulseConvert_3:in_sample\/clock_0                     macrocell109     6686  15259  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\PulseConvert_3:in_sample\/q        macrocell109   1250  16509  18274  RISE       1
\PulseConvert_3:out_sample\/main_3  macrocell110   3357  19866  18290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_3:out_sample\/clock_0                        macrocell110        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4622/q
Path End       : Net_2805/main_0
Capture Clock  : Net_2805/clock_0
Path slack     : 18519p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock(routed):R#192 vs. Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                      13982
+ Data path delay                        5656
-------------------------------------   ----- 
End-of-path arrival time (ps)           19638
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      5223   5223  RISE       1
Net_191/q                                              macrocell16      3350   8573  RISE       1
Net_4622/clock_0                                       macrocell27      5409  13982  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_4622/q       macrocell27   1250  15232  18519  RISE       1
Net_2805/main_0  macrocell24   4406  19638  18519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_2805/clock_0                                           macrocell24         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4622/q
Path End       : \PulseConvert_1:out_sample\/main_0
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 18569p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock(routed):R#192 vs. Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                      13982
+ Data path delay                        5606
-------------------------------------   ----- 
End-of-path arrival time (ps)           19588
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      5223   5223  RISE       1
Net_191/q                                              macrocell16      3350   8573  RISE       1
Net_4622/clock_0                                       macrocell27      5409  13982  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_4622/q                          macrocell27   1250  15232  18519  RISE       1
\PulseConvert_1:out_sample\/main_0  macrocell26   4356  19588  18569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : Net_4614/main_0
Capture Clock  : Net_4614/clock_0
Path slack     : 18869p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock(routed):R#192 vs. Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                      10830
+ Data path delay                        8458
-------------------------------------   ----- 
End-of-path arrival time (ps)           19288
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      5223   5223  RISE       1
Net_191/q                                              macrocell16      3350   8573  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      2257  10830  RISE       1

Data path
pin name               model name    delay     AT  slack  edge  Fanout
---------------------  ------------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q  macrocell23    1250  12080  18869  RISE       1
Net_4614/main_0        macrocell108   7208  19288  18869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_4614/clock_0                                           macrocell108        0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \PulseConvert_3:out_sample\/main_0
Capture Clock  : \PulseConvert_3:out_sample\/clock_0
Path slack     : 18889p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock(routed):R#192 vs. Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                      10830
+ Data path delay                        8438
-------------------------------------   ----- 
End-of-path arrival time (ps)           19268
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      5223   5223  RISE       1
Net_191/q                                              macrocell16      3350   8573  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      2257  10830  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q               macrocell23    1250  12080  18869  RISE       1
\PulseConvert_3:out_sample\/main_0  macrocell110   7188  19268  18889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_3:out_sample\/clock_0                        macrocell110        0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : Net_2805/main_2
Capture Clock  : Net_2805/clock_0
Path slack     : 19043p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock(routed):R#192 vs. Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                      10830
+ Data path delay                        8284
-------------------------------------   ----- 
End-of-path arrival time (ps)           19114
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      5223   5223  RISE       1
Net_191/q                                              macrocell16      3350   8573  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      2257  10830  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q  macrocell23   1250  12080  18869  RISE       1
Net_2805/main_2        macrocell24   7034  19114  19043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_2805/clock_0                                           macrocell24         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:in_sample\/q
Path End       : Net_2805/main_4
Capture Clock  : Net_2805/clock_0
Path slack     : 19548p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock(routed):R#192 vs. Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                      13982
+ Data path delay                        4627
-------------------------------------   ----- 
End-of-path arrival time (ps)           18609
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      5223   5223  RISE       1
Net_191/q                                              macrocell16      3350   8573  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell25      5409  13982  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_1:in_sample\/q  macrocell25   1250  15232  19548  RISE       1
Net_2805/main_4               macrocell24   3377  18609  19548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_2805/clock_0                                           macrocell24         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:in_sample\/q
Path End       : \PulseConvert_1:out_sample\/main_5
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 19567p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock(routed):R#192 vs. Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                      13982
+ Data path delay                        4608
-------------------------------------   ----- 
End-of-path arrival time (ps)           18590
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      5223   5223  RISE       1
Net_191/q                                              macrocell16      3350   8573  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell25      5409  13982  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_1:in_sample\/q        macrocell25   1250  15232  19548  RISE       1
\PulseConvert_1:out_sample\/main_5  macrocell26   3358  18590  19567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \PulseConvert_1:out_sample\/main_2
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 21886p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock(routed):R#192 vs. Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                      10830
+ Data path delay                        5441
-------------------------------------   ----- 
End-of-path arrival time (ps)           16271
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      5223   5223  RISE       1
Net_191/q                                              macrocell16      3350   8573  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      2257  10830  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q               macrocell23   1250  12080  18869  RISE       1
\PulseConvert_1:out_sample\/main_2  macrocell26   4191  16271  21886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:out_sample\/q
Path End       : \PulseConvert_1:in_sample\/main_5
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 47368p

Capture Clock Arrival Time                                     0
+ Clock path delay                                         13982
+ Cycle adjust (Clock_1:R#1 vs. timer_clock(routed):R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             52138

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4770
-------------------------------------   ---- 
End-of-path arrival time (ps)           4770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_1:out_sample\/q      macrocell26   1250   1250  47368  RISE       1
\PulseConvert_1:in_sample\/main_5  macrocell25   3520   4770  47368  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      5223   5223  RISE       1
Net_191/q                                              macrocell16      3350   8573  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell25      5409  13982  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_3:out_sample\/q
Path End       : \PulseConvert_3:in_sample\/main_3
Capture Clock  : \PulseConvert_3:in_sample\/clock_0
Path slack     : 48643p

Capture Clock Arrival Time                                     0
+ Clock path delay                                         15259
+ Cycle adjust (Clock_1:R#1 vs. timer_clock(routed):R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             53416

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4773
-------------------------------------   ---- 
End-of-path arrival time (ps)           4773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_3:out_sample\/clock_0                        macrocell110        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\PulseConvert_3:out_sample\/q      macrocell110   1250   1250  48643  RISE       1
\PulseConvert_3:in_sample\/main_3  macrocell109   3523   4773  48643  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      5223   5223  RISE       1
Net_191/q                                              macrocell16      3350   8573  RISE       1
\PulseConvert_3:in_sample\/clock_0                     macrocell109     6686  15259  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 595601p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27556
-------------------------------------   ----- 
End-of-path arrival time (ps)           27556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell74   9145  27556  595601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell74         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 595614p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27543
-------------------------------------   ----- 
End-of-path arrival time (ps)           27543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell65   9132  27543  595614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell65         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 595614p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27543
-------------------------------------   ----- 
End-of-path arrival time (ps)           27543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell66   9132  27543  595614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell66         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 595614p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27543
-------------------------------------   ----- 
End-of-path arrival time (ps)           27543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell80   9132  27543  595614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell80         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 595614p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27543
-------------------------------------   ----- 
End-of-path arrival time (ps)           27543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37    1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1     7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14    2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14    3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell103   9132  27543  595614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell103        0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 595971p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27186
-------------------------------------   ----- 
End-of-path arrival time (ps)           27186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell62   8775  27186  595971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell62         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 595971p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27186
-------------------------------------   ----- 
End-of-path arrival time (ps)           27186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell76   8775  27186  595971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell76         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 596219p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26938
-------------------------------------   ----- 
End-of-path arrival time (ps)           26938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell84   8527  26938  596219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell84         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 596219p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26938
-------------------------------------   ----- 
End-of-path arrival time (ps)           26938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell94   8527  26938  596219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell94         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 596228p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26928
-------------------------------------   ----- 
End-of-path arrival time (ps)           26928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell64   8518  26928  596228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell64         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 596228p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26928
-------------------------------------   ----- 
End-of-path arrival time (ps)           26928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell68   8518  26928  596228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell68         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 596228p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26928
-------------------------------------   ----- 
End-of-path arrival time (ps)           26928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell77   8518  26928  596228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell77         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 596268p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26888
-------------------------------------   ----- 
End-of-path arrival time (ps)           26888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell56   8478  26888  596268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell56         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 596268p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26888
-------------------------------------   ----- 
End-of-path arrival time (ps)           26888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37    1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1     7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14    2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14    3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell102   8478  26888  596268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell102        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 596525p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26632
-------------------------------------   ----- 
End-of-path arrival time (ps)           26632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell50   8221  26632  596525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell50         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 596525p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26632
-------------------------------------   ----- 
End-of-path arrival time (ps)           26632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell88   8221  26632  596525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell88         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 596525p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26632
-------------------------------------   ----- 
End-of-path arrival time (ps)           26632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell92   8221  26632  596525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell92         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 596525p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26632
-------------------------------------   ----- 
End-of-path arrival time (ps)           26632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell96   8221  26632  596525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell96         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 596831p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26325
-------------------------------------   ----- 
End-of-path arrival time (ps)           26325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell49   7914  26325  596831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell49         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 596831p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26325
-------------------------------------   ----- 
End-of-path arrival time (ps)           26325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell58   7914  26325  596831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell58         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 596831p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26325
-------------------------------------   ----- 
End-of-path arrival time (ps)           26325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell60   7914  26325  596831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell60         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 596831p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26325
-------------------------------------   ----- 
End-of-path arrival time (ps)           26325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell73   7914  26325  596831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell73         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 596973p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26183
-------------------------------------   ----- 
End-of-path arrival time (ps)           26183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell46   7772  26183  596973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell46         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 596973p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26183
-------------------------------------   ----- 
End-of-path arrival time (ps)           26183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell53   7772  26183  596973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell53         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 596973p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26183
-------------------------------------   ----- 
End-of-path arrival time (ps)           26183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell59   7772  26183  596973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell59         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 596975p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26182
-------------------------------------   ----- 
End-of-path arrival time (ps)           26182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell61   7771  26182  596975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell61         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 596975p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26182
-------------------------------------   ----- 
End-of-path arrival time (ps)           26182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell78   7771  26182  596975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell78         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 596975p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26182
-------------------------------------   ----- 
End-of-path arrival time (ps)           26182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell89   7771  26182  596975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell89         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 597294p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25863
-------------------------------------   ----- 
End-of-path arrival time (ps)           25863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell71   7452  25863  597294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell71         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 597294p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25863
-------------------------------------   ----- 
End-of-path arrival time (ps)           25863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell91   7452  25863  597294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell91         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 597307p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25850
-------------------------------------   ----- 
End-of-path arrival time (ps)           25850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell86   7439  25850  597307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell86         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 597307p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25850
-------------------------------------   ----- 
End-of-path arrival time (ps)           25850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell97   7439  25850  597307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell97         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 597713p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25444
-------------------------------------   ----- 
End-of-path arrival time (ps)           25444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell54   7033  25444  597713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell54         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 597713p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25444
-------------------------------------   ----- 
End-of-path arrival time (ps)           25444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell90   7033  25444  597713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell90         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 597989p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25168
-------------------------------------   ----- 
End-of-path arrival time (ps)           25168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell42   6757  25168  597989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell42         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 597989p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25168
-------------------------------------   ----- 
End-of-path arrival time (ps)           25168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell83   6757  25168  597989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell83         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 597989p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25168
-------------------------------------   ----- 
End-of-path arrival time (ps)           25168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37    1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1     7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14    2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14    3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell101   6757  25168  597989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell101        0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 598267p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24890
-------------------------------------   ----- 
End-of-path arrival time (ps)           24890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell52   6479  24890  598267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell52         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 598267p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24890
-------------------------------------   ----- 
End-of-path arrival time (ps)           24890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell55   6479  24890  598267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell55         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 598267p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24890
-------------------------------------   ----- 
End-of-path arrival time (ps)           24890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell67   6479  24890  598267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell67         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 598583p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24574
-------------------------------------   ----- 
End-of-path arrival time (ps)           24574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell44   6163  24574  598583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell44         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 598583p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24574
-------------------------------------   ----- 
End-of-path arrival time (ps)           24574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell72   6163  24574  598583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell72         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 598583p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24574
-------------------------------------   ----- 
End-of-path arrival time (ps)           24574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell82   6163  24574  598583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell82         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 598715p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24441
-------------------------------------   ----- 
End-of-path arrival time (ps)           24441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell75   6030  24441  598715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell75         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 598715p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24441
-------------------------------------   ----- 
End-of-path arrival time (ps)           24441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell81   6030  24441  598715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell81         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 598715p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24441
-------------------------------------   ----- 
End-of-path arrival time (ps)           24441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell87   6030  24441  598715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell87         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 598715p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24441
-------------------------------------   ----- 
End-of-path arrival time (ps)           24441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell99   6030  24441  598715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell99         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 598717p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24440
-------------------------------------   ----- 
End-of-path arrival time (ps)           24440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell43   6029  24440  598717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell43         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 598717p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24440
-------------------------------------   ----- 
End-of-path arrival time (ps)           24440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell93   6029  24440  598717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell93         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 598717p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24440
-------------------------------------   ----- 
End-of-path arrival time (ps)           24440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell95   6029  24440  598717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell95         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 599180p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23976
-------------------------------------   ----- 
End-of-path arrival time (ps)           23976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell45   5565  23976  599180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell45         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 599180p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23976
-------------------------------------   ----- 
End-of-path arrival time (ps)           23976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell63   5565  23976  599180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell63         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 599180p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23976
-------------------------------------   ----- 
End-of-path arrival time (ps)           23976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell70   5565  23976  599180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell70         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 599182p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23974
-------------------------------------   ----- 
End-of-path arrival time (ps)           23974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell48   5563  23974  599182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell48         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 599182p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23974
-------------------------------------   ----- 
End-of-path arrival time (ps)           23974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell51   5563  23974  599182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell51         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 599182p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23974
-------------------------------------   ----- 
End-of-path arrival time (ps)           23974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell85   5563  23974  599182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell85         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 599517p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23639
-------------------------------------   ----- 
End-of-path arrival time (ps)           23639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell57   5228  23639  599517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell57         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 599517p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23639
-------------------------------------   ----- 
End-of-path arrival time (ps)           23639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell79   5228  23639  599517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell79         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 599517p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23639
-------------------------------------   ----- 
End-of-path arrival time (ps)           23639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37    1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1     7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14    2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14    3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell100   5228  23639  599517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell100        0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 599517p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23639
-------------------------------------   ----- 
End-of-path arrival time (ps)           23639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37    1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1     7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14    2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14    3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell104   5228  23639  599517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell104        0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 599875p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23282
-------------------------------------   ----- 
End-of-path arrival time (ps)           23282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell47   4871  23282  599875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell47         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 599875p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23282
-------------------------------------   ----- 
End-of-path arrival time (ps)           23282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell69   4871  23282  599875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell69         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 599875p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23282
-------------------------------------   ----- 
End-of-path arrival time (ps)           23282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell98   4871  23282  599875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell98         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 600956p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22201
-------------------------------------   ----- 
End-of-path arrival time (ps)           22201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q              macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7563   8813  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12163  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2898  15061  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  18411  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell41   3790  22201  600956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell41         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 609132p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14025
-------------------------------------   ----- 
End-of-path arrival time (ps)           14025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell39   1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell46  12775  14025  609132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell46         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 609132p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14025
-------------------------------------   ----- 
End-of-path arrival time (ps)           14025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell53  12775  14025  609132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell53         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 609132p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14025
-------------------------------------   ----- 
End-of-path arrival time (ps)           14025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell59  12775  14025  609132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell59         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 609134p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14023
-------------------------------------   ----- 
End-of-path arrival time (ps)           14023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell61  12773  14023  609134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell61         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 609134p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14023
-------------------------------------   ----- 
End-of-path arrival time (ps)           14023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell78  12773  14023  609134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell78         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 609134p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14023
-------------------------------------   ----- 
End-of-path arrival time (ps)           14023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell89  12773  14023  609134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell89         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 609145p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14012
-------------------------------------   ----- 
End-of-path arrival time (ps)           14012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell62  12762  14012  609145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell62         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 609145p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14012
-------------------------------------   ----- 
End-of-path arrival time (ps)           14012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell76  12762  14012  609145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell76         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 609648p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13508
-------------------------------------   ----- 
End-of-path arrival time (ps)           13508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell40   1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell46  12258  13508  609648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell46         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 609648p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13508
-------------------------------------   ----- 
End-of-path arrival time (ps)           13508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell53  12258  13508  609648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell53         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 609648p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13508
-------------------------------------   ----- 
End-of-path arrival time (ps)           13508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell59  12258  13508  609648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell59         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 609648p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13508
-------------------------------------   ----- 
End-of-path arrival time (ps)           13508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell62  12258  13508  609648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell62         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 609648p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13508
-------------------------------------   ----- 
End-of-path arrival time (ps)           13508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell76  12258  13508  609648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell76         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 609854p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13303
-------------------------------------   ----- 
End-of-path arrival time (ps)           13303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell74  12053  13303  609854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell74         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 609999p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13158
-------------------------------------   ----- 
End-of-path arrival time (ps)           13158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell39   1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell50  11908  13158  609999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell50         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 609999p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13158
-------------------------------------   ----- 
End-of-path arrival time (ps)           13158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell88  11908  13158  609999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell88         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 609999p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13158
-------------------------------------   ----- 
End-of-path arrival time (ps)           13158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell92  11908  13158  609999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell92         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 609999p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13158
-------------------------------------   ----- 
End-of-path arrival time (ps)           13158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell96  11908  13158  609999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell96         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 610017p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13139
-------------------------------------   ----- 
End-of-path arrival time (ps)           13139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell74  11889  13139  610017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell74         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 610199p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12958
-------------------------------------   ----- 
End-of-path arrival time (ps)           12958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell40   1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell50  11708  12958  610199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell50         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 610199p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12958
-------------------------------------   ----- 
End-of-path arrival time (ps)           12958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell88  11708  12958  610199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell88         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 610199p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12958
-------------------------------------   ----- 
End-of-path arrival time (ps)           12958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell92  11708  12958  610199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell92         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 610199p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12958
-------------------------------------   ----- 
End-of-path arrival time (ps)           12958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell96  11708  12958  610199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell96         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 610383p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12774
-------------------------------------   ----- 
End-of-path arrival time (ps)           12774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell56  11524  12774  610383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell56         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 610383p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12774
-------------------------------------   ----- 
End-of-path arrival time (ps)           12774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37    1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell102  11524  12774  610383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell102        0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 610535p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12622
-------------------------------------   ----- 
End-of-path arrival time (ps)           12622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell38   1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell49  11372  12622  610535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell49         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 610535p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12622
-------------------------------------   ----- 
End-of-path arrival time (ps)           12622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell58  11372  12622  610535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell58         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 610535p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12622
-------------------------------------   ----- 
End-of-path arrival time (ps)           12622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell60  11372  12622  610535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell60         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 610535p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12622
-------------------------------------   ----- 
End-of-path arrival time (ps)           12622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell73  11372  12622  610535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell73         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 610773p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12383
-------------------------------------   ----- 
End-of-path arrival time (ps)           12383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell65  11133  12383  610773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell65         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 610773p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12383
-------------------------------------   ----- 
End-of-path arrival time (ps)           12383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell66  11133  12383  610773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell66         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 610773p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12383
-------------------------------------   ----- 
End-of-path arrival time (ps)           12383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell80  11133  12383  610773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell80         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 610773p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12383
-------------------------------------   ----- 
End-of-path arrival time (ps)           12383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37    1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell103  11133  12383  610773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell103        0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 610812p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12345
-------------------------------------   ----- 
End-of-path arrival time (ps)           12345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell49  11095  12345  610812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell49         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 610812p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12345
-------------------------------------   ----- 
End-of-path arrival time (ps)           12345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell58  11095  12345  610812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell58         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 610812p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12345
-------------------------------------   ----- 
End-of-path arrival time (ps)           12345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell60  11095  12345  610812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell60         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 610812p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12345
-------------------------------------   ----- 
End-of-path arrival time (ps)           12345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell73  11095  12345  610812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell73         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 610890p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12267
-------------------------------------   ----- 
End-of-path arrival time (ps)           12267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell75  11017  12267  610890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell75         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 610890p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12267
-------------------------------------   ----- 
End-of-path arrival time (ps)           12267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell81  11017  12267  610890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell81         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 610890p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12267
-------------------------------------   ----- 
End-of-path arrival time (ps)           12267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell87  11017  12267  610890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell87         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 610890p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12267
-------------------------------------   ----- 
End-of-path arrival time (ps)           12267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell99  11017  12267  610890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell99         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 610893p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12264
-------------------------------------   ----- 
End-of-path arrival time (ps)           12264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell39   1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell43  11014  12264  610893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell43         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 610893p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12264
-------------------------------------   ----- 
End-of-path arrival time (ps)           12264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell93  11014  12264  610893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell93         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 610893p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12264
-------------------------------------   ----- 
End-of-path arrival time (ps)           12264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell95  11014  12264  610893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell95         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 610904p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12253
-------------------------------------   ----- 
End-of-path arrival time (ps)           12253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell54  11003  12253  610904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell54         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 610904p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12253
-------------------------------------   ----- 
End-of-path arrival time (ps)           12253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell90  11003  12253  610904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell90         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 610905p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12252
-------------------------------------   ----- 
End-of-path arrival time (ps)           12252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell65  11002  12252  610905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell65         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 610905p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12252
-------------------------------------   ----- 
End-of-path arrival time (ps)           12252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell66  11002  12252  610905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell66         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 610905p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12252
-------------------------------------   ----- 
End-of-path arrival time (ps)           12252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell80  11002  12252  610905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell80         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 610905p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12252
-------------------------------------   ----- 
End-of-path arrival time (ps)           12252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38    1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell103  11002  12252  610905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell103        0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 610906p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12250
-------------------------------------   ----- 
End-of-path arrival time (ps)           12250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell56  11000  12250  610906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell56         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 610906p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12250
-------------------------------------   ----- 
End-of-path arrival time (ps)           12250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38    1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell102  11000  12250  610906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell102        0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 611067p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12090
-------------------------------------   ----- 
End-of-path arrival time (ps)           12090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell61  10840  12090  611067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell61         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 611067p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12090
-------------------------------------   ----- 
End-of-path arrival time (ps)           12090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell78  10840  12090  611067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell78         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 611067p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12090
-------------------------------------   ----- 
End-of-path arrival time (ps)           12090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell89  10840  12090  611067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell89         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 611544p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11612
-------------------------------------   ----- 
End-of-path arrival time (ps)           11612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell71  10362  11612  611544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell71         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 611544p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11612
-------------------------------------   ----- 
End-of-path arrival time (ps)           11612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell91  10362  11612  611544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell91         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 611657p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11500
-------------------------------------   ----- 
End-of-path arrival time (ps)           11500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell36   1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell49  10250  11500  611657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell49         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 611657p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11500
-------------------------------------   ----- 
End-of-path arrival time (ps)           11500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell58  10250  11500  611657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell58         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 611657p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11500
-------------------------------------   ----- 
End-of-path arrival time (ps)           11500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell60  10250  11500  611657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell60         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 611657p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11500
-------------------------------------   ----- 
End-of-path arrival time (ps)           11500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell73  10250  11500  611657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell73         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 611660p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11496
-------------------------------------   ----- 
End-of-path arrival time (ps)           11496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell74  10246  11496  611660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell74         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 611675p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11482
-------------------------------------   ----- 
End-of-path arrival time (ps)           11482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell65  10232  11482  611675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell65         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 611675p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11482
-------------------------------------   ----- 
End-of-path arrival time (ps)           11482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell66  10232  11482  611675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell66         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 611675p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11482
-------------------------------------   ----- 
End-of-path arrival time (ps)           11482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell80  10232  11482  611675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell80         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 611675p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11482
-------------------------------------   ----- 
End-of-path arrival time (ps)           11482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36    1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell103  10232  11482  611675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell103        0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 611757p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11400
-------------------------------------   ----- 
End-of-path arrival time (ps)           11400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell52  10150  11400  611757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell52         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 611757p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11400
-------------------------------------   ----- 
End-of-path arrival time (ps)           11400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell55  10150  11400  611757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell55         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 611757p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11400
-------------------------------------   ----- 
End-of-path arrival time (ps)           11400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell67  10150  11400  611757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell67         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 611956p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11201
-------------------------------------   ----- 
End-of-path arrival time (ps)           11201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell40   1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell48   9951  11201  611956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell48         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 611956p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11201
-------------------------------------   ----- 
End-of-path arrival time (ps)           11201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell51   9951  11201  611956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell51         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 611956p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11201
-------------------------------------   ----- 
End-of-path arrival time (ps)           11201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell85   9951  11201  611956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell85         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 612109p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11048
-------------------------------------   ----- 
End-of-path arrival time (ps)           11048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell42   9798  11048  612109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell42         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 612109p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11048
-------------------------------------   ----- 
End-of-path arrival time (ps)           11048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell83   9798  11048  612109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell83         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 612109p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11048
-------------------------------------   ----- 
End-of-path arrival time (ps)           11048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37    1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell101   9798  11048  612109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell101        0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 612143p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11013
-------------------------------------   ----- 
End-of-path arrival time (ps)           11013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell61   9763  11013  612143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell61         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 612143p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11013
-------------------------------------   ----- 
End-of-path arrival time (ps)           11013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell78   9763  11013  612143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell78         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 612143p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11013
-------------------------------------   ----- 
End-of-path arrival time (ps)           11013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell89   9763  11013  612143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell89         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 612155p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11002
-------------------------------------   ----- 
End-of-path arrival time (ps)           11002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell54   9752  11002  612155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell54         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 612155p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11002
-------------------------------------   ----- 
End-of-path arrival time (ps)           11002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell90   9752  11002  612155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell90         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 612157p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11000
-------------------------------------   ----- 
End-of-path arrival time (ps)           11000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell62   9750  11000  612157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell62         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 612157p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11000
-------------------------------------   ----- 
End-of-path arrival time (ps)           11000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell76   9750  11000  612157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell76         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 612178p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10979
-------------------------------------   ----- 
End-of-path arrival time (ps)           10979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell75   9729  10979  612178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell75         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 612178p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10979
-------------------------------------   ----- 
End-of-path arrival time (ps)           10979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell81   9729  10979  612178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell81         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 612178p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10979
-------------------------------------   ----- 
End-of-path arrival time (ps)           10979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell87   9729  10979  612178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell87         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 612178p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10979
-------------------------------------   ----- 
End-of-path arrival time (ps)           10979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell99   9729  10979  612178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell99         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/control_1
Path End       : \OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 612490p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -4060
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             622607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10117
-------------------------------------   ----- 
End-of-path arrival time (ps)           10117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/clock                      controlcell3        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/control_1      controlcell3   1210   1210  612490  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:cnt_enable\/main_1      macrocell15    2636   3846  612490  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:cnt_enable\/q           macrocell15    3350   7196  612490  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/enable  count7cell     2921  10117  612490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 612517p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10640
-------------------------------------   ----- 
End-of-path arrival time (ps)           10640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell40   1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell41   9390  10640  612517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell41         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 612524p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10633
-------------------------------------   ----- 
End-of-path arrival time (ps)           10633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell56   9383  10633  612524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell56         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 612524p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10633
-------------------------------------   ----- 
End-of-path arrival time (ps)           10633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36    1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell102   9383  10633  612524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell102        0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 612528p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10628
-------------------------------------   ----- 
End-of-path arrival time (ps)           10628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell40   1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell44   9378  10628  612528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell44         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 612528p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10628
-------------------------------------   ----- 
End-of-path arrival time (ps)           10628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell72   9378  10628  612528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell72         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 612528p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10628
-------------------------------------   ----- 
End-of-path arrival time (ps)           10628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell82   9378  10628  612528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell82         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 612531p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10626
-------------------------------------   ----- 
End-of-path arrival time (ps)           10626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell86   9376  10626  612531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell86         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 612531p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10626
-------------------------------------   ----- 
End-of-path arrival time (ps)           10626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell97   9376  10626  612531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell97         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 612540p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10617
-------------------------------------   ----- 
End-of-path arrival time (ps)           10617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell86   9367  10617  612540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell86         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 612540p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10617
-------------------------------------   ----- 
End-of-path arrival time (ps)           10617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell97   9367  10617  612540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell97         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 612568p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10589
-------------------------------------   ----- 
End-of-path arrival time (ps)           10589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell44   9339  10589  612568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell44         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 612568p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10589
-------------------------------------   ----- 
End-of-path arrival time (ps)           10589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell72   9339  10589  612568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell72         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 612568p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10589
-------------------------------------   ----- 
End-of-path arrival time (ps)           10589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell82   9339  10589  612568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell82         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 612631p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10526
-------------------------------------   ----- 
End-of-path arrival time (ps)           10526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell38   1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell42   9276  10526  612631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell42         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 612631p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10526
-------------------------------------   ----- 
End-of-path arrival time (ps)           10526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell83   9276  10526  612631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell83         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 612631p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10526
-------------------------------------   ----- 
End-of-path arrival time (ps)           10526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38    1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell101   9276  10526  612631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell101        0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 612632p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10524
-------------------------------------   ----- 
End-of-path arrival time (ps)           10524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell86   9274  10524  612632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell86         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 612632p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10524
-------------------------------------   ----- 
End-of-path arrival time (ps)           10524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell97   9274  10524  612632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell97         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 612648p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10509
-------------------------------------   ----- 
End-of-path arrival time (ps)           10509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell38   1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell44   9259  10509  612648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell44         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 612648p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10509
-------------------------------------   ----- 
End-of-path arrival time (ps)           10509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell72   9259  10509  612648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell72         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 612648p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10509
-------------------------------------   ----- 
End-of-path arrival time (ps)           10509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell82   9259  10509  612648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell82         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 612711p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10446
-------------------------------------   ----- 
End-of-path arrival time (ps)           10446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell52   9196  10446  612711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell52         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 612711p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10446
-------------------------------------   ----- 
End-of-path arrival time (ps)           10446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell55   9196  10446  612711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell55         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 612711p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10446
-------------------------------------   ----- 
End-of-path arrival time (ps)           10446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell67   9196  10446  612711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell67         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 612724p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10432
-------------------------------------   ----- 
End-of-path arrival time (ps)           10432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell40   1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell43   9182  10432  612724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell43         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 612724p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10432
-------------------------------------   ----- 
End-of-path arrival time (ps)           10432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell93   9182  10432  612724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell93         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 612724p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10432
-------------------------------------   ----- 
End-of-path arrival time (ps)           10432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell95   9182  10432  612724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell95         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 612735p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10422
-------------------------------------   ----- 
End-of-path arrival time (ps)           10422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell36   1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell50   9172  10422  612735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell50         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 612735p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10422
-------------------------------------   ----- 
End-of-path arrival time (ps)           10422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell88   9172  10422  612735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell88         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 612735p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10422
-------------------------------------   ----- 
End-of-path arrival time (ps)           10422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell92   9172  10422  612735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell92         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 612735p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10422
-------------------------------------   ----- 
End-of-path arrival time (ps)           10422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell96   9172  10422  612735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell96         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 612884p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10273
-------------------------------------   ----- 
End-of-path arrival time (ps)           10273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell50   9023  10273  612884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell50         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 612884p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10273
-------------------------------------   ----- 
End-of-path arrival time (ps)           10273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell88   9023  10273  612884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell88         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 612884p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10273
-------------------------------------   ----- 
End-of-path arrival time (ps)           10273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell92   9023  10273  612884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell92         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 612884p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10273
-------------------------------------   ----- 
End-of-path arrival time (ps)           10273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell96   9023  10273  612884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell96         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 612909p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10247
-------------------------------------   ----- 
End-of-path arrival time (ps)           10247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell61   8997  10247  612909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell61         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 612909p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10247
-------------------------------------   ----- 
End-of-path arrival time (ps)           10247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell78   8997  10247  612909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell78         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 612909p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10247
-------------------------------------   ----- 
End-of-path arrival time (ps)           10247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell89   8997  10247  612909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell89         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 613361p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9796
-------------------------------------   ---- 
End-of-path arrival time (ps)           9796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell86   8546   9796  613361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell86         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 613361p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9796
-------------------------------------   ---- 
End-of-path arrival time (ps)           9796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell97   8546   9796  613361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell97         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 613374p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9782
-------------------------------------   ---- 
End-of-path arrival time (ps)           9782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell36   1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell44   8532   9782  613374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell44         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 613374p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9782
-------------------------------------   ---- 
End-of-path arrival time (ps)           9782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell72   8532   9782  613374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell72         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 613374p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9782
-------------------------------------   ---- 
End-of-path arrival time (ps)           9782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell82   8532   9782  613374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell82         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 613377p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9780
-------------------------------------   ---- 
End-of-path arrival time (ps)           9780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell71   8530   9780  613377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell71         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 613377p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9780
-------------------------------------   ---- 
End-of-path arrival time (ps)           9780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell91   8530   9780  613377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell91         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 613401p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9756
-------------------------------------   ---- 
End-of-path arrival time (ps)           9756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell57   8506   9756  613401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell57         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 613401p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9756
-------------------------------------   ---- 
End-of-path arrival time (ps)           9756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell79   8506   9756  613401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell79         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 613401p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9756
-------------------------------------   ---- 
End-of-path arrival time (ps)           9756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37    1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell100   8506   9756  613401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell100        0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 613401p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9756
-------------------------------------   ---- 
End-of-path arrival time (ps)           9756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37    1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell104   8506   9756  613401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell104        0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 613441p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9715
-------------------------------------   ---- 
End-of-path arrival time (ps)           9715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell62   8465   9715  613441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell62         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 613441p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9715
-------------------------------------   ---- 
End-of-path arrival time (ps)           9715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell76   8465   9715  613441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell76         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 613461p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9696
-------------------------------------   ---- 
End-of-path arrival time (ps)           9696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell46   8446   9696  613461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell46         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 613461p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9696
-------------------------------------   ---- 
End-of-path arrival time (ps)           9696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell53   8446   9696  613461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell53         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 613461p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9696
-------------------------------------   ---- 
End-of-path arrival time (ps)           9696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell59   8446   9696  613461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell59         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 613475p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9681
-------------------------------------   ---- 
End-of-path arrival time (ps)           9681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell39   1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell48   8431   9681  613475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell48         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 613475p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9681
-------------------------------------   ---- 
End-of-path arrival time (ps)           9681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell51   8431   9681  613475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell51         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 613475p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9681
-------------------------------------   ---- 
End-of-path arrival time (ps)           9681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell85   8431   9681  613475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell85         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 613604p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9552
-------------------------------------   ---- 
End-of-path arrival time (ps)           9552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell40   1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell49   8302   9552  613604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell49         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 613604p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9552
-------------------------------------   ---- 
End-of-path arrival time (ps)           9552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell58   8302   9552  613604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell58         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 613604p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9552
-------------------------------------   ---- 
End-of-path arrival time (ps)           9552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell60   8302   9552  613604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell60         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 613604p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9552
-------------------------------------   ---- 
End-of-path arrival time (ps)           9552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell73   8302   9552  613604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell73         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 613606p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9551
-------------------------------------   ---- 
End-of-path arrival time (ps)           9551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell36   1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell46   8301   9551  613606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell46         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 613606p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9551
-------------------------------------   ---- 
End-of-path arrival time (ps)           9551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell53   8301   9551  613606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell53         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 613606p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9551
-------------------------------------   ---- 
End-of-path arrival time (ps)           9551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell59   8301   9551  613606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell59         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 613889p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9268
-------------------------------------   ---- 
End-of-path arrival time (ps)           9268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell84   8018   9268  613889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell84         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 613889p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9268
-------------------------------------   ---- 
End-of-path arrival time (ps)           9268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell94   8018   9268  613889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell94         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 613906p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9251
-------------------------------------   ---- 
End-of-path arrival time (ps)           9251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell64   8001   9251  613906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell64         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 613906p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9251
-------------------------------------   ---- 
End-of-path arrival time (ps)           9251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell68   8001   9251  613906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell68         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 613906p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9251
-------------------------------------   ---- 
End-of-path arrival time (ps)           9251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell77   8001   9251  613906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell77         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 613923p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9233
-------------------------------------   ---- 
End-of-path arrival time (ps)           9233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell61   7983   9233  613923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell61         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 613923p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9233
-------------------------------------   ---- 
End-of-path arrival time (ps)           9233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell78   7983   9233  613923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell78         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 613923p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9233
-------------------------------------   ---- 
End-of-path arrival time (ps)           9233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell89   7983   9233  613923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell89         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 613925p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9231
-------------------------------------   ---- 
End-of-path arrival time (ps)           9231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell35   1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell46   7981   9231  613925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell46         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 613925p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9231
-------------------------------------   ---- 
End-of-path arrival time (ps)           9231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell53   7981   9231  613925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell53         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 613925p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9231
-------------------------------------   ---- 
End-of-path arrival time (ps)           9231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell59   7981   9231  613925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell59         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 613956p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9200
-------------------------------------   ---- 
End-of-path arrival time (ps)           9200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell84   7950   9200  613956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell84         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 613956p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9200
-------------------------------------   ---- 
End-of-path arrival time (ps)           9200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell94   7950   9200  613956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell94         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 613972p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9185
-------------------------------------   ---- 
End-of-path arrival time (ps)           9185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell75   7935   9185  613972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell75         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 613972p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9185
-------------------------------------   ---- 
End-of-path arrival time (ps)           9185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell81   7935   9185  613972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell81         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 613972p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9185
-------------------------------------   ---- 
End-of-path arrival time (ps)           9185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell87   7935   9185  613972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell87         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 613972p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9185
-------------------------------------   ---- 
End-of-path arrival time (ps)           9185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell99   7935   9185  613972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell99         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 613985p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9171
-------------------------------------   ---- 
End-of-path arrival time (ps)           9171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell54   7921   9171  613985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell54         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 613985p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9171
-------------------------------------   ---- 
End-of-path arrival time (ps)           9171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell90   7921   9171  613985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell90         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 614032p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9124
-------------------------------------   ---- 
End-of-path arrival time (ps)           9124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell39   1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell41   7874   9124  614032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell41         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 614105p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9051
-------------------------------------   ---- 
End-of-path arrival time (ps)           9051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell36   1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell43   7801   9051  614105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell43         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 614105p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9051
-------------------------------------   ---- 
End-of-path arrival time (ps)           9051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell93   7801   9051  614105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell93         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 614105p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9051
-------------------------------------   ---- 
End-of-path arrival time (ps)           9051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell95   7801   9051  614105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell95         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 614123p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9034
-------------------------------------   ---- 
End-of-path arrival time (ps)           9034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell74   7784   9034  614123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell74         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 614193p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8964
-------------------------------------   ---- 
End-of-path arrival time (ps)           8964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell39   1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell47   7714   8964  614193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell47         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 614193p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8964
-------------------------------------   ---- 
End-of-path arrival time (ps)           8964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell69   7714   8964  614193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell69         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 614193p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8964
-------------------------------------   ---- 
End-of-path arrival time (ps)           8964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell98   7714   8964  614193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell98         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 614246p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8910
-------------------------------------   ---- 
End-of-path arrival time (ps)           8910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell71   7660   8910  614246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell71         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 614246p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8910
-------------------------------------   ---- 
End-of-path arrival time (ps)           8910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell91   7660   8910  614246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell91         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 614348p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8809
-------------------------------------   ---- 
End-of-path arrival time (ps)           8809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell64   7559   8809  614348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell64         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 614348p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8809
-------------------------------------   ---- 
End-of-path arrival time (ps)           8809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell68   7559   8809  614348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell68         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 614348p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8809
-------------------------------------   ---- 
End-of-path arrival time (ps)           8809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell77   7559   8809  614348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell77         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 614403p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8754
-------------------------------------   ---- 
End-of-path arrival time (ps)           8754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell65   7504   8754  614403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell65         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 614403p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8754
-------------------------------------   ---- 
End-of-path arrival time (ps)           8754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell66   7504   8754  614403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell66         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 614403p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8754
-------------------------------------   ---- 
End-of-path arrival time (ps)           8754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell80   7504   8754  614403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell80         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 614403p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8754
-------------------------------------   ---- 
End-of-path arrival time (ps)           8754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35    1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell103   7504   8754  614403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell103        0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 614405p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8751
-------------------------------------   ---- 
End-of-path arrival time (ps)           8751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell56   7501   8751  614405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell56         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 614405p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8751
-------------------------------------   ---- 
End-of-path arrival time (ps)           8751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35    1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell102   7501   8751  614405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell102        0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 614423p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8733
-------------------------------------   ---- 
End-of-path arrival time (ps)           8733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell74   7483   8733  614423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell74         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 614425p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8731
-------------------------------------   ---- 
End-of-path arrival time (ps)           8731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell35   1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell49   7481   8731  614425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell49         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 614425p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8731
-------------------------------------   ---- 
End-of-path arrival time (ps)           8731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell58   7481   8731  614425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell58         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 614425p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8731
-------------------------------------   ---- 
End-of-path arrival time (ps)           8731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell60   7481   8731  614425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell60         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 614425p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8731
-------------------------------------   ---- 
End-of-path arrival time (ps)           8731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell73   7481   8731  614425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell73         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 614491p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8666
-------------------------------------   ---- 
End-of-path arrival time (ps)           8666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell56   7416   8666  614491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell56         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 614491p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8666
-------------------------------------   ---- 
End-of-path arrival time (ps)           8666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40    1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell102   7416   8666  614491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell102        0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 614492p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8665
-------------------------------------   ---- 
End-of-path arrival time (ps)           8665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell39   1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell45   7415   8665  614492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell45         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 614492p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8665
-------------------------------------   ---- 
End-of-path arrival time (ps)           8665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell63   7415   8665  614492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell63         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 614492p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8665
-------------------------------------   ---- 
End-of-path arrival time (ps)           8665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell70   7415   8665  614492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell70         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 614493p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8664
-------------------------------------   ---- 
End-of-path arrival time (ps)           8664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell65   7414   8664  614493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell65         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 614493p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8664
-------------------------------------   ---- 
End-of-path arrival time (ps)           8664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell66   7414   8664  614493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell66         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 614493p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8664
-------------------------------------   ---- 
End-of-path arrival time (ps)           8664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell80   7414   8664  614493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell80         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 614493p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8664
-------------------------------------   ---- 
End-of-path arrival time (ps)           8664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40    1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell103   7414   8664  614493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell103        0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 614613p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8544
-------------------------------------   ---- 
End-of-path arrival time (ps)           8544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell57   7294   8544  614613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell57         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 614613p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8544
-------------------------------------   ---- 
End-of-path arrival time (ps)           8544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell79   7294   8544  614613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell79         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 614613p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8544
-------------------------------------   ---- 
End-of-path arrival time (ps)           8544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36    1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell100   7294   8544  614613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell100        0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 614613p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8544
-------------------------------------   ---- 
End-of-path arrival time (ps)           8544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36    1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell104   7294   8544  614613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell104        0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 614613p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8544
-------------------------------------   ---- 
End-of-path arrival time (ps)           8544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell84   7294   8544  614613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell84         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 614613p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8544
-------------------------------------   ---- 
End-of-path arrival time (ps)           8544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell94   7294   8544  614613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell94         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 614625p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8532
-------------------------------------   ---- 
End-of-path arrival time (ps)           8532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell35   1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell50   7282   8532  614625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell50         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 614625p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8532
-------------------------------------   ---- 
End-of-path arrival time (ps)           8532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell88   7282   8532  614625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell88         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 614625p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8532
-------------------------------------   ---- 
End-of-path arrival time (ps)           8532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell92   7282   8532  614625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell92         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 614625p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8532
-------------------------------------   ---- 
End-of-path arrival time (ps)           8532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell96   7282   8532  614625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell96         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 614635p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8522
-------------------------------------   ---- 
End-of-path arrival time (ps)           8522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell64   7272   8522  614635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell64         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 614635p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8522
-------------------------------------   ---- 
End-of-path arrival time (ps)           8522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell68   7272   8522  614635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell68         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 614635p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8522
-------------------------------------   ---- 
End-of-path arrival time (ps)           8522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell77   7272   8522  614635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell77         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 614705p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8452
-------------------------------------   ---- 
End-of-path arrival time (ps)           8452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell52   7202   8452  614705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell52         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 614705p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8452
-------------------------------------   ---- 
End-of-path arrival time (ps)           8452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell55   7202   8452  614705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell55         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 614705p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8452
-------------------------------------   ---- 
End-of-path arrival time (ps)           8452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell67   7202   8452  614705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell67         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 614944p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8213
-------------------------------------   ---- 
End-of-path arrival time (ps)           8213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell36   1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell42   6963   8213  614944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell42         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 614944p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8213
-------------------------------------   ---- 
End-of-path arrival time (ps)           8213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell83   6963   8213  614944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell83         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 614944p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8213
-------------------------------------   ---- 
End-of-path arrival time (ps)           8213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36    1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell101   6963   8213  614944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell101        0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 614986p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8171
-------------------------------------   ---- 
End-of-path arrival time (ps)           8171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell52   6921   8171  614986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell52         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 614986p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8171
-------------------------------------   ---- 
End-of-path arrival time (ps)           8171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell55   6921   8171  614986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell55         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 614986p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8171
-------------------------------------   ---- 
End-of-path arrival time (ps)           8171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell67   6921   8171  614986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell67         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 615063p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8094
-------------------------------------   ---- 
End-of-path arrival time (ps)           8094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell64   6844   8094  615063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell64         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 615063p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8094
-------------------------------------   ---- 
End-of-path arrival time (ps)           8094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell68   6844   8094  615063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell68         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 615063p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8094
-------------------------------------   ---- 
End-of-path arrival time (ps)           8094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell77   6844   8094  615063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell77         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 615107p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8049
-------------------------------------   ---- 
End-of-path arrival time (ps)           8049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell57   6799   8049  615107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell57         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 615107p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8049
-------------------------------------   ---- 
End-of-path arrival time (ps)           8049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell79   6799   8049  615107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell79         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 615107p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8049
-------------------------------------   ---- 
End-of-path arrival time (ps)           8049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39    1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell100   6799   8049  615107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell100        0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 615107p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8049
-------------------------------------   ---- 
End-of-path arrival time (ps)           8049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39    1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell104   6799   8049  615107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell104        0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 615191p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7966
-------------------------------------   ---- 
End-of-path arrival time (ps)           7966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell62   6716   7966  615191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell62         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 615191p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7966
-------------------------------------   ---- 
End-of-path arrival time (ps)           7966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell76   6716   7966  615191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell76         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 615215p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7942
-------------------------------------   ---- 
End-of-path arrival time (ps)           7942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell57   6692   7942  615215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell57         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 615215p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7942
-------------------------------------   ---- 
End-of-path arrival time (ps)           7942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell79   6692   7942  615215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell79         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 615215p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7942
-------------------------------------   ---- 
End-of-path arrival time (ps)           7942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38    1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell100   6692   7942  615215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell100        0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 615215p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7942
-------------------------------------   ---- 
End-of-path arrival time (ps)           7942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38    1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell104   6692   7942  615215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell104        0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 615232p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7925
-------------------------------------   ---- 
End-of-path arrival time (ps)           7925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell43   6675   7925  615232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell43         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 615232p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7925
-------------------------------------   ---- 
End-of-path arrival time (ps)           7925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell93   6675   7925  615232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell93         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 615232p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7925
-------------------------------------   ---- 
End-of-path arrival time (ps)           7925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell95   6675   7925  615232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell95         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 615348p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7809
-------------------------------------   ---- 
End-of-path arrival time (ps)           7809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell40   1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell47   6559   7809  615348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell47         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 615348p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7809
-------------------------------------   ---- 
End-of-path arrival time (ps)           7809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell69   6559   7809  615348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell69         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 615348p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7809
-------------------------------------   ---- 
End-of-path arrival time (ps)           7809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell98   6559   7809  615348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell98         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 615450p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7707
-------------------------------------   ---- 
End-of-path arrival time (ps)           7707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell40   1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell45   6457   7707  615450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell45         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 615450p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7707
-------------------------------------   ---- 
End-of-path arrival time (ps)           7707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell63   6457   7707  615450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell63         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 615450p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7707
-------------------------------------   ---- 
End-of-path arrival time (ps)           7707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell70   6457   7707  615450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell70         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 615495p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7661
-------------------------------------   ---- 
End-of-path arrival time (ps)           7661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell65   6411   7661  615495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell65         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 615495p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7661
-------------------------------------   ---- 
End-of-path arrival time (ps)           7661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell66   6411   7661  615495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell66         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 615495p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7661
-------------------------------------   ---- 
End-of-path arrival time (ps)           7661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell80   6411   7661  615495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell80         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 615495p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7661
-------------------------------------   ---- 
End-of-path arrival time (ps)           7661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39    1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell103   6411   7661  615495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell103        0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 615545p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7611
-------------------------------------   ---- 
End-of-path arrival time (ps)           7611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell75   6361   7611  615545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell75         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 615545p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7611
-------------------------------------   ---- 
End-of-path arrival time (ps)           7611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell81   6361   7611  615545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell81         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 615545p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7611
-------------------------------------   ---- 
End-of-path arrival time (ps)           7611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell87   6361   7611  615545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell87         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 615545p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7611
-------------------------------------   ---- 
End-of-path arrival time (ps)           7611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell99   6361   7611  615545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell99         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 615620p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7537
-------------------------------------   ---- 
End-of-path arrival time (ps)           7537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell84   6287   7537  615620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell84         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 615620p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7537
-------------------------------------   ---- 
End-of-path arrival time (ps)           7537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell94   6287   7537  615620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell94         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 615710p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7447
-------------------------------------   ---- 
End-of-path arrival time (ps)           7447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell75   6197   7447  615710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell75         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 615710p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7447
-------------------------------------   ---- 
End-of-path arrival time (ps)           7447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell81   6197   7447  615710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell81         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 615710p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7447
-------------------------------------   ---- 
End-of-path arrival time (ps)           7447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell87   6197   7447  615710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell87         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 615710p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7447
-------------------------------------   ---- 
End-of-path arrival time (ps)           7447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell99   6197   7447  615710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell99         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 615710p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7446
-------------------------------------   ---- 
End-of-path arrival time (ps)           7446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell35   1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell43   6196   7446  615710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell43         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 615710p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7446
-------------------------------------   ---- 
End-of-path arrival time (ps)           7446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell93   6196   7446  615710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell93         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 615710p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7446
-------------------------------------   ---- 
End-of-path arrival time (ps)           7446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell95   6196   7446  615710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell95         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 615725p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7431
-------------------------------------   ---- 
End-of-path arrival time (ps)           7431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell38   1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell41   6181   7431  615725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell41         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 615736p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7421
-------------------------------------   ---- 
End-of-path arrival time (ps)           7421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell38   1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell48   6171   7421  615736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell48         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 615736p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7421
-------------------------------------   ---- 
End-of-path arrival time (ps)           7421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell51   6171   7421  615736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell51         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 615736p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7421
-------------------------------------   ---- 
End-of-path arrival time (ps)           7421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell85   6171   7421  615736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell85         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 615819p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7338
-------------------------------------   ---- 
End-of-path arrival time (ps)           7338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell86   6088   7338  615819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell86         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 615819p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7338
-------------------------------------   ---- 
End-of-path arrival time (ps)           7338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell97   6088   7338  615819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell97         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 615821p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7335
-------------------------------------   ---- 
End-of-path arrival time (ps)           7335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell35   1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell42   6085   7335  615821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell42         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 615821p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7335
-------------------------------------   ---- 
End-of-path arrival time (ps)           7335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell83   6085   7335  615821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell83         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 615821p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7335
-------------------------------------   ---- 
End-of-path arrival time (ps)           7335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35    1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell101   6085   7335  615821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell101        0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 615841p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7316
-------------------------------------   ---- 
End-of-path arrival time (ps)           7316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell71   6066   7316  615841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell71         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 615841p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7316
-------------------------------------   ---- 
End-of-path arrival time (ps)           7316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell91   6066   7316  615841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell91         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 615843p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7314
-------------------------------------   ---- 
End-of-path arrival time (ps)           7314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell35   1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell44   6064   7314  615843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell44         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 615843p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7314
-------------------------------------   ---- 
End-of-path arrival time (ps)           7314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell72   6064   7314  615843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell72         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 615843p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7314
-------------------------------------   ---- 
End-of-path arrival time (ps)           7314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell82   6064   7314  615843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell82         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/control_0
Path End       : \OSC1_ADC_SAR:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \OSC1_ADC_SAR:bSAR_SEQ:EOCSts\/clock
Path slack     : 615917p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -2100
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             624567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8650
-------------------------------------   ---- 
End-of-path arrival time (ps)           8650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/clock                      controlcell3        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/control_0  controlcell3   1210   1210  615917  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:EOCSts\/clk_en      statuscell1    7440   8650  615917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:EOCSts\/clock                       statuscell1         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 615940p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7216
-------------------------------------   ---- 
End-of-path arrival time (ps)           7216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell54   5966   7216  615940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell54         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 615940p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7216
-------------------------------------   ---- 
End-of-path arrival time (ps)           7216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell90   5966   7216  615940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell90         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 616021p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7136
-------------------------------------   ---- 
End-of-path arrival time (ps)           7136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell56   5886   7136  616021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell56         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 616021p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7136
-------------------------------------   ---- 
End-of-path arrival time (ps)           7136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39    1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell102   5886   7136  616021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell102        0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 616095p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7062
-------------------------------------   ---- 
End-of-path arrival time (ps)           7062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  600154  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell38   5122   7062  616095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 616122p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7035
-------------------------------------   ---- 
End-of-path arrival time (ps)           7035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell47   5785   7035  616122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell47         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 616122p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7035
-------------------------------------   ---- 
End-of-path arrival time (ps)           7035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell69   5785   7035  616122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell69         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 616122p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7035
-------------------------------------   ---- 
End-of-path arrival time (ps)           7035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell98   5785   7035  616122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell98         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 616141p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7015
-------------------------------------   ---- 
End-of-path arrival time (ps)           7015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell45   5765   7015  616141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell45         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 616141p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7015
-------------------------------------   ---- 
End-of-path arrival time (ps)           7015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell63   5765   7015  616141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell63         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 616141p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7015
-------------------------------------   ---- 
End-of-path arrival time (ps)           7015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell70   5765   7015  616141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell70         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 616235p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6922
-------------------------------------   ---- 
End-of-path arrival time (ps)           6922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell71   5672   6922  616235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell71         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 616235p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6922
-------------------------------------   ---- 
End-of-path arrival time (ps)           6922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell91   5672   6922  616235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell91         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 616343p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6813
-------------------------------------   ---- 
End-of-path arrival time (ps)           6813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  599832  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell37   4873   6813  616343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 616404p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6753
-------------------------------------   ---- 
End-of-path arrival time (ps)           6753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell52   5503   6753  616404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell52         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 616404p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6753
-------------------------------------   ---- 
End-of-path arrival time (ps)           6753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell55   5503   6753  616404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell55         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 616404p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6753
-------------------------------------   ---- 
End-of-path arrival time (ps)           6753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell67   5503   6753  616404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell67         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 616432p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6725
-------------------------------------   ---- 
End-of-path arrival time (ps)           6725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell74   5475   6725  616432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell74         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 616432p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6724
-------------------------------------   ---- 
End-of-path arrival time (ps)           6724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell39   1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell49   5474   6724  616432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell49         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 616432p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6724
-------------------------------------   ---- 
End-of-path arrival time (ps)           6724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell58   5474   6724  616432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell58         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 616432p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6724
-------------------------------------   ---- 
End-of-path arrival time (ps)           6724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell60   5474   6724  616432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell60         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 616432p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6724
-------------------------------------   ---- 
End-of-path arrival time (ps)           6724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell73   5474   6724  616432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell73         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 616449p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6708
-------------------------------------   ---- 
End-of-path arrival time (ps)           6708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell38   1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell45   5458   6708  616449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell45         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 616449p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6708
-------------------------------------   ---- 
End-of-path arrival time (ps)           6708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell63   5458   6708  616449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell63         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 616449p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6708
-------------------------------------   ---- 
End-of-path arrival time (ps)           6708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell70   5458   6708  616449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell70         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 616556p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6601
-------------------------------------   ---- 
End-of-path arrival time (ps)           6601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  600141  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell35   4661   6601  616556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 616562p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6594
-------------------------------------   ---- 
End-of-path arrival time (ps)           6594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  600145  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell36   4654   6594  616562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 616686p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6471
-------------------------------------   ---- 
End-of-path arrival time (ps)           6471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell48   5221   6471  616686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell48         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 616686p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6471
-------------------------------------   ---- 
End-of-path arrival time (ps)           6471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell51   5221   6471  616686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell51         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 616686p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6471
-------------------------------------   ---- 
End-of-path arrival time (ps)           6471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell85   5221   6471  616686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell85         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/control_1
Path End       : \OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 616687p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -5360
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621307

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4620
-------------------------------------   ---- 
End-of-path arrival time (ps)           4620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/clock                      controlcell3        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/control_1    controlcell3   1210   1210  612490  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/load  count7cell     3410   4620  616687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 616745p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6412
-------------------------------------   ---- 
End-of-path arrival time (ps)           6412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell39   1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell42   5162   6412  616745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell42         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 616745p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6412
-------------------------------------   ---- 
End-of-path arrival time (ps)           6412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell83   5162   6412  616745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell83         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 616745p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6412
-------------------------------------   ---- 
End-of-path arrival time (ps)           6412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39    1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell101   5162   6412  616745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell101        0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 616775p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6382
-------------------------------------   ---- 
End-of-path arrival time (ps)           6382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell36   1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell41   5132   6382  616775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell41         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_4412/clk_en
Capture Clock  : Net_4412/clock_0
Path slack     : 616842p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -2100
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             624567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7725
-------------------------------------   ---- 
End-of-path arrival time (ps)           7725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/clock                      controlcell3        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/control_0  controlcell3   1210   1210  615917  RISE       1
Net_4412/clk_en                            macrocell105   6515   7725  616842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4412/clock_0                                           macrocell105        0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/control_0
Path End       : \OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 616842p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -2100
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             624567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7725
-------------------------------------   ---- 
End-of-path arrival time (ps)           7725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/clock                      controlcell3        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/control_0  controlcell3   1210   1210  615917  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\/clk_en     macrocell107   6515   7725  616842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\/clock_0                    macrocell107        0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 616961p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6196
-------------------------------------   ---- 
End-of-path arrival time (ps)           6196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell54   4946   6196  616961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell54         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 616961p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6196
-------------------------------------   ---- 
End-of-path arrival time (ps)           6196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell90   4946   6196  616961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell90         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 617020p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6137
-------------------------------------   ---- 
End-of-path arrival time (ps)           6137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  598828  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell40   4197   6137  617020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 617045p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6112
-------------------------------------   ---- 
End-of-path arrival time (ps)           6112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell38   1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell47   4862   6112  617045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell47         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 617045p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6112
-------------------------------------   ---- 
End-of-path arrival time (ps)           6112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell69   4862   6112  617045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell69         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 617045p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6112
-------------------------------------   ---- 
End-of-path arrival time (ps)           6112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell98   4862   6112  617045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell98         0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 617094p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6063
-------------------------------------   ---- 
End-of-path arrival time (ps)           6063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell62   4813   6063  617094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell62         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 617094p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6063
-------------------------------------   ---- 
End-of-path arrival time (ps)           6063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell76   4813   6063  617094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell76         0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 617096p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6061
-------------------------------------   ---- 
End-of-path arrival time (ps)           6061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell38   1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell50   4811   6061  617096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell50         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 617096p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6061
-------------------------------------   ---- 
End-of-path arrival time (ps)           6061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell88   4811   6061  617096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell88         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 617096p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6061
-------------------------------------   ---- 
End-of-path arrival time (ps)           6061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell92   4811   6061  617096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell92         0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 617096p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6061
-------------------------------------   ---- 
End-of-path arrival time (ps)           6061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell96   4811   6061  617096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell96         0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 617117p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6039
-------------------------------------   ---- 
End-of-path arrival time (ps)           6039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell61   4789   6039  617117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell61         0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 617117p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6039
-------------------------------------   ---- 
End-of-path arrival time (ps)           6039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell78   4789   6039  617117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell78         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 617117p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6039
-------------------------------------   ---- 
End-of-path arrival time (ps)           6039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell89   4789   6039  617117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell89         0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 617124p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6033
-------------------------------------   ---- 
End-of-path arrival time (ps)           6033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell38   1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell46   4783   6033  617124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell46         0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 617124p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6033
-------------------------------------   ---- 
End-of-path arrival time (ps)           6033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell53   4783   6033  617124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell53         0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 617124p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6033
-------------------------------------   ---- 
End-of-path arrival time (ps)           6033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell59   4783   6033  617124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell59         0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 617195p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5962
-------------------------------------   ---- 
End-of-path arrival time (ps)           5962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell40   1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell42   4712   5962  617195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell42         0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 617195p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5962
-------------------------------------   ---- 
End-of-path arrival time (ps)           5962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell83   4712   5962  617195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell83         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 617195p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5962
-------------------------------------   ---- 
End-of-path arrival time (ps)           5962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40    1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell101   4712   5962  617195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell101        0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 617271p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5885
-------------------------------------   ---- 
End-of-path arrival time (ps)           5885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell64   4635   5885  617271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell64         0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 617271p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5885
-------------------------------------   ---- 
End-of-path arrival time (ps)           5885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell68   4635   5885  617271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell68         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 617271p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5885
-------------------------------------   ---- 
End-of-path arrival time (ps)           5885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell77   4635   5885  617271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell77         0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 617293p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5863
-------------------------------------   ---- 
End-of-path arrival time (ps)           5863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell57   4613   5863  617293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell57         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 617293p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5863
-------------------------------------   ---- 
End-of-path arrival time (ps)           5863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell79   4613   5863  617293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell79         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 617293p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5863
-------------------------------------   ---- 
End-of-path arrival time (ps)           5863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35    1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell100   4613   5863  617293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell100        0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 617293p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5863
-------------------------------------   ---- 
End-of-path arrival time (ps)           5863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35    1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell104   4613   5863  617293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell104        0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 617294p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5862
-------------------------------------   ---- 
End-of-path arrival time (ps)           5862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell86   4612   5862  617294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell86         0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 617294p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5862
-------------------------------------   ---- 
End-of-path arrival time (ps)           5862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell97   4612   5862  617294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell97         0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 617296p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5861
-------------------------------------   ---- 
End-of-path arrival time (ps)           5861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell84   4611   5861  617296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell84         0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 617296p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5861
-------------------------------------   ---- 
End-of-path arrival time (ps)           5861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell94   4611   5861  617296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell94         0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 617336p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5820
-------------------------------------   ---- 
End-of-path arrival time (ps)           5820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell36   1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell45   4570   5820  617336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell45         0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 617336p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5820
-------------------------------------   ---- 
End-of-path arrival time (ps)           5820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell63   4570   5820  617336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell63         0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 617336p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5820
-------------------------------------   ---- 
End-of-path arrival time (ps)           5820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell70   4570   5820  617336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell70         0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 617516p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5640
-------------------------------------   ---- 
End-of-path arrival time (ps)           5640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell37   1250   1250  595601  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell41   4390   5640  617516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell41         0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 617763p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5394
-------------------------------------   ---- 
End-of-path arrival time (ps)           5394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell36   1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell48   4144   5394  617763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell48         0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 617763p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5394
-------------------------------------   ---- 
End-of-path arrival time (ps)           5394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell51   4144   5394  617763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell51         0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 617763p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5394
-------------------------------------   ---- 
End-of-path arrival time (ps)           5394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell85   4144   5394  617763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell85         0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 617768p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5388
-------------------------------------   ---- 
End-of-path arrival time (ps)           5388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell36   1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell47   4138   5388  617768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell47         0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 617768p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5388
-------------------------------------   ---- 
End-of-path arrival time (ps)           5388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell69   4138   5388  617768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell69         0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 617768p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5388
-------------------------------------   ---- 
End-of-path arrival time (ps)           5388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  596586  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell98   4138   5388  617768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell98         0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 617981p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5176
-------------------------------------   ---- 
End-of-path arrival time (ps)           5176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  600163  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell39   3236   5176  617981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 618000p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5157
-------------------------------------   ---- 
End-of-path arrival time (ps)           5157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell84   3907   5157  618000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell84         0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 618000p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5157
-------------------------------------   ---- 
End-of-path arrival time (ps)           5157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell94   3907   5157  618000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell94         0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 618002p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5155
-------------------------------------   ---- 
End-of-path arrival time (ps)           5155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell64   3905   5155  618002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell64         0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 618002p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5155
-------------------------------------   ---- 
End-of-path arrival time (ps)           5155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell68   3905   5155  618002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell68         0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 618002p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5155
-------------------------------------   ---- 
End-of-path arrival time (ps)           5155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell77   3905   5155  618002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell77         0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 618117p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5040
-------------------------------------   ---- 
End-of-path arrival time (ps)           5040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell57   3790   5040  618117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell57         0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 618117p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5040
-------------------------------------   ---- 
End-of-path arrival time (ps)           5040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell79   3790   5040  618117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell79         0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 618117p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5040
-------------------------------------   ---- 
End-of-path arrival time (ps)           5040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40    1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell100   3790   5040  618117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell100        0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 618117p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5040
-------------------------------------   ---- 
End-of-path arrival time (ps)           5040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40    1250   1250  598818  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell104   3790   5040  618117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell104        0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 618120p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5037
-------------------------------------   ---- 
End-of-path arrival time (ps)           5037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell39   1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell44   3787   5037  618120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell44         0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 618120p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5037
-------------------------------------   ---- 
End-of-path arrival time (ps)           5037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell72   3787   5037  618120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell72         0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 618120p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5037
-------------------------------------   ---- 
End-of-path arrival time (ps)           5037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell82   3787   5037  618120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell82         0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 618148p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5009
-------------------------------------   ---- 
End-of-path arrival time (ps)           5009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell71   3759   5009  618148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell71         0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 618148p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5009
-------------------------------------   ---- 
End-of-path arrival time (ps)           5009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  596928  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell91   3759   5009  618148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell91         0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 618507p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4650
-------------------------------------   ---- 
End-of-path arrival time (ps)           4650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell54   3400   4650  618507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell54         0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 618507p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4650
-------------------------------------   ---- 
End-of-path arrival time (ps)           4650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell90   3400   4650  618507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell90         0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 618509p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell52   3398   4648  618509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell52         0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 618509p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell55   3398   4648  618509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell55         0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 618509p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell67   3398   4648  618509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell67         0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 618518p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell75   3388   4638  618518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell75         0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 618518p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell81   3388   4638  618518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell81         0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 618518p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell87   3388   4638  618518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell87         0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 618518p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell99   3388   4638  618518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell99         0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 618724p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4433
-------------------------------------   ---- 
End-of-path arrival time (ps)           4433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell35   1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell48   3183   4433  618724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell48         0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 618724p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4433
-------------------------------------   ---- 
End-of-path arrival time (ps)           4433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell51   3183   4433  618724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell51         0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 618724p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4433
-------------------------------------   ---- 
End-of-path arrival time (ps)           4433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell85   3183   4433  618724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell85         0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 618726p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell35   1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell45   3180   4430  618726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell45         0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 618726p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell63   3180   4430  618726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell63         0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 618726p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell70   3180   4430  618726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell70         0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 618727p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell35   1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell47   3180   4430  618727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell47         0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 618727p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell69   3180   4430  618727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell69         0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 618727p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell98   3180   4430  618727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell98         0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 618730p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell35   1250   1250  598531  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell41   3177   4427  618730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell41         0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 618823p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4334
-------------------------------------   ---- 
End-of-path arrival time (ps)           4334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell38   1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell43   3084   4334  618823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell43         0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 618823p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4334
-------------------------------------   ---- 
End-of-path arrival time (ps)           4334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell93   3084   4334  618823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell93         0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 618823p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4334
-------------------------------------   ---- 
End-of-path arrival time (ps)           4334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  595876  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell95   3084   4334  618823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell95         0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/control_0
Path End       : \OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 619321p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -2100
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             624567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5245
-------------------------------------   ---- 
End-of-path arrival time (ps)           5245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/clock                      controlcell3        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/control_0      controlcell3   1210   1210  615917  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     4035   5245  619321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\/q
Path End       : Net_4412/main_1
Capture Clock  : Net_4412/clock_0
Path slack     : 619606p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\/clock_0                    macrocell107        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\/q  macrocell107   1250   1250  619606  RISE       1
Net_4412/main_1                    macrocell105   2301   3551  619606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4412/clock_0                                           macrocell105        0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4412/q
Path End       : \OSC1_ADC_SAR:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \OSC1_ADC_SAR:bSAR_SEQ:EOCSts\/clock
Path slack     : 621493p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                 -500
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             626167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4673
-------------------------------------   ---- 
End-of-path arrival time (ps)           4673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4412/clock_0                                           macrocell105        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
Net_4412/q                               macrocell105   1250   1250  621493  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:EOCSts\/status_0  statuscell1    3423   4673  621493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:EOCSts\/clock                       statuscell1         0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:out_sample\/q
Path End       : Net_2896/main_3
Capture Clock  : Net_2896/clock_0
Path slack     : 7990584p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   8000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 7996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5906
-------------------------------------   ---- 
End-of-path arrival time (ps)           5906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PulseConvert_2:out_sample\/q  macrocell32   1250   1250  7990584  RISE       1
Net_2896/main_3                macrocell30   4656   5906  7990584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2896/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2896/q
Path End       : \PulseConvert_2:out_sample\/main_2
Capture Clock  : \PulseConvert_2:out_sample\/clock_0
Path slack     : 7991112p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   8000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 7996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5378
-------------------------------------   ---- 
End-of-path arrival time (ps)           5378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2896/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
Net_2896/q                          macrocell30   1250   1250  7991112  RISE       1
\PulseConvert_2:out_sample\/main_2  macrocell32   4128   5378  7991112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_3:out_sample\/q
Path End       : Net_4614/main_3
Capture Clock  : Net_4614/clock_0
Path slack     : 7992635p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   8000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 7996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3855
-------------------------------------   ---- 
End-of-path arrival time (ps)           3855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_3:out_sample\/clock_0                        macrocell110        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\PulseConvert_3:out_sample\/q  macrocell110   1250   1250  7992635  RISE       1
Net_4614/main_3                macrocell108   2605   3855  7992635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_4614/clock_0                                           macrocell108        0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:out_sample\/q
Path End       : Net_2805/main_5
Capture Clock  : Net_2805/clock_0
Path slack     : 7992638p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   8000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 7996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PulseConvert_1:out_sample\/q  macrocell26   1250   1250  7992638  RISE       1
Net_2805/main_5                macrocell24   2602   3852  7992638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_2805/clock_0                                           macrocell24         0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_3:out_sample\/q
Path End       : \PulseConvert_3:out_sample\/main_4
Capture Clock  : \PulseConvert_3:out_sample\/clock_0
Path slack     : 7992643p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   8000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 7996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_3:out_sample\/clock_0                        macrocell110        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\PulseConvert_3:out_sample\/q       macrocell110   1250   1250  7992635  RISE       1
\PulseConvert_3:out_sample\/main_4  macrocell110   2597   3847  7992643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_3:out_sample\/clock_0                        macrocell110        0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:out_sample\/q
Path End       : \PulseConvert_1:out_sample\/main_6
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 7992646p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   8000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 7996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\PulseConvert_1:out_sample\/q       macrocell26   1250   1250  7992638  RISE       1
\PulseConvert_1:out_sample\/main_6  macrocell26   2594   3844  7992646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4614/q
Path End       : \PulseConvert_3:out_sample\/main_2
Capture Clock  : \PulseConvert_3:out_sample\/clock_0
Path slack     : 7992656p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   8000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 7996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_4614/clock_0                                           macrocell108        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
Net_4614/q                          macrocell108   1250   1250  7992656  RISE       1
\PulseConvert_3:out_sample\/main_2  macrocell110   2584   3834  7992656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_3:out_sample\/clock_0                        macrocell110        0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:out_sample\/q
Path End       : \PulseConvert_2:out_sample\/main_4
Capture Clock  : \PulseConvert_2:out_sample\/clock_0
Path slack     : 7992941p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   8000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 7996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\PulseConvert_2:out_sample\/q       macrocell32   1250   1250  7990584  RISE       1
\PulseConvert_2:out_sample\/main_4  macrocell32   2299   3549  7992941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2805/q
Path End       : \PulseConvert_1:out_sample\/main_4
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 7992949p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   8000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 7996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_2805/clock_0                                           macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
Net_2805/q                          macrocell24   1250   1250  7992949  RISE       1
\PulseConvert_1:out_sample\/main_4  macrocell26   2291   3541  7992949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell26         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

