{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1565734842489 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565734842503 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 14 00:20:42 2019 " "Processing started: Wed Aug 14 00:20:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565734842503 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734842503 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Wavegenerator -c Wavegenerator " "Command: quartus_map --read_settings_files=on --write_settings_files=off Wavegenerator -c Wavegenerator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734842503 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1565734844427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/wavegenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/wavegenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Wavegenerator-rtl " "Found design unit 1: Wavegenerator-rtl" {  } { { "vhdl/Wavegenerator.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Wavegenerator.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856044 ""} { "Info" "ISGN_ENTITY_NAME" "1 Wavegenerator " "Found entity 1: Wavegenerator" {  } { { "vhdl/Wavegenerator.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Wavegenerator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/wave_updatelogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/wave_updatelogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wave_updatelogic-rtl " "Found design unit 1: wave_updatelogic-rtl" {  } { { "vhdl/wave_updatelogic.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/wave_updatelogic.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856060 ""} { "Info" "ISGN_ENTITY_NAME" "1 wave_updatelogic " "Found entity 1: wave_updatelogic" {  } { { "vhdl/wave_updatelogic.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/wave_updatelogic.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/rom_reader.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/rom_reader.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_reader-rtl " "Found design unit 1: rom_reader-rtl" {  } { { "vhdl/rom_reader.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/rom_reader.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856060 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_reader " "Found entity 1: rom_reader" {  } { { "vhdl/rom_reader.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/rom_reader.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/waveunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/waveunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 waveunit-rtl " "Found design unit 1: waveunit-rtl" {  } { { "vhdl/waveunit.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/waveunit.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856076 ""} { "Info" "ISGN_ENTITY_NAME" "1 waveunit " "Found entity 1: waveunit" {  } { { "vhdl/waveunit.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/waveunit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/rect_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/rect_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rect_generator-rtl " "Found design unit 1: rect_generator-rtl" {  } { { "vhdl/rect_generator.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/rect_generator.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856082 ""} { "Info" "ISGN_ENTITY_NAME" "1 rect_generator " "Found entity 1: rect_generator" {  } { { "vhdl/rect_generator.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/rect_generator.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pwm_calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/pwm_calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm_calculator-rtl " "Found design unit 1: pwm_calculator-rtl" {  } { { "vhdl/pwm_calculator.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/pwm_calculator.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856082 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm_calculator " "Found entity 1: pwm_calculator" {  } { { "vhdl/pwm_calculator.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/pwm_calculator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/wavecounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/wavecounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wavecounter-rtl " "Found design unit 1: wavecounter-rtl" {  } { { "vhdl/wavecounter.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/wavecounter.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856082 ""} { "Info" "ISGN_ENTITY_NAME" "1 wavecounter " "Found entity 1: wavecounter" {  } { { "vhdl/wavecounter.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/wavecounter.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-rtl " "Found design unit 1: counter-rtl" {  } { { "vhdl/counter.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/counter.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856098 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "vhdl/counter.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/counter.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/ext_communicator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/ext_communicator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ext_communicator-rtl " "Found design unit 1: ext_communicator-rtl" {  } { { "vhdl/ext_communicator.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/ext_communicator.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856098 ""} { "Info" "ISGN_ENTITY_NAME" "1 ext_communicator " "Found entity 1: ext_communicator" {  } { { "vhdl/ext_communicator.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/ext_communicator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/uart_assembler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/uart_assembler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_assembler-rtl " "Found design unit 1: uart_assembler-rtl" {  } { { "vhdl/uart_assembler.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/uart_assembler.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856113 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_assembler " "Found entity 1: uart_assembler" {  } { { "vhdl/uart_assembler.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/uart_assembler.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/gain_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/gain_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gain_unit-rtl " "Found design unit 1: gain_unit-rtl" {  } { { "vhdl/gain_unit.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/gain_unit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856113 ""} { "Info" "ISGN_ENTITY_NAME" "1 gain_unit " "Found entity 1: gain_unit" {  } { { "vhdl/gain_unit.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/gain_unit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/last_step_calc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/last_step_calc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 last_step_calc-rtl " "Found design unit 1: last_step_calc-rtl" {  } { { "vhdl/last_step_calc.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/last_step_calc.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856129 ""} { "Info" "ISGN_ENTITY_NAME" "1 last_step_calc " "Found entity 1: last_step_calc" {  } { { "vhdl/last_step_calc.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/last_step_calc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/mapping_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/mapping_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mapping_unit-rtl " "Found design unit 1: mapping_unit-rtl" {  } { { "vhdl/mapping_unit.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/mapping_unit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856129 ""} { "Info" "ISGN_ENTITY_NAME" "1 mapping_unit " "Found entity 1: mapping_unit" {  } { { "vhdl/mapping_unit.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/mapping_unit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/wavegenerator_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench/wavegenerator_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Wavegenerator_testbench-rtl " "Found design unit 1: Wavegenerator_testbench-rtl" {  } { { "testbench/Wavegenerator_testbench.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/testbench/Wavegenerator_testbench.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856145 ""} { "Info" "ISGN_ENTITY_NAME" "1 Wavegenerator_testbench " "Found entity 1: Wavegenerator_testbench" {  } { { "testbench/Wavegenerator_testbench.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/testbench/Wavegenerator_testbench.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/wave_unit_rom_uart_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench/wave_unit_rom_uart_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wave_unit_rom_uart_testbench-rtl " "Found design unit 1: wave_unit_rom_uart_testbench-rtl" {  } { { "testbench/wave_unit_rom_uart_testbench.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/testbench/wave_unit_rom_uart_testbench.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856145 ""} { "Info" "ISGN_ENTITY_NAME" "1 wave_unit_rom_uart_testbench " "Found entity 1: wave_unit_rom_uart_testbench" {  } { { "testbench/wave_unit_rom_uart_testbench.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/testbench/wave_unit_rom_uart_testbench.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/wave_updatelogic_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench/wave_updatelogic_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wave_updatelogic_testbench-rtl " "Found design unit 1: wave_updatelogic_testbench-rtl" {  } { { "testbench/wave_updatelogic_testbench.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/testbench/wave_updatelogic_testbench.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856160 ""} { "Info" "ISGN_ENTITY_NAME" "1 wave_updatelogic_testbench " "Found entity 1: wave_updatelogic_testbench" {  } { { "testbench/wave_updatelogic_testbench.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/testbench/wave_updatelogic_testbench.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/wave_rom_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench/wave_rom_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wave_rom_testbench-rtl " "Found design unit 1: wave_rom_testbench-rtl" {  } { { "testbench/wave_rom_testbench.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/testbench/wave_rom_testbench.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856160 ""} { "Info" "ISGN_ENTITY_NAME" "1 wave_rom_testbench " "Found entity 1: wave_rom_testbench" {  } { { "testbench/wave_rom_testbench.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/testbench/wave_rom_testbench.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/wave_unit_rom_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench/wave_unit_rom_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wave_unit_rom_testbench-rtl " "Found design unit 1: wave_unit_rom_testbench-rtl" {  } { { "testbench/wave_unit_rom_testbench.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/testbench/wave_unit_rom_testbench.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856176 ""} { "Info" "ISGN_ENTITY_NAME" "1 wave_unit_rom_testbench " "Found entity 1: wave_unit_rom_testbench" {  } { { "testbench/wave_unit_rom_testbench.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/testbench/wave_unit_rom_testbench.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/waveunit_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench/waveunit_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 waveunit_testbench-rtl " "Found design unit 1: waveunit_testbench-rtl" {  } { { "testbench/waveunit_testbench.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/testbench/waveunit_testbench.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856182 ""} { "Info" "ISGN_ENTITY_NAME" "1 waveunit_testbench " "Found entity 1: waveunit_testbench" {  } { { "testbench/waveunit_testbench.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/testbench/waveunit_testbench.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/rom_reader_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench/rom_reader_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_reader_testbench-rtl " "Found design unit 1: rom_reader_testbench-rtl" {  } { { "testbench/rom_reader_testbench.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/testbench/rom_reader_testbench.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856182 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_reader_testbench " "Found entity 1: rom_reader_testbench" {  } { { "testbench/rom_reader_testbench.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/testbench/rom_reader_testbench.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pwm_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/pwm_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm_generator-rtl " "Found design unit 1: pwm_generator-rtl" {  } { { "vhdl/pwm_generator.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/pwm_generator.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856198 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm_generator " "Found entity 1: pwm_generator" {  } { { "vhdl/pwm_generator.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/pwm_generator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/pwm_generator_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench/pwm_generator_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm_generator_testbench-rtl " "Found design unit 1: pwm_generator_testbench-rtl" {  } { { "testbench/pwm_generator_testbench.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/testbench/pwm_generator_testbench.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856198 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm_generator_testbench " "Found entity 1: pwm_generator_testbench" {  } { { "testbench/pwm_generator_testbench.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/testbench/pwm_generator_testbench.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/pwm_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench/pwm_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm_testbench-rtl " "Found design unit 1: pwm_testbench-rtl" {  } { { "testbench/pwm_testbench.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/testbench/pwm_testbench.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856214 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm_testbench " "Found entity 1: pwm_testbench" {  } { { "testbench/pwm_testbench.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/testbench/pwm_testbench.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/counter_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench/counter_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_testbench-rtl " "Found design unit 1: counter_testbench-rtl" {  } { { "testbench/counter_testbench.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/testbench/counter_testbench.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856214 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_testbench " "Found entity 1: counter_testbench" {  } { { "testbench/counter_testbench.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/testbench/counter_testbench.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/pwm_calculator_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench/pwm_calculator_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm_calculator_testbench-rtl " "Found design unit 1: pwm_calculator_testbench-rtl" {  } { { "testbench/pwm_calculator_testbench.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/testbench/pwm_calculator_testbench.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856229 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm_calculator_testbench " "Found entity 1: pwm_calculator_testbench" {  } { { "testbench/pwm_calculator_testbench.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/testbench/pwm_calculator_testbench.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "libaries/function_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file libaries/function_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 function_pkg " "Found design unit 1: function_pkg" {  } { { "libaries/function_pkg.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/libaries/function_pkg.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856229 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 function_pkg-body " "Found design unit 2: function_pkg-body" {  } { { "libaries/function_pkg.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/libaries/function_pkg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/cyclone_ii_plugins/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/cyclone_ii_plugins/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "vhdl/Cyclone_II_plugins/pll.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/pll.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856229 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "vhdl/Cyclone_II_plugins/pll.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/cyclone_ii_plugins/sine_rom_512.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/cyclone_ii_plugins/sine_rom_512.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sine_rom_512-SYN " "Found design unit 1: sine_rom_512-SYN" {  } { { "vhdl/Cyclone_II_plugins/sine_ROM_512.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/sine_ROM_512.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856245 ""} { "Info" "ISGN_ENTITY_NAME" "1 sine_ROM_512 " "Found entity 1: sine_ROM_512" {  } { { "vhdl/Cyclone_II_plugins/sine_ROM_512.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/sine_ROM_512.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/cyclone_ii_plugins/triangle_rom_512.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/cyclone_ii_plugins/triangle_rom_512.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 triangle_rom_512-SYN " "Found design unit 1: triangle_rom_512-SYN" {  } { { "vhdl/Cyclone_II_plugins/triangle_ROM_512.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/triangle_ROM_512.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856245 ""} { "Info" "ISGN_ENTITY_NAME" "1 triangle_ROM_512 " "Found entity 1: triangle_ROM_512" {  } { { "vhdl/Cyclone_II_plugins/triangle_ROM_512.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/triangle_ROM_512.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/cyclone_ii_plugins/sawtooth_rom_512.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/cyclone_ii_plugins/sawtooth_rom_512.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sawtooth_rom_512-SYN " "Found design unit 1: sawtooth_rom_512-SYN" {  } { { "vhdl/Cyclone_II_plugins/sawtooth_ROM_512.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/sawtooth_ROM_512.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856260 ""} { "Info" "ISGN_ENTITY_NAME" "1 sawtooth_ROM_512 " "Found entity 1: sawtooth_ROM_512" {  } { { "vhdl/Cyclone_II_plugins/sawtooth_ROM_512.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/sawtooth_ROM_512.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/cyclone_ii_plugins/sine_rom_1024.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/cyclone_ii_plugins/sine_rom_1024.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sine_rom_1024-SYN " "Found design unit 1: sine_rom_1024-SYN" {  } { { "vhdl/Cyclone_II_plugins/sine_ROM_1024.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/sine_ROM_1024.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856260 ""} { "Info" "ISGN_ENTITY_NAME" "1 sine_ROM_1024 " "Found entity 1: sine_ROM_1024" {  } { { "vhdl/Cyclone_II_plugins/sine_ROM_1024.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/sine_ROM_1024.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/cyclone_ii_plugins/triangle_rom_1024.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/cyclone_ii_plugins/triangle_rom_1024.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 triangle_rom_1024-SYN " "Found design unit 1: triangle_rom_1024-SYN" {  } { { "vhdl/Cyclone_II_plugins/triangle_ROM_1024.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/triangle_ROM_1024.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856276 ""} { "Info" "ISGN_ENTITY_NAME" "1 triangle_ROM_1024 " "Found entity 1: triangle_ROM_1024" {  } { { "vhdl/Cyclone_II_plugins/triangle_ROM_1024.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/triangle_ROM_1024.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/cyclone_ii_plugins/sawtooth_rom_1024.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/cyclone_ii_plugins/sawtooth_rom_1024.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sawtooth_rom_1024-SYN " "Found design unit 1: sawtooth_rom_1024-SYN" {  } { { "vhdl/Cyclone_II_plugins/sawtooth_ROM_1024.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/sawtooth_ROM_1024.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856283 ""} { "Info" "ISGN_ENTITY_NAME" "1 sawtooth_ROM_1024 " "Found entity 1: sawtooth_ROM_1024" {  } { { "vhdl/Cyclone_II_plugins/sawtooth_ROM_1024.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/sawtooth_ROM_1024.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/cyclone_ii_plugins/custom_ram_512.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/cyclone_ii_plugins/custom_ram_512.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 custom_ram_512-SYN " "Found design unit 1: custom_ram_512-SYN" {  } { { "vhdl/Cyclone_II_plugins/custom_RAM_512.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/custom_RAM_512.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856283 ""} { "Info" "ISGN_ENTITY_NAME" "1 custom_RAM_512 " "Found entity 1: custom_RAM_512" {  } { { "vhdl/Cyclone_II_plugins/custom_RAM_512.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/custom_RAM_512.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/cyclone_ii_plugins/custom_ram_1024.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/cyclone_ii_plugins/custom_ram_1024.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 custom_ram_1024-SYN " "Found design unit 1: custom_ram_1024-SYN" {  } { { "vhdl/Cyclone_II_plugins/custom_RAM_1024.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/custom_RAM_1024.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856298 ""} { "Info" "ISGN_ENTITY_NAME" "1 custom_RAM_1024 " "Found entity 1: custom_RAM_1024" {  } { { "vhdl/Cyclone_II_plugins/custom_RAM_1024.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/custom_RAM_1024.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/cyclone_ii_plugins/period_rom_s_512_f_50.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/cyclone_ii_plugins/period_rom_s_512_f_50.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 period_rom_s_512_f_50-SYN " "Found design unit 1: period_rom_s_512_f_50-SYN" {  } { { "vhdl/Cyclone_II_plugins/period_ROM_s_512_f_50.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/period_ROM_s_512_f_50.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856298 ""} { "Info" "ISGN_ENTITY_NAME" "1 period_ROM_s_512_f_50 " "Found entity 1: period_ROM_s_512_f_50" {  } { { "vhdl/Cyclone_II_plugins/period_ROM_s_512_f_50.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/period_ROM_s_512_f_50.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/cyclone_ii_plugins/period_rom_s_512_f_100.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/cyclone_ii_plugins/period_rom_s_512_f_100.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 period_rom_s_512_f_100-SYN " "Found design unit 1: period_rom_s_512_f_100-SYN" {  } { { "vhdl/Cyclone_II_plugins/period_ROM_s_512_f_100.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/period_ROM_s_512_f_100.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856314 ""} { "Info" "ISGN_ENTITY_NAME" "1 period_ROM_s_512_f_100 " "Found entity 1: period_ROM_s_512_f_100" {  } { { "vhdl/Cyclone_II_plugins/period_ROM_s_512_f_100.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/period_ROM_s_512_f_100.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/cyclone_ii_plugins/period_rom_s_512_f_350.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/cyclone_ii_plugins/period_rom_s_512_f_350.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 period_rom_s_512_f_350-SYN " "Found design unit 1: period_rom_s_512_f_350-SYN" {  } { { "vhdl/Cyclone_II_plugins/period_ROM_s_512_f_350.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/period_ROM_s_512_f_350.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856314 ""} { "Info" "ISGN_ENTITY_NAME" "1 period_ROM_s_512_f_350 " "Found entity 1: period_ROM_s_512_f_350" {  } { { "vhdl/Cyclone_II_plugins/period_ROM_s_512_f_350.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/period_ROM_s_512_f_350.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/cyclone_ii_plugins/mul_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/cyclone_ii_plugins/mul_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mul_pwm-SYN " "Found design unit 1: mul_pwm-SYN" {  } { { "vhdl/Cyclone_II_plugins/mul_pwm.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/mul_pwm.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856314 ""} { "Info" "ISGN_ENTITY_NAME" "1 mul_pwm " "Found entity 1: mul_pwm" {  } { { "vhdl/Cyclone_II_plugins/mul_pwm.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/mul_pwm.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/cyclone_ii_plugins/amp_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/cyclone_ii_plugins/amp_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 amp_div-SYN " "Found design unit 1: amp_div-SYN" {  } { { "vhdl/Cyclone_II_plugins/amp_div.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/amp_div.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856329 ""} { "Info" "ISGN_ENTITY_NAME" "1 amp_div " "Found entity 1: amp_div" {  } { { "vhdl/Cyclone_II_plugins/amp_div.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/amp_div.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/cyclone_ii_plugins/amp_mul.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/cyclone_ii_plugins/amp_mul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 amp_mul-SYN " "Found design unit 1: amp_mul-SYN" {  } { { "vhdl/Cyclone_II_plugins/amp_mul.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/amp_mul.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856329 ""} { "Info" "ISGN_ENTITY_NAME" "1 amp_mul " "Found entity 1: amp_mul" {  } { { "vhdl/Cyclone_II_plugins/amp_mul.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/amp_mul.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/cyclone_ii_plugins/period_rom_s_1024_f_50.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/cyclone_ii_plugins/period_rom_s_1024_f_50.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 period_rom_s_1024_f_50-SYN " "Found design unit 1: period_rom_s_1024_f_50-SYN" {  } { { "vhdl/Cyclone_II_plugins/period_ROM_s_1024_f_50.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/period_ROM_s_1024_f_50.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856345 ""} { "Info" "ISGN_ENTITY_NAME" "1 period_ROM_s_1024_f_50 " "Found entity 1: period_ROM_s_1024_f_50" {  } { { "vhdl/Cyclone_II_plugins/period_ROM_s_1024_f_50.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/period_ROM_s_1024_f_50.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/cyclone_ii_plugins/period_rom_s_1024_f_100.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/cyclone_ii_plugins/period_rom_s_1024_f_100.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 period_rom_s_1024_f_100-SYN " "Found design unit 1: period_rom_s_1024_f_100-SYN" {  } { { "vhdl/Cyclone_II_plugins/period_ROM_s_1024_f_100.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/period_ROM_s_1024_f_100.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856345 ""} { "Info" "ISGN_ENTITY_NAME" "1 period_ROM_s_1024_f_100 " "Found entity 1: period_ROM_s_1024_f_100" {  } { { "vhdl/Cyclone_II_plugins/period_ROM_s_1024_f_100.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/period_ROM_s_1024_f_100.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/cyclone_ii_plugins/period_rom_s_1024_f_350.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/cyclone_ii_plugins/period_rom_s_1024_f_350.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 period_rom_s_1024_f_350-SYN " "Found design unit 1: period_rom_s_1024_f_350-SYN" {  } { { "vhdl/Cyclone_II_plugins/period_ROM_s_1024_f_350.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/period_ROM_s_1024_f_350.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856361 ""} { "Info" "ISGN_ENTITY_NAME" "1 period_ROM_s_1024_f_350 " "Found entity 1: period_ROM_s_1024_f_350" {  } { { "vhdl/Cyclone_II_plugins/period_ROM_s_1024_f_350.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/period_ROM_s_1024_f_350.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/cyclone_ii_plugins/mul_100.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/cyclone_ii_plugins/mul_100.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mul_100-SYN " "Found design unit 1: mul_100-SYN" {  } { { "vhdl/Cyclone_II_plugins/mul_100.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/mul_100.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856361 ""} { "Info" "ISGN_ENTITY_NAME" "1 mul_100 " "Found entity 1: mul_100" {  } { { "vhdl/Cyclone_II_plugins/mul_100.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/mul_100.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/cyclone_ii_plugins/step_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/cyclone_ii_plugins/step_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 step_div-SYN " "Found design unit 1: step_div-SYN" {  } { { "vhdl/Cyclone_II_plugins/step_div.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/step_div.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856376 ""} { "Info" "ISGN_ENTITY_NAME" "1 step_div " "Found entity 1: step_div" {  } { { "vhdl/Cyclone_II_plugins/step_div.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/step_div.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/cyclone_ii_plugins/mapping_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/cyclone_ii_plugins/mapping_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mapping_div-SYN " "Found design unit 1: mapping_div-SYN" {  } { { "vhdl/Cyclone_II_plugins/mapping_div.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/mapping_div.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856383 ""} { "Info" "ISGN_ENTITY_NAME" "1 mapping_div " "Found entity 1: mapping_div" {  } { { "vhdl/Cyclone_II_plugins/mapping_div.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/mapping_div.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/cyclone_ii_plugins/mul_period.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/cyclone_ii_plugins/mul_period.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mul_period-SYN " "Found design unit 1: mul_period-SYN" {  } { { "vhdl/Cyclone_II_plugins/mul_period.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/mul_period.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856383 ""} { "Info" "ISGN_ENTITY_NAME" "1 mul_period " "Found entity 1: mul_period" {  } { { "vhdl/Cyclone_II_plugins/mul_period.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/mul_period.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/cyclone_ii_plugins/lut_phase_512.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/cyclone_ii_plugins/lut_phase_512.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lut_phase_512-SYN " "Found design unit 1: lut_phase_512-SYN" {  } { { "vhdl/Cyclone_II_plugins/lut_phase_512.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/lut_phase_512.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856398 ""} { "Info" "ISGN_ENTITY_NAME" "1 lut_phase_512 " "Found entity 1: lut_phase_512" {  } { { "vhdl/Cyclone_II_plugins/lut_phase_512.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/lut_phase_512.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/cyclone_ii_plugins/lut_phase_1024.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/cyclone_ii_plugins/lut_phase_1024.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lut_phase_1024-SYN " "Found design unit 1: lut_phase_1024-SYN" {  } { { "vhdl/Cyclone_II_plugins/lut_phase_1024.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/lut_phase_1024.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856398 ""} { "Info" "ISGN_ENTITY_NAME" "1 lut_phase_1024 " "Found entity 1: lut_phase_1024" {  } { { "vhdl/Cyclone_II_plugins/lut_phase_1024.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/lut_phase_1024.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/cyclone_ii_plugins/phase_lut_512.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/cyclone_ii_plugins/phase_lut_512.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase_lut_512-SYN " "Found design unit 1: phase_lut_512-SYN" {  } { { "vhdl/Cyclone_II_plugins/phase_LUT_512.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/phase_LUT_512.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856398 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase_LUT_512 " "Found entity 1: phase_LUT_512" {  } { { "vhdl/Cyclone_II_plugins/phase_LUT_512.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/phase_LUT_512.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/cyclone_ii_plugins/phase_lut_1024.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/cyclone_ii_plugins/phase_lut_1024.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase_lut_1024-SYN " "Found design unit 1: phase_lut_1024-SYN" {  } { { "vhdl/Cyclone_II_plugins/phase_LUT_1024.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/phase_LUT_1024.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856414 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase_LUT_1024 " "Found entity 1: phase_LUT_1024" {  } { { "vhdl/Cyclone_II_plugins/phase_LUT_1024.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/phase_LUT_1024.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/external/uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/external/uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-FULL " "Found design unit 1: UART_TX-FULL" {  } { { "vhdl/external/uart_tx.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/external/uart_tx.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856414 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "vhdl/external/uart_tx.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/external/uart_tx.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/external/uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/external/uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-FULL " "Found design unit 1: UART_RX-FULL" {  } { { "vhdl/external/uart_rx.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/external/uart_rx.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856430 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "vhdl/external/uart_rx.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/external/uart_rx.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/dc_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/dc_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dc_generator-rtl " "Found design unit 1: dc_generator-rtl" {  } { { "vhdl/dc_generator.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/dc_generator.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856430 ""} { "Info" "ISGN_ENTITY_NAME" "1 dc_generator " "Found entity 1: dc_generator" {  } { { "vhdl/dc_generator.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/dc_generator.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/external/uart_parity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/external/uart_parity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_PARITY-FULL " "Found design unit 1: UART_PARITY-FULL" {  } { { "vhdl/external/uart_parity.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/external/uart_parity.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856430 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_PARITY " "Found entity 1: UART_PARITY" {  } { { "vhdl/external/uart_parity.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/external/uart_parity.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/external/uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/external/uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART-FULL " "Found design unit 1: UART-FULL" {  } { { "vhdl/external/uart.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/external/uart.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856445 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "vhdl/external/uart.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/external/uart.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/cyclone_ii_plugins/pll_50.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/cyclone_ii_plugins/pll_50.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_50-SYN " "Found design unit 1: pll_50-SYN" {  } { { "vhdl/Cyclone_II_plugins/pll_50.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/pll_50.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856445 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_50 " "Found entity 1: pll_50" {  } { { "vhdl/Cyclone_II_plugins/pll_50.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/pll_50.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/cyclone_ii_plugins/pll_100.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/cyclone_ii_plugins/pll_100.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_100-SYN " "Found design unit 1: pll_100-SYN" {  } { { "vhdl/Cyclone_II_plugins/pll_100.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/pll_100.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856461 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_100 " "Found entity 1: pll_100" {  } { { "vhdl/Cyclone_II_plugins/pll_100.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/pll_100.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/cyclone_ii_plugins/pll_350.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/cyclone_ii_plugins/pll_350.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_350-SYN " "Found design unit 1: pll_350-SYN" {  } { { "vhdl/Cyclone_II_plugins/pll_350.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/pll_350.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856461 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_350 " "Found entity 1: pll_350" {  } { { "vhdl/Cyclone_II_plugins/pll_350.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/pll_350.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/pll_20.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/pll_20.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_20-SYN " "Found design unit 1: pll_20-SYN" {  } { { "output_files/pll_20.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/output_files/pll_20.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856477 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_20 " "Found entity 1: pll_20" {  } { { "output_files/pll_20.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/output_files/pll_20.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/div_100.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/div_100.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_100-rtl " "Found design unit 1: div_100-rtl" {  } { { "vhdl/div_100.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/div_100.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856483 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_100 " "Found entity 1: div_100" {  } { { "vhdl/div_100.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/div_100.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/div_step.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/div_step.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_step-rtl " "Found design unit 1: div_step-rtl" {  } { { "vhdl/div_step.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/div_step.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856483 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_step " "Found entity 1: div_step" {  } { { "vhdl/div_step.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/div_step.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/div_mapping_1024.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/div_mapping_1024.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_mapping_1024-rtl " "Found design unit 1: div_mapping_1024-rtl" {  } { { "vhdl/div_mapping_1024.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/div_mapping_1024.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856499 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_mapping_1024 " "Found entity 1: div_mapping_1024" {  } { { "vhdl/div_mapping_1024.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/div_mapping_1024.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/period_mul.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/period_mul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 period_mul-rtl " "Found design unit 1: period_mul-rtl" {  } { { "vhdl/period_mul.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/period_mul.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856499 ""} { "Info" "ISGN_ENTITY_NAME" "1 period_mul " "Found entity 1: period_mul" {  } { { "vhdl/period_mul.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/period_mul.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/clk_communicator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/clk_communicator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_communicator-rtl " "Found design unit 1: clk_communicator-rtl" {  } { { "vhdl/clk_communicator.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/clk_communicator.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856514 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_communicator " "Found entity 1: clk_communicator" {  } { { "vhdl/clk_communicator.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/clk_communicator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/wave_updatelogic2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/wave_updatelogic2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wave_updatelogic2-rtl " "Found design unit 1: wave_updatelogic2-rtl" {  } { { "vhdl/wave_updatelogic2.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/wave_updatelogic2.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856514 ""} { "Info" "ISGN_ENTITY_NAME" "1 wave_updatelogic2 " "Found entity 1: wave_updatelogic2" {  } { { "vhdl/wave_updatelogic2.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/wave_updatelogic2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/wave_updatelogic_old.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/wave_updatelogic_old.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wave_updatelogic_old-rtl " "Found design unit 1: wave_updatelogic_old-rtl" {  } { { "vhdl/wave_updatelogic_old.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/wave_updatelogic_old.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856530 ""} { "Info" "ISGN_ENTITY_NAME" "1 wave_updatelogic_old " "Found entity 1: wave_updatelogic_old" {  } { { "vhdl/wave_updatelogic_old.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/wave_updatelogic_old.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734856530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734856530 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Wavegenerator " "Elaborating entity \"Wavegenerator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1565734856962 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clock_50 Wavegenerator.vhd(34) " "Verilog HDL or VHDL warning at Wavegenerator.vhd(34): object \"clock_50\" assigned a value but never read" {  } { { "vhdl/Wavegenerator.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Wavegenerator.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1565734856984 "|Wavegenerator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clock_350 Wavegenerator.vhd(36) " "Verilog HDL or VHDL warning at Wavegenerator.vhd(36): object \"clock_350\" assigned a value but never read" {  } { { "vhdl/Wavegenerator.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Wavegenerator.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1565734856984 "|Wavegenerator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "n_reset Wavegenerator.vhd(42) " "Verilog HDL or VHDL warning at Wavegenerator.vhd(42): object \"n_reset\" assigned a value but never read" {  } { { "vhdl/Wavegenerator.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Wavegenerator.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1565734856984 "|Wavegenerator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "vhdl/Wavegenerator.vhd" "pll_inst" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Wavegenerator.vhd" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565734857047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "vhdl/Cyclone_II_plugins/pll.vhd" "altpll_component" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/pll.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565734857163 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "vhdl/Cyclone_II_plugins/pll.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/pll.vhd" 155 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565734857163 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 7 " "Parameter \"clk2_multiply_by\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857163 ""}  } { { "vhdl/Cyclone_II_plugins/pll.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/pll.vhd" 155 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565734857163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734857247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734857247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565734857263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_reader rom_reader:rom_reader_inst " "Elaborating entity \"rom_reader\" for hierarchy \"rom_reader:rom_reader_inst\"" {  } { { "vhdl/Wavegenerator.vhd" "rom_reader_inst" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Wavegenerator.vhd" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565734857285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sine_ROM_1024 rom_reader:rom_reader_inst\|sine_ROM_1024:\\rom_1024_gen:sine_inst " "Elaborating entity \"sine_ROM_1024\" for hierarchy \"rom_reader:rom_reader_inst\|sine_ROM_1024:\\rom_1024_gen:sine_inst\"" {  } { { "vhdl/rom_reader.vhd" "\\rom_1024_gen:sine_inst" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/rom_reader.vhd" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565734857301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom_reader:rom_reader_inst\|sine_ROM_1024:\\rom_1024_gen:sine_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom_reader:rom_reader_inst\|sine_ROM_1024:\\rom_1024_gen:sine_inst\|altsyncram:altsyncram_component\"" {  } { { "vhdl/Cyclone_II_plugins/sine_ROM_1024.vhd" "altsyncram_component" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/sine_ROM_1024.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565734857448 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_reader:rom_reader_inst\|sine_ROM_1024:\\rom_1024_gen:sine_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom_reader:rom_reader_inst\|sine_ROM_1024:\\rom_1024_gen:sine_inst\|altsyncram:altsyncram_component\"" {  } { { "vhdl/Cyclone_II_plugins/sine_ROM_1024.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/sine_ROM_1024.vhd" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565734857448 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_reader:rom_reader_inst\|sine_ROM_1024:\\rom_1024_gen:sine_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom_reader:rom_reader_inst\|sine_ROM_1024:\\rom_1024_gen:sine_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../ROM_content/1024_steps/sine_1024.mif " "Parameter \"init_file\" = \"../ROM_content/1024_steps/sine_1024.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857448 ""}  } { { "vhdl/Cyclone_II_plugins/sine_ROM_1024.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/sine_ROM_1024.vhd" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565734857448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ach1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ach1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ach1 " "Found entity 1: altsyncram_ach1" {  } { { "db/altsyncram_ach1.tdf" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/db/altsyncram_ach1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734857533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734857533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ach1 rom_reader:rom_reader_inst\|sine_ROM_1024:\\rom_1024_gen:sine_inst\|altsyncram:altsyncram_component\|altsyncram_ach1:auto_generated " "Elaborating entity \"altsyncram_ach1\" for hierarchy \"rom_reader:rom_reader_inst\|sine_ROM_1024:\\rom_1024_gen:sine_inst\|altsyncram:altsyncram_component\|altsyncram_ach1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565734857548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangle_ROM_1024 rom_reader:rom_reader_inst\|triangle_ROM_1024:\\rom_1024_gen:triangle_inst " "Elaborating entity \"triangle_ROM_1024\" for hierarchy \"rom_reader:rom_reader_inst\|triangle_ROM_1024:\\rom_1024_gen:triangle_inst\"" {  } { { "vhdl/rom_reader.vhd" "\\rom_1024_gen:triangle_inst" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/rom_reader.vhd" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565734857633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom_reader:rom_reader_inst\|triangle_ROM_1024:\\rom_1024_gen:triangle_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom_reader:rom_reader_inst\|triangle_ROM_1024:\\rom_1024_gen:triangle_inst\|altsyncram:altsyncram_component\"" {  } { { "vhdl/Cyclone_II_plugins/triangle_ROM_1024.vhd" "altsyncram_component" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/triangle_ROM_1024.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565734857648 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_reader:rom_reader_inst\|triangle_ROM_1024:\\rom_1024_gen:triangle_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom_reader:rom_reader_inst\|triangle_ROM_1024:\\rom_1024_gen:triangle_inst\|altsyncram:altsyncram_component\"" {  } { { "vhdl/Cyclone_II_plugins/triangle_ROM_1024.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/triangle_ROM_1024.vhd" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565734857664 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_reader:rom_reader_inst\|triangle_ROM_1024:\\rom_1024_gen:triangle_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom_reader:rom_reader_inst\|triangle_ROM_1024:\\rom_1024_gen:triangle_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./ROM_content/1024_steps/triangle_1024.mif " "Parameter \"init_file\" = \"./ROM_content/1024_steps/triangle_1024.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857664 ""}  } { { "vhdl/Cyclone_II_plugins/triangle_ROM_1024.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/triangle_ROM_1024.vhd" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565734857664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_51h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_51h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_51h1 " "Found entity 1: altsyncram_51h1" {  } { { "db/altsyncram_51h1.tdf" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/db/altsyncram_51h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734857749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734857749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_51h1 rom_reader:rom_reader_inst\|triangle_ROM_1024:\\rom_1024_gen:triangle_inst\|altsyncram:altsyncram_component\|altsyncram_51h1:auto_generated " "Elaborating entity \"altsyncram_51h1\" for hierarchy \"rom_reader:rom_reader_inst\|triangle_ROM_1024:\\rom_1024_gen:triangle_inst\|altsyncram:altsyncram_component\|altsyncram_51h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565734857749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sawtooth_ROM_1024 rom_reader:rom_reader_inst\|sawtooth_ROM_1024:\\rom_1024_gen:sawtooth_inst " "Elaborating entity \"sawtooth_ROM_1024\" for hierarchy \"rom_reader:rom_reader_inst\|sawtooth_ROM_1024:\\rom_1024_gen:sawtooth_inst\"" {  } { { "vhdl/rom_reader.vhd" "\\rom_1024_gen:sawtooth_inst" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/rom_reader.vhd" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565734857833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom_reader:rom_reader_inst\|sawtooth_ROM_1024:\\rom_1024_gen:sawtooth_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom_reader:rom_reader_inst\|sawtooth_ROM_1024:\\rom_1024_gen:sawtooth_inst\|altsyncram:altsyncram_component\"" {  } { { "vhdl/Cyclone_II_plugins/sawtooth_ROM_1024.vhd" "altsyncram_component" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/sawtooth_ROM_1024.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565734857865 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_reader:rom_reader_inst\|sawtooth_ROM_1024:\\rom_1024_gen:sawtooth_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom_reader:rom_reader_inst\|sawtooth_ROM_1024:\\rom_1024_gen:sawtooth_inst\|altsyncram:altsyncram_component\"" {  } { { "vhdl/Cyclone_II_plugins/sawtooth_ROM_1024.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/sawtooth_ROM_1024.vhd" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565734857865 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_reader:rom_reader_inst\|sawtooth_ROM_1024:\\rom_1024_gen:sawtooth_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom_reader:rom_reader_inst\|sawtooth_ROM_1024:\\rom_1024_gen:sawtooth_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../ROM_content/1024_steps/sawtooth_1024.mif " "Parameter \"init_file\" = \"../ROM_content/1024_steps/sawtooth_1024.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734857865 ""}  } { { "vhdl/Cyclone_II_plugins/sawtooth_ROM_1024.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/sawtooth_ROM_1024.vhd" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565734857865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kqh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kqh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kqh1 " "Found entity 1: altsyncram_kqh1" {  } { { "db/altsyncram_kqh1.tdf" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/db/altsyncram_kqh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734857949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734857949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kqh1 rom_reader:rom_reader_inst\|sawtooth_ROM_1024:\\rom_1024_gen:sawtooth_inst\|altsyncram:altsyncram_component\|altsyncram_kqh1:auto_generated " "Elaborating entity \"altsyncram_kqh1\" for hierarchy \"rom_reader:rom_reader_inst\|sawtooth_ROM_1024:\\rom_1024_gen:sawtooth_inst\|altsyncram:altsyncram_component\|altsyncram_kqh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565734857965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom_RAM_1024 rom_reader:rom_reader_inst\|custom_RAM_1024:\\rom_1024_gen:custom_rams:custom_gen:1:custom_inst " "Elaborating entity \"custom_RAM_1024\" for hierarchy \"rom_reader:rom_reader_inst\|custom_RAM_1024:\\rom_1024_gen:custom_rams:custom_gen:1:custom_inst\"" {  } { { "vhdl/rom_reader.vhd" "\\rom_1024_gen:custom_rams:custom_gen:1:custom_inst" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/rom_reader.vhd" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565734858049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom_reader:rom_reader_inst\|custom_RAM_1024:\\rom_1024_gen:custom_rams:custom_gen:1:custom_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom_reader:rom_reader_inst\|custom_RAM_1024:\\rom_1024_gen:custom_rams:custom_gen:1:custom_inst\|altsyncram:altsyncram_component\"" {  } { { "vhdl/Cyclone_II_plugins/custom_RAM_1024.vhd" "altsyncram_component" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/custom_RAM_1024.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565734858087 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_reader:rom_reader_inst\|custom_RAM_1024:\\rom_1024_gen:custom_rams:custom_gen:1:custom_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom_reader:rom_reader_inst\|custom_RAM_1024:\\rom_1024_gen:custom_rams:custom_gen:1:custom_inst\|altsyncram:altsyncram_component\"" {  } { { "vhdl/Cyclone_II_plugins/custom_RAM_1024.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/custom_RAM_1024.vhd" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565734858087 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_reader:rom_reader_inst\|custom_RAM_1024:\\rom_1024_gen:custom_rams:custom_gen:1:custom_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom_reader:rom_reader_inst\|custom_RAM_1024:\\rom_1024_gen:custom_rams:custom_gen:1:custom_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734858087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734858087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734858087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734858087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734858087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734858087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734858087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734858087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734858087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734858087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734858087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734858087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734858087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734858087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734858087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734858087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734858087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734858087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734858087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734858087 ""}  } { { "vhdl/Cyclone_II_plugins/custom_RAM_1024.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/custom_RAM_1024.vhd" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565734858087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sc22.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sc22.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sc22 " "Found entity 1: altsyncram_sc22" {  } { { "db/altsyncram_sc22.tdf" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/db/altsyncram_sc22.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734858181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734858181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sc22 rom_reader:rom_reader_inst\|custom_RAM_1024:\\rom_1024_gen:custom_rams:custom_gen:1:custom_inst\|altsyncram:altsyncram_component\|altsyncram_sc22:auto_generated " "Elaborating entity \"altsyncram_sc22\" for hierarchy \"rom_reader:rom_reader_inst\|custom_RAM_1024:\\rom_1024_gen:custom_rams:custom_gen:1:custom_inst\|altsyncram:altsyncram_component\|altsyncram_sc22:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565734858187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rect_generator rom_reader:rom_reader_inst\|rect_generator:rect_inst " "Elaborating entity \"rect_generator\" for hierarchy \"rom_reader:rom_reader_inst\|rect_generator:rect_inst\"" {  } { { "vhdl/rom_reader.vhd" "rect_inst" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/rom_reader.vhd" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565734865479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dc_generator rom_reader:rom_reader_inst\|dc_generator:dc_inst " "Elaborating entity \"dc_generator\" for hierarchy \"rom_reader:rom_reader_inst\|dc_generator:dc_inst\"" {  } { { "vhdl/rom_reader.vhd" "dc_inst" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/rom_reader.vhd" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565734865494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "period_ROM_s_1024_f_100 rom_reader:rom_reader_inst\|period_ROM_s_1024_f_100:\\period_rom_1024_100_gen:period_inst " "Elaborating entity \"period_ROM_s_1024_f_100\" for hierarchy \"rom_reader:rom_reader_inst\|period_ROM_s_1024_f_100:\\period_rom_1024_100_gen:period_inst\"" {  } { { "vhdl/rom_reader.vhd" "\\period_rom_1024_100_gen:period_inst" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/rom_reader.vhd" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565734865501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom_reader:rom_reader_inst\|period_ROM_s_1024_f_100:\\period_rom_1024_100_gen:period_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom_reader:rom_reader_inst\|period_ROM_s_1024_f_100:\\period_rom_1024_100_gen:period_inst\|altsyncram:altsyncram_component\"" {  } { { "vhdl/Cyclone_II_plugins/period_ROM_s_1024_f_100.vhd" "altsyncram_component" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/period_ROM_s_1024_f_100.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565734865516 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_reader:rom_reader_inst\|period_ROM_s_1024_f_100:\\period_rom_1024_100_gen:period_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom_reader:rom_reader_inst\|period_ROM_s_1024_f_100:\\period_rom_1024_100_gen:period_inst\|altsyncram:altsyncram_component\"" {  } { { "vhdl/Cyclone_II_plugins/period_ROM_s_1024_f_100.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/period_ROM_s_1024_f_100.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565734865532 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_reader:rom_reader_inst\|period_ROM_s_1024_f_100:\\period_rom_1024_100_gen:period_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom_reader:rom_reader_inst\|period_ROM_s_1024_f_100:\\period_rom_1024_100_gen:period_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734865532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734865532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../ROM_content/periods/s_1024_f_100.mif " "Parameter \"init_file\" = \"../ROM_content/periods/s_1024_f_100.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734865532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734865532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734865532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734865532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734865532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734865532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734865532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734865532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734865532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 17 " "Parameter \"width_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734865532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734865532 ""}  } { { "vhdl/Cyclone_II_plugins/period_ROM_s_1024_f_100.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/period_ROM_s_1024_f_100.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565734865532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ehg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ehg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ehg1 " "Found entity 1: altsyncram_ehg1" {  } { { "db/altsyncram_ehg1.tdf" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/db/altsyncram_ehg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734865617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734865617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ehg1 rom_reader:rom_reader_inst\|period_ROM_s_1024_f_100:\\period_rom_1024_100_gen:period_inst\|altsyncram:altsyncram_component\|altsyncram_ehg1:auto_generated " "Elaborating entity \"altsyncram_ehg1\" for hierarchy \"rom_reader:rom_reader_inst\|period_ROM_s_1024_f_100:\\period_rom_1024_100_gen:period_inst\|altsyncram:altsyncram_component\|altsyncram_ehg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565734865617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_calculator rom_reader:rom_reader_inst\|pwm_calculator:calculator_inst " "Elaborating entity \"pwm_calculator\" for hierarchy \"rom_reader:rom_reader_inst\|pwm_calculator:calculator_inst\"" {  } { { "vhdl/rom_reader.vhd" "calculator_inst" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/rom_reader.vhd" 511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565734865732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gain_unit rom_reader:rom_reader_inst\|pwm_calculator:calculator_inst\|gain_unit:gain_calc " "Elaborating entity \"gain_unit\" for hierarchy \"rom_reader:rom_reader_inst\|pwm_calculator:calculator_inst\|gain_unit:gain_calc\"" {  } { { "vhdl/pwm_calculator.vhd" "gain_calc" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/pwm_calculator.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565734865748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amp_mul rom_reader:rom_reader_inst\|pwm_calculator:calculator_inst\|gain_unit:gain_calc\|amp_mul:gain_pwm " "Elaborating entity \"amp_mul\" for hierarchy \"rom_reader:rom_reader_inst\|pwm_calculator:calculator_inst\|gain_unit:gain_calc\|amp_mul:gain_pwm\"" {  } { { "vhdl/gain_unit.vhd" "gain_pwm" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/gain_unit.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565734865748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult rom_reader:rom_reader_inst\|pwm_calculator:calculator_inst\|gain_unit:gain_calc\|amp_mul:gain_pwm\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"rom_reader:rom_reader_inst\|pwm_calculator:calculator_inst\|gain_unit:gain_calc\|amp_mul:gain_pwm\|lpm_mult:lpm_mult_component\"" {  } { { "vhdl/Cyclone_II_plugins/amp_mul.vhd" "lpm_mult_component" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/amp_mul.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565734865864 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_reader:rom_reader_inst\|pwm_calculator:calculator_inst\|gain_unit:gain_calc\|amp_mul:gain_pwm\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"rom_reader:rom_reader_inst\|pwm_calculator:calculator_inst\|gain_unit:gain_calc\|amp_mul:gain_pwm\|lpm_mult:lpm_mult_component\"" {  } { { "vhdl/Cyclone_II_plugins/amp_mul.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/amp_mul.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565734865864 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_reader:rom_reader_inst\|pwm_calculator:calculator_inst\|gain_unit:gain_calc\|amp_mul:gain_pwm\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"rom_reader:rom_reader_inst\|pwm_calculator:calculator_inst\|gain_unit:gain_calc\|amp_mul:gain_pwm\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734865864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734865864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734865864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734865864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 17 " "Parameter \"lpm_widtha\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734865864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 8 " "Parameter \"lpm_widthb\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734865864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 25 " "Parameter \"lpm_widthp\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734865864 ""}  } { { "vhdl/Cyclone_II_plugins/amp_mul.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/amp_mul.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565734865864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_3mp.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_3mp.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_3mp " "Found entity 1: mult_3mp" {  } { { "db/mult_3mp.v" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/db/mult_3mp.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734865964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734865964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_3mp rom_reader:rom_reader_inst\|pwm_calculator:calculator_inst\|gain_unit:gain_calc\|amp_mul:gain_pwm\|lpm_mult:lpm_mult_component\|mult_3mp:auto_generated " "Elaborating entity \"mult_3mp\" for hierarchy \"rom_reader:rom_reader_inst\|pwm_calculator:calculator_inst\|gain_unit:gain_calc\|amp_mul:gain_pwm\|lpm_mult:lpm_mult_component\|mult_3mp:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565734865964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_100 rom_reader:rom_reader_inst\|pwm_calculator:calculator_inst\|gain_unit:gain_calc\|div_100:gain_div " "Elaborating entity \"div_100\" for hierarchy \"rom_reader:rom_reader_inst\|pwm_calculator:calculator_inst\|gain_unit:gain_calc\|div_100:gain_div\"" {  } { { "vhdl/gain_unit.vhd" "gain_div" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/gain_unit.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565734866002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "last_step_calc rom_reader:rom_reader_inst\|pwm_calculator:calculator_inst\|last_step_calc:last_step " "Elaborating entity \"last_step_calc\" for hierarchy \"rom_reader:rom_reader_inst\|pwm_calculator:calculator_inst\|last_step_calc:last_step\"" {  } { { "vhdl/pwm_calculator.vhd" "last_step" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/pwm_calculator.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565734866002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_step rom_reader:rom_reader_inst\|pwm_calculator:calculator_inst\|last_step_calc:last_step\|div_step:div_steps " "Elaborating entity \"div_step\" for hierarchy \"rom_reader:rom_reader_inst\|pwm_calculator:calculator_inst\|last_step_calc:last_step\|div_step:div_steps\"" {  } { { "vhdl/last_step_calc.vhd" "div_steps" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/last_step_calc.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565734866002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mapping_unit rom_reader:rom_reader_inst\|pwm_calculator:calculator_inst\|mapping_unit:mapping_calc " "Elaborating entity \"mapping_unit\" for hierarchy \"rom_reader:rom_reader_inst\|pwm_calculator:calculator_inst\|mapping_unit:mapping_calc\"" {  } { { "vhdl/pwm_calculator.vhd" "mapping_calc" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/pwm_calculator.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565734866018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_period rom_reader:rom_reader_inst\|pwm_calculator:calculator_inst\|mapping_unit:mapping_calc\|mul_period:mul_unit " "Elaborating entity \"mul_period\" for hierarchy \"rom_reader:rom_reader_inst\|pwm_calculator:calculator_inst\|mapping_unit:mapping_calc\|mul_period:mul_unit\"" {  } { { "vhdl/mapping_unit.vhd" "mul_unit" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/mapping_unit.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565734866033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult rom_reader:rom_reader_inst\|pwm_calculator:calculator_inst\|mapping_unit:mapping_calc\|mul_period:mul_unit\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"rom_reader:rom_reader_inst\|pwm_calculator:calculator_inst\|mapping_unit:mapping_calc\|mul_period:mul_unit\|lpm_mult:lpm_mult_component\"" {  } { { "vhdl/Cyclone_II_plugins/mul_period.vhd" "lpm_mult_component" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/mul_period.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565734866049 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_reader:rom_reader_inst\|pwm_calculator:calculator_inst\|mapping_unit:mapping_calc\|mul_period:mul_unit\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"rom_reader:rom_reader_inst\|pwm_calculator:calculator_inst\|mapping_unit:mapping_calc\|mul_period:mul_unit\|lpm_mult:lpm_mult_component\"" {  } { { "vhdl/Cyclone_II_plugins/mul_period.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/mul_period.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565734866049 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_reader:rom_reader_inst\|pwm_calculator:calculator_inst\|mapping_unit:mapping_calc\|mul_period:mul_unit\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"rom_reader:rom_reader_inst\|pwm_calculator:calculator_inst\|mapping_unit:mapping_calc\|mul_period:mul_unit\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=9 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734866049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 2 " "Parameter \"lpm_pipeline\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734866049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734866049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734866049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 10 " "Parameter \"lpm_widtha\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734866049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 10 " "Parameter \"lpm_widthb\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734866049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 20 " "Parameter \"lpm_widthp\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734866049 ""}  } { { "vhdl/Cyclone_II_plugins/mul_period.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/mul_period.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565734866049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_5np.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_5np.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_5np " "Found entity 1: mult_5np" {  } { { "db/mult_5np.v" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/db/mult_5np.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734866134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734866134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_5np rom_reader:rom_reader_inst\|pwm_calculator:calculator_inst\|mapping_unit:mapping_calc\|mul_period:mul_unit\|lpm_mult:lpm_mult_component\|mult_5np:auto_generated " "Elaborating entity \"mult_5np\" for hierarchy \"rom_reader:rom_reader_inst\|pwm_calculator:calculator_inst\|mapping_unit:mapping_calc\|mul_period:mul_unit\|lpm_mult:lpm_mult_component\|mult_5np:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565734866149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_mapping_1024 rom_reader:rom_reader_inst\|pwm_calculator:calculator_inst\|mapping_unit:mapping_calc\|div_mapping_1024:div_map " "Elaborating entity \"div_mapping_1024\" for hierarchy \"rom_reader:rom_reader_inst\|pwm_calculator:calculator_inst\|mapping_unit:mapping_calc\|div_mapping_1024:div_map\"" {  } { { "vhdl/mapping_unit.vhd" "div_map" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/mapping_unit.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565734866180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave_updatelogic wave_updatelogic:wave_handler " "Elaborating entity \"wave_updatelogic\" for hierarchy \"wave_updatelogic:wave_handler\"" {  } { { "vhdl/Wavegenerator.vhd" "wave_handler" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Wavegenerator.vhd" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565734866180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase_LUT_1024 wave_updatelogic:wave_handler\|phase_LUT_1024:\\phase_1024_gen:phase_LUT_inst " "Elaborating entity \"phase_LUT_1024\" for hierarchy \"wave_updatelogic:wave_handler\|phase_LUT_1024:\\phase_1024_gen:phase_LUT_inst\"" {  } { { "vhdl/wave_updatelogic.vhd" "\\phase_1024_gen:phase_LUT_inst" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/wave_updatelogic.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565734866203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wave_updatelogic:wave_handler\|phase_LUT_1024:\\phase_1024_gen:phase_LUT_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"wave_updatelogic:wave_handler\|phase_LUT_1024:\\phase_1024_gen:phase_LUT_inst\|altsyncram:altsyncram_component\"" {  } { { "vhdl/Cyclone_II_plugins/phase_LUT_1024.vhd" "altsyncram_component" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/phase_LUT_1024.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565734866218 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wave_updatelogic:wave_handler\|phase_LUT_1024:\\phase_1024_gen:phase_LUT_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"wave_updatelogic:wave_handler\|phase_LUT_1024:\\phase_1024_gen:phase_LUT_inst\|altsyncram:altsyncram_component\"" {  } { { "vhdl/Cyclone_II_plugins/phase_LUT_1024.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/phase_LUT_1024.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565734866218 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wave_updatelogic:wave_handler\|phase_LUT_1024:\\phase_1024_gen:phase_LUT_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"wave_updatelogic:wave_handler\|phase_LUT_1024:\\phase_1024_gen:phase_LUT_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734866218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734866218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../ROM_content/phase/phase_1024.mif " "Parameter \"init_file\" = \"../ROM_content/phase/phase_1024.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734866218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734866218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734866218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734866218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 361 " "Parameter \"numwords_a\" = \"361\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734866218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734866218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734866218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734866218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734866218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734866218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565734866218 ""}  } { { "vhdl/Cyclone_II_plugins/phase_LUT_1024.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/phase_LUT_1024.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565734866218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d9g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d9g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d9g1 " "Found entity 1: altsyncram_d9g1" {  } { { "db/altsyncram_d9g1.tdf" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/db/altsyncram_d9g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565734866318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734866318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d9g1 wave_updatelogic:wave_handler\|phase_LUT_1024:\\phase_1024_gen:phase_LUT_inst\|altsyncram:altsyncram_component\|altsyncram_d9g1:auto_generated " "Elaborating entity \"altsyncram_d9g1\" for hierarchy \"wave_updatelogic:wave_handler\|phase_LUT_1024:\\phase_1024_gen:phase_LUT_inst\|altsyncram:altsyncram_component\|altsyncram_d9g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565734866318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waveunit waveunit:\\waver_gen:1:first:waver " "Elaborating entity \"waveunit\" for hierarchy \"waveunit:\\waver_gen:1:first:waver\"" {  } { { "vhdl/Wavegenerator.vhd" "\\waver_gen:1:first:waver" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Wavegenerator.vhd" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565734866419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_generator waveunit:\\waver_gen:1:first:waver\|pwm_generator:pwm " "Elaborating entity \"pwm_generator\" for hierarchy \"waveunit:\\waver_gen:1:first:waver\|pwm_generator:pwm\"" {  } { { "vhdl/waveunit.vhd" "pwm" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/waveunit.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565734866419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_assembler uart_assembler:uart_asm " "Elaborating entity \"uart_assembler\" for hierarchy \"uart_assembler:uart_asm\"" {  } { { "vhdl/Wavegenerator.vhd" "uart_asm" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Wavegenerator.vhd" 738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565734866434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART:uart_inst " "Elaborating entity \"UART\" for hierarchy \"UART:uart_inst\"" {  } { { "vhdl/Wavegenerator.vhd" "uart_inst" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Wavegenerator.vhd" 792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565734866450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX UART:uart_inst\|UART_TX:uart_tx_i " "Elaborating entity \"UART_TX\" for hierarchy \"UART:uart_inst\|UART_TX:uart_tx_i\"" {  } { { "vhdl/external/uart.vhd" "uart_tx_i" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/external/uart.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565734866466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX UART:uart_inst\|UART_RX:uart_rx_i " "Elaborating entity \"UART_RX\" for hierarchy \"UART:uart_inst\|UART_RX:uart_rx_i\"" {  } { { "vhdl/external/uart.vhd" "uart_rx_i" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/external/uart.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565734866481 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_parity_check_en uart_rx.vhd(41) " "Verilog HDL or VHDL warning at uart_rx.vhd(41): object \"rx_parity_check_en\" assigned a value but never read" {  } { { "vhdl/external/uart_rx.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/external/uart_rx.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1565734866481 "|Wavegenerator|UART:uart_inst|UART_RX:uart_rx_i"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_generic_pll3_outclk " "Synthesized away node \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_generic_pll3_outclk\"" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/db/pll_altpll.v" 92 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "vhdl/Cyclone_II_plugins/pll.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Cyclone_II_plugins/pll.vhd" 155 0 0 } } { "vhdl/Wavegenerator.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/Wavegenerator.vhd" 473 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1565734867268 "|Wavegenerator|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|generic_pll3"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1565734867268 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1565734867268 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UART:uart_inst\|UART_TX:uart_tx_i\|tx_parity_bit " "Converted tri-state buffer \"UART:uart_inst\|UART_TX:uart_tx_i\|tx_parity_bit\" feeding internal logic into a wire" {  } { { "vhdl/external/uart_tx.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/external/uart_tx.vhd" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1565734868123 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1565734868123 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1565734872921 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "waveunit:\\waver_gen:1:first:waver\|pwm_generator:pwm\|data_request_int High " "Register waveunit:\\waver_gen:1:first:waver\|pwm_generator:pwm\|data_request_int will power up to High" {  } { { "vhdl/pwm_generator.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/pwm_generator.vhd" 70 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1565734873291 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "waveunit:\\waver_gen:2:other:waver\|pwm_generator:pwm\|data_request_int High " "Register waveunit:\\waver_gen:2:other:waver\|pwm_generator:pwm\|data_request_int will power up to High" {  } { { "vhdl/pwm_generator.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/pwm_generator.vhd" 70 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1565734873291 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "waveunit:\\waver_gen:3:other:waver\|pwm_generator:pwm\|data_request_int High " "Register waveunit:\\waver_gen:3:other:waver\|pwm_generator:pwm\|data_request_int will power up to High" {  } { { "vhdl/pwm_generator.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/pwm_generator.vhd" 70 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1565734873291 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "uart_assembler:uart_asm\|custom_select_int\[0\] High " "Register uart_assembler:uart_asm\|custom_select_int\[0\] will power up to High" {  } { { "vhdl/uart_assembler.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/uart_assembler.vhd" 150 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1565734873291 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "uart_assembler:uart_asm\|custom_select_int\[1\] High " "Register uart_assembler:uart_asm\|custom_select_int\[1\] will power up to High" {  } { { "vhdl/uart_assembler.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/uart_assembler.vhd" 150 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1565734873291 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "uart_assembler:uart_asm\|custom_select_int\[5\] High " "Register uart_assembler:uart_asm\|custom_select_int\[5\] will power up to High" {  } { { "vhdl/uart_assembler.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/uart_assembler.vhd" 150 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1565734873291 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "uart_assembler:uart_asm\|custom_select_int\[4\] High " "Register uart_assembler:uart_asm\|custom_select_int\[4\] will power up to High" {  } { { "vhdl/uart_assembler.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/uart_assembler.vhd" 150 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1565734873291 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "uart_assembler:uart_asm\|custom_select_int\[7\] High " "Register uart_assembler:uart_asm\|custom_select_int\[7\] will power up to High" {  } { { "vhdl/uart_assembler.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/uart_assembler.vhd" 150 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1565734873291 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "uart_assembler:uart_asm\|custom_select_int\[6\] High " "Register uart_assembler:uart_asm\|custom_select_int\[6\] will power up to High" {  } { { "vhdl/uart_assembler.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/uart_assembler.vhd" 150 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1565734873291 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "uart_assembler:uart_asm\|custom_select_int\[3\] High " "Register uart_assembler:uart_asm\|custom_select_int\[3\] will power up to High" {  } { { "vhdl/uart_assembler.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/uart_assembler.vhd" 150 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1565734873291 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "uart_assembler:uart_asm\|custom_select_int\[2\] High " "Register uart_assembler:uart_asm\|custom_select_int\[2\] will power up to High" {  } { { "vhdl/uart_assembler.vhd" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/vhdl/uart_assembler.vhd" 150 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1565734873291 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1565734873291 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "6 0 2 0 0 " "Adding 6 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1565734879307 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565734879307 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|generic_pll1 " "OUTCLK port on the PLL is not properly connected on instance pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|generic_pll1. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1565734879561 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/db/pll_altpll.v" 64 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Analysis & Synthesis" 0 -1 1565734879561 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3747 " "Implemented 3747 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1565734879977 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1565734879977 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2448 " "Implemented 2448 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1565734879977 ""} { "Info" "ICUT_CUT_TM_RAMS" "1287 " "Implemented 1287 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1565734879977 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1565734879977 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1565734879977 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1565734879977 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4974 " "Peak virtual memory: 4974 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565734880093 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 14 00:21:20 2019 " "Processing ended: Wed Aug 14 00:21:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565734880093 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565734880093 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565734880093 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1565734880093 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1565734881983 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565734881998 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 14 00:21:21 2019 " "Processing started: Wed Aug 14 00:21:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565734881998 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1565734881998 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Wavegenerator -c Wavegenerator " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Wavegenerator -c Wavegenerator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1565734881998 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1565734882200 ""}
{ "Info" "0" "" "Project  = Wavegenerator" {  } {  } 0 0 "Project  = Wavegenerator" 0 0 "Fitter" 0 0 1565734882200 ""}
{ "Info" "0" "" "Revision = Wavegenerator" {  } {  } 0 0 "Revision = Wavegenerator" 0 0 "Fitter" 0 0 1565734882200 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1565734882580 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Wavegenerator 5CSEBA6U23I7DK " "Selected device 5CSEBA6U23I7DK for design \"Wavegenerator\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1565734882682 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1565734882753 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1565734882753 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1565734883511 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1565734883542 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1565734884266 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1565734884529 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1565734896667 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X89_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X89_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|generic_pll1~FRACTIONAL_PLL " "PLL pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|generic_pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1565734896752 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1565734896752 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_generic_pll2_outclk~CLKENA0 2031 global CLKCTRL_G8 " "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_generic_pll2_outclk~CLKENA0 with 2031 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1565734896837 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1565734896837 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565734896837 ""}
{ "Info" "ISTA_SDC_FOUND" "Wavegenerator.sdc " "Reading SDC File: 'Wavegenerator.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1565734898109 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1565734898140 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} \{pll_inst\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} \{pll_inst\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1565734898140 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1565734898140 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1565734898187 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1565734898187 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_inst\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_inst\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1565734898187 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1565734898187 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1565734898256 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1565734898256 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1565734898256 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1565734898256 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1565734898256 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000        clock " "  20.000        clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1565734898256 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1565734898256 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pll_inst\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " "  10.000 pll_inst\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1565734898256 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1565734898256 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1565734898510 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1565734898510 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1565734898526 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1565734898526 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1565734898572 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1565734898572 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1565734899312 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 DSP block " "Packed 48 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1565734899328 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1565734899328 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[10\] " "Node \"wave\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[11\] " "Node \"wave\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[12\] " "Node \"wave\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[13\] " "Node \"wave\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[14\] " "Node \"wave\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[15\] " "Node \"wave\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[16\] " "Node \"wave\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[17\] " "Node \"wave\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[18\] " "Node \"wave\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[19\] " "Node \"wave\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[20\] " "Node \"wave\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[21\] " "Node \"wave\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[22\] " "Node \"wave\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[23\] " "Node \"wave\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[24\] " "Node \"wave\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[25\] " "Node \"wave\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[26\] " "Node \"wave\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[27\] " "Node \"wave\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[28\] " "Node \"wave\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[29\] " "Node \"wave\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[30\] " "Node \"wave\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[31\] " "Node \"wave\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[32\] " "Node \"wave\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[33\] " "Node \"wave\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[34\] " "Node \"wave\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[35\] " "Node \"wave\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[36\] " "Node \"wave\[36\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[36\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[37\] " "Node \"wave\[37\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[37\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[38\] " "Node \"wave\[38\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[38\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[39\] " "Node \"wave\[39\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[39\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[3\] " "Node \"wave\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[40\] " "Node \"wave\[40\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[40\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[41\] " "Node \"wave\[41\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[41\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[42\] " "Node \"wave\[42\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[42\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[43\] " "Node \"wave\[43\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[43\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[44\] " "Node \"wave\[44\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[44\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[45\] " "Node \"wave\[45\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[45\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[46\] " "Node \"wave\[46\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[46\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[47\] " "Node \"wave\[47\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[47\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[48\] " "Node \"wave\[48\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[48\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[49\] " "Node \"wave\[49\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[49\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[4\] " "Node \"wave\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[50\] " "Node \"wave\[50\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[50\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[51\] " "Node \"wave\[51\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[51\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[52\] " "Node \"wave\[52\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[52\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[53\] " "Node \"wave\[53\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[53\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[54\] " "Node \"wave\[54\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[54\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[55\] " "Node \"wave\[55\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[55\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[56\] " "Node \"wave\[56\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[56\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[57\] " "Node \"wave\[57\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[57\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[58\] " "Node \"wave\[58\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[58\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[59\] " "Node \"wave\[59\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[59\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[5\] " "Node \"wave\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[60\] " "Node \"wave\[60\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[60\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[61\] " "Node \"wave\[61\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[61\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[62\] " "Node \"wave\[62\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[62\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[63\] " "Node \"wave\[63\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[63\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[64\] " "Node \"wave\[64\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[64\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[65\] " "Node \"wave\[65\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[65\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[66\] " "Node \"wave\[66\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[66\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[67\] " "Node \"wave\[67\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[67\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[68\] " "Node \"wave\[68\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[68\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[69\] " "Node \"wave\[69\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[69\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[6\] " "Node \"wave\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[70\] " "Node \"wave\[70\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[70\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[71\] " "Node \"wave\[71\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[71\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[72\] " "Node \"wave\[72\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[72\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[73\] " "Node \"wave\[73\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[73\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[74\] " "Node \"wave\[74\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[74\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[75\] " "Node \"wave\[75\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[75\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[76\] " "Node \"wave\[76\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[76\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[77\] " "Node \"wave\[77\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[77\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[78\] " "Node \"wave\[78\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[78\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[79\] " "Node \"wave\[79\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[79\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[7\] " "Node \"wave\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[8\] " "Node \"wave\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wave\[9\] " "Node \"wave\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wave\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1565734899691 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1565734899691 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:15 " "Fitter preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565734899707 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1565734906357 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1565734907676 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:15 " "Fitter placement preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565734921257 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1565734934236 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1565734945482 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565734945482 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1565734947656 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X33_Y11 X44_Y22 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X33_Y11 to location X44_Y22" {  } { { "loc" "" { Generic "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X33_Y11 to location X44_Y22"} { { 12 { 0 ""} 33 11 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1565734961309 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1565734961309 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1565734988266 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1565734988266 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:35 " "Fitter routing operations ending: elapsed time is 00:00:35" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565734988273 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 17.12 " "Total time spent on timing analysis during the Fitter is 17.12 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1565734993065 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1565734993195 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1565734996762 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1565734996762 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1565735001613 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:15 " "Fitter post-fit operations ending: elapsed time is 00:00:15" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565735008411 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1565735008917 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/output_files/Wavegenerator.fit.smsg " "Generated suppressed messages file C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/output_files/Wavegenerator.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1565735009209 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 82 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6377 " "Peak virtual memory: 6377 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565735011330 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 14 00:23:31 2019 " "Processing ended: Wed Aug 14 00:23:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565735011330 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:10 " "Elapsed time: 00:02:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565735011330 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:14 " "Total CPU time (on all processors): 00:03:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565735011330 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1565735011330 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1565735012871 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565735012871 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 14 00:23:32 2019 " "Processing started: Wed Aug 14 00:23:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565735012871 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1565735012871 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Wavegenerator -c Wavegenerator " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Wavegenerator -c Wavegenerator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1565735012871 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1565735022139 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4900 " "Peak virtual memory: 4900 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565735022710 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 14 00:23:42 2019 " "Processing ended: Wed Aug 14 00:23:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565735022710 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565735022710 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565735022710 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1565735022710 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1565735023544 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1565735024415 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565735024430 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 14 00:23:43 2019 " "Processing started: Wed Aug 14 00:23:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565735024430 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1565735024430 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Wavegenerator -c Wavegenerator " "Command: quartus_sta Wavegenerator -c Wavegenerator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1565735024430 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1565735024631 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1565735027028 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565735027090 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565735027090 ""}
{ "Info" "ISTA_SDC_FOUND" "Wavegenerator.sdc " "Reading SDC File: 'Wavegenerator.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1565735027997 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1565735028013 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} \{pll_inst\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} \{pll_inst\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1565735028013 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1565735028013 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1565735028044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1565735028044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_inst\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_inst\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1565735028044 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1565735028044 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1565735028044 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1565735028044 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1565735028044 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1565735028075 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1565735028514 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1565735028514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.393 " "Worst-case setup slack is -8.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565735028514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565735028514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.393            -808.047 pll_inst\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "   -8.393            -808.047 pll_inst\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565735028514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565735028514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.419 " "Worst-case hold slack is 0.419" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565735028577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565735028577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419               0.000 pll_inst\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    0.419               0.000 pll_inst\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565735028577 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565735028577 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1565735028599 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1565735028599 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565735028614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565735028614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565735028614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.577               0.000 pll_inst\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    3.577               0.000 pll_inst\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565735028614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.730               0.000 clock  " "    9.730               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565735028614 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565735028614 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1565735028614 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1565735028646 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1565735028699 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1565735034505 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1565735034870 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1565735034870 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_inst\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_inst\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1565735034870 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1565735034870 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1565735034870 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1565735035081 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1565735035081 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.214 " "Worst-case setup slack is -8.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565735035091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565735035091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.214            -748.627 pll_inst\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "   -8.214            -748.627 pll_inst\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565735035091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565735035091 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.426 " "Worst-case hold slack is 0.426" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565735035149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565735035149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426               0.000 pll_inst\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    0.426               0.000 pll_inst\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565735035149 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565735035149 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1565735035151 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1565735035159 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565735035169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565735035169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565735035169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.553               0.000 pll_inst\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    3.553               0.000 pll_inst\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565735035169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.754               0.000 clock  " "    9.754               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565735035169 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565735035169 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1565735035169 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1565735035216 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1565735035532 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1565735039963 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1565735040233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1565735040233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_inst\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_inst\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1565735040233 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1565735040233 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1565735040233 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.496 " "Worst-case setup slack is 0.496" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565735040303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565735040303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.496               0.000 pll_inst\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    0.496               0.000 pll_inst\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565735040303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565735040303 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565735040355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565735040355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 pll_inst\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    0.178               0.000 pll_inst\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565735040355 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565735040355 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1565735040386 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1565735040386 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565735040386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565735040386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565735040386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.885               0.000 pll_inst\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    3.885               0.000 pll_inst\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565735040386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.347               0.000 clock  " "    9.347               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565735040386 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565735040386 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1565735040386 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1565735040433 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1565735040750 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1565735040750 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_inst\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_inst\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1565735040750 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1565735040750 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1565735040750 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.893 " "Worst-case setup slack is 1.893" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565735040803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565735040803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.893               0.000 pll_inst\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    1.893               0.000 pll_inst\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565735040803 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565735040803 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.164 " "Worst-case hold slack is 0.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565735040856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565735040856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 pll_inst\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    0.164               0.000 pll_inst\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565735040856 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565735040856 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1565735040856 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1565735040872 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565735040872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565735040872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565735040872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.888               0.000 pll_inst\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    3.888               0.000 pll_inst\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565735040872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.274               0.000 clock  " "    9.274               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1565735040872 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1565735040872 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1565735040872 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1565735042238 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1565735042238 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5320 " "Peak virtual memory: 5320 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565735042360 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 14 00:24:02 2019 " "Processing ended: Wed Aug 14 00:24:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565735042360 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565735042360 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565735042360 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1565735042360 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1565735043742 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565735043742 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 14 00:24:03 2019 " "Processing started: Wed Aug 14 00:24:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565735043742 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1565735043742 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Wavegenerator -c Wavegenerator " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Wavegenerator -c Wavegenerator" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1565735043742 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1565735045932 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Wavegenerator.vo C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/simulation/modelsim/ simulation " "Generated file Wavegenerator.vo in folder \"C:/Users/Maximilian Schrapel/Desktop/Wavegenerator_DE-10/Wavegenerator_DE-10/Wavegenerator/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1565735047151 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4907 " "Peak virtual memory: 4907 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565735047351 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 14 00:24:07 2019 " "Processing ended: Wed Aug 14 00:24:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565735047351 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565735047351 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565735047351 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1565735047351 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 111 s " "Quartus Prime Full Compilation was successful. 0 errors, 111 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1565735048122 ""}
