{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 25 20:37:02 2021 " "Info: Processing started: Sat Dec 25 20:37:02 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ram -c ram --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ram -c ram --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "ram.bdf" "" { Schematic "D:/qua/quarter/ram/ram.bdf" { { 136 8 176 152 "clk" "" } } } } { "d:/qua/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/qua/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk memory lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_we_reg memory lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg4 146.56 MHz 6.823 ns Internal " "Info: Clock \"clk\" has Internal fmax of 146.56 MHz between source memory \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_we_reg\" and destination memory \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg4\" (period= 6.823 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.516 ns + Longest memory memory " "Info: + Longest memory to memory delay is 6.516 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X23_Y9 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X23_Y9; Fanout = 8; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_4h91.tdf" "" { Text "D:/qua/quarter/ram/db/altsyncram_4h91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|q_a\[4\] 2 MEM M4K_X23_Y9 1 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X23_Y9; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|q_a\[4\]'" {  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|q_a[4] } "NODE_NAME" } } { "db/altsyncram_4h91.tdf" "" { Text "D:/qua/quarter/ram/db/altsyncram_4h91.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.370 ns) 5.170 ns inst6\[4\]~12 3 COMB LCCOMB_X24_Y9_N16 2 " "Info: 3: + IC(1.039 ns) + CELL(0.370 ns) = 5.170 ns; Loc. = LCCOMB_X24_Y9_N16; Fanout = 2; COMB Node = 'inst6\[4\]~12'" {  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "1.409 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|q_a[4] inst6[4]~12 } "NODE_NAME" } } { "ram.bdf" "" { Schematic "D:/qua/quarter/ram/ram.bdf" { { 256 192 240 288 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.218 ns) + CELL(0.128 ns) 6.516 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg4 4 MEM M4K_X23_Y9 1 " "Info: 4: + IC(1.218 ns) + CELL(0.128 ns) = 6.516 ns; Loc. = M4K_X23_Y9; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg4'" {  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "1.346 ns" { inst6[4]~12 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "db/altsyncram_4h91.tdf" "" { Text "D:/qua/quarter/ram/db/altsyncram_4h91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.259 ns ( 65.36 % ) " "Info: Total cell delay = 4.259 ns ( 65.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.257 ns ( 34.64 % ) " "Info: Total interconnect delay = 2.257 ns ( 34.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "6.516 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|q_a[4] inst6[4]~12 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "d:/qua/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qua/quartus/bin/Technology_Viewer.qrui" "6.516 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|q_a[4] {} inst6[4]~12 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg4 {} } { 0.000ns 0.000ns 1.039ns 1.218ns } { 0.000ns 3.761ns 0.370ns 0.128ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.853 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ram.bdf" "" { Schematic "D:/qua/quarter/ram/ram.bdf" { { 136 8 176 152 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 25 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'clk~clkctrl'" {  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ram.bdf" "" { Schematic "D:/qua/quarter/ram/ram.bdf" { { 136 8 176 152 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.834 ns) 2.853 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg4 3 MEM M4K_X23_Y9 1 " "Info: 3: + IC(0.776 ns) + CELL(0.834 ns) = 2.853 ns; Loc. = M4K_X23_Y9; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg4'" {  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "1.610 ns" { clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "db/altsyncram_4h91.tdf" "" { Text "D:/qua/quarter/ram/db/altsyncram_4h91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.934 ns ( 67.79 % ) " "Info: Total cell delay = 1.934 ns ( 67.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.919 ns ( 32.21 % ) " "Info: Total interconnect delay = 0.919 ns ( 32.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "d:/qua/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qua/quartus/bin/Technology_Viewer.qrui" "2.853 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg4 {} } { 0.000ns 0.000ns 0.143ns 0.776ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.854 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ram.bdf" "" { Schematic "D:/qua/quarter/ram/ram.bdf" { { 136 8 176 152 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 25 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'clk~clkctrl'" {  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ram.bdf" "" { Schematic "D:/qua/quarter/ram/ram.bdf" { { 136 8 176 152 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.835 ns) 2.854 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X23_Y9 8 " "Info: 3: + IC(0.776 ns) + CELL(0.835 ns) = 2.854 ns; Loc. = M4K_X23_Y9; Fanout = 8; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "1.611 ns" { clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_4h91.tdf" "" { Text "D:/qua/quarter/ram/db/altsyncram_4h91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.935 ns ( 67.80 % ) " "Info: Total cell delay = 1.935 ns ( 67.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.919 ns ( 32.20 % ) " "Info: Total interconnect delay = 0.919 ns ( 32.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/qua/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qua/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.143ns 0.776ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "d:/qua/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qua/quartus/bin/Technology_Viewer.qrui" "2.853 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg4 {} } { 0.000ns 0.000ns 0.143ns 0.776ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } } { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/qua/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qua/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.143ns 0.776ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_4h91.tdf" "" { Text "D:/qua/quarter/ram/db/altsyncram_4h91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_4h91.tdf" "" { Text "D:/qua/quarter/ram/db/altsyncram_4h91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "6.516 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|q_a[4] inst6[4]~12 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "d:/qua/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qua/quartus/bin/Technology_Viewer.qrui" "6.516 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|q_a[4] {} inst6[4]~12 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg4 {} } { 0.000ns 0.000ns 1.039ns 1.218ns } { 0.000ns 3.761ns 0.370ns 0.128ns } "" } } { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "d:/qua/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qua/quartus/bin/Technology_Viewer.qrui" "2.853 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg4 {} } { 0.000ns 0.000ns 0.143ns 0.776ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } } { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/qua/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qua/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.143ns 0.776ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg4 di\[4\] clk 7.025 ns memory " "Info: tsu for memory \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg4\" (data pin = \"di\[4\]\", clock pin = \"clk\") is 7.025 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.832 ns + Longest pin memory " "Info: + Longest pin to memory delay is 9.832 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns di\[4\] 1 PIN PIN_52 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_52; Fanout = 1; PIN Node = 'di\[4\]'" {  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "" { di[4] } "NODE_NAME" } } { "ram.bdf" "" { Schematic "D:/qua/quarter/ram/ram.bdf" { { 264 8 176 280 "di\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.918 ns) + CELL(0.624 ns) 8.486 ns inst6\[4\]~12 2 COMB LCCOMB_X24_Y9_N16 2 " "Info: 2: + IC(6.918 ns) + CELL(0.624 ns) = 8.486 ns; Loc. = LCCOMB_X24_Y9_N16; Fanout = 2; COMB Node = 'inst6\[4\]~12'" {  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "7.542 ns" { di[4] inst6[4]~12 } "NODE_NAME" } } { "ram.bdf" "" { Schematic "D:/qua/quarter/ram/ram.bdf" { { 256 192 240 288 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.218 ns) + CELL(0.128 ns) 9.832 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg4 3 MEM M4K_X23_Y9 1 " "Info: 3: + IC(1.218 ns) + CELL(0.128 ns) = 9.832 ns; Loc. = M4K_X23_Y9; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg4'" {  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "1.346 ns" { inst6[4]~12 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "db/altsyncram_4h91.tdf" "" { Text "D:/qua/quarter/ram/db/altsyncram_4h91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.696 ns ( 17.25 % ) " "Info: Total cell delay = 1.696 ns ( 17.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.136 ns ( 82.75 % ) " "Info: Total interconnect delay = 8.136 ns ( 82.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "9.832 ns" { di[4] inst6[4]~12 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "d:/qua/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qua/quartus/bin/Technology_Viewer.qrui" "9.832 ns" { di[4] {} di[4]~combout {} inst6[4]~12 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg4 {} } { 0.000ns 0.000ns 6.918ns 1.218ns } { 0.000ns 0.944ns 0.624ns 0.128ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_4h91.tdf" "" { Text "D:/qua/quarter/ram/db/altsyncram_4h91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.853 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk\" to destination memory is 2.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ram.bdf" "" { Schematic "D:/qua/quarter/ram/ram.bdf" { { 136 8 176 152 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 25 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'clk~clkctrl'" {  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ram.bdf" "" { Schematic "D:/qua/quarter/ram/ram.bdf" { { 136 8 176 152 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.834 ns) 2.853 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg4 3 MEM M4K_X23_Y9 1 " "Info: 3: + IC(0.776 ns) + CELL(0.834 ns) = 2.853 ns; Loc. = M4K_X23_Y9; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_datain_reg4'" {  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "1.610 ns" { clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "db/altsyncram_4h91.tdf" "" { Text "D:/qua/quarter/ram/db/altsyncram_4h91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.934 ns ( 67.79 % ) " "Info: Total cell delay = 1.934 ns ( 67.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.919 ns ( 32.21 % ) " "Info: Total interconnect delay = 0.919 ns ( 32.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "d:/qua/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qua/quartus/bin/Technology_Viewer.qrui" "2.853 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg4 {} } { 0.000ns 0.000ns 0.143ns 0.776ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "9.832 ns" { di[4] inst6[4]~12 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "d:/qua/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qua/quartus/bin/Technology_Viewer.qrui" "9.832 ns" { di[4] {} di[4]~combout {} inst6[4]~12 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg4 {} } { 0.000ns 0.000ns 6.918ns 1.218ns } { 0.000ns 0.944ns 0.624ns 0.128ns } "" } } { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg4 } "NODE_NAME" } } { "d:/qua/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qua/quartus/bin/Technology_Viewer.qrui" "2.853 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg4 {} } { 0.000ns 0.000ns 0.143ns 0.776ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk do\[2\] lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_we_reg 15.384 ns memory " "Info: tco from clock \"clk\" to destination pin \"do\[2\]\" through memory \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_we_reg\" is 15.384 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.854 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to source memory is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ram.bdf" "" { Schematic "D:/qua/quarter/ram/ram.bdf" { { 136 8 176 152 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 25 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'clk~clkctrl'" {  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ram.bdf" "" { Schematic "D:/qua/quarter/ram/ram.bdf" { { 136 8 176 152 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.835 ns) 2.854 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X23_Y9 8 " "Info: 3: + IC(0.776 ns) + CELL(0.835 ns) = 2.854 ns; Loc. = M4K_X23_Y9; Fanout = 8; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "1.611 ns" { clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_4h91.tdf" "" { Text "D:/qua/quarter/ram/db/altsyncram_4h91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.935 ns ( 67.80 % ) " "Info: Total cell delay = 1.935 ns ( 67.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.919 ns ( 32.20 % ) " "Info: Total interconnect delay = 0.919 ns ( 32.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/qua/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qua/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.143ns 0.776ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_4h91.tdf" "" { Text "D:/qua/quarter/ram/db/altsyncram_4h91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.270 ns + Longest memory pin " "Info: + Longest memory to pin delay is 12.270 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X23_Y9 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X23_Y9; Fanout = 8; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_4h91.tdf" "" { Text "D:/qua/quarter/ram/db/altsyncram_4h91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|q_a\[2\] 2 MEM M4K_X23_Y9 1 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X23_Y9; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|q_a\[2\]'" {  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_4h91.tdf" "" { Text "D:/qua/quarter/ram/db/altsyncram_4h91.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.206 ns) 4.980 ns inst6\[2\]~14 3 COMB LCCOMB_X24_Y9_N20 2 " "Info: 3: + IC(1.013 ns) + CELL(0.206 ns) = 4.980 ns; Loc. = LCCOMB_X24_Y9_N20; Fanout = 2; COMB Node = 'inst6\[2\]~14'" {  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "1.219 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|q_a[2] inst6[2]~14 } "NODE_NAME" } } { "ram.bdf" "" { Schematic "D:/qua/quarter/ram/ram.bdf" { { 256 192 240 288 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.044 ns) + CELL(3.246 ns) 12.270 ns do\[2\] 4 PIN PIN_41 0 " "Info: 4: + IC(4.044 ns) + CELL(3.246 ns) = 12.270 ns; Loc. = PIN_41; Fanout = 0; PIN Node = 'do\[2\]'" {  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "7.290 ns" { inst6[2]~14 do[2] } "NODE_NAME" } } { "ram.bdf" "" { Schematic "D:/qua/quarter/ram/ram.bdf" { { 152 472 648 168 "do\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.213 ns ( 58.79 % ) " "Info: Total cell delay = 7.213 ns ( 58.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.057 ns ( 41.21 % ) " "Info: Total interconnect delay = 5.057 ns ( 41.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "12.270 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|q_a[2] inst6[2]~14 do[2] } "NODE_NAME" } } { "d:/qua/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qua/quartus/bin/Technology_Viewer.qrui" "12.270 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|q_a[2] {} inst6[2]~14 {} do[2] {} } { 0.000ns 0.000ns 1.013ns 4.044ns } { 0.000ns 3.761ns 0.206ns 3.246ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/qua/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qua/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.143ns 0.776ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } } { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "12.270 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|q_a[2] inst6[2]~14 do[2] } "NODE_NAME" } } { "d:/qua/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qua/quartus/bin/Technology_Viewer.qrui" "12.270 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|q_a[2] {} inst6[2]~14 {} do[2] {} } { 0.000ns 0.000ns 1.013ns 4.044ns } { 0.000ns 3.761ns 0.206ns 3.246ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "dl do\[6\] 16.319 ns Longest " "Info: Longest tpd from source pin \"dl\" to destination pin \"do\[6\]\" is 16.319 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns dl 1 PIN PIN_67 10 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_67; Fanout = 10; PIN Node = 'dl'" {  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "" { dl } "NODE_NAME" } } { "ram.bdf" "" { Schematic "D:/qua/quarter/ram/ram.bdf" { { 184 8 176 200 "dl" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.351 ns) + CELL(0.624 ns) 7.909 ns inst6\[7\]~9 2 COMB LCCOMB_X24_Y9_N10 8 " "Info: 2: + IC(6.351 ns) + CELL(0.624 ns) = 7.909 ns; Loc. = LCCOMB_X24_Y9_N10; Fanout = 8; COMB Node = 'inst6\[7\]~9'" {  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "6.975 ns" { dl inst6[7]~9 } "NODE_NAME" } } { "ram.bdf" "" { Schematic "D:/qua/quarter/ram/ram.bdf" { { 256 192 240 288 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.305 ns) + CELL(3.105 ns) 16.319 ns do\[6\] 3 PIN PIN_4 0 " "Info: 3: + IC(5.305 ns) + CELL(3.105 ns) = 16.319 ns; Loc. = PIN_4; Fanout = 0; PIN Node = 'do\[6\]'" {  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "8.410 ns" { inst6[7]~9 do[6] } "NODE_NAME" } } { "ram.bdf" "" { Schematic "D:/qua/quarter/ram/ram.bdf" { { 152 472 648 168 "do\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.663 ns ( 28.57 % ) " "Info: Total cell delay = 4.663 ns ( 28.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.656 ns ( 71.43 % ) " "Info: Total interconnect delay = 11.656 ns ( 71.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "16.319 ns" { dl inst6[7]~9 do[6] } "NODE_NAME" } } { "d:/qua/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qua/quartus/bin/Technology_Viewer.qrui" "16.319 ns" { dl {} dl~combout {} inst6[7]~9 {} do[6] {} } { 0.000ns 0.000ns 6.351ns 5.305ns } { 0.000ns 0.934ns 0.624ns 3.105ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_address_reg0 address\[0\] clk -0.065 ns memory " "Info: th for memory \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_address_reg0\" (data pin = \"address\[0\]\", clock pin = \"clk\") is -0.065 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.854 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to destination memory is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ram.bdf" "" { Schematic "D:/qua/quarter/ram/ram.bdf" { { 136 8 176 152 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 25 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'clk~clkctrl'" {  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ram.bdf" "" { Schematic "D:/qua/quarter/ram/ram.bdf" { { 136 8 176 152 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.835 ns) 2.854 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X23_Y9 8 " "Info: 3: + IC(0.776 ns) + CELL(0.835 ns) = 2.854 ns; Loc. = M4K_X23_Y9; Fanout = 8; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "1.611 ns" { clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_4h91.tdf" "" { Text "D:/qua/quarter/ram/db/altsyncram_4h91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.935 ns ( 67.80 % ) " "Info: Total cell delay = 1.935 ns ( 67.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.919 ns ( 32.20 % ) " "Info: Total interconnect delay = 0.919 ns ( 32.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/qua/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qua/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.776ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.267 ns + " "Info: + Micro hold delay of destination is 0.267 ns" {  } { { "db/altsyncram_4h91.tdf" "" { Text "D:/qua/quarter/ram/db/altsyncram_4h91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.186 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 3.186 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns address\[0\] 1 PIN PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; PIN Node = 'address\[0\]'" {  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[0] } "NODE_NAME" } } { "ram.bdf" "" { Schematic "D:/qua/quarter/ram/ram.bdf" { { 120 8 176 136 "address\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(0.176 ns) 3.186 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_address_reg0 2 MEM M4K_X23_Y9 8 " "Info: 2: + IC(1.900 ns) + CELL(0.176 ns) = 3.186 ns; Loc. = M4K_X23_Y9; Fanout = 8; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "2.076 ns" { address[0] lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_4h91.tdf" "" { Text "D:/qua/quarter/ram/db/altsyncram_4h91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.286 ns ( 40.36 % ) " "Info: Total cell delay = 1.286 ns ( 40.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.900 ns ( 59.64 % ) " "Info: Total interconnect delay = 1.900 ns ( 59.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "3.186 ns" { address[0] lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/qua/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qua/quartus/bin/Technology_Viewer.qrui" "3.186 ns" { address[0] {} address[0]~combout {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.900ns } { 0.000ns 1.110ns 0.176ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/qua/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qua/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.776ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } } { "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qua/quartus/bin/TimingClosureFloorplan.fld" "" "3.186 ns" { address[0] lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/qua/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qua/quartus/bin/Technology_Viewer.qrui" "3.186 ns" { address[0] {} address[0]~combout {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.900ns } { 0.000ns 1.110ns 0.176ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 25 20:37:03 2021 " "Info: Processing ended: Sat Dec 25 20:37:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
