Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Sep  4 22:00:04 2020
| Host         : pcgrp running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu19egffvc1760-2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 10660 |     0 |    522720 |  2.04 |
|   LUT as Logic             |  7117 |     0 |    522720 |  1.36 |
|   LUT as Memory            |  3543 |     0 |    161280 |  2.20 |
|     LUT as Distributed RAM |  1544 |     0 |           |       |
|     LUT as Shift Register  |  1999 |     0 |           |       |
| CLB Registers              | 17436 |     0 |   1045440 |  1.67 |
|   Register as Flip Flop    | 17436 |     0 |   1045440 |  1.67 |
|   Register as Latch        |     0 |     0 |   1045440 |  0.00 |
| CARRY8                     |   203 |     0 |     65340 |  0.31 |
| F7 Muxes                   |   859 |     0 |    261360 |  0.33 |
| F8 Muxes                   |   416 |     0 |    130680 |  0.32 |
| F9 Muxes                   |   160 |     0 |     65340 |  0.24 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 42    |          Yes |           - |          Set |
| 182   |          Yes |           - |        Reset |
| 250   |          Yes |         Set |            - |
| 16962 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  2712 |     0 |     65340 |  4.15 |
|   CLBL                                     |  1577 |     0 |           |       |
|   CLBM                                     |  1135 |     0 |           |       |
| LUT as Logic                               |  7117 |     0 |    522720 |  1.36 |
|   using O5 output only                     |   196 |       |           |       |
|   using O6 output only                     |  4826 |       |           |       |
|   using O5 and O6                          |  2095 |       |           |       |
| LUT as Memory                              |  3543 |     0 |    161280 |  2.20 |
|   LUT as Distributed RAM                   |  1544 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |  1280 |       |           |       |
|     using O5 and O6                        |   264 |       |           |       |
|   LUT as Shift Register                    |  1999 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |   541 |       |           |       |
|     using O5 and O6                        |  1458 |       |           |       |
| CLB Registers                              | 17436 |     0 |   1045440 |  1.67 |
|   Register driven from within the CLB      |  8705 |       |           |       |
|   Register driven from outside the CLB     |  8731 |       |           |       |
|     LUT in front of the register is unused |  7111 |       |           |       |
|     LUT in front of the register is used   |  1620 |       |           |       |
| Unique Control Sets                        |   471 |       |    130680 |  0.36 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    | 38.5 |     0 |       984 |  3.91 |
|   RAMB36/FIFO*    |   37 |     0 |       984 |  3.76 |
|     RAMB36E2 only |   37 |       |           |       |
|   RAMB18          |    3 |     0 |      1968 |  0.15 |
|     RAMB18E2 only |    3 |       |           |       |
| URAM              |    0 |     0 |       128 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1968 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    2 |     2 |       512 |  0.39 |
| HPIOB_M          |    0 |     0 |       192 |  0.00 |
| HPIOB_S          |    0 |     0 |       192 |  0.00 |
| HDIOB_M          |    1 |     1 |        48 |  2.08 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_S          |    1 |     1 |        48 |  2.08 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_SNGL       |    0 |     0 |        32 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       264 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       264 |  0.00 |
| HDIOBDIFFINBUF   |    1 |     1 |        48 |  2.08 |
|   DIFFINBUF      |    1 |     1 |           |       |
| BITSLICE_CONTROL |    0 |     0 |        88 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       572 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        88 |  0.00 |
| RIU_OR           |    0 |     0 |        44 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    4 |     0 |       940 |  0.43 |
|   BUFGCE             |    3 |     0 |       280 |  1.07 |
|   BUFGCE_DIV         |    0 |     0 |        44 |  0.00 |
|   BUFG_GT            |    0 |     0 |       456 |  0.00 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        88 |  0.00 |
| PLL                  |    0 |     0 |        22 |  0.00 |
| MMCM                 |    0 |     0 |        11 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| CMACE4          |    0 |     0 |         4 |   0.00 |
| GTHE4_CHANNEL   |    0 |     0 |        32 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |         8 |   0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        16 |   0.00 |
| GTYE4_COMMON    |    0 |     0 |         4 |   0.00 |
| ILKNE4          |    0 |     0 |         4 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |        24 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        24 |   0.00 |
| PCIE40E4        |    0 |     0 |         5 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+-----------+-------+---------------------+
|  Ref Name |  Used | Functional Category |
+-----------+-------+---------------------+
| FDRE      | 16962 |            Register |
| LUT3      |  2850 |                 CLB |
| LUT6      |  2312 |                 CLB |
| SRL16E    |  2294 |                 CLB |
| LUT2      |  1737 |                 CLB |
| LUT4      |  1301 |                 CLB |
| RAMS64E1  |  1280 |                 CLB |
| SRLC32E   |  1161 |                 CLB |
| LUT5      |   872 |                 CLB |
| MUXF7     |   859 |                 CLB |
| RAMD32    |   462 |                 CLB |
| MUXF8     |   416 |                 CLB |
| FDSE      |   250 |            Register |
| CARRY8    |   203 |                 CLB |
| FDCE      |   182 |            Register |
| MUXF9     |   160 |                 CLB |
| LUT1      |   140 |                 CLB |
| RAMS32    |    66 |                 CLB |
| FDPE      |    42 |            Register |
| RAMB36E2  |    37 |           Block Ram |
| RAMB18E2  |     3 |           Block Ram |
| BUFGCE    |     3 |               Clock |
| SRLC16E   |     2 |                 CLB |
| PS8       |     1 |            Advanced |
| IBUFCTRL  |     1 |              Others |
| DIFFINBUF |     1 |                 I/O |
| BUFG_PS   |     1 |               Clock |
+-----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------------------------+------+
|              Ref Name             | Used |
+-----------------------------------+------+
| design_1_zynq_ultra_ps_e_0_3      |    1 |
| design_1_vio_0_0                  |    1 |
| design_1_util_ds_buf_0_0          |    1 |
| design_1_system_ila_0_0           |    1 |
| design_1_smartconnect_0_1         |    1 |
| design_1_proc_sys_reset_0_1       |    1 |
| design_1_galapagos_to_axi_str_0_0 |    1 |
| design_1_deployment_test_sour_0_0 |    1 |
| design_1_deployment_test_rece_0_0 |    1 |
| design_1_debug_bridge_0_1         |    1 |
| design_1_axi_stream_to_galapa_0_0 |    1 |
| design_1_StreamingFCLayer_Bat_0_0 |    1 |
| dbg_hub                           |    1 |
| bd_0482_bsip_0                    |    1 |
| bd_0482_axi_jtag_0                |    1 |
+-----------------------------------+------+


