#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Sep 30 01:05:44 2019
# Process ID: 22223
# Current directory: /home/users/saikai/Project/Autonomous_Vehicle_Driving/systems/proj/proj.runs/design_1_myip_0_0_synth_1
# Command line: vivado -log design_1_myip_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_myip_0_0.tcl
# Log file: /home/users/saikai/Project/Autonomous_Vehicle_Driving/systems/proj/proj.runs/design_1_myip_0_0_synth_1/design_1_myip_0_0.vds
# Journal file: /home/users/saikai/Project/Autonomous_Vehicle_Driving/systems/proj/proj.runs/design_1_myip_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_myip_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1415.488 ; gain = 3.012 ; free physical = 112003 ; free virtual = 129530
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/users/saikai/Project/Autonomous_Vehicle_Driving/systems/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/cad/xilinx-vivado-2018.3/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_myip_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22342 
WARNING: [Synth 8-2611] redeclaration of ansi port pwmv is not allowed [/home/users/saikai/Project/Autonomous_Vehicle_Driving/systems/proj/proj.srcs/sources_1/bd/design_1/ipshared/f903/src/astray.sv:8]
WARNING: [Synth 8-976] pwmv has already been declared [/home/users/saikai/Project/Autonomous_Vehicle_Driving/systems/proj/proj.srcs/sources_1/bd/design_1/ipshared/f903/src/astray.sv:8]
WARNING: [Synth 8-2654] second declaration of pwmv ignored [/home/users/saikai/Project/Autonomous_Vehicle_Driving/systems/proj/proj.srcs/sources_1/bd/design_1/ipshared/f903/src/astray.sv:8]
INFO: [Synth 8-994] pwmv is declared here [/home/users/saikai/Project/Autonomous_Vehicle_Driving/systems/proj/proj.srcs/sources_1/bd/design_1/ipshared/f903/src/astray.sv:4]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1552.191 ; gain = 90.500 ; free physical = 111415 ; free virtual = 128943
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_myip_0_0' [/home/users/saikai/Project/Autonomous_Vehicle_Driving/systems/proj/proj.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/synth/design_1_myip_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'myip_v1_0' [/home/users/saikai/Project/Autonomous_Vehicle_Driving/systems/proj/proj.srcs/sources_1/bd/design_1/src/hdl/bd/myip_v1_0.v:3]
	Parameter IMG_WIDTH bound to: 640 - type: integer 
	Parameter IMG_HEIGHT bound to: 480 - type: integer 
	Parameter PIXELS bound to: 307200 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myip_v1_0_S00_AXI' [/home/users/saikai/Project/Autonomous_Vehicle_Driving/systems/proj/proj.srcs/sources_1/bd/design_1/src/hdl/bd/myip_v1_0_S00_AXI.v:3]
	Parameter IMG_WIDTH bound to: 640 - type: integer 
	Parameter IMG_HEIGHT bound to: 480 - type: integer 
	Parameter PIXELS bound to: 307200 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/users/saikai/Project/Autonomous_Vehicle_Driving/systems/proj/proj.srcs/sources_1/bd/design_1/src/hdl/bd/myip_v1_0_S00_AXI.v:247]
INFO: [Synth 8-226] default block is never used [/home/users/saikai/Project/Autonomous_Vehicle_Driving/systems/proj/proj.srcs/sources_1/bd/design_1/src/hdl/bd/myip_v1_0_S00_AXI.v:392]
INFO: [Synth 8-155] case statement is not full and has no default [/home/users/saikai/Project/Autonomous_Vehicle_Driving/systems/proj/proj.srcs/sources_1/bd/design_1/src/hdl/bd/myip_v1_0_S00_AXI.v:443]
INFO: [Synth 8-6157] synthesizing module 'astray' [/home/users/saikai/Project/Autonomous_Vehicle_Driving/systems/proj/proj.srcs/sources_1/bd/design_1/ipshared/f903/src/astray.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pwmc' [/home/users/saikai/Project/Autonomous_Vehicle_Driving/systems/proj/proj.srcs/sources_1/bd/design_1/ipshared/f903/src/pwmc.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'pwmc' (1#1) [/home/users/saikai/Project/Autonomous_Vehicle_Driving/systems/proj/proj.srcs/sources_1/bd/design_1/ipshared/f903/src/pwmc.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'astray' (2#1) [/home/users/saikai/Project/Autonomous_Vehicle_Driving/systems/proj/proj.srcs/sources_1/bd/design_1/ipshared/f903/src/astray.sv:1]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [/home/users/saikai/Project/Autonomous_Vehicle_Driving/systems/proj/proj.srcs/sources_1/bd/design_1/src/hdl/bd/myip_v1_0_S00_AXI.v:242]
INFO: [Synth 8-6155] done synthesizing module 'myip_v1_0_S00_AXI' (3#1) [/home/users/saikai/Project/Autonomous_Vehicle_Driving/systems/proj/proj.srcs/sources_1/bd/design_1/src/hdl/bd/myip_v1_0_S00_AXI.v:3]
INFO: [Synth 8-6155] done synthesizing module 'myip_v1_0' (4#1) [/home/users/saikai/Project/Autonomous_Vehicle_Driving/systems/proj/proj.srcs/sources_1/bd/design_1/src/hdl/bd/myip_v1_0.v:3]
INFO: [Synth 8-6155] done synthesizing module 'design_1_myip_0_0' (5#1) [/home/users/saikai/Project/Autonomous_Vehicle_Driving/systems/proj/proj.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/synth/design_1_myip_0_0.v:56]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1586.441 ; gain = 124.750 ; free physical = 111353 ; free virtual = 128880
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1586.441 ; gain = 124.750 ; free physical = 111392 ; free virtual = 128920
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1586.441 ; gain = 124.750 ; free physical = 111391 ; free virtual = 128919
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1945.469 ; gain = 0.000 ; free physical = 110815 ; free virtual = 128344
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1946.465 ; gain = 0.000 ; free physical = 110813 ; free virtual = 128342
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1947.469 ; gain = 2.000 ; free physical = 110787 ; free virtual = 128315
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1947.469 ; gain = 485.777 ; free physical = 110848 ; free virtual = 128376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1947.469 ; gain = 485.777 ; free physical = 110847 ; free virtual = 128376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1947.469 ; gain = 485.777 ; free physical = 110844 ; free virtual = 128373
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "led_out_reg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pwmv1_reg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pwmv2_reg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "w_req_reg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "r_addr_reg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "camsel_reg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sccb_req_reg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sccb_wr_reg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sccb_wdata_reg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'led_out_reg_reg' [/home/users/saikai/Project/Autonomous_Vehicle_Driving/systems/proj/proj.srcs/sources_1/bd/design_1/src/hdl/bd/myip_v1_0_S00_AXI.v:444]
WARNING: [Synth 8-327] inferring latch for variable 'w_req_reg_reg' [/home/users/saikai/Project/Autonomous_Vehicle_Driving/systems/proj/proj.srcs/sources_1/bd/design_1/src/hdl/bd/myip_v1_0_S00_AXI.v:448]
WARNING: [Synth 8-327] inferring latch for variable 'r_addr_reg_reg' [/home/users/saikai/Project/Autonomous_Vehicle_Driving/systems/proj/proj.srcs/sources_1/bd/design_1/src/hdl/bd/myip_v1_0_S00_AXI.v:449]
WARNING: [Synth 8-327] inferring latch for variable 'camsel_reg_reg' [/home/users/saikai/Project/Autonomous_Vehicle_Driving/systems/proj/proj.srcs/sources_1/bd/design_1/src/hdl/bd/myip_v1_0_S00_AXI.v:450]
WARNING: [Synth 8-327] inferring latch for variable 'sccb_req_reg_reg' [/home/users/saikai/Project/Autonomous_Vehicle_Driving/systems/proj/proj.srcs/sources_1/bd/design_1/src/hdl/bd/myip_v1_0_S00_AXI.v:451]
WARNING: [Synth 8-327] inferring latch for variable 'sccb_wr_reg_reg' [/home/users/saikai/Project/Autonomous_Vehicle_Driving/systems/proj/proj.srcs/sources_1/bd/design_1/src/hdl/bd/myip_v1_0_S00_AXI.v:452]
WARNING: [Synth 8-327] inferring latch for variable 'sccb_wdata_reg_reg' [/home/users/saikai/Project/Autonomous_Vehicle_Driving/systems/proj/proj.srcs/sources_1/bd/design_1/src/hdl/bd/myip_v1_0_S00_AXI.v:453]
WARNING: [Synth 8-327] inferring latch for variable 'pwmv1_reg_reg' [/home/users/saikai/Project/Autonomous_Vehicle_Driving/systems/proj/proj.srcs/sources_1/bd/design_1/src/hdl/bd/myip_v1_0_S00_AXI.v:445]
WARNING: [Synth 8-327] inferring latch for variable 'pwmv2_reg_reg' [/home/users/saikai/Project/Autonomous_Vehicle_Driving/systems/proj/proj.srcs/sources_1/bd/design_1/src/hdl/bd/myip_v1_0_S00_AXI.v:446]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1947.469 ; gain = 485.777 ; free physical = 110852 ; free virtual = 128382
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	  11 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pwmc 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
Module myip_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	  11 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_myip_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_myip_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_myip_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_myip_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_myip_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_myip_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/myip_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/myip_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/myip_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/myip_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1947.469 ; gain = 485.777 ; free physical = 110836 ; free virtual = 128368
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1947.469 ; gain = 485.777 ; free physical = 110541 ; free virtual = 128076
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1947.469 ; gain = 485.777 ; free physical = 110539 ; free virtual = 128073
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1947.469 ; gain = 485.777 ; free physical = 110513 ; free virtual = 128048
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1947.469 ; gain = 485.777 ; free physical = 110481 ; free virtual = 128016
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1947.469 ; gain = 485.777 ; free physical = 110480 ; free virtual = 128015
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1947.469 ; gain = 485.777 ; free physical = 110479 ; free virtual = 128013
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1947.469 ; gain = 485.777 ; free physical = 110479 ; free virtual = 128013
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1947.469 ; gain = 485.777 ; free physical = 110478 ; free virtual = 128012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1947.469 ; gain = 485.777 ; free physical = 110477 ; free virtual = 128012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    12|
|2     |LUT1   |     2|
|3     |LUT2   |    39|
|4     |LUT3   |     9|
|5     |LUT4   |    26|
|6     |LUT5   |    26|
|7     |LUT6   |    34|
|8     |FDRE   |   150|
|9     |FDSE   |     1|
|10    |LD     |    85|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------+------------------+------+
|      |Instance                   |Module            |Cells |
+------+---------------------------+------------------+------+
|1     |top                        |                  |   384|
|2     |  inst                     |myip_v1_0         |   384|
|3     |    myip_v1_0_S00_AXI_inst |myip_v1_0_S00_AXI |   384|
|4     |      astray_inst1         |astray            |    52|
|5     |        mp                 |pwmc              |    52|
+------+---------------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1947.469 ; gain = 485.777 ; free physical = 110477 ; free virtual = 128011
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1947.469 ; gain = 124.750 ; free physical = 110524 ; free virtual = 128059
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1947.469 ; gain = 485.777 ; free physical = 110532 ; free virtual = 128067
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 97 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1954.469 ; gain = 0.000 ; free physical = 110285 ; free virtual = 127820
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 85 instances were transformed.
  LD => LDCE: 85 instances

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 1954.469 ; gain = 504.230 ; free physical = 110341 ; free virtual = 127876
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1954.469 ; gain = 0.000 ; free physical = 110342 ; free virtual = 127877
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/users/saikai/Project/Autonomous_Vehicle_Driving/systems/proj/proj.runs/design_1_myip_0_0_synth_1/design_1_myip_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_myip_0_0, cache-ID = f08ecec601d2ab39
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1979.480 ; gain = 0.000 ; free physical = 110386 ; free virtual = 127921
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/users/saikai/Project/Autonomous_Vehicle_Driving/systems/proj/proj.runs/design_1_myip_0_0_synth_1/design_1_myip_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_myip_0_0_utilization_synth.rpt -pb design_1_myip_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep 30 01:06:47 2019...
