;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.3
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; UART
UART_tx__0__DR EQU CYREG_GPIO_PRT7_DR
UART_tx__0__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
UART_tx__0__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
UART_tx__0__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL7
UART_tx__0__HSIOM_MASK EQU 0x000000F0
UART_tx__0__HSIOM_SHIFT EQU 4
UART_tx__0__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
UART_tx__0__INTR EQU CYREG_GPIO_PRT7_INTR
UART_tx__0__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
UART_tx__0__INTSTAT EQU CYREG_GPIO_PRT7_INTR
UART_tx__0__MASK EQU 0x02
UART_tx__0__PC EQU CYREG_GPIO_PRT7_PC
UART_tx__0__PC2 EQU CYREG_GPIO_PRT7_PC2
UART_tx__0__PORT EQU 7
UART_tx__0__PS EQU CYREG_GPIO_PRT7_PS
UART_tx__0__SHIFT EQU 1
UART_tx__DR EQU CYREG_GPIO_PRT7_DR
UART_tx__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
UART_tx__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
UART_tx__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
UART_tx__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
UART_tx__INTR EQU CYREG_GPIO_PRT7_INTR
UART_tx__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
UART_tx__INTSTAT EQU CYREG_GPIO_PRT7_INTR
UART_tx__MASK EQU 0x02
UART_tx__PC EQU CYREG_GPIO_PRT7_PC
UART_tx__PC2 EQU CYREG_GPIO_PRT7_PC2
UART_tx__PORT EQU 7
UART_tx__PS EQU CYREG_GPIO_PRT7_PS
UART_tx__SHIFT EQU 1

; DIO_0_0
DIO_0_0__0__DR EQU CYREG_GPIO_PRT0_DR
DIO_0_0__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
DIO_0_0__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
DIO_0_0__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
DIO_0_0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
DIO_0_0__0__HSIOM_MASK EQU 0x0000000F
DIO_0_0__0__HSIOM_SHIFT EQU 0
DIO_0_0__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
DIO_0_0__0__INTR EQU CYREG_GPIO_PRT0_INTR
DIO_0_0__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
DIO_0_0__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
DIO_0_0__0__MASK EQU 0x01
DIO_0_0__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
DIO_0_0__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
DIO_0_0__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
DIO_0_0__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
DIO_0_0__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
DIO_0_0__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
DIO_0_0__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
DIO_0_0__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
DIO_0_0__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
DIO_0_0__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
DIO_0_0__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
DIO_0_0__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
DIO_0_0__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
DIO_0_0__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
DIO_0_0__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
DIO_0_0__0__PC EQU CYREG_GPIO_PRT0_PC
DIO_0_0__0__PC2 EQU CYREG_GPIO_PRT0_PC2
DIO_0_0__0__PORT EQU 0
DIO_0_0__0__PS EQU CYREG_GPIO_PRT0_PS
DIO_0_0__0__SHIFT EQU 0
DIO_0_0__DR EQU CYREG_GPIO_PRT0_DR
DIO_0_0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
DIO_0_0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
DIO_0_0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
DIO_0_0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
DIO_0_0__INTR EQU CYREG_GPIO_PRT0_INTR
DIO_0_0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
DIO_0_0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
DIO_0_0__MASK EQU 0x01
DIO_0_0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
DIO_0_0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
DIO_0_0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
DIO_0_0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
DIO_0_0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
DIO_0_0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
DIO_0_0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
DIO_0_0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
DIO_0_0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
DIO_0_0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
DIO_0_0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
DIO_0_0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
DIO_0_0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
DIO_0_0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
DIO_0_0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
DIO_0_0__PC EQU CYREG_GPIO_PRT0_PC
DIO_0_0__PC2 EQU CYREG_GPIO_PRT0_PC2
DIO_0_0__PORT EQU 0
DIO_0_0__PS EQU CYREG_GPIO_PRT0_PS
DIO_0_0__SHIFT EQU 0

; DIO_0_3
DIO_0_3__0__DR EQU CYREG_GPIO_PRT0_DR
DIO_0_3__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
DIO_0_3__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
DIO_0_3__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
DIO_0_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
DIO_0_3__0__HSIOM_MASK EQU 0x0000F000
DIO_0_3__0__HSIOM_SHIFT EQU 12
DIO_0_3__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
DIO_0_3__0__INTR EQU CYREG_GPIO_PRT0_INTR
DIO_0_3__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
DIO_0_3__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
DIO_0_3__0__MASK EQU 0x08
DIO_0_3__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
DIO_0_3__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
DIO_0_3__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
DIO_0_3__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
DIO_0_3__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
DIO_0_3__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
DIO_0_3__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
DIO_0_3__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
DIO_0_3__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
DIO_0_3__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
DIO_0_3__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
DIO_0_3__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
DIO_0_3__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
DIO_0_3__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
DIO_0_3__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
DIO_0_3__0__PC EQU CYREG_GPIO_PRT0_PC
DIO_0_3__0__PC2 EQU CYREG_GPIO_PRT0_PC2
DIO_0_3__0__PORT EQU 0
DIO_0_3__0__PS EQU CYREG_GPIO_PRT0_PS
DIO_0_3__0__SHIFT EQU 3
DIO_0_3__DR EQU CYREG_GPIO_PRT0_DR
DIO_0_3__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
DIO_0_3__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
DIO_0_3__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
DIO_0_3__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
DIO_0_3__INTR EQU CYREG_GPIO_PRT0_INTR
DIO_0_3__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
DIO_0_3__INTSTAT EQU CYREG_GPIO_PRT0_INTR
DIO_0_3__MASK EQU 0x08
DIO_0_3__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
DIO_0_3__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
DIO_0_3__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
DIO_0_3__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
DIO_0_3__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
DIO_0_3__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
DIO_0_3__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
DIO_0_3__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
DIO_0_3__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
DIO_0_3__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
DIO_0_3__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
DIO_0_3__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
DIO_0_3__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
DIO_0_3__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
DIO_0_3__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
DIO_0_3__PC EQU CYREG_GPIO_PRT0_PC
DIO_0_3__PC2 EQU CYREG_GPIO_PRT0_PC2
DIO_0_3__PORT EQU 0
DIO_0_3__PS EQU CYREG_GPIO_PRT0_PS
DIO_0_3__SHIFT EQU 3

; isr_WDT
isr_WDT__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_WDT__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_WDT__INTC_MASK EQU 0x80
isr_WDT__INTC_NUMBER EQU 7
isr_WDT__INTC_PRIOR_MASK EQU 0xC0000000
isr_WDT__INTC_PRIOR_NUM EQU 3
isr_WDT__INTC_PRIOR_REG EQU CYREG_CM0_IPR1
isr_WDT__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_WDT__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; LED_Alarm
LED_Alarm__0__DR EQU CYREG_GPIO_PRT6_DR
LED_Alarm__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
LED_Alarm__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
LED_Alarm__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
LED_Alarm__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
LED_Alarm__0__HSIOM_MASK EQU 0x00F00000
LED_Alarm__0__HSIOM_SHIFT EQU 20
LED_Alarm__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
LED_Alarm__0__INTR EQU CYREG_GPIO_PRT6_INTR
LED_Alarm__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
LED_Alarm__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
LED_Alarm__0__MASK EQU 0x20
LED_Alarm__0__PC EQU CYREG_GPIO_PRT6_PC
LED_Alarm__0__PC2 EQU CYREG_GPIO_PRT6_PC2
LED_Alarm__0__PORT EQU 6
LED_Alarm__0__PS EQU CYREG_GPIO_PRT6_PS
LED_Alarm__0__SHIFT EQU 5
LED_Alarm__DR EQU CYREG_GPIO_PRT6_DR
LED_Alarm__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
LED_Alarm__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
LED_Alarm__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
LED_Alarm__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
LED_Alarm__INTR EQU CYREG_GPIO_PRT6_INTR
LED_Alarm__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
LED_Alarm__INTSTAT EQU CYREG_GPIO_PRT6_INTR
LED_Alarm__MASK EQU 0x20
LED_Alarm__PC EQU CYREG_GPIO_PRT6_PC
LED_Alarm__PC2 EQU CYREG_GPIO_PRT6_PC2
LED_Alarm__PORT EQU 6
LED_Alarm__PS EQU CYREG_GPIO_PRT6_PS
LED_Alarm__SHIFT EQU 5

; LED_WdtIsr
LED_WdtIsr__0__DR EQU CYREG_GPIO_PRT0_DR
LED_WdtIsr__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED_WdtIsr__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED_WdtIsr__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED_WdtIsr__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED_WdtIsr__0__HSIOM_MASK EQU 0x0F000000
LED_WdtIsr__0__HSIOM_SHIFT EQU 24
LED_WdtIsr__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED_WdtIsr__0__INTR EQU CYREG_GPIO_PRT0_INTR
LED_WdtIsr__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED_WdtIsr__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED_WdtIsr__0__MASK EQU 0x40
LED_WdtIsr__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_WdtIsr__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_WdtIsr__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_WdtIsr__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_WdtIsr__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_WdtIsr__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_WdtIsr__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_WdtIsr__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_WdtIsr__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_WdtIsr__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_WdtIsr__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_WdtIsr__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_WdtIsr__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_WdtIsr__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_WdtIsr__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_WdtIsr__0__PC EQU CYREG_GPIO_PRT0_PC
LED_WdtIsr__0__PC2 EQU CYREG_GPIO_PRT0_PC2
LED_WdtIsr__0__PORT EQU 0
LED_WdtIsr__0__PS EQU CYREG_GPIO_PRT0_PS
LED_WdtIsr__0__SHIFT EQU 6
LED_WdtIsr__DR EQU CYREG_GPIO_PRT0_DR
LED_WdtIsr__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED_WdtIsr__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED_WdtIsr__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED_WdtIsr__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED_WdtIsr__INTR EQU CYREG_GPIO_PRT0_INTR
LED_WdtIsr__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED_WdtIsr__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED_WdtIsr__MASK EQU 0x40
LED_WdtIsr__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_WdtIsr__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_WdtIsr__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_WdtIsr__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_WdtIsr__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_WdtIsr__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_WdtIsr__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_WdtIsr__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_WdtIsr__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_WdtIsr__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_WdtIsr__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_WdtIsr__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_WdtIsr__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_WdtIsr__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_WdtIsr__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_WdtIsr__PC EQU CYREG_GPIO_PRT0_PC
LED_WdtIsr__PC2 EQU CYREG_GPIO_PRT0_PC2
LED_WdtIsr__PORT EQU 0
LED_WdtIsr__PS EQU CYREG_GPIO_PRT0_PS
LED_WdtIsr__SHIFT EQU 6

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 24
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x112D11A1
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 24
CYDEV_CHIP_MEMBER_4AA EQU 23
CYDEV_CHIP_MEMBER_4AB EQU 28
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4D EQU 18
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 25
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 22
CYDEV_CHIP_MEMBER_4I EQU 30
CYDEV_CHIP_MEMBER_4J EQU 19
CYDEV_CHIP_MEMBER_4K EQU 20
CYDEV_CHIP_MEMBER_4L EQU 29
CYDEV_CHIP_MEMBER_4M EQU 27
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 26
CYDEV_CHIP_MEMBER_4Q EQU 15
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 21
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 16
CYDEV_CHIP_MEMBER_4Z EQU 17
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 31
CYDEV_CHIP_MEMBER_FM3 EQU 35
CYDEV_CHIP_MEMBER_FM4 EQU 36
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 32
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 33
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 34
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4M
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4M_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 1
CYDEV_INTR_NUMBER_DMA EQU 13
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_m0s8can_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
