$date
  Wed May 04 10:07:49 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module rom_tb $end
$var reg 1 ! finished $end
$var reg 1 " clk $end
$var reg 16 # rom_addr[15:0] $end
$var reg 15 $ rom_out[14:0] $end
$scope module m_rom $end
$var reg 1 % clk $end
$var reg 16 & endereco[15:0] $end
$var reg 15 ' dado[14:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
b0000000000000001 #
bUUUUUUUUUUUUUUU $
0%
b0000000000000001 &
bUUUUUUUUUUUUUUU '
#50000000
1"
b000000000000010 $
1%
b000000000000010 '
#100000000
0"
0%
#150000000
1"
1%
#200000000
0"
b0000000000000010 #
0%
b0000000000000010 &
#250000000
1"
b000000000000100 $
1%
b000000000000100 '
#300000000
0"
0%
#350000000
1"
1%
#400000000
0"
b0000000000000011 #
0%
b0000000000000011 &
#450000000
1"
b000000000001000 $
1%
b000000000001000 '
#500000000
0"
0%
#550000000
1"
1%
#600000000
0"
b0000000000000100 #
0%
b0000000000000100 &
#650000000
1"
b000000000010000 $
1%
b000000000010000 '
#700000000
0"
0%
#750000000
1"
1%
#800000000
0"
b0000000000000101 #
0%
b0000000000000101 &
#850000000
1"
b000000000100000 $
1%
b000000000100000 '
#900000000
0"
0%
#950000000
1"
1%
#1000000000
0"
b0000000000000110 #
0%
b0000000000000110 &
#1050000000
1"
b000000001000000 $
1%
b000000001000000 '
#1100000000
0"
0%
#1150000000
1"
1%
#1200000000
0"
b0000000000000111 #
0%
b0000000000000111 &
#1250000000
1"
b000000010000000 $
1%
b000000010000000 '
#1300000000
0"
0%
#1350000000
1"
1%
#1400000000
1!
0"
b0000000000001000 #
0%
b0000000000001000 &
#1450000000
1"
b000000100000000 $
1%
b000000100000000 '
#1500000000
#1600000000
