; theda.in
;
; Theda can not define THERMAL pads as a single entity.
; Convert_complex_power will make a thermal with the out diameter
; of the geom extens and the inner diam of the drill hole.
; Default is Y -- need to set to N is not wanted.
.CONVERTCOMPLEXPOWER y
;
; Layer types
;	"UNKNOWN GRAPHIC",
;	"SIGNAL TOP",		// component layer
;	"SIGNAL BOTTOM",	// solder layer
;	"SIGNAL INNER",	        // inner layer - number is from stackup
;	"SIGNAL ALL",		// all layer 
;	"DIELECTRIC",		// dielectric layer
;	"PAD TOP",		// pad top layer
;	"PAD BOTTOM",		
;	"PAD INNER",		
;	"PAD ALL",		
;	"PAD THERMAL",		
;	"PASTE TOP",
;	"PASTE BOTTOM",
;	"SOLDERMASK TOP",
;	"SOLDERMASK BOTTOM",
;	"SILKSCREEN TOP",
;	"SILKSCREEN BOTTOM",
;	"POWER NEGATIVE",	// power layer
;	"POWER POSITIVE",	// power				
;	"SPLIT PLANE",		// split plane					
;	"GENERIC SIGNAL",	// generic signal, only for use if nothing is known exect it is a signal layer
;	"SOLDERMASK ALL",
;	"PASTEMASK ALL",
;	"REDLINE",
;
.LAYERATTR	SIGNALS_SS:PAD			"PAD BOTTOM"
.LAYERATTR	SIGNALS_PS:PAD			"PAD TOP"
.LAYERATTR	SIGNALS_CS:PAD			"PAD TOP"
.LAYERATTR	SIGNALS_CS:TRACE		"PAD TOP"
.LAYERATTR	SIGNALS_CS:PAD|COMP_SIDE	"PAD TOP"
.LAYERATTR	SIGNALS_CS:PAD|SOLD_SIDE	"PAD BOTTOM"
.LAYERATTR	SIGNALS_BOTH:PAD      		"PAD OUTER"
.LAYERATTR	ALL_OUTER:PAD			"PAD OUTER"
.LAYERATTR 	ALL_INNER:PAD			"PAD INNER"
.LAYERATTR	ALL_PWR_GND:CLEAR_PAD		"PAD THERMAL"
.LAYERATTR	SOLDER_SIDE:PAD			"PAD BOTTOM"
.LAYERATTR	COMPONENT_SIDE:PAD|COMP_SIDE	"PAD TOP"
.LAYERATTR	COMPONENT_SIDE:PAD		"PAD TOP"
.LAYERATTR	SOLDER_SIDE:PAD|SOLD_SIDE	"PAD BOTTOM"
.LAYERATTR	SOLDER_SIDE:PAD	    		"PAD BOTTOM"
.LAYERATTR	ALL_SIGNAL:PAD			"PAD ALL"
.LAYERATTR	ALL:PAD				"PAD ALL"
;
.LAYERATTR	SOLDER_SIDE			"SIGNAL BOTTOM"
.LAYERATTR	COMPONENT_SIDE			"SIGNAL TOP"
.LAYERATTR	SIGNALS_CS			"SIGNAL TOP"
.LAYERATTR	SIGNALS_SS			"SIGNAL BOTTOM"
.LAYERATTR	SIGNALS_BOTH			"SIGNAL OUTER"
;
.LAYERATTR	SIGNALS_CS|COMP_SIDE		"SIGNAL TOP"
.LAYERATTR	SIGNALS_CS|SOLD_SIDE		"SIGNAL BOTTOM"
;
;
.LAYERATTR 	ALL_INNER			"PAD INNER"
.LAYERATTR	ALL_PWR_GND			"PAD INNER"
.LAYERATTR	ALL_SIG_PWRGND			"PAD INNER"
.LAYERATTR	ALL_OUTER			"PAD OUTER"
.LAYERATTR	ALL_SIGNAL			"SIGNAL ALL"
.LAYERATTR	ALL				"SIGNAL ALL"
;
.LAYERATTR	SOLDER_PASTE_CS			"PASTE TOP"
.LAYERATTR	SOLDER_PASTE_CS			"PASTE TOP"
.LAYERATTR	SOLDER_PASTE_SS:PAD		"PASTE BOTTOM"
.LAYERATTR	SOLDER_PASTE_SS:PAD		"PASTE BOTTOM"
.LAYERATTR	SOLDER_PASTE_BOTH	      	"PASTE ALL"
.LAYERATTR	SOLDER_PASTE_BOTH:PAD	       	"PASTE ALL"

;
; Theda has a layer PS - placement, which adapts to which layer
; the entity is placed on _CS or _SS. This happens automatically
; in CAMCAD. Therefor you can rename the layer ??_PS to ??_CS
.LAYERRENAME    ASSEMBLY_DRAWING_PS     ASSEMBLY_DRAWING_CS
.LAYERRENAME    SIGNALS_PS              SIGNALS_CS
.LAYERRENAME    GRAPHITE_PS             GRAPHITE_CS
.LAYERRENAME    SOLDER_RESIST_PS        SOLDER_RESIST_CS
.LAYERRENAME    DOC_PS                  DOC_CS
.LAYERRENAME    ASSEMBLY_SPACE_PS       ASSEMBLY_SPACE_CS
.LAYERRENAME    SILK_SCREEN_PS          SILK_SCREEN_CS
;
;.LAYERATTR      ASSEMBLY_DRAWING_CS 
;.LAYERATTR      ASSEMBLY_DRAWING_SS
;.LAYERATTR      ASSEMBLY_SPACE_CS 
;.LAYERATTR      ASSEMBLY_SPACE_SS 
;
.LAYERATTR      SILK_SCREEN_CS          "SILKSCREEN TOP"  
.LAYERATTR	ASSEMBLY_DRAWING_CS     "SILKSCREEN TOP"
.LAYERATTR      SILK_SCREEN_SS          "SILKSCREEN BOTTOM"
.LAYERATTR      ADHESIVE_MASK_CS        "PASTE TOP"
.LAYERATTR      ADHESIVE_MASK_SS        "PASTE BOTTOM"
.LAYERATTR      SOLDER_RESIST_PS        "SOLDERMASK TOP"
.LAYERATTR      SOLDER_RESIST_CS        "SOLDERMASK TOP"
.LAYERATTR      SOLDER_RESIST_SS        "SOLDERMASK BOTTOM"
.LAYERATTR      SOLDER_RESIST_CS:PAD    "SOLDERMASK TOP"
.LAYERATTR      SOLDER_RESIST_SS:PAD    "SOLDERMASK BOTTOM"
.LAYERATTR      SOLDER_PASTE_CS:PAD     "PASTE TOP"
.LAYERATTR      SOLDER_PASTE_SS:PAD     "PASTE BOTTOM";
.LAYERATTR      SOLDER_RESIST_BOTH:PAD  "SOLDERMASK ALL";
.LAYERATTR      SOLDER_RESIST_BOTH      "SOLDERMASK ALL";
;
.MIRRORLAYER	SIGNALS_CS:PAD		SIGNALS_SS:PAD
.MIRRORLAYER	SIGNALS_CS:TRACE	SIGNALS_SS:TRACE
.MIRRORLAYER    COMPONENT_SIDE          SOLDER_SIDE
.MIRRORLAYER    SOLDER_RESIST_CS        SOLDER_RESIST_SS
.MIRRORLAYER    SOLDER_RESIST_CS:PAD    SOLDER_RESIST_SS:PAD
.MIRRORLAYER    SOLDER_PASTE_CS        	SOLDER_PASTE_SS
.MIRRORLAYER    SOLDER_PASTE_CS:PAD    	SOLDER_PASTE_SS:PAD
.MIRRORLAYER    ASSEMBLY_DRAWING_SS     ASSEMBLY_DRAWING_CS
.MIRRORLAYER    SILK_SCREEN_CS          SILK_SCREEN_SS
.MIRRORLAYER    DOC_CS                  DOC_SS
.MIRRORLAYER    GRAPHITE_SS             GRAPHITE_CS
.MIRRORLAYER    SOLDER_RESIST_STRIP_CS  SOLDER_RESIST_STRIP_SS
.MIRRORLAYER	SIGNALS_CS		SIGNALS_SS
.MIRRORLAYER	COMPONENT_SIDE_CS	SOLDER_SIDE_SS
;
; PS = placement side, BS is bottom side
.MIRRORLAYER    ASSEMBLY_DRAWING_PS     ASSEMBLY_DRAWING_BS
.MIRRORLAYER    SILK_SCREEN_PS          SILK_SCREEN_BS
;
;
; This is the LAYER in the OUTLINE section marked the primary BOARDOUTLINE
; The first parameter is the section and the second is the layer
.BOARDOUTLINE	OUTLINES	ALL
.BOARDOUTLINE	KEEPINS		ALL_SIGNAL
;
; This is the primary component outline
.COMPOUTLINE	SILK_SCREEN_PS
.COMPOUTLINE	SILK_SCREEN_CS
.COMPOUTLINE	SILK_SCREEN_SS
.COMPOUTLINE	ASSEMBLY_DRAWING_PS
.COMPOUTLINE	ASSEMBLY_DRAWING_CS
.COMPOUTLINE	ASSEMBLY_DRAWING_SS
;
;---------------------------------------------------------------------------
;SMD Rules
; 
;This section allows the user to select the rules for identifing a component
;as SMD for the keyword "technology" in the component section of the CCM file.  
;
;Rule #   Description
;
;     0   The input database must have the component flaged as SMD. 
;
;     1   If all pins of a component are SMD then the component is SMD.
;
;     2   If the majority of the pins of a component are SMD then the 
;         component is SMD.
;
;     3   If at least one pin is SMD then the component is SMD.
;
.ComponentSMDrule   1
;
;
.SMDTYPE	SURFACE_1
.SMDTYPE	SMD
.SMDTYPE	ODD_SMD
;
.IGNORE_PADSTACK_LAYER		DOCUMENTATION_1
.IGNORE_PADSTACK_LAYER		DOCUMENTATION_2
.IGNORE_PADSTACK_LAYER		DOCUMENTATION_3
.IGNORE_PADSTACK_LAYER		DOCUMENTATION_4
.IGNORE_PADSTACK_LAYER		DOCUMENTATION_5
.IGNORE_PADSTACK_LAYER		DOCUMENTATION_6
.IGNORE_PADSTACK_LAYER		DOCUMENTATION_7
.IGNORE_PADSTACK_LAYER		DOCUMENTATION_8
.IGNORE_PADSTACK_LAYER		DOCUMENTATION_9
.IGNORE_PADSTACK_LAYER		DOCUMENTATION_10
.IGNORE_PADSTACK_LAYER		DOCUMENTATION_11
.IGNORE_PADSTACK_LAYER		GRAPHITE_CS
.IGNORE_PADSTACK_LAYER		GRAPHITE_SS
.IGNORE_PADSTACK_LAYER		DOC_CS
.IGNORE_PADSTACK_LAYER		DOC_SS
.IGNORE_PADSTACK_LAYER		DOC_BOTH
.IGNORE_PADSTACK_LAYER		ASSEMBLY_DRAWING_SS
.IGNORE_PADSTACK_LAYER		ASSEMBLY_DRAWING_CS
.IGNORE_PADSTACK_LAYER		SILK_SCREEN_CS
.IGNORE_PADSTACK_LAYER		SILK_SCREEN_SS
;
;
.IGNORE_PADSTACK_SYMBOL_TYPE	DRAWING_1
.IGNORE_PADSTACK_SYMBOL_TYPE	DRAWING_2
.IGNORE_PADSTACK_SYMBOL_TYPE	DRAWING_3
.IGNORE_PADSTACK_SYMBOL_TYPE	DRAWING_4
.IGNORE_PADSTACK_SYMBOL_TYPE	DRAWING_5
.IGNORE_PADSTACK_SYMBOL_TYPE	DRAWING_6
.IGNORE_PADSTACK_SYMBOL_TYPE	DRILL_SYMBOL
.IGNORE_PADSTACK_SYMBOL_TYPE	TRACE_VIA_RESTRICTION
.IGNORE_PADSTACK_SYMBOL_TYPE	OBSTACLE_TRACE_VIA
; Ignores ATE_PROBE := YES
.IGNORE_PADSTACK_SYMBOL_TYPE	ATE_PROBE
; Ignores DIAGNOSTIC_PROBE := YES
;.IGNORE_PADSTACK_SYMBOL_TYPE	DIAGNOSTIC_PROBE
; Ignores BAREBOARD_PROBE := YES
;.IGNORE_PADSTACK_SYMBOL_TYPE	BAREBOARD_PROBE
;
.IGNORE_PADSTACK_SYMBOL_TYPE	ADAPTER_DRILL
.IGNORE_PADSTACK_SYMBOL_TYPE	ADAPTER_DRILL_SYMBOL
.IGNORE_PADSTACK_SYMBOL_TYPE	RELIEF_PAD
.IGNORE_PADSTACK_SYMBOL_TYPE	CLEAR_PAD
;
; This maps CAD attributes to internal attributes
.ATTRIBMAP      assembly_name	REFNAME 				 	
.ATTRIBMAP	Tolerance	TOLERANCE
.ATTRIBMAP	Tolerance_neg	-TOL
.ATTRIBMAP	Tolerance_plus	+TOL
.ATTRIBMAP	Toleranz	TOLERANCE
;
.FIDUCIALPART      FUD*
.FIDUCIALPART      cp_bs
;.FIDUCIALTOPPART   FUD*
;.FIDUCIALBOTPART   FUD*
.FIDUCIALTOPPART   FID1_PLACE
.FIDUCIALBOTPART   FID2_PLACE
;
; If the PIN_IDS is PHYSICAL, a copy of the Package is used.
.USE_PIN_IDS_PHYSICAL	y
;			  
; Layers are build from the LAYERNAME:SYMBOLTYPE|SIDE
; Ignore command will not add the SYMBOLTYPE
.IGNORE_LAYER_SYMBOLTYPE	y
;
