<div id="pf2e8" class="pf w0 h0" data-page-no="2e8"><div class="pc pc2e8 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg2e8.png"/><div class="t m0 x9 h1b y502 ff1 fsc fc0 sc0 ls0 ws0">39.3.4.1<span class="_ _b"> </span>8-bit, 9-bit and 10-bit data modes</div><div class="t m0 x9 hf y503 ff3 fs5 fc0 sc0 ls0 ws0">The UART system, transmitter and receiver, can be configured to operate in 9-bit data</div><div class="t m0 x9 hf y504 ff3 fs5 fc0 sc0 ls0 ws0">mode by setting the UART_C1[M] or 10-bit data mode by setting UART_C4[M10]. In 9-</div><div class="t m0 x9 hf y505 ff3 fs5 fc0 sc0 ls0 ws0">bit mode, there is a ninth data bit to the left of the msb of the UART data register, in 10-</div><div class="t m0 x9 hf y629 ff3 fs5 fc0 sc0 ls0 ws0">bit mode there is a tenth data bit. For the transmit data buffer, these bits are stored in T8</div><div class="t m0 x9 hf y62a ff3 fs5 fc0 sc0 ls0 ws0">and T9 in UART_C3. For the receiver, these bits are held in UART_C3[R8] and</div><div class="t m0 x9 hf yabd ff3 fs5 fc0 sc0 ls0">UART_C3[R9].</div><div class="t m0 x9 hf y675 ff3 fs5 fc0 sc0 ls0 ws0">For coherent writes to the transmit data buffer, write to UART_C3[T8] and</div><div class="t m0 x9 hf y676 ff3 fs5 fc0 sc0 ls0 ws0">UART_C3[T9] before writing to UART_D.</div><div class="t m0 x9 hf y243e ff3 fs5 fc0 sc0 ls0 ws0">If the bit values to be transmitted as the ninth and tenth bit of a new character are the</div><div class="t m0 x9 hf y14e3 ff3 fs5 fc0 sc0 ls0 ws0">same as for the previous character, it is not necessary to write to T8 and T9 again. When</div><div class="t m0 x9 hf y14e4 ff3 fs5 fc0 sc0 ls0 ws0">data is transferred from the transmit data buffer to the transmit shifter, the value in T8</div><div class="t m0 x9 hf y14e5 ff3 fs5 fc0 sc0 ls0 ws0">and T9 is copied at the same time data is transferred from UART_D to the shifter.</div><div class="t m0 x9 hf y1e47 ff3 fs5 fc0 sc0 ls0 ws0">The 9-bit data mode is typically used with parity to allow eight bits of data plus the parity</div><div class="t m0 x9 hf y1e48 ff3 fs5 fc0 sc0 ls0 ws0">in the ninth bit, or it is used with address-mark wakeup so the ninth data bit can serve as</div><div class="t m0 x9 hf y1e49 ff3 fs5 fc0 sc0 ls0 ws0">the wakeup bit. The 10-bit data mode is typically used with parity and address-mark</div><div class="t m0 x9 hf y1e4a ff3 fs5 fc0 sc0 ls0 ws0">wakeup so the ninth data bit can serve as the wakeup bit and the tenth bit as the parity bit.</div><div class="t m0 x9 hf y1e4b ff3 fs5 fc0 sc0 ls0 ws0">In custom protocols, the ninth and/or tenth bits can also serve as software-controlled</div><div class="t m0 x9 hf y2044 ff3 fs5 fc0 sc0 ls0">markers.</div><div class="t m0 x9 h1b y41dd ff1 fsc fc0 sc0 ls0 ws0">39.3.4.2<span class="_ _b"> </span>Loop mode</div><div class="t m0 x9 hf y2f49 ff3 fs5 fc0 sc0 ls0 ws0">When UART_C1[LOOPS] is set, the UART_C1[RSRC] bit in the same register chooses</div><div class="t m0 x9 hf y2f4a ff3 fs5 fc0 sc0 ls0 ws0">between loop mode (UART_C1[RSRC] = 0) or single-wire mode (UART_C1[RSRC] =</div><div class="t m0 x9 hf y2f4b ff3 fs5 fc0 sc0 ls0 ws0">1). Loop mode is sometimes used to check software, independent of connections in the</div><div class="t m0 x9 hf y279d ff3 fs5 fc0 sc0 ls0 ws0">external system, to help isolate system problems. In this mode, the transmitter output is</div><div class="t m0 x9 hf y662 ff3 fs5 fc0 sc0 ls0 ws0">internally connected to the receiver input and the UART_RX pin is not used by the</div><div class="t m0 x9 hf y663 ff3 fs5 fc0 sc0 ls0">UART.</div><div class="t m0 x9 h1b y41de ff1 fsc fc0 sc0 ls0 ws0">39.3.4.3<span class="_ _b"> </span>Single-wire operation</div><div class="t m0 x9 hf y41df ff3 fs5 fc0 sc0 ls0 ws0">When UART_C1[LOOPS] is set, the RSRC bit in the same register chooses between</div><div class="t m0 x9 hf y41e0 ff3 fs5 fc0 sc0 ls0 ws0">loop mode (UART_C1[RSRC] = 0) or single-wire mode (UART_C1[RSRC] = 1).</div><div class="t m0 x9 hf y41e1 ff3 fs5 fc0 sc0 ls0 ws0">Single-wire mode implements a half-duplex serial connection. The receiver is internally</div><div class="t m0 x9 hf y41e2 ff3 fs5 fc0 sc0 ls0 ws0">connected to the transmitter output and to the UART_TX pin (the UART_RX pin is not</div><div class="t m0 x9 hf y41e3 ff3 fs5 fc0 sc0 ls0">used).</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Functional description</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">744<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
