# Note: auto-generated file (changes will be lost on update)
Caption; Logic 0
Description; logic 0 verilog device
Schematic entry; ``logic_0``
Netlist entry; ``S``
Type; Component
Bitmap file; logic_0
Properties; 1
Category; digital components