Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Jan 30 10:51:44 2026
| Host         : E10-E21C6500 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  268         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (112)
6. checking no_output_delay (92)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (112)
--------------------------------
 There are 112 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (92)
--------------------------------
 There are 92 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.155       -9.273                     96                 4961        0.101        0.000                      0                 4961        3.750        0.000                       0                  2222  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.155       -9.273                     96                 4961        0.101        0.000                      0                 4961        3.750        0.000                       0                  2222  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :           96  Failing Endpoints,  Worst Slack       -0.155ns,  Total Violation       -9.273ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.155ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.671ns  (logic 5.382ns (62.066%)  route 3.289ns (37.934%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_clk
    SLICE_X36Y22         FDRE                                         r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_CS_fsm_reg[4]/Q
                         net (fo=11, routed)          0.874     2.365    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product_i_50__0_0[3]
    SLICE_X34Y22         LUT4 (Prop_lut4_I0_O)        0.146     2.511 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product_i_67__0/O
                         net (fo=64, routed)          1.110     3.621    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product_i_67__0_n_2
    SLICE_X30Y23         LUT6 (Prop_lut6_I1_O)        0.328     3.949 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_i_28__0/O
                         net (fo=1, routed)           0.656     4.605    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_i_28__0_n_2
    SLICE_X31Y23         LUT3 (Prop_lut3_I2_O)        0.152     4.757 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_i_11/O
                         net (fo=1, routed)           0.648     5.404    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/grp_fu_395_p0[6]
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[0])
                                                      4.238     9.642 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0/PCOUT[0]
                         net (fo=1, routed)           0.002     9.644    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_n_155
    DSP48_X2Y9           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/ap_clk
    DSP48_X2Y9           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -9.644    
  -------------------------------------------------------------------
                         slack                                 -0.155    

Slack (VIOLATED) :        -0.155ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.671ns  (logic 5.382ns (62.066%)  route 3.289ns (37.934%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_clk
    SLICE_X36Y22         FDRE                                         r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_CS_fsm_reg[4]/Q
                         net (fo=11, routed)          0.874     2.365    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product_i_50__0_0[3]
    SLICE_X34Y22         LUT4 (Prop_lut4_I0_O)        0.146     2.511 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product_i_67__0/O
                         net (fo=64, routed)          1.110     3.621    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product_i_67__0_n_2
    SLICE_X30Y23         LUT6 (Prop_lut6_I1_O)        0.328     3.949 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_i_28__0/O
                         net (fo=1, routed)           0.656     4.605    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_i_28__0_n_2
    SLICE_X31Y23         LUT3 (Prop_lut3_I2_O)        0.152     4.757 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_i_11/O
                         net (fo=1, routed)           0.648     5.404    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/grp_fu_395_p0[6]
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[10])
                                                      4.238     9.642 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0/PCOUT[10]
                         net (fo=1, routed)           0.002     9.644    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_n_145
    DSP48_X2Y9           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/ap_clk
    DSP48_X2Y9           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -9.644    
  -------------------------------------------------------------------
                         slack                                 -0.155    

Slack (VIOLATED) :        -0.155ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.671ns  (logic 5.382ns (62.066%)  route 3.289ns (37.934%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_clk
    SLICE_X36Y22         FDRE                                         r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_CS_fsm_reg[4]/Q
                         net (fo=11, routed)          0.874     2.365    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product_i_50__0_0[3]
    SLICE_X34Y22         LUT4 (Prop_lut4_I0_O)        0.146     2.511 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product_i_67__0/O
                         net (fo=64, routed)          1.110     3.621    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product_i_67__0_n_2
    SLICE_X30Y23         LUT6 (Prop_lut6_I1_O)        0.328     3.949 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_i_28__0/O
                         net (fo=1, routed)           0.656     4.605    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_i_28__0_n_2
    SLICE_X31Y23         LUT3 (Prop_lut3_I2_O)        0.152     4.757 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_i_11/O
                         net (fo=1, routed)           0.648     5.404    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/grp_fu_395_p0[6]
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[11])
                                                      4.238     9.642 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0/PCOUT[11]
                         net (fo=1, routed)           0.002     9.644    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_n_144
    DSP48_X2Y9           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/ap_clk
    DSP48_X2Y9           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -9.644    
  -------------------------------------------------------------------
                         slack                                 -0.155    

Slack (VIOLATED) :        -0.155ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.671ns  (logic 5.382ns (62.066%)  route 3.289ns (37.934%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_clk
    SLICE_X36Y22         FDRE                                         r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_CS_fsm_reg[4]/Q
                         net (fo=11, routed)          0.874     2.365    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product_i_50__0_0[3]
    SLICE_X34Y22         LUT4 (Prop_lut4_I0_O)        0.146     2.511 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product_i_67__0/O
                         net (fo=64, routed)          1.110     3.621    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product_i_67__0_n_2
    SLICE_X30Y23         LUT6 (Prop_lut6_I1_O)        0.328     3.949 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_i_28__0/O
                         net (fo=1, routed)           0.656     4.605    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_i_28__0_n_2
    SLICE_X31Y23         LUT3 (Prop_lut3_I2_O)        0.152     4.757 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_i_11/O
                         net (fo=1, routed)           0.648     5.404    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/grp_fu_395_p0[6]
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[12])
                                                      4.238     9.642 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0/PCOUT[12]
                         net (fo=1, routed)           0.002     9.644    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_n_143
    DSP48_X2Y9           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/ap_clk
    DSP48_X2Y9           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -9.644    
  -------------------------------------------------------------------
                         slack                                 -0.155    

Slack (VIOLATED) :        -0.155ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.671ns  (logic 5.382ns (62.066%)  route 3.289ns (37.934%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_clk
    SLICE_X36Y22         FDRE                                         r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_CS_fsm_reg[4]/Q
                         net (fo=11, routed)          0.874     2.365    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product_i_50__0_0[3]
    SLICE_X34Y22         LUT4 (Prop_lut4_I0_O)        0.146     2.511 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product_i_67__0/O
                         net (fo=64, routed)          1.110     3.621    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product_i_67__0_n_2
    SLICE_X30Y23         LUT6 (Prop_lut6_I1_O)        0.328     3.949 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_i_28__0/O
                         net (fo=1, routed)           0.656     4.605    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_i_28__0_n_2
    SLICE_X31Y23         LUT3 (Prop_lut3_I2_O)        0.152     4.757 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_i_11/O
                         net (fo=1, routed)           0.648     5.404    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/grp_fu_395_p0[6]
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[13])
                                                      4.238     9.642 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0/PCOUT[13]
                         net (fo=1, routed)           0.002     9.644    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_n_142
    DSP48_X2Y9           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/ap_clk
    DSP48_X2Y9           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -9.644    
  -------------------------------------------------------------------
                         slack                                 -0.155    

Slack (VIOLATED) :        -0.155ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.671ns  (logic 5.382ns (62.066%)  route 3.289ns (37.934%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_clk
    SLICE_X36Y22         FDRE                                         r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_CS_fsm_reg[4]/Q
                         net (fo=11, routed)          0.874     2.365    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product_i_50__0_0[3]
    SLICE_X34Y22         LUT4 (Prop_lut4_I0_O)        0.146     2.511 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product_i_67__0/O
                         net (fo=64, routed)          1.110     3.621    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product_i_67__0_n_2
    SLICE_X30Y23         LUT6 (Prop_lut6_I1_O)        0.328     3.949 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_i_28__0/O
                         net (fo=1, routed)           0.656     4.605    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_i_28__0_n_2
    SLICE_X31Y23         LUT3 (Prop_lut3_I2_O)        0.152     4.757 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_i_11/O
                         net (fo=1, routed)           0.648     5.404    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/grp_fu_395_p0[6]
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[14])
                                                      4.238     9.642 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0/PCOUT[14]
                         net (fo=1, routed)           0.002     9.644    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_n_141
    DSP48_X2Y9           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/ap_clk
    DSP48_X2Y9           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -9.644    
  -------------------------------------------------------------------
                         slack                                 -0.155    

Slack (VIOLATED) :        -0.155ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.671ns  (logic 5.382ns (62.066%)  route 3.289ns (37.934%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_clk
    SLICE_X36Y22         FDRE                                         r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_CS_fsm_reg[4]/Q
                         net (fo=11, routed)          0.874     2.365    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product_i_50__0_0[3]
    SLICE_X34Y22         LUT4 (Prop_lut4_I0_O)        0.146     2.511 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product_i_67__0/O
                         net (fo=64, routed)          1.110     3.621    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product_i_67__0_n_2
    SLICE_X30Y23         LUT6 (Prop_lut6_I1_O)        0.328     3.949 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_i_28__0/O
                         net (fo=1, routed)           0.656     4.605    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_i_28__0_n_2
    SLICE_X31Y23         LUT3 (Prop_lut3_I2_O)        0.152     4.757 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_i_11/O
                         net (fo=1, routed)           0.648     5.404    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/grp_fu_395_p0[6]
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[15])
                                                      4.238     9.642 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0/PCOUT[15]
                         net (fo=1, routed)           0.002     9.644    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_n_140
    DSP48_X2Y9           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/ap_clk
    DSP48_X2Y9           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -9.644    
  -------------------------------------------------------------------
                         slack                                 -0.155    

Slack (VIOLATED) :        -0.155ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.671ns  (logic 5.382ns (62.066%)  route 3.289ns (37.934%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_clk
    SLICE_X36Y22         FDRE                                         r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_CS_fsm_reg[4]/Q
                         net (fo=11, routed)          0.874     2.365    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product_i_50__0_0[3]
    SLICE_X34Y22         LUT4 (Prop_lut4_I0_O)        0.146     2.511 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product_i_67__0/O
                         net (fo=64, routed)          1.110     3.621    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product_i_67__0_n_2
    SLICE_X30Y23         LUT6 (Prop_lut6_I1_O)        0.328     3.949 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_i_28__0/O
                         net (fo=1, routed)           0.656     4.605    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_i_28__0_n_2
    SLICE_X31Y23         LUT3 (Prop_lut3_I2_O)        0.152     4.757 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_i_11/O
                         net (fo=1, routed)           0.648     5.404    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/grp_fu_395_p0[6]
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[16])
                                                      4.238     9.642 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0/PCOUT[16]
                         net (fo=1, routed)           0.002     9.644    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_n_139
    DSP48_X2Y9           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/ap_clk
    DSP48_X2Y9           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -9.644    
  -------------------------------------------------------------------
                         slack                                 -0.155    

Slack (VIOLATED) :        -0.155ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.671ns  (logic 5.382ns (62.066%)  route 3.289ns (37.934%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_clk
    SLICE_X36Y22         FDRE                                         r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_CS_fsm_reg[4]/Q
                         net (fo=11, routed)          0.874     2.365    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product_i_50__0_0[3]
    SLICE_X34Y22         LUT4 (Prop_lut4_I0_O)        0.146     2.511 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product_i_67__0/O
                         net (fo=64, routed)          1.110     3.621    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product_i_67__0_n_2
    SLICE_X30Y23         LUT6 (Prop_lut6_I1_O)        0.328     3.949 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_i_28__0/O
                         net (fo=1, routed)           0.656     4.605    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_i_28__0_n_2
    SLICE_X31Y23         LUT3 (Prop_lut3_I2_O)        0.152     4.757 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_i_11/O
                         net (fo=1, routed)           0.648     5.404    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/grp_fu_395_p0[6]
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[17])
                                                      4.238     9.642 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0/PCOUT[17]
                         net (fo=1, routed)           0.002     9.644    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_n_138
    DSP48_X2Y9           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/ap_clk
    DSP48_X2Y9           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -9.644    
  -------------------------------------------------------------------
                         slack                                 -0.155    

Slack (VIOLATED) :        -0.155ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.671ns  (logic 5.382ns (62.066%)  route 3.289ns (37.934%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_clk
    SLICE_X36Y22         FDRE                                         r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_CS_fsm_reg[4]/Q
                         net (fo=11, routed)          0.874     2.365    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product_i_50__0_0[3]
    SLICE_X34Y22         LUT4 (Prop_lut4_I0_O)        0.146     2.511 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product_i_67__0/O
                         net (fo=64, routed)          1.110     3.621    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product_i_67__0_n_2
    SLICE_X30Y23         LUT6 (Prop_lut6_I1_O)        0.328     3.949 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_i_28__0/O
                         net (fo=1, routed)           0.656     4.605    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_i_28__0_n_2
    SLICE_X31Y23         LUT3 (Prop_lut3_I2_O)        0.152     4.757 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_i_11/O
                         net (fo=1, routed)           0.648     5.404    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/grp_fu_395_p0[6]
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[18])
                                                      4.238     9.642 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0/PCOUT[18]
                         net (fo=1, routed)           0.002     9.644    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product__0_n_137
    DSP48_X2Y9           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/ap_clk
    DSP48_X2Y9           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y9           DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -9.644    
  -------------------------------------------------------------------
                         slack                                 -0.155    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.826%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/ap_clk
    SLICE_X37Y19         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p2_reg[2]/Q
                         net (fo=1, routed)           0.056     0.607    bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p2_reg_n_2_[2]
    SLICE_X36Y19         LUT5 (Prop_lut5_I0_O)        0.045     0.652 r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1[2]_i_1/O
                         net (fo=1, routed)           0.000     0.652    bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1[2]_i_1_n_2
    SLICE_X36Y19         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/ap_clk
    SLICE_X36Y19         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y19         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/reg_415_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.017%)  route 0.066ns (31.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/ap_clk
    SLICE_X37Y23         FDRE                                         r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg[1]__0/Q
                         net (fo=3, routed)           0.066     0.617    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10_n_32
    SLICE_X36Y23         FDRE                                         r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/reg_415_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_clk
    SLICE_X36Y23         FDRE                                         r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/reg_415_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y23         FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/reg_415_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.617    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_in_a_V_strb_V_U/data_p1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/in_a_store_strb_U/ram_reg_0_15_0_0__1/SP/I
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.633%)  route 0.132ns (48.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_in_a_V_strb_V_U/ap_clk
    SLICE_X28Y16         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_a_V_strb_V_U/data_p1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_in_a_V_strb_V_U/data_p1_reg[1]/Q
                         net (fo=2, routed)           0.132     0.683    bd_0_i/hls_inst/inst/in_a_store_strb_U/ram_reg_0_15_0_0__1/D
    SLICE_X26Y16         RAMS32                                       r  bd_0_i/hls_inst/inst/in_a_store_strb_U/ram_reg_0_15_0_0__1/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.432     0.432    bd_0_i/hls_inst/inst/in_a_store_strb_U/ram_reg_0_15_0_0__1/WCLK
    SLICE_X26Y16         RAMS32                                       r  bd_0_i/hls_inst/inst/in_a_store_strb_U/ram_reg_0_15_0_0__1/SP/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X26Y16         RAMS32 (Hold_rams32_CLK_I)
                                                      0.124     0.556    bd_0_i/hls_inst/inst/in_a_store_strb_U/ram_reg_0_15_0_0__1/SP
  -------------------------------------------------------------------
                         required time                         -0.556    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/ap_clk
    SLICE_X40Y20         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p2_reg[10]/Q
                         net (fo=1, routed)           0.086     0.637    bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p2_reg_n_2_[10]
    SLICE_X41Y20         LUT5 (Prop_lut5_I0_O)        0.045     0.682 r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1[10]_i_1/O
                         net (fo=1, routed)           0.000     0.682    bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1[10]_i_1_n_2
    SLICE_X41Y20         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/ap_clk
    SLICE_X41Y20         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y20         FDRE (Hold_fdre_C_D)         0.091     0.523    bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_ln39_22_reg_861_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_ln39_22_reg_861_pp0_iter1_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_clk
    SLICE_X36Y31         FDRE                                         r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_ln39_22_reg_861_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_ln39_22_reg_861_reg[26]/Q
                         net (fo=1, routed)           0.059     0.617    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_ln39_22_reg_861[26]
    SLICE_X37Y31         FDRE                                         r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_ln39_22_reg_861_pp0_iter1_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_clk
    SLICE_X37Y31         FDRE                                         r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_ln39_22_reg_861_pp0_iter1_reg_reg[26]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y31         FDRE (Hold_fdre_C_D)         0.023     0.455    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_ln39_22_reg_861_pp0_iter1_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           0.617    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_in_a_V_data_V_U/data_p1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/in_a_store_data_U/ram0_reg/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.089%)  route 0.202ns (58.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_in_a_V_data_V_U/ap_clk
    SLICE_X24Y21         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_a_V_data_V_U/data_p1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y21         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_in_a_V_data_V_U/data_p1_reg[2]/Q
                         net (fo=1, routed)           0.202     0.753    bd_0_i/hls_inst/inst/in_a_store_data_U/Q[2]
    RAMB36_X1Y4          RAMB36E1                                     r  bd_0_i/hls_inst/inst/in_a_store_data_U/ram0_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.432     0.432    bd_0_i/hls_inst/inst/in_a_store_data_U/ap_clk
    RAMB36_X1Y4          RAMB36E1                                     r  bd_0_i/hls_inst/inst/in_a_store_data_U/ram0_reg/CLKARDCLK
                         clock pessimism              0.000     0.432    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     0.587    bd_0_i/hls_inst/inst/in_a_store_data_U/ram0_reg
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_in_a_V_keep_V_U/data_p1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/in_a_store_keep_U/ram_reg_0_15_0_0__4/SP/I
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.154%)  route 0.171ns (54.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_in_a_V_keep_V_U/ap_clk
    SLICE_X28Y12         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_a_V_keep_V_U/data_p1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y12         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_in_a_V_keep_V_U/data_p1_reg[2]/Q
                         net (fo=2, routed)           0.171     0.722    bd_0_i/hls_inst/inst/in_a_store_keep_U/ram_reg_0_15_0_0__4/D
    SLICE_X30Y15         RAMS32                                       r  bd_0_i/hls_inst/inst/in_a_store_keep_U/ram_reg_0_15_0_0__4/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.432     0.432    bd_0_i/hls_inst/inst/in_a_store_keep_U/ram_reg_0_15_0_0__4/WCLK
    SLICE_X30Y15         RAMS32                                       r  bd_0_i/hls_inst/inst/in_a_store_keep_U/ram_reg_0_15_0_0__4/SP/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X30Y15         RAMS32 (Hold_rams32_CLK_I)
                                                      0.124     0.556    bd_0_i/hls_inst/inst/in_a_store_keep_U/ram_reg_0_15_0_0__4/SP
  -------------------------------------------------------------------
                         required time                         -0.556    
                         arrival time                           0.722    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/in_a_store_last_U/q0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mult_acc_last_reg_921_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.141ns (59.702%)  route 0.095ns (40.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.410     0.410    bd_0_i/hls_inst/inst/in_a_store_last_U/ap_clk
    SLICE_X29Y15         FDRE                                         r  bd_0_i/hls_inst/inst/in_a_store_last_U/q0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/in_a_store_last_U/q0_reg[0]/Q
                         net (fo=1, routed)           0.095     0.646    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/in_a_store_last_q0[0]
    SLICE_X31Y15         FDRE                                         r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mult_acc_last_reg_921_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_clk
    SLICE_X31Y15         FDRE                                         r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mult_acc_last_reg_921_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X31Y15         FDRE (Hold_fdre_C_D)         0.047     0.479    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mult_acc_last_reg_921_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.646    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_in_a_V_data_V_U/data_p1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/in_a_store_data_U/ram0_reg/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.928%)  route 0.204ns (59.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_in_a_V_data_V_U/ap_clk
    SLICE_X25Y24         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_a_V_data_V_U/data_p1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y24         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_in_a_V_data_V_U/data_p1_reg[25]/Q
                         net (fo=1, routed)           0.204     0.755    bd_0_i/hls_inst/inst/in_a_store_data_U/Q[25]
    RAMB36_X1Y4          RAMB36E1                                     r  bd_0_i/hls_inst/inst/in_a_store_data_U/ram0_reg/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.432     0.432    bd_0_i/hls_inst/inst/in_a_store_data_U/ap_clk
    RAMB36_X1Y4          RAMB36E1                                     r  bd_0_i/hls_inst/inst/in_a_store_data_U/ram0_reg/CLKARDCLK
                         clock pessimism              0.000     0.432    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[25])
                                                      0.155     0.587    bd_0_i/hls_inst/inst/in_a_store_data_U/ram0_reg
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_in_a_V_data_V_U/data_p1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/in_a_store_data_U/ram0_reg/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.928%)  route 0.204ns (59.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_in_a_V_data_V_U/ap_clk
    SLICE_X25Y24         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_a_V_data_V_U/data_p1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y24         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_in_a_V_data_V_U/data_p1_reg[27]/Q
                         net (fo=1, routed)           0.204     0.755    bd_0_i/hls_inst/inst/in_a_store_data_U/Q[27]
    RAMB36_X1Y4          RAMB36E1                                     r  bd_0_i/hls_inst/inst/in_a_store_data_U/ram0_reg/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.432     0.432    bd_0_i/hls_inst/inst/in_a_store_data_U/ap_clk
    RAMB36_X1Y4          RAMB36E1                                     r  bd_0_i/hls_inst/inst/in_a_store_data_U/ram0_reg/CLKARDCLK
                         clock pessimism              0.000     0.432    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[27])
                                                      0.155     0.587    bd_0_i/hls_inst/inst/in_a_store_data_U/ram0_reg
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y2   bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y4   bd_0_i/hls_inst/inst/in_a_store_data_U/ram0_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2   bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4   bd_0_i/hls_inst/inst/in_a_store_data_U/ram0_reg/CLKBWRCLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y11   bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y12   bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y14   bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U11/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y15   bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U11/tmp_product/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y9    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y9    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U12/tmp_product/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y16  bd_0_i/hls_inst/inst/in_a_store_keep_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y16  bd_0_i/hls_inst/inst/in_a_store_keep_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y15  bd_0_i/hls_inst/inst/in_a_store_keep_U/ram_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y15  bd_0_i/hls_inst/inst/in_a_store_keep_U/ram_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y16  bd_0_i/hls_inst/inst/in_a_store_keep_U/ram_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y16  bd_0_i/hls_inst/inst/in_a_store_keep_U/ram_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y15  bd_0_i/hls_inst/inst/in_a_store_keep_U/ram_reg_0_15_0_0__2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y15  bd_0_i/hls_inst/inst/in_a_store_keep_U/ram_reg_0_15_0_0__2/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y16  bd_0_i/hls_inst/inst/in_a_store_keep_U/ram_reg_0_15_0_0__3/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y16  bd_0_i/hls_inst/inst/in_a_store_keep_U/ram_reg_0_15_0_0__3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y16  bd_0_i/hls_inst/inst/in_a_store_keep_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y16  bd_0_i/hls_inst/inst/in_a_store_keep_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y15  bd_0_i/hls_inst/inst/in_a_store_keep_U/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y15  bd_0_i/hls_inst/inst/in_a_store_keep_U/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y16  bd_0_i/hls_inst/inst/in_a_store_keep_U/ram_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y16  bd_0_i/hls_inst/inst/in_a_store_keep_U/ram_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y15  bd_0_i/hls_inst/inst/in_a_store_keep_U/ram_reg_0_15_0_0__2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y15  bd_0_i/hls_inst/inst/in_a_store_keep_U/ram_reg_0_15_0_0__2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y16  bd_0_i/hls_inst/inst/in_a_store_keep_U/ram_reg_0_15_0_0__3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y16  bd_0_i/hls_inst/inst/in_a_store_keep_U/ram_reg_0_15_0_0__3/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_DATA_IN_B_arvalid
                            (input port)
  Destination:            s_axi_DATA_IN_B_wready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.064ns  (logic 0.118ns (5.717%)  route 1.946ns (94.283%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_DATA_IN_B_arvalid (IN)
                         net (fo=17, unset)           0.973     0.973    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/s_axi_DATA_IN_B_ARVALID
    SLICE_X25Y12         LUT3 (Prop_lut3_I1_O)        0.118     1.091 r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/s_axi_DATA_IN_B_WREADY_INST_0/O
                         net (fo=0)                   0.973     2.064    s_axi_DATA_IN_B_wready
                                                                      r  s_axi_DATA_IN_B_wready (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_DATA_IN_B_arvalid
                            (input port)
  Destination:            s_axi_DATA_IN_B_wready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.868ns  (logic 0.048ns (5.528%)  route 0.820ns (94.472%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_DATA_IN_B_arvalid (IN)
                         net (fo=17, unset)           0.410     0.410    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/s_axi_DATA_IN_B_ARVALID
    SLICE_X25Y12         LUT3 (Prop_lut3_I1_O)        0.048     0.458 r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/s_axi_DATA_IN_B_WREADY_INST_0/O
                         net (fo=0)                   0.410     0.868    s_axi_DATA_IN_B_wready
                                                                      r  s_axi_DATA_IN_B_wready (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            92 Endpoints
Min Delay            92 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_DATA_IN_B_wready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.463ns  (logic 0.608ns (24.683%)  route 1.855ns (75.317%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.973     0.973    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/ap_clk
    SLICE_X25Y11         FDRE                                         r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y11         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=17, routed)          0.882     2.311    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/FSM_onehot_wstate_reg_n_2_[2]
    SLICE_X25Y12         LUT3 (Prop_lut3_I2_O)        0.152     2.463 r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/s_axi_DATA_IN_B_WREADY_INST_0/O
                         net (fo=0)                   0.973     3.436    s_axi_DATA_IN_B_wready
                                                                      r  s_axi_DATA_IN_B_wready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b_read_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_DATA_IN_B_rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.389ns  (logic 0.580ns (24.281%)  route 1.809ns (75.719%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.973     0.973    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/ap_clk
    SLICE_X25Y12         FDRE                                         r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b_read_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b_read_reg/Q
                         net (fo=4, routed)           0.836     2.265    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b_read
    SLICE_X24Y14         LUT2 (Prop_lut2_I1_O)        0.124     2.389 r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/s_axi_DATA_IN_B_RVALID_INST_0/O
                         net (fo=0)                   0.973     3.362    s_axi_DATA_IN_B_rvalid
                                                                      r  s_axi_DATA_IN_B_rvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_DATA_IN_B_rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.855ns  (logic 0.882ns (47.547%)  route 0.973ns (52.453%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.973     0.973    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/ap_clk
    RAMB36_X1Y2          RAMB36E1                                     r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.882     1.855 r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg/DOADO[0]
                         net (fo=0)                   0.973     2.828    s_axi_DATA_IN_B_rdata[0]
                                                                      r  s_axi_DATA_IN_B_rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_DATA_IN_B_rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.855ns  (logic 0.882ns (47.547%)  route 0.973ns (52.453%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.973     0.973    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/ap_clk
    RAMB36_X1Y2          RAMB36E1                                     r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      0.882     1.855 r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg/DOADO[10]
                         net (fo=0)                   0.973     2.828    s_axi_DATA_IN_B_rdata[10]
                                                                      r  s_axi_DATA_IN_B_rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_DATA_IN_B_rdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.855ns  (logic 0.882ns (47.547%)  route 0.973ns (52.453%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.973     0.973    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/ap_clk
    RAMB36_X1Y2          RAMB36E1                                     r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      0.882     1.855 r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg/DOADO[11]
                         net (fo=0)                   0.973     2.828    s_axi_DATA_IN_B_rdata[11]
                                                                      r  s_axi_DATA_IN_B_rdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_DATA_IN_B_rdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.855ns  (logic 0.882ns (47.547%)  route 0.973ns (52.453%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.973     0.973    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/ap_clk
    RAMB36_X1Y2          RAMB36E1                                     r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      0.882     1.855 r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg/DOADO[12]
                         net (fo=0)                   0.973     2.828    s_axi_DATA_IN_B_rdata[12]
                                                                      r  s_axi_DATA_IN_B_rdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_DATA_IN_B_rdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.855ns  (logic 0.882ns (47.547%)  route 0.973ns (52.453%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.973     0.973    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/ap_clk
    RAMB36_X1Y2          RAMB36E1                                     r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      0.882     1.855 r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg/DOADO[13]
                         net (fo=0)                   0.973     2.828    s_axi_DATA_IN_B_rdata[13]
                                                                      r  s_axi_DATA_IN_B_rdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_DATA_IN_B_rdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.855ns  (logic 0.882ns (47.547%)  route 0.973ns (52.453%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.973     0.973    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/ap_clk
    RAMB36_X1Y2          RAMB36E1                                     r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      0.882     1.855 r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg/DOADO[14]
                         net (fo=0)                   0.973     2.828    s_axi_DATA_IN_B_rdata[14]
                                                                      r  s_axi_DATA_IN_B_rdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_DATA_IN_B_rdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.855ns  (logic 0.882ns (47.547%)  route 0.973ns (52.453%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.973     0.973    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/ap_clk
    RAMB36_X1Y2          RAMB36E1                                     r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      0.882     1.855 r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg/DOADO[15]
                         net (fo=0)                   0.973     2.828    s_axi_DATA_IN_B_rdata[15]
                                                                      r  s_axi_DATA_IN_B_rdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_DATA_IN_B_rdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.855ns  (logic 0.882ns (47.547%)  route 0.973ns (52.453%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.973     0.973    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/ap_clk
    RAMB36_X1Y2          RAMB36E1                                     r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      0.882     1.855 r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg/DOADO[16]
                         net (fo=0)                   0.973     2.828    s_axi_DATA_IN_B_rdata[16]
                                                                      r  s_axi_DATA_IN_B_rdata[16] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_in_a_V_data_V_U/ack_in_t_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_a_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_in_a_V_data_V_U/ap_clk
    SLICE_X25Y21         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_a_V_data_V_U/ack_in_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y21         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/regslice_both_in_a_V_data_V_U/ack_in_t_reg/Q
                         net (fo=4, unset)            0.410     0.948    in_a_tready
                                                                      r  in_a_tready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_interrupt_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interrupt
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.410     0.410    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X17Y15         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_interrupt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y15         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_interrupt_reg/Q
                         net (fo=1, unset)            0.410     0.961    interrupt
                                                                      r  interrupt (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_tdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/ap_clk
    SLICE_X41Y20         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1_reg[10]/Q
                         net (fo=0)                   0.410     0.961    result_tdata[10]
                                                                      r  result_tdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_tdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/ap_clk
    SLICE_X40Y21         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1_reg[11]/Q
                         net (fo=0)                   0.410     0.961    result_tdata[11]
                                                                      r  result_tdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_tdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/ap_clk
    SLICE_X47Y24         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1_reg[12]/Q
                         net (fo=0)                   0.410     0.961    result_tdata[12]
                                                                      r  result_tdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_tdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/ap_clk
    SLICE_X47Y24         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1_reg[13]/Q
                         net (fo=0)                   0.410     0.961    result_tdata[13]
                                                                      r  result_tdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_tdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/ap_clk
    SLICE_X40Y19         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1_reg[14]/Q
                         net (fo=0)                   0.410     0.961    result_tdata[14]
                                                                      r  result_tdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_tdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/ap_clk
    SLICE_X47Y23         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1_reg[15]/Q
                         net (fo=0)                   0.410     0.961    result_tdata[15]
                                                                      r  result_tdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_tdata[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/ap_clk
    SLICE_X40Y21         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1_reg[17]/Q
                         net (fo=0)                   0.410     0.961    result_tdata[17]
                                                                      r  result_tdata[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_tdata[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/ap_clk
    SLICE_X48Y26         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/data_p1_reg[18]/Q
                         net (fo=0)                   0.410     0.961    result_tdata[18]
                                                                      r  result_tdata[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           467 Endpoints
Min Delay           467 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 result_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_task_ap_done_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.433ns  (logic 0.608ns (17.711%)  route 2.825ns (82.289%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  result_tready (IN)
                         net (fo=19, unset)           0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/result_TREADY
    SLICE_X29Y18         LUT4 (Prop_lut4_I1_O)        0.152     1.125 r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/ap_CS_fsm[30]_i_2/O
                         net (fo=6, routed)           1.275     2.400    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_done
    SLICE_X18Y16         LUT5 (Prop_lut5_I4_O)        0.332     2.732 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_task_ap_done_i_3/O
                         net (fo=1, routed)           0.577     3.309    bd_0_i/hls_inst/inst/CTRL_s_axi_U/task_ap_done
    SLICE_X17Y15         LUT5 (Prop_lut5_I3_O)        0.124     3.433 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_task_ap_done_i_1/O
                         net (fo=1, routed)           0.000     3.433    bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_task_ap_done_i_1_n_2
    SLICE_X17Y15         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_task_ap_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.924     0.924    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X17Y15         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_task_ap_done_reg/C

Slack:                    inf
  Source:                 s_axi_DATA_IN_B_arvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.338ns  (logic 0.476ns (14.262%)  route 2.862ns (85.738%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_DATA_IN_B_arvalid (IN)
                         net (fo=17, unset)           0.973     0.973    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/s_axi_DATA_IN_B_ARVALID
    SLICE_X24Y11         LUT2 (Prop_lut2_I0_O)        0.150     1.123 r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_i_44/O
                         net (fo=9, routed)           1.214     2.337    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/s_axi_DATA_IN_B_ARVALID_0
    SLICE_X24Y13         LUT6 (Prop_lut6_I1_O)        0.326     2.663 r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_i_14/O
                         net (fo=1, routed)           0.675     3.338    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/p_1_in[31]
    RAMB36_X1Y2          RAMB36E1                                     r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.924     0.924    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/ap_clk
    RAMB36_X1Y2          RAMB36E1                                     r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 result_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_ap_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.335ns  (logic 0.484ns (14.514%)  route 2.851ns (85.486%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  result_tready (IN)
                         net (fo=19, unset)           0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/result_TREADY
    SLICE_X29Y18         LUT4 (Prop_lut4_I1_O)        0.152     1.125 r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/ap_CS_fsm[30]_i_2/O
                         net (fo=6, routed)           1.878     3.003    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_done
    SLICE_X17Y15         LUT6 (Prop_lut6_I4_O)        0.332     3.335 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_ap_ready_i_1/O
                         net (fo=1, routed)           0.000     3.335    bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_ap_ready_i_1_n_2
    SLICE_X17Y15         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_ap_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.924     0.924    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_clk
    SLICE_X17Y15         FDRE                                         r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/int_ap_ready_reg/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.232ns  (logic 0.124ns (3.836%)  route 3.108ns (96.164%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=4, unset)            0.973     0.973    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_rst_n
    SLICE_X23Y14         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/ack_in_t_i_1/O
                         net (fo=93, routed)          2.135     3.232    bd_0_i/hls_inst/inst/ap_rst_n_inv
    SLICE_X31Y14         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y14         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[27]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.232ns  (logic 0.124ns (3.836%)  route 3.108ns (96.164%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=4, unset)            0.973     0.973    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_rst_n
    SLICE_X23Y14         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/ack_in_t_i_1/O
                         net (fo=93, routed)          2.135     3.232    bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/SS[0]
    SLICE_X31Y14         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.924     0.924    bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/ap_clk
    SLICE_X31Y14         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/state_reg[0]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/state_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.232ns  (logic 0.124ns (3.836%)  route 3.108ns (96.164%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=4, unset)            0.973     0.973    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_rst_n
    SLICE_X23Y14         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/ack_in_t_i_1/O
                         net (fo=93, routed)          2.135     3.232    bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/SS[0]
    SLICE_X31Y14         FDSE                                         r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/state_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.924     0.924    bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/ap_clk
    SLICE_X31Y14         FDSE                                         r  bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/state_reg[1]/C

Slack:                    inf
  Source:                 s_axi_DATA_IN_B_arvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg/DIADI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.201ns  (logic 0.476ns (14.870%)  route 2.725ns (85.130%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_DATA_IN_B_arvalid (IN)
                         net (fo=17, unset)           0.973     0.973    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/s_axi_DATA_IN_B_ARVALID
    SLICE_X24Y11         LUT2 (Prop_lut2_I0_O)        0.150     1.123 r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_i_44/O
                         net (fo=9, routed)           1.217     2.340    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/s_axi_DATA_IN_B_ARVALID_0
    SLICE_X24Y13         LUT6 (Prop_lut6_I1_O)        0.326     2.666 r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg_i_16/O
                         net (fo=1, routed)           0.535     3.201    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/p_1_in[29]
    RAMB36_X1Y2          RAMB36E1                                     r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg/DIADI[29]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.924     0.924    bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/ap_clk
    RAMB36_X1Y2          RAMB36E1                                     r  bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_result_V_keep_V_U/FSM_sequential_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.104ns  (logic 0.124ns (3.995%)  route 2.980ns (96.005%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=4, unset)            0.973     0.973    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_rst_n
    SLICE_X23Y14         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/ack_in_t_i_1/O
                         net (fo=93, routed)          2.007     3.104    bd_0_i/hls_inst/inst/regslice_both_result_V_keep_V_U/SS[0]
    SLICE_X34Y14         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_result_V_keep_V_U/FSM_sequential_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.924     0.924    bd_0_i/hls_inst/inst/regslice_both_result_V_keep_V_U/ap_clk
    SLICE_X34Y14         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_result_V_keep_V_U/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_result_V_keep_V_U/FSM_sequential_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.104ns  (logic 0.124ns (3.995%)  route 2.980ns (96.005%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=4, unset)            0.973     0.973    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_rst_n
    SLICE_X23Y14         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/ack_in_t_i_1/O
                         net (fo=93, routed)          2.007     3.104    bd_0_i/hls_inst/inst/regslice_both_result_V_keep_V_U/SS[0]
    SLICE_X34Y14         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_result_V_keep_V_U/FSM_sequential_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.924     0.924    bd_0_i/hls_inst/inst/regslice_both_result_V_keep_V_U/ap_clk
    SLICE_X34Y14         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_result_V_keep_V_U/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_result_V_keep_V_U/ack_in_t_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.104ns  (logic 0.124ns (3.995%)  route 2.980ns (96.005%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=4, unset)            0.973     0.973    bd_0_i/hls_inst/inst/CTRL_s_axi_U/ap_rst_n
    SLICE_X23Y14         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/CTRL_s_axi_U/ack_in_t_i_1/O
                         net (fo=93, routed)          2.007     3.104    bd_0_i/hls_inst/inst/regslice_both_result_V_keep_V_U/SS[0]
    SLICE_X34Y14         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_result_V_keep_V_U/ack_in_t_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.924     0.924    bd_0_i/hls_inst/inst/regslice_both_result_V_keep_V_U/ap_clk
    SLICE_X34Y14         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_result_V_keep_V_U/ack_in_t_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0/ACOUT[0]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y10          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_n_55
    DSP48_X2Y11          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/ap_clk
    DSP48_X2Y11          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0/ACOUT[10]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y10          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_n_45
    DSP48_X2Y11          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/ap_clk
    DSP48_X2Y11          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0/ACOUT[11]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y10          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_n_44
    DSP48_X2Y11          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/ap_clk
    DSP48_X2Y11          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0/ACOUT[12]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y10          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_n_43
    DSP48_X2Y11          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/ap_clk
    DSP48_X2Y11          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0/ACOUT[13]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y10          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_n_42
    DSP48_X2Y11          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/ap_clk
    DSP48_X2Y11          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0/ACOUT[14]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y10          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_n_41
    DSP48_X2Y11          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/ap_clk
    DSP48_X2Y11          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0/ACOUT[15]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y10          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_n_40
    DSP48_X2Y11          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/ap_clk
    DSP48_X2Y11          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0/ACOUT[16]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y10          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_n_39
    DSP48_X2Y11          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/ap_clk
    DSP48_X2Y11          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0/ACOUT[1]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/ACIN[1]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y10          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0/ACOUT[1]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_n_54
    DSP48_X2Y11          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/ACIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/ap_clk
    DSP48_X2Y11          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0/ACOUT[2]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/ACIN[2]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y10          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0/ACOUT[2]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_n_53
    DSP48_X2Y11          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/ACIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/ap_clk
    DSP48_X2Y11          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/CLK





