-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    data_0_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_1_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_2_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_3_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_4_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_5_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_6_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_7_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_8_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_9_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (17 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (17 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (17 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (17 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (17 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (17 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (17 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (17 downto 0) );
end;


architecture behav of sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv28_FFFFFF1 : STD_LOGIC_VECTOR (27 downto 0) := "1111111111111111111111110001";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv15_1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_const_lv15_200 : STD_LOGIC_VECTOR (14 downto 0) := "000001000000000";
    constant ap_const_lv14_200 : STD_LOGIC_VECTOR (13 downto 0) := "00001000000000";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal sigmoid_table4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table4_ce0 : STD_LOGIC;
    signal sigmoid_table4_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table4_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table4_ce1 : STD_LOGIC;
    signal sigmoid_table4_q1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table4_address2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table4_ce2 : STD_LOGIC;
    signal sigmoid_table4_q2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table4_address3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table4_ce3 : STD_LOGIC;
    signal sigmoid_table4_q3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table4_address4 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table4_ce4 : STD_LOGIC;
    signal sigmoid_table4_q4 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table4_address5 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table4_ce5 : STD_LOGIC;
    signal sigmoid_table4_q5 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table4_address6 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table4_ce6 : STD_LOGIC;
    signal sigmoid_table4_q6 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table4_address7 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table4_ce7 : STD_LOGIC;
    signal sigmoid_table4_q7 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table4_address8 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table4_ce8 : STD_LOGIC;
    signal sigmoid_table4_q8 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table4_address9 : STD_LOGIC_VECTOR (9 downto 0);
    signal sigmoid_table4_ce9 : STD_LOGIC;
    signal sigmoid_table4_q9 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal zext_ln121_fu_385_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln121_1_fu_518_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln121_2_fu_651_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln121_3_fu_784_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln121_4_fu_917_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln121_5_fu_1050_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln121_6_fu_1183_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln121_7_fu_1316_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln121_8_fu_1449_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln121_9_fu_1582_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_fu_265_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln_fu_257_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln851_fu_285_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_6_fu_289_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln850_fu_275_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln851_fu_297_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_fu_303_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln850_fu_279_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_fu_309_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln850_fu_317_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln116_fu_325_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln116_fu_329_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_18_fu_341_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln116_10_fu_335_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln117_fu_349_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_19_fu_361_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln119_fu_371_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln117_fu_357_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln119_fu_377_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_1_fu_398_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln1118_5_fu_390_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln851_5_fu_418_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_6_1_fu_422_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln850_5_fu_408_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln851_1_fu_430_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_5_fu_436_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln850_5_fu_412_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_1_fu_442_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln850_5_fu_450_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln116_1_fu_458_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln116_1_fu_462_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_20_fu_474_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln116_11_fu_468_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln117_1_fu_482_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_21_fu_494_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln119_1_fu_504_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln117_1_fu_490_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln119_1_fu_510_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_3_fu_531_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln1118_6_fu_523_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln851_6_fu_551_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_6_2_fu_555_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln850_6_fu_541_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln851_2_fu_563_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_6_fu_569_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln850_6_fu_545_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_2_fu_575_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln850_6_fu_583_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln116_2_fu_591_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln116_2_fu_595_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_22_fu_607_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln116_12_fu_601_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln117_2_fu_615_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_23_fu_627_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln119_2_fu_637_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln117_2_fu_623_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln119_2_fu_643_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_5_fu_664_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln1118_7_fu_656_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln851_7_fu_684_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_6_3_fu_688_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln850_7_fu_674_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln851_3_fu_696_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_7_fu_702_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln850_7_fu_678_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_3_fu_708_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln850_7_fu_716_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln116_3_fu_724_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln116_3_fu_728_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_24_fu_740_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln116_13_fu_734_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln117_3_fu_748_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_25_fu_760_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln119_3_fu_770_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln117_3_fu_756_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln119_3_fu_776_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_7_fu_797_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln1118_8_fu_789_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln851_8_fu_817_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_6_4_fu_821_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln850_8_fu_807_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln851_4_fu_829_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_8_fu_835_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln850_8_fu_811_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_4_fu_841_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln850_8_fu_849_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln116_4_fu_857_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln116_4_fu_861_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_26_fu_873_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln116_14_fu_867_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln117_4_fu_881_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_27_fu_893_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln119_4_fu_903_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln117_4_fu_889_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln119_4_fu_909_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_9_fu_930_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln1118_9_fu_922_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln851_9_fu_950_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_6_5_fu_954_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln850_9_fu_940_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln851_5_fu_962_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_9_fu_968_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln850_9_fu_944_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_5_fu_974_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln850_9_fu_982_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln116_5_fu_990_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln116_5_fu_994_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_28_fu_1006_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln116_15_fu_1000_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln117_5_fu_1014_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_29_fu_1026_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln119_5_fu_1036_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln117_5_fu_1022_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln119_5_fu_1042_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_s_fu_1063_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln1118_s_fu_1055_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln851_10_fu_1083_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_6_6_fu_1087_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln850_10_fu_1073_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln851_6_fu_1095_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_10_fu_1101_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln850_10_fu_1077_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_6_fu_1107_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln850_10_fu_1115_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln116_6_fu_1123_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln116_6_fu_1127_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_30_fu_1139_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln116_16_fu_1133_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln117_6_fu_1147_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_31_fu_1159_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln119_6_fu_1169_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln117_6_fu_1155_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln119_6_fu_1175_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_2_fu_1196_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln1118_1_fu_1188_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln851_11_fu_1216_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_6_7_fu_1220_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln850_11_fu_1206_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln851_7_fu_1228_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_11_fu_1234_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln850_11_fu_1210_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_7_fu_1240_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln850_11_fu_1248_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln116_7_fu_1256_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln116_7_fu_1260_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_32_fu_1272_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln116_17_fu_1266_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln117_7_fu_1280_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_33_fu_1292_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln119_7_fu_1302_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln117_7_fu_1288_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln119_7_fu_1308_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_4_fu_1329_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln1118_2_fu_1321_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln851_12_fu_1349_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_6_8_fu_1353_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln850_12_fu_1339_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln851_8_fu_1361_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_12_fu_1367_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln850_12_fu_1343_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_8_fu_1373_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln850_12_fu_1381_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln116_8_fu_1389_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln116_8_fu_1393_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_34_fu_1405_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln116_18_fu_1399_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln117_8_fu_1413_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_35_fu_1425_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln119_8_fu_1435_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln117_8_fu_1421_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln119_8_fu_1441_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_6_fu_1462_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln1118_3_fu_1454_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln851_13_fu_1482_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_6_9_fu_1486_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln850_13_fu_1472_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln851_9_fu_1494_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_13_fu_1500_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln850_13_fu_1476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_9_fu_1506_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln850_13_fu_1514_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln116_9_fu_1522_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln116_9_fu_1526_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_36_fu_1538_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln116_19_fu_1532_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln117_9_fu_1546_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_37_fu_1558_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln119_9_fu_1568_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln117_9_fu_1554_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln119_9_fu_1574_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln121_10_fu_1587_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln121_11_fu_1591_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln121_12_fu_1595_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln121_13_fu_1599_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln121_14_fu_1603_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln121_15_fu_1607_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln121_16_fu_1611_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln121_17_fu_1615_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln121_18_fu_1619_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln121_19_fu_1623_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_sigmoid_table4 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address2 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address3 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address4 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address5 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address6 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address7 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address8 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce8 : IN STD_LOGIC;
        q8 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address9 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce9 : IN STD_LOGIC;
        q9 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;



begin
    sigmoid_table4_U : component sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_sigmoid_table4
    generic map (
        DataWidth => 10,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sigmoid_table4_address0,
        ce0 => sigmoid_table4_ce0,
        q0 => sigmoid_table4_q0,
        address1 => sigmoid_table4_address1,
        ce1 => sigmoid_table4_ce1,
        q1 => sigmoid_table4_q1,
        address2 => sigmoid_table4_address2,
        ce2 => sigmoid_table4_ce2,
        q2 => sigmoid_table4_q2,
        address3 => sigmoid_table4_address3,
        ce3 => sigmoid_table4_ce3,
        q3 => sigmoid_table4_q3,
        address4 => sigmoid_table4_address4,
        ce4 => sigmoid_table4_ce4,
        q4 => sigmoid_table4_q4,
        address5 => sigmoid_table4_address5,
        ce5 => sigmoid_table4_ce5,
        q5 => sigmoid_table4_q5,
        address6 => sigmoid_table4_address6,
        ce6 => sigmoid_table4_ce6,
        q6 => sigmoid_table4_q6,
        address7 => sigmoid_table4_address7,
        ce7 => sigmoid_table4_ce7,
        q7 => sigmoid_table4_q7,
        address8 => sigmoid_table4_address8,
        ce8 => sigmoid_table4_ce8,
        q8 => sigmoid_table4_q8,
        address9 => sigmoid_table4_address9,
        ce9 => sigmoid_table4_ce9,
        q9 => sigmoid_table4_q9);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln116_10_fu_335_p2 <= std_logic_vector(unsigned(ap_const_lv14_200) + unsigned(trunc_ln116_fu_325_p1));
    add_ln116_11_fu_468_p2 <= std_logic_vector(unsigned(ap_const_lv14_200) + unsigned(trunc_ln116_1_fu_458_p1));
    add_ln116_12_fu_601_p2 <= std_logic_vector(unsigned(ap_const_lv14_200) + unsigned(trunc_ln116_2_fu_591_p1));
    add_ln116_13_fu_734_p2 <= std_logic_vector(unsigned(ap_const_lv14_200) + unsigned(trunc_ln116_3_fu_724_p1));
    add_ln116_14_fu_867_p2 <= std_logic_vector(unsigned(ap_const_lv14_200) + unsigned(trunc_ln116_4_fu_857_p1));
    add_ln116_15_fu_1000_p2 <= std_logic_vector(unsigned(ap_const_lv14_200) + unsigned(trunc_ln116_5_fu_990_p1));
    add_ln116_16_fu_1133_p2 <= std_logic_vector(unsigned(ap_const_lv14_200) + unsigned(trunc_ln116_6_fu_1123_p1));
    add_ln116_17_fu_1266_p2 <= std_logic_vector(unsigned(ap_const_lv14_200) + unsigned(trunc_ln116_7_fu_1256_p1));
    add_ln116_18_fu_1399_p2 <= std_logic_vector(unsigned(ap_const_lv14_200) + unsigned(trunc_ln116_8_fu_1389_p1));
    add_ln116_19_fu_1532_p2 <= std_logic_vector(unsigned(ap_const_lv14_200) + unsigned(trunc_ln116_9_fu_1522_p1));
    add_ln116_1_fu_462_p2 <= std_logic_vector(unsigned(ap_const_lv15_200) + unsigned(select_ln850_5_fu_450_p3));
    add_ln116_2_fu_595_p2 <= std_logic_vector(unsigned(ap_const_lv15_200) + unsigned(select_ln850_6_fu_583_p3));
    add_ln116_3_fu_728_p2 <= std_logic_vector(unsigned(ap_const_lv15_200) + unsigned(select_ln850_7_fu_716_p3));
    add_ln116_4_fu_861_p2 <= std_logic_vector(unsigned(ap_const_lv15_200) + unsigned(select_ln850_8_fu_849_p3));
    add_ln116_5_fu_994_p2 <= std_logic_vector(unsigned(ap_const_lv15_200) + unsigned(select_ln850_9_fu_982_p3));
    add_ln116_6_fu_1127_p2 <= std_logic_vector(unsigned(ap_const_lv15_200) + unsigned(select_ln850_10_fu_1115_p3));
    add_ln116_7_fu_1260_p2 <= std_logic_vector(unsigned(ap_const_lv15_200) + unsigned(select_ln850_11_fu_1248_p3));
    add_ln116_8_fu_1393_p2 <= std_logic_vector(unsigned(ap_const_lv15_200) + unsigned(select_ln850_12_fu_1381_p3));
    add_ln116_9_fu_1526_p2 <= std_logic_vector(unsigned(ap_const_lv15_200) + unsigned(select_ln850_13_fu_1514_p3));
    add_ln116_fu_329_p2 <= std_logic_vector(unsigned(ap_const_lv15_200) + unsigned(select_ln850_fu_317_p3));
    add_ln700_10_fu_1101_p2 <= std_logic_vector(unsigned(ap_const_lv15_1) + unsigned(sext_ln850_10_fu_1073_p1));
    add_ln700_11_fu_1234_p2 <= std_logic_vector(unsigned(ap_const_lv15_1) + unsigned(sext_ln850_11_fu_1206_p1));
    add_ln700_12_fu_1367_p2 <= std_logic_vector(unsigned(ap_const_lv15_1) + unsigned(sext_ln850_12_fu_1339_p1));
    add_ln700_13_fu_1500_p2 <= std_logic_vector(unsigned(ap_const_lv15_1) + unsigned(sext_ln850_13_fu_1472_p1));
    add_ln700_5_fu_436_p2 <= std_logic_vector(unsigned(ap_const_lv15_1) + unsigned(sext_ln850_5_fu_408_p1));
    add_ln700_6_fu_569_p2 <= std_logic_vector(unsigned(ap_const_lv15_1) + unsigned(sext_ln850_6_fu_541_p1));
    add_ln700_7_fu_702_p2 <= std_logic_vector(unsigned(ap_const_lv15_1) + unsigned(sext_ln850_7_fu_674_p1));
    add_ln700_8_fu_835_p2 <= std_logic_vector(unsigned(ap_const_lv15_1) + unsigned(sext_ln850_8_fu_807_p1));
    add_ln700_9_fu_968_p2 <= std_logic_vector(unsigned(ap_const_lv15_1) + unsigned(sext_ln850_9_fu_940_p1));
    add_ln700_fu_303_p2 <= std_logic_vector(unsigned(ap_const_lv15_1) + unsigned(sext_ln850_fu_275_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_start)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start = ap_const_logic_0);
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= zext_ln121_10_fu_1587_p1;
    ap_return_1 <= zext_ln121_11_fu_1591_p1;
    ap_return_2 <= zext_ln121_12_fu_1595_p1;
    ap_return_3 <= zext_ln121_13_fu_1599_p1;
    ap_return_4 <= zext_ln121_14_fu_1603_p1;
    ap_return_5 <= zext_ln121_15_fu_1607_p1;
    ap_return_6 <= zext_ln121_16_fu_1611_p1;
    ap_return_7 <= zext_ln121_17_fu_1615_p1;
    ap_return_8 <= zext_ln121_18_fu_1619_p1;
    ap_return_9 <= zext_ln121_19_fu_1623_p1;
    icmp_ln119_1_fu_504_p2 <= "0" when (tmp_21_fu_494_p4 = ap_const_lv4_0) else "1";
    icmp_ln119_2_fu_637_p2 <= "0" when (tmp_23_fu_627_p4 = ap_const_lv4_0) else "1";
    icmp_ln119_3_fu_770_p2 <= "0" when (tmp_25_fu_760_p4 = ap_const_lv4_0) else "1";
    icmp_ln119_4_fu_903_p2 <= "0" when (tmp_27_fu_893_p4 = ap_const_lv4_0) else "1";
    icmp_ln119_5_fu_1036_p2 <= "0" when (tmp_29_fu_1026_p4 = ap_const_lv4_0) else "1";
    icmp_ln119_6_fu_1169_p2 <= "0" when (tmp_31_fu_1159_p4 = ap_const_lv4_0) else "1";
    icmp_ln119_7_fu_1302_p2 <= "0" when (tmp_33_fu_1292_p4 = ap_const_lv4_0) else "1";
    icmp_ln119_8_fu_1435_p2 <= "0" when (tmp_35_fu_1425_p4 = ap_const_lv4_0) else "1";
    icmp_ln119_9_fu_1568_p2 <= "0" when (tmp_37_fu_1558_p4 = ap_const_lv4_0) else "1";
    icmp_ln119_fu_371_p2 <= "0" when (tmp_19_fu_361_p4 = ap_const_lv4_0) else "1";
    icmp_ln850_10_fu_1077_p2 <= "1" when (signed(shl_ln1118_s_fu_1055_p3) < signed(ap_const_lv28_FFFFFF1)) else "0";
    icmp_ln850_11_fu_1210_p2 <= "1" when (signed(shl_ln1118_1_fu_1188_p3) < signed(ap_const_lv28_FFFFFF1)) else "0";
    icmp_ln850_12_fu_1343_p2 <= "1" when (signed(shl_ln1118_2_fu_1321_p3) < signed(ap_const_lv28_FFFFFF1)) else "0";
    icmp_ln850_13_fu_1476_p2 <= "1" when (signed(shl_ln1118_3_fu_1454_p3) < signed(ap_const_lv28_FFFFFF1)) else "0";
    icmp_ln850_5_fu_412_p2 <= "1" when (signed(shl_ln1118_5_fu_390_p3) < signed(ap_const_lv28_FFFFFF1)) else "0";
    icmp_ln850_6_fu_545_p2 <= "1" when (signed(shl_ln1118_6_fu_523_p3) < signed(ap_const_lv28_FFFFFF1)) else "0";
    icmp_ln850_7_fu_678_p2 <= "1" when (signed(shl_ln1118_7_fu_656_p3) < signed(ap_const_lv28_FFFFFF1)) else "0";
    icmp_ln850_8_fu_811_p2 <= "1" when (signed(shl_ln1118_8_fu_789_p3) < signed(ap_const_lv28_FFFFFF1)) else "0";
    icmp_ln850_9_fu_944_p2 <= "1" when (signed(shl_ln1118_9_fu_922_p3) < signed(ap_const_lv28_FFFFFF1)) else "0";
    icmp_ln850_fu_279_p2 <= "1" when (signed(shl_ln_fu_257_p3) < signed(ap_const_lv28_FFFFFF1)) else "0";
    icmp_ln851_1_fu_430_p2 <= "1" when (p_Result_6_1_fu_422_p3 = ap_const_lv10_0) else "0";
    icmp_ln851_2_fu_563_p2 <= "1" when (p_Result_6_2_fu_555_p3 = ap_const_lv10_0) else "0";
    icmp_ln851_3_fu_696_p2 <= "1" when (p_Result_6_3_fu_688_p3 = ap_const_lv10_0) else "0";
    icmp_ln851_4_fu_829_p2 <= "1" when (p_Result_6_4_fu_821_p3 = ap_const_lv10_0) else "0";
    icmp_ln851_5_fu_962_p2 <= "1" when (p_Result_6_5_fu_954_p3 = ap_const_lv10_0) else "0";
    icmp_ln851_6_fu_1095_p2 <= "1" when (p_Result_6_6_fu_1087_p3 = ap_const_lv10_0) else "0";
    icmp_ln851_7_fu_1228_p2 <= "1" when (p_Result_6_7_fu_1220_p3 = ap_const_lv10_0) else "0";
    icmp_ln851_8_fu_1361_p2 <= "1" when (p_Result_6_8_fu_1353_p3 = ap_const_lv10_0) else "0";
    icmp_ln851_9_fu_1494_p2 <= "1" when (p_Result_6_9_fu_1486_p3 = ap_const_lv10_0) else "0";
    icmp_ln851_fu_297_p2 <= "1" when (p_Result_6_fu_289_p3 = ap_const_lv10_0) else "0";
    p_Result_6_1_fu_422_p3 <= (trunc_ln851_5_fu_418_p1 & ap_const_lv6_0);
    p_Result_6_2_fu_555_p3 <= (trunc_ln851_6_fu_551_p1 & ap_const_lv6_0);
    p_Result_6_3_fu_688_p3 <= (trunc_ln851_7_fu_684_p1 & ap_const_lv6_0);
    p_Result_6_4_fu_821_p3 <= (trunc_ln851_8_fu_817_p1 & ap_const_lv6_0);
    p_Result_6_5_fu_954_p3 <= (trunc_ln851_9_fu_950_p1 & ap_const_lv6_0);
    p_Result_6_6_fu_1087_p3 <= (trunc_ln851_10_fu_1083_p1 & ap_const_lv6_0);
    p_Result_6_7_fu_1220_p3 <= (trunc_ln851_11_fu_1216_p1 & ap_const_lv6_0);
    p_Result_6_8_fu_1353_p3 <= (trunc_ln851_12_fu_1349_p1 & ap_const_lv6_0);
    p_Result_6_9_fu_1486_p3 <= (trunc_ln851_13_fu_1482_p1 & ap_const_lv6_0);
    p_Result_6_fu_289_p3 <= (trunc_ln851_fu_285_p1 & ap_const_lv6_0);
    select_ln117_1_fu_482_p3 <= 
        ap_const_lv14_0 when (tmp_20_fu_474_p3(0) = '1') else 
        add_ln116_11_fu_468_p2;
    select_ln117_2_fu_615_p3 <= 
        ap_const_lv14_0 when (tmp_22_fu_607_p3(0) = '1') else 
        add_ln116_12_fu_601_p2;
    select_ln117_3_fu_748_p3 <= 
        ap_const_lv14_0 when (tmp_24_fu_740_p3(0) = '1') else 
        add_ln116_13_fu_734_p2;
    select_ln117_4_fu_881_p3 <= 
        ap_const_lv14_0 when (tmp_26_fu_873_p3(0) = '1') else 
        add_ln116_14_fu_867_p2;
    select_ln117_5_fu_1014_p3 <= 
        ap_const_lv14_0 when (tmp_28_fu_1006_p3(0) = '1') else 
        add_ln116_15_fu_1000_p2;
    select_ln117_6_fu_1147_p3 <= 
        ap_const_lv14_0 when (tmp_30_fu_1139_p3(0) = '1') else 
        add_ln116_16_fu_1133_p2;
    select_ln117_7_fu_1280_p3 <= 
        ap_const_lv14_0 when (tmp_32_fu_1272_p3(0) = '1') else 
        add_ln116_17_fu_1266_p2;
    select_ln117_8_fu_1413_p3 <= 
        ap_const_lv14_0 when (tmp_34_fu_1405_p3(0) = '1') else 
        add_ln116_18_fu_1399_p2;
    select_ln117_9_fu_1546_p3 <= 
        ap_const_lv14_0 when (tmp_36_fu_1538_p3(0) = '1') else 
        add_ln116_19_fu_1532_p2;
    select_ln117_fu_349_p3 <= 
        ap_const_lv14_0 when (tmp_18_fu_341_p3(0) = '1') else 
        add_ln116_10_fu_335_p2;
    select_ln119_1_fu_510_p3 <= 
        ap_const_lv10_3FF when (icmp_ln119_1_fu_504_p2(0) = '1') else 
        trunc_ln117_1_fu_490_p1;
    select_ln119_2_fu_643_p3 <= 
        ap_const_lv10_3FF when (icmp_ln119_2_fu_637_p2(0) = '1') else 
        trunc_ln117_2_fu_623_p1;
    select_ln119_3_fu_776_p3 <= 
        ap_const_lv10_3FF when (icmp_ln119_3_fu_770_p2(0) = '1') else 
        trunc_ln117_3_fu_756_p1;
    select_ln119_4_fu_909_p3 <= 
        ap_const_lv10_3FF when (icmp_ln119_4_fu_903_p2(0) = '1') else 
        trunc_ln117_4_fu_889_p1;
    select_ln119_5_fu_1042_p3 <= 
        ap_const_lv10_3FF when (icmp_ln119_5_fu_1036_p2(0) = '1') else 
        trunc_ln117_5_fu_1022_p1;
    select_ln119_6_fu_1175_p3 <= 
        ap_const_lv10_3FF when (icmp_ln119_6_fu_1169_p2(0) = '1') else 
        trunc_ln117_6_fu_1155_p1;
    select_ln119_7_fu_1308_p3 <= 
        ap_const_lv10_3FF when (icmp_ln119_7_fu_1302_p2(0) = '1') else 
        trunc_ln117_7_fu_1288_p1;
    select_ln119_8_fu_1441_p3 <= 
        ap_const_lv10_3FF when (icmp_ln119_8_fu_1435_p2(0) = '1') else 
        trunc_ln117_8_fu_1421_p1;
    select_ln119_9_fu_1574_p3 <= 
        ap_const_lv10_3FF when (icmp_ln119_9_fu_1568_p2(0) = '1') else 
        trunc_ln117_9_fu_1554_p1;
    select_ln119_fu_377_p3 <= 
        ap_const_lv10_3FF when (icmp_ln119_fu_371_p2(0) = '1') else 
        trunc_ln117_fu_357_p1;
    select_ln850_10_fu_1115_p3 <= 
        select_ln851_6_fu_1107_p3 when (icmp_ln850_10_fu_1077_p2(0) = '1') else 
        sext_ln850_10_fu_1073_p1;
    select_ln850_11_fu_1248_p3 <= 
        select_ln851_7_fu_1240_p3 when (icmp_ln850_11_fu_1210_p2(0) = '1') else 
        sext_ln850_11_fu_1206_p1;
    select_ln850_12_fu_1381_p3 <= 
        select_ln851_8_fu_1373_p3 when (icmp_ln850_12_fu_1343_p2(0) = '1') else 
        sext_ln850_12_fu_1339_p1;
    select_ln850_13_fu_1514_p3 <= 
        select_ln851_9_fu_1506_p3 when (icmp_ln850_13_fu_1476_p2(0) = '1') else 
        sext_ln850_13_fu_1472_p1;
    select_ln850_5_fu_450_p3 <= 
        select_ln851_1_fu_442_p3 when (icmp_ln850_5_fu_412_p2(0) = '1') else 
        sext_ln850_5_fu_408_p1;
    select_ln850_6_fu_583_p3 <= 
        select_ln851_2_fu_575_p3 when (icmp_ln850_6_fu_545_p2(0) = '1') else 
        sext_ln850_6_fu_541_p1;
    select_ln850_7_fu_716_p3 <= 
        select_ln851_3_fu_708_p3 when (icmp_ln850_7_fu_678_p2(0) = '1') else 
        sext_ln850_7_fu_674_p1;
    select_ln850_8_fu_849_p3 <= 
        select_ln851_4_fu_841_p3 when (icmp_ln850_8_fu_811_p2(0) = '1') else 
        sext_ln850_8_fu_807_p1;
    select_ln850_9_fu_982_p3 <= 
        select_ln851_5_fu_974_p3 when (icmp_ln850_9_fu_944_p2(0) = '1') else 
        sext_ln850_9_fu_940_p1;
    select_ln850_fu_317_p3 <= 
        select_ln851_fu_309_p3 when (icmp_ln850_fu_279_p2(0) = '1') else 
        sext_ln850_fu_275_p1;
    select_ln851_1_fu_442_p3 <= 
        sext_ln850_5_fu_408_p1 when (icmp_ln851_1_fu_430_p2(0) = '1') else 
        add_ln700_5_fu_436_p2;
    select_ln851_2_fu_575_p3 <= 
        sext_ln850_6_fu_541_p1 when (icmp_ln851_2_fu_563_p2(0) = '1') else 
        add_ln700_6_fu_569_p2;
    select_ln851_3_fu_708_p3 <= 
        sext_ln850_7_fu_674_p1 when (icmp_ln851_3_fu_696_p2(0) = '1') else 
        add_ln700_7_fu_702_p2;
    select_ln851_4_fu_841_p3 <= 
        sext_ln850_8_fu_807_p1 when (icmp_ln851_4_fu_829_p2(0) = '1') else 
        add_ln700_8_fu_835_p2;
    select_ln851_5_fu_974_p3 <= 
        sext_ln850_9_fu_940_p1 when (icmp_ln851_5_fu_962_p2(0) = '1') else 
        add_ln700_9_fu_968_p2;
    select_ln851_6_fu_1107_p3 <= 
        sext_ln850_10_fu_1073_p1 when (icmp_ln851_6_fu_1095_p2(0) = '1') else 
        add_ln700_10_fu_1101_p2;
    select_ln851_7_fu_1240_p3 <= 
        sext_ln850_11_fu_1206_p1 when (icmp_ln851_7_fu_1228_p2(0) = '1') else 
        add_ln700_11_fu_1234_p2;
    select_ln851_8_fu_1373_p3 <= 
        sext_ln850_12_fu_1339_p1 when (icmp_ln851_8_fu_1361_p2(0) = '1') else 
        add_ln700_12_fu_1367_p2;
    select_ln851_9_fu_1506_p3 <= 
        sext_ln850_13_fu_1472_p1 when (icmp_ln851_9_fu_1494_p2(0) = '1') else 
        add_ln700_13_fu_1500_p2;
    select_ln851_fu_309_p3 <= 
        sext_ln850_fu_275_p1 when (icmp_ln851_fu_297_p2(0) = '1') else 
        add_ln700_fu_303_p2;
        sext_ln850_10_fu_1073_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_s_fu_1063_p4),15));

        sext_ln850_11_fu_1206_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_2_fu_1196_p4),15));

        sext_ln850_12_fu_1339_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_4_fu_1329_p4),15));

        sext_ln850_13_fu_1472_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_6_fu_1462_p4),15));

        sext_ln850_5_fu_408_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_1_fu_398_p4),15));

        sext_ln850_6_fu_541_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_3_fu_531_p4),15));

        sext_ln850_7_fu_674_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_5_fu_664_p4),15));

        sext_ln850_8_fu_807_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_7_fu_797_p4),15));

        sext_ln850_9_fu_940_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_9_fu_930_p4),15));

        sext_ln850_fu_275_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_fu_265_p4),15));

    shl_ln1118_1_fu_1188_p3 <= (data_7_V_read & ap_const_lv10_0);
    shl_ln1118_2_fu_1321_p3 <= (data_8_V_read & ap_const_lv10_0);
    shl_ln1118_3_fu_1454_p3 <= (data_9_V_read & ap_const_lv10_0);
    shl_ln1118_5_fu_390_p3 <= (data_1_V_read & ap_const_lv10_0);
    shl_ln1118_6_fu_523_p3 <= (data_2_V_read & ap_const_lv10_0);
    shl_ln1118_7_fu_656_p3 <= (data_3_V_read & ap_const_lv10_0);
    shl_ln1118_8_fu_789_p3 <= (data_4_V_read & ap_const_lv10_0);
    shl_ln1118_9_fu_922_p3 <= (data_5_V_read & ap_const_lv10_0);
    shl_ln1118_s_fu_1055_p3 <= (data_6_V_read & ap_const_lv10_0);
    shl_ln_fu_257_p3 <= (data_0_V_read & ap_const_lv10_0);
    sigmoid_table4_address0 <= zext_ln121_fu_385_p1(10 - 1 downto 0);
    sigmoid_table4_address1 <= zext_ln121_1_fu_518_p1(10 - 1 downto 0);
    sigmoid_table4_address2 <= zext_ln121_2_fu_651_p1(10 - 1 downto 0);
    sigmoid_table4_address3 <= zext_ln121_3_fu_784_p1(10 - 1 downto 0);
    sigmoid_table4_address4 <= zext_ln121_4_fu_917_p1(10 - 1 downto 0);
    sigmoid_table4_address5 <= zext_ln121_5_fu_1050_p1(10 - 1 downto 0);
    sigmoid_table4_address6 <= zext_ln121_6_fu_1183_p1(10 - 1 downto 0);
    sigmoid_table4_address7 <= zext_ln121_7_fu_1316_p1(10 - 1 downto 0);
    sigmoid_table4_address8 <= zext_ln121_8_fu_1449_p1(10 - 1 downto 0);
    sigmoid_table4_address9 <= zext_ln121_9_fu_1582_p1(10 - 1 downto 0);

    sigmoid_table4_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sigmoid_table4_ce0 <= ap_const_logic_1;
        else 
            sigmoid_table4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sigmoid_table4_ce1_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sigmoid_table4_ce1 <= ap_const_logic_1;
        else 
            sigmoid_table4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    sigmoid_table4_ce2_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sigmoid_table4_ce2 <= ap_const_logic_1;
        else 
            sigmoid_table4_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    sigmoid_table4_ce3_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sigmoid_table4_ce3 <= ap_const_logic_1;
        else 
            sigmoid_table4_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    sigmoid_table4_ce4_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sigmoid_table4_ce4 <= ap_const_logic_1;
        else 
            sigmoid_table4_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    sigmoid_table4_ce5_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sigmoid_table4_ce5 <= ap_const_logic_1;
        else 
            sigmoid_table4_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    sigmoid_table4_ce6_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sigmoid_table4_ce6 <= ap_const_logic_1;
        else 
            sigmoid_table4_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    sigmoid_table4_ce7_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sigmoid_table4_ce7 <= ap_const_logic_1;
        else 
            sigmoid_table4_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    sigmoid_table4_ce8_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sigmoid_table4_ce8 <= ap_const_logic_1;
        else 
            sigmoid_table4_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    sigmoid_table4_ce9_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sigmoid_table4_ce9 <= ap_const_logic_1;
        else 
            sigmoid_table4_ce9 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_18_fu_341_p3 <= add_ln116_fu_329_p2(14 downto 14);
    tmp_19_fu_361_p4 <= select_ln117_fu_349_p3(13 downto 10);
    tmp_1_fu_398_p4 <= data_1_V_read(17 downto 4);
    tmp_20_fu_474_p3 <= add_ln116_1_fu_462_p2(14 downto 14);
    tmp_21_fu_494_p4 <= select_ln117_1_fu_482_p3(13 downto 10);
    tmp_22_fu_607_p3 <= add_ln116_2_fu_595_p2(14 downto 14);
    tmp_23_fu_627_p4 <= select_ln117_2_fu_615_p3(13 downto 10);
    tmp_24_fu_740_p3 <= add_ln116_3_fu_728_p2(14 downto 14);
    tmp_25_fu_760_p4 <= select_ln117_3_fu_748_p3(13 downto 10);
    tmp_26_fu_873_p3 <= add_ln116_4_fu_861_p2(14 downto 14);
    tmp_27_fu_893_p4 <= select_ln117_4_fu_881_p3(13 downto 10);
    tmp_28_fu_1006_p3 <= add_ln116_5_fu_994_p2(14 downto 14);
    tmp_29_fu_1026_p4 <= select_ln117_5_fu_1014_p3(13 downto 10);
    tmp_2_fu_1196_p4 <= data_7_V_read(17 downto 4);
    tmp_30_fu_1139_p3 <= add_ln116_6_fu_1127_p2(14 downto 14);
    tmp_31_fu_1159_p4 <= select_ln117_6_fu_1147_p3(13 downto 10);
    tmp_32_fu_1272_p3 <= add_ln116_7_fu_1260_p2(14 downto 14);
    tmp_33_fu_1292_p4 <= select_ln117_7_fu_1280_p3(13 downto 10);
    tmp_34_fu_1405_p3 <= add_ln116_8_fu_1393_p2(14 downto 14);
    tmp_35_fu_1425_p4 <= select_ln117_8_fu_1413_p3(13 downto 10);
    tmp_36_fu_1538_p3 <= add_ln116_9_fu_1526_p2(14 downto 14);
    tmp_37_fu_1558_p4 <= select_ln117_9_fu_1546_p3(13 downto 10);
    tmp_3_fu_531_p4 <= data_2_V_read(17 downto 4);
    tmp_4_fu_1329_p4 <= data_8_V_read(17 downto 4);
    tmp_5_fu_664_p4 <= data_3_V_read(17 downto 4);
    tmp_6_fu_1462_p4 <= data_9_V_read(17 downto 4);
    tmp_7_fu_797_p4 <= data_4_V_read(17 downto 4);
    tmp_9_fu_930_p4 <= data_5_V_read(17 downto 4);
    tmp_fu_265_p4 <= data_0_V_read(17 downto 4);
    tmp_s_fu_1063_p4 <= data_6_V_read(17 downto 4);
    trunc_ln116_1_fu_458_p1 <= select_ln850_5_fu_450_p3(14 - 1 downto 0);
    trunc_ln116_2_fu_591_p1 <= select_ln850_6_fu_583_p3(14 - 1 downto 0);
    trunc_ln116_3_fu_724_p1 <= select_ln850_7_fu_716_p3(14 - 1 downto 0);
    trunc_ln116_4_fu_857_p1 <= select_ln850_8_fu_849_p3(14 - 1 downto 0);
    trunc_ln116_5_fu_990_p1 <= select_ln850_9_fu_982_p3(14 - 1 downto 0);
    trunc_ln116_6_fu_1123_p1 <= select_ln850_10_fu_1115_p3(14 - 1 downto 0);
    trunc_ln116_7_fu_1256_p1 <= select_ln850_11_fu_1248_p3(14 - 1 downto 0);
    trunc_ln116_8_fu_1389_p1 <= select_ln850_12_fu_1381_p3(14 - 1 downto 0);
    trunc_ln116_9_fu_1522_p1 <= select_ln850_13_fu_1514_p3(14 - 1 downto 0);
    trunc_ln116_fu_325_p1 <= select_ln850_fu_317_p3(14 - 1 downto 0);
    trunc_ln117_1_fu_490_p1 <= select_ln117_1_fu_482_p3(10 - 1 downto 0);
    trunc_ln117_2_fu_623_p1 <= select_ln117_2_fu_615_p3(10 - 1 downto 0);
    trunc_ln117_3_fu_756_p1 <= select_ln117_3_fu_748_p3(10 - 1 downto 0);
    trunc_ln117_4_fu_889_p1 <= select_ln117_4_fu_881_p3(10 - 1 downto 0);
    trunc_ln117_5_fu_1022_p1 <= select_ln117_5_fu_1014_p3(10 - 1 downto 0);
    trunc_ln117_6_fu_1155_p1 <= select_ln117_6_fu_1147_p3(10 - 1 downto 0);
    trunc_ln117_7_fu_1288_p1 <= select_ln117_7_fu_1280_p3(10 - 1 downto 0);
    trunc_ln117_8_fu_1421_p1 <= select_ln117_8_fu_1413_p3(10 - 1 downto 0);
    trunc_ln117_9_fu_1554_p1 <= select_ln117_9_fu_1546_p3(10 - 1 downto 0);
    trunc_ln117_fu_357_p1 <= select_ln117_fu_349_p3(10 - 1 downto 0);
    trunc_ln851_10_fu_1083_p1 <= data_6_V_read(4 - 1 downto 0);
    trunc_ln851_11_fu_1216_p1 <= data_7_V_read(4 - 1 downto 0);
    trunc_ln851_12_fu_1349_p1 <= data_8_V_read(4 - 1 downto 0);
    trunc_ln851_13_fu_1482_p1 <= data_9_V_read(4 - 1 downto 0);
    trunc_ln851_5_fu_418_p1 <= data_1_V_read(4 - 1 downto 0);
    trunc_ln851_6_fu_551_p1 <= data_2_V_read(4 - 1 downto 0);
    trunc_ln851_7_fu_684_p1 <= data_3_V_read(4 - 1 downto 0);
    trunc_ln851_8_fu_817_p1 <= data_4_V_read(4 - 1 downto 0);
    trunc_ln851_9_fu_950_p1 <= data_5_V_read(4 - 1 downto 0);
    trunc_ln851_fu_285_p1 <= data_0_V_read(4 - 1 downto 0);
    zext_ln121_10_fu_1587_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sigmoid_table4_q0),18));
    zext_ln121_11_fu_1591_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sigmoid_table4_q1),18));
    zext_ln121_12_fu_1595_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sigmoid_table4_q2),18));
    zext_ln121_13_fu_1599_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sigmoid_table4_q3),18));
    zext_ln121_14_fu_1603_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sigmoid_table4_q4),18));
    zext_ln121_15_fu_1607_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sigmoid_table4_q5),18));
    zext_ln121_16_fu_1611_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sigmoid_table4_q6),18));
    zext_ln121_17_fu_1615_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sigmoid_table4_q7),18));
    zext_ln121_18_fu_1619_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sigmoid_table4_q8),18));
    zext_ln121_19_fu_1623_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sigmoid_table4_q9),18));
    zext_ln121_1_fu_518_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln119_1_fu_510_p3),64));
    zext_ln121_2_fu_651_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln119_2_fu_643_p3),64));
    zext_ln121_3_fu_784_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln119_3_fu_776_p3),64));
    zext_ln121_4_fu_917_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln119_4_fu_909_p3),64));
    zext_ln121_5_fu_1050_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln119_5_fu_1042_p3),64));
    zext_ln121_6_fu_1183_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln119_6_fu_1175_p3),64));
    zext_ln121_7_fu_1316_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln119_7_fu_1308_p3),64));
    zext_ln121_8_fu_1449_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln119_8_fu_1441_p3),64));
    zext_ln121_9_fu_1582_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln119_9_fu_1574_p3),64));
    zext_ln121_fu_385_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln119_fu_377_p3),64));
end behav;
