mkdir: cannot create directory `/scratch/077-hpca4se-bioinf/jlenis/results/BOWTIE2-Interleave': File exists
> Benchmarks for Bowtie2 2.2.6: NIST7086_CGTACTAG_L002_R2_001
catwoman
#################################################################
# Warm up - 64 threads - T1
#################################################################
WarmUp.2593041.BOWTIE2-Interleave.catwoman.t64
21535062 reads; of these:
  21535062 (100.00%) were unpaired; of these:
    970429 (4.51%) aligned 0 times
    14935119 (69.35%) aligned exactly 1 time
    5629514 (26.14%) aligned >1 times
95.49% overall alignment rate
#################################################################
# Test multi-threading - 8 threads - T2
#################################################################
2593041.BOWTIE2-Interleave.catwoman.t8
21535062 reads; of these:
  21535062 (100.00%) were unpaired; of these:
    970429 (4.51%) aligned 0 times
    14935119 (69.35%) aligned exactly 1 time
    5629514 (26.14%) aligned >1 times
95.49% overall alignment rate

 Performance counter stats for 'numactl --interleave=0 --physcpubind=0-7 ./bowtie2 -p 8 -x /tmp/data/indexes/HG_index_bowtie2/bowtie2_index /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq -S /scratch/077-hpca4se-bioinf/jlenis/results/BOWTIE2-Interleave/2593041.BOWTIE2-Interleave.catwoman.t8.sam':

S0       16     50,013,631,985 cache-misses                                                  (21.85%)
S0       16 14,135,797,677,207 cycles                    #    0.000 GHz                      (22.03%)
S0       16 14,972,892,048,659 instructions              #   66.66  insns per cycle        
                                             #    0.00  stalled cycles per insn  (27.69%)
S0       16            188,605 cs                                                            (100.00%)
S0       16                496 migrations                                                    (100.00%)
S0       16             62,201 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  1,724,229,738,813 idle-cycles-frontend      #  767.59% frontend cycles idle     (16.86%)
S0       16    813,612,655,754 idle-cycles-backend       #  362.20% backend  cycles idle     (16.87%)
S0       16  6,214,066,789,616 L1-dcache-loads                                               (22.46%)
S0       16    142,584,877,371 L1-dcache-load-misses     #  145.99% of all L1-dcache hits    (28.17%)
S0       16    169,162,406,111 L1-dcache-stores                                              (28.16%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (28.23%)
S0       16     50,211,452,731 L1-icache-load-misses                                         (28.21%)
S0       16    219,618,432,077 LLC-loads                                                     (11.18%)
S0       16     37,371,584,945 LLC-stores                                                    (11.22%)
S0       16    <not supported> LLC-prefetches          
S0       16  6,232,404,266,281 dTLB-loads                                                    (16.63%)
S0       16      4,976,450,705 dTLB-load-misses          #    5.08% of all dTLB cache hits   (16.46%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16  3,909,559,331,898 iTLB-loads                                                    (16.28%)
S0       16        243,742,162 iTLB-load-misses          #    0.40% of all iTLB cache hits   (10.80%)
S0       16  1,656,715,868,493 branch-loads                                                  (16.23%)
S0       16     69,247,457,917 branch-load-misses                                            (21.66%)
S1       16        227,161,544 cache-misses                                                  (21.63%)
S1       16     82,584,031,877 cycles                    #    0.000 GHz                      (21.93%)
S1       16     20,885,696,741 instructions              #    0.00  insns per cycle          (27.42%)
S1       16             79,260 cs                                                            (100.00%)
S1       16              1,174 migrations                                                    (100.00%)
S1       16             38,726 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    583,530,769,825 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.13%)
S1       16     24,549,561,544 idle-cycles-backend       #    0.00% backend  cycles idle     (16.55%)
S1       16      8,947,890,636 L1-dcache-loads                                               (22.18%)
S1       16        447,675,423 L1-dcache-load-misses                                         (27.77%)
S1       16        495,548,252 L1-dcache-stores                                              (28.03%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.99%)
S1       16        232,250,201 L1-icache-load-misses                                         (28.05%)
S1       16        688,006,782 LLC-loads                                                     (11.07%)
S1       16        412,009,069 LLC-stores                                                    (10.91%)
S1       16    <not supported> LLC-prefetches          
S1       16      8,358,055,958 dTLB-loads                                                    (16.74%)
S1       16            248,765 dTLB-load-misses                                              (16.63%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16      4,450,524,394 iTLB-loads                                                    (16.83%)
S1       16            156,742 iTLB-load-misses                                              (11.27%)
S1       16      2,678,548,727 branch-loads                                                  (16.65%)
S1       16         32,400,605 branch-load-misses                                            (22.29%)
S2       16        356,227,044 cache-misses                                                  (21.70%)
S2       16     77,265,189,423 cycles                    #    0.000 GHz                      (21.53%)
S2       16     21,415,863,061 instructions              #    0.00  insns per cycle          (28.12%)
S2       16            110,591 cs                                                            (100.00%)
S2       16              5,327 migrations                                                    (100.00%)
S2       16             33,660 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    499,267,116,957 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.83%)
S2       16     39,144,013,758 idle-cycles-backend       #    0.00% backend  cycles idle     (16.67%)
S2       16     11,215,619,592 L1-dcache-loads                                               (23.36%)
S2       16        494,544,893 L1-dcache-load-misses                                         (27.12%)
S2       16        501,119,406 L1-dcache-stores                                              (27.28%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (24.71%)
S2       16        407,058,551 L1-icache-load-misses                                         (25.66%)
S2       16      1,068,517,383 LLC-loads                                                     (13.15%)
S2       16        356,237,272 LLC-stores                                                    (14.21%)
S2       16    <not supported> LLC-prefetches          
S2       16     11,150,086,977 dTLB-loads                                                    (18.42%)
S2       16            169,900 dTLB-load-misses                                              (17.19%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16      5,821,187,651 iTLB-loads                                                    (16.22%)
S2       16            114,245 iTLB-load-misses                                              (11.13%)
S2       16      3,916,392,441 branch-loads                                                  (16.87%)
S2       16         46,234,902 branch-load-misses                                            (22.10%)
S3       16        554,203,784 cache-misses                                                  (21.87%)
S3       16     80,682,109,659 cycles                    #    0.000 GHz                      (20.83%)
S3       16     31,020,429,981 instructions              #    0.00  insns per cycle          (28.10%)
S3       16             92,514 cs                                                            (100.00%)
S3       16              1,205 migrations                                                    (100.00%)
S3       16             51,171 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    494,420,177,305 idle-cycles-frontend      #    0.00% frontend cycles idle     (19.39%)
S3       16     23,149,734,496 idle-cycles-backend       #    0.00% backend  cycles idle     (17.59%)
S3       16     16,468,047,966 L1-dcache-loads                                               (23.71%)
S3       16        777,930,036 L1-dcache-load-misses                                         (27.79%)
S3       16        819,228,393 L1-dcache-stores                                              (28.21%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (25.71%)
S3       16        551,013,452 L1-icache-load-misses                                         (26.23%)
S3       16      1,436,500,463 LLC-loads                                                     (13.27%)
S3       16        380,995,248 LLC-stores                                                    (11.49%)
S3       16    <not supported> LLC-prefetches          
S3       16     18,578,674,651 dTLB-loads                                                    (17.46%)
S3       16          1,388,794 dTLB-load-misses                                              (16.66%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16      9,957,331,567 iTLB-loads                                                    (15.88%)
S3       16            963,940 iTLB-load-misses                                              (11.07%)
S3       16      5,663,731,536 branch-loads                                                  (16.40%)
S3       16        197,341,553 branch-load-misses                                            (21.98%)

     748.878523081 seconds time elapsed

#################################################################
# Test multi-threading - 16 threads - T3
#################################################################
2593041.BOWTIE2-Interleave.catwoman.t16
21535062 reads; of these:
  21535062 (100.00%) were unpaired; of these:
    970429 (4.51%) aligned 0 times
    14935119 (69.35%) aligned exactly 1 time
    5629514 (26.14%) aligned >1 times
95.49% overall alignment rate

 Performance counter stats for 'numactl --interleave=0,1 --physcpubind=0-15 ./bowtie2 -p 16 -x /tmp/data/indexes/HG_index_bowtie2/bowtie2_index /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq -S /scratch/077-hpca4se-bioinf/jlenis/results/BOWTIE2-Interleave/2593041.BOWTIE2-Interleave.catwoman.t16.sam':

S0       16     51,231,261,764 cache-misses                                                  (22.29%)
S0       16 17,019,052,949,909 cycles                    #    0.000 GHz                      (22.41%)
S0       16 15,113,022,991,624 instructions              #   56.30  insns per cycle        
                                             #    0.00  stalled cycles per insn  (27.96%)
S0       16            293,558 cs                                                            (100.00%)
S0       16              1,314 migrations                                                    (100.00%)
S0       16             78,724 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  3,249,840,248,936 idle-cycles-frontend      #  1210.61% frontend cycles idle     (16.76%)
S0       16  1,186,441,972,596 idle-cycles-backend       #  441.96% backend  cycles idle     (16.63%)
S0       16  6,391,571,108,204 L1-dcache-loads                                               (22.15%)
S0       16    145,808,032,375 L1-dcache-load-misses     #  145.40% of all L1-dcache hits    (27.67%)
S0       16    172,669,986,487 L1-dcache-stores                                              (27.66%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.68%)
S0       16     51,654,944,055 L1-icache-load-misses                                         (27.71%)
S0       16    225,057,719,494 LLC-loads                                                     (11.09%)
S0       16     38,196,782,374 LLC-stores                                                    (11.08%)
S0       16    <not supported> LLC-prefetches          
S0       16  6,407,907,986,671 dTLB-loads                                                    (16.63%)
S0       16      5,917,393,428 dTLB-load-misses          #    5.89% of all dTLB cache hits   (16.63%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16  4,006,817,044,977 iTLB-loads                                                    (16.64%)
S0       16        252,015,166 iTLB-load-misses          #    0.40% of all iTLB cache hits   (11.09%)
S0       16  1,701,398,959,166 branch-loads                                                  (16.66%)
S0       16     69,970,467,533 branch-load-misses                                            (22.21%)
S1       16        153,747,034 cache-misses                                                  (20.11%)
S1       16     53,543,777,773 cycles                    #    0.000 GHz                      (21.40%)
S1       16     10,687,898,033 instructions              #    0.00  insns per cycle          (26.82%)
S1       16             56,128 cs                                                            (100.00%)
S1       16              1,105 migrations                                                    (100.00%)
S1       16             26,125 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    430,334,886,023 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.04%)
S1       16     19,965,020,069 idle-cycles-backend       #    0.00% backend  cycles idle     (16.83%)
S1       16      7,648,672,743 L1-dcache-loads                                               (21.86%)
S1       16        373,844,437 L1-dcache-load-misses                                         (27.29%)
S1       16        400,413,736 L1-dcache-stores                                              (27.88%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.71%)
S1       16        157,990,412 L1-icache-load-misses                                         (27.49%)
S1       16        503,348,783 LLC-loads                                                     (11.22%)
S1       16        330,751,935 LLC-stores                                                    (11.74%)
S1       16    <not supported> LLC-prefetches          
S1       16      8,231,653,238 dTLB-loads                                                    (17.47%)
S1       16            232,586 dTLB-load-misses                                              (17.16%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16      6,456,743,385 iTLB-loads                                                    (17.14%)
S1       16            130,444 iTLB-load-misses                                              (11.17%)
S1       16      3,077,384,501 branch-loads                                                  (16.46%)
S1       16         24,800,773 branch-load-misses                                            (21.52%)
S2       16        185,960,577 cache-misses                                                  (22.80%)
S2       16     37,930,976,464 cycles                    #    0.000 GHz                      (22.55%)
S2       16     10,348,069,486 instructions              #    0.00  insns per cycle          (28.15%)
S2       16             91,473 cs                                                            (100.00%)
S2       16              7,542 migrations                                                    (100.00%)
S2       16             28,693 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    346,099,823,619 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.82%)
S2       16     13,415,770,764 idle-cycles-backend       #    0.00% backend  cycles idle     (16.57%)
S2       16      5,301,037,421 L1-dcache-loads                                               (22.72%)
S2       16        243,831,160 L1-dcache-load-misses                                         (25.88%)
S2       16        263,523,402 L1-dcache-stores                                              (28.12%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (25.97%)
S2       16        184,452,497 L1-icache-load-misses                                         (25.25%)
S2       16        448,865,620 LLC-loads                                                     (13.19%)
S2       16        223,630,085 LLC-stores                                                    (10.84%)
S2       16    <not supported> LLC-prefetches          
S2       16      5,574,576,203 dTLB-loads                                                    (17.01%)
S2       16            154,743 dTLB-load-misses                                              (17.14%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16      3,256,895,224 iTLB-loads                                                    (15.77%)
S2       16             90,906 iTLB-load-misses                                              (10.72%)
S2       16      2,025,121,577 branch-loads                                                  (16.42%)
S2       16         29,678,561 branch-load-misses                                            (22.23%)
S3       16        396,241,574 cache-misses                                                  (21.77%)
S3       16     70,087,259,810 cycles                    #    0.000 GHz                      (21.62%)
S3       16     24,856,139,938 instructions              #    0.00  insns per cycle          (26.25%)
S3       16             67,387 cs                                                            (100.00%)
S3       16              1,077 migrations                                                    (100.00%)
S3       16             35,536 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    409,409,274,226 idle-cycles-frontend      #    0.00% frontend cycles idle     (16.37%)
S3       16     20,419,391,371 idle-cycles-backend       #    0.00% backend  cycles idle     (16.34%)
S3       16     13,490,640,926 L1-dcache-loads                                               (22.39%)
S3       16        648,435,495 L1-dcache-load-misses                                         (28.22%)
S3       16        691,676,287 L1-dcache-stores                                              (28.16%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (27.88%)
S3       16        384,864,367 L1-icache-load-misses                                         (27.83%)
S3       16        973,601,207 LLC-loads                                                     (11.87%)
S3       16        221,702,943 LLC-stores                                                    (11.31%)
S3       16    <not supported> LLC-prefetches          
S3       16     10,419,548,752 dTLB-loads                                                    (17.02%)
S3       16            771,346 dTLB-load-misses                                              (16.94%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16      6,898,719,236 iTLB-loads                                                    (16.70%)
S3       16            494,158 iTLB-load-misses                                              (10.97%)
S3       16      3,907,724,990 branch-loads                                                  (16.18%)
S3       16        126,372,312 branch-load-misses                                            (21.30%)

     451.718094036 seconds time elapsed

#################################################################
# Test multi-threading - 32 threads - T4 
#################################################################
2593041.BOWTIE2-Interleave.catwoman.t32
21535062 reads; of these:
  21535062 (100.00%) were unpaired; of these:
    970429 (4.51%) aligned 0 times
    14935119 (69.35%) aligned exactly 1 time
    5629514 (26.14%) aligned >1 times
95.49% overall alignment rate

 Performance counter stats for 'numactl --interleave=0-3 --physcpubind=0-31 ./bowtie2 -p 32 -x /tmp/data/indexes/HG_index_bowtie2/bowtie2_index /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq -S /scratch/077-hpca4se-bioinf/jlenis/results/BOWTIE2-Interleave/2593041.BOWTIE2-Interleave.catwoman.t32.sam':

S0       16     26,909,356,441 cache-misses                                                  (22.28%)
S0       16 12,225,902,437,023 cycles                    #    0.000 GHz                      (22.56%)
S0       16  7,411,267,403,404 instructions              #   18.57  insns per cycle        
                                             #    0.02  stalled cycles per insn  (28.22%)
S0       16          1,085,307 cs                                                            (100.00%)
S0       16             13,222 migrations                                                    (100.00%)
S0       16             62,772 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  4,599,503,621,808 idle-cycles-frontend      #  1152.72% frontend cycles idle     (17.00%)
S0       16  1,601,530,671,035 idle-cycles-backend       #  401.37% backend  cycles idle     (16.76%)
S0       16  3,198,860,598,509 L1-dcache-loads                                               (22.27%)
S0       16     69,249,844,185 L1-dcache-load-misses     #   67.88% of all L1-dcache hits    (27.74%)
S0       16     84,586,292,179 L1-dcache-stores                                              (27.57%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.51%)
S0       16     27,282,096,138 L1-icache-load-misses                                         (27.49%)
S0       16    111,571,050,152 LLC-loads                                                     (11.12%)
S0       16     18,938,032,747 LLC-stores                                                    (11.16%)
S0       16    <not supported> LLC-prefetches          
S0       16  3,223,540,335,249 dTLB-loads                                                    (16.68%)
S0       16      3,287,955,440 dTLB-load-misses          #    3.19% of all dTLB cache hits   (16.61%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16  2,024,024,840,836 iTLB-loads                                                    (16.54%)
S0       16        115,920,151 iTLB-load-misses          #    0.18% of all iTLB cache hits   (10.98%)
S0       16    853,286,803,685 branch-loads                                                  (16.56%)
S0       16     34,628,864,353 branch-load-misses                                            (22.10%)
S1       16     28,076,110,451 cache-misses                                                  (22.16%)
S1       16 13,198,837,016,970 cycles                    #    0.000 GHz                      (22.21%)
S1       16  7,833,441,617,339 instructions              #    0.00  insns per cycle          (27.89%)
S1       16         10,890,077 cs                                                            (100.00%)
S1       16              8,208 migrations                                                    (100.00%)
S1       16             83,228 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16  4,106,331,479,430 idle-cycles-frontend      #    0.00% frontend cycles idle     (16.81%)
S1       16  1,458,208,020,192 idle-cycles-backend       #    0.00% backend  cycles idle     (16.79%)
S1       16  3,311,532,482,655 L1-dcache-loads                                               (22.38%)
S1       16     72,482,694,741 L1-dcache-load-misses                                         (27.91%)
S1       16     88,044,822,765 L1-dcache-stores                                              (27.80%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.81%)
S1       16     28,076,267,176 L1-icache-load-misses                                         (27.80%)
S1       16    117,055,803,034 LLC-loads                                                     (11.09%)
S1       16     20,319,066,157 LLC-stores                                                    (11.05%)
S1       16    <not supported> LLC-prefetches          
S1       16  3,360,838,595,505 dTLB-loads                                                    (16.58%)
S1       16      3,388,564,574 dTLB-load-misses                                              (16.55%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16  2,098,195,260,477 iTLB-loads                                                    (16.62%)
S1       16        129,374,307 iTLB-load-misses                                              (11.10%)
S1       16    886,696,720,078 branch-loads                                                  (16.60%)
S1       16     36,371,749,077 branch-load-misses                                            (22.10%)
S2       16        225,569,909 cache-misses                                                  (21.74%)
S2       16     56,536,242,402 cycles                    #    0.000 GHz                      (21.02%)
S2       16     14,703,402,770 instructions              #    0.00  insns per cycle          (28.07%)
S2       16             97,119 cs                                                            (100.00%)
S2       16              8,500 migrations                                                    (100.00%)
S2       16             23,174 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    368,515,516,384 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.89%)
S2       16     20,782,736,745 idle-cycles-backend       #    0.00% backend  cycles idle     (16.87%)
S2       16      7,164,177,997 L1-dcache-loads                                               (24.22%)
S2       16        343,876,280 L1-dcache-load-misses                                         (28.31%)
S2       16        367,616,440 L1-dcache-stores                                              (27.18%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (23.87%)
S2       16        223,186,012 L1-icache-load-misses                                         (25.22%)
S2       16        548,691,730 LLC-loads                                                     (13.62%)
S2       16        277,409,952 LLC-stores                                                    (15.13%)
S2       16    <not supported> LLC-prefetches          
S2       16      7,038,865,187 dTLB-loads                                                    (18.89%)
S2       16            228,845 dTLB-load-misses                                              (16.61%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16      3,873,029,920 iTLB-loads                                                    (16.24%)
S2       16             96,444 iTLB-load-misses                                              (10.81%)
S2       16      2,602,243,301 branch-loads                                                  (16.51%)
S2       16         31,245,370 branch-load-misses                                            (22.07%)
S3       16        279,234,863 cache-misses                                                  (21.69%)
S3       16     55,658,383,120 cycles                    #    0.000 GHz                      (22.57%)
S3       16     17,117,676,481 instructions              #    0.00  insns per cycle          (28.13%)
S3       16             61,474 cs                                                            (100.00%)
S3       16                801 migrations                                                    (100.00%)
S3       16             26,713 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    393,414,484,799 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.75%)
S3       16     22,286,765,645 idle-cycles-backend       #    0.00% backend  cycles idle     (16.57%)
S3       16     11,444,626,898 L1-dcache-loads                                               (21.83%)
S3       16        570,088,488 L1-dcache-load-misses                                         (26.63%)
S3       16        640,599,830 L1-dcache-stores                                              (26.98%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (26.91%)
S3       16        355,991,071 L1-icache-load-misses                                         (26.72%)
S3       16        792,459,148 LLC-loads                                                     (10.88%)
S3       16        239,507,599 LLC-stores                                                    (11.13%)
S3       16    <not supported> LLC-prefetches          
S3       16      9,547,885,116 dTLB-loads                                                    (16.94%)
S3       16            604,218 dTLB-load-misses                                              (17.34%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16      5,334,605,368 iTLB-loads                                                    (17.28%)
S3       16            490,485 iTLB-load-misses                                              (11.14%)
S3       16      3,596,442,374 branch-loads                                                  (16.72%)
S3       16         97,761,589 branch-load-misses                                            (22.06%)

     340.337082618 seconds time elapsed

#################################################################
# Test multi-threading - 48 threads - T5
#################################################################
2593041.BOWTIE2-Interleave.catwoman.t48
21535062 reads; of these:
  21535062 (100.00%) were unpaired; of these:
    970429 (4.51%) aligned 0 times
    14935119 (69.35%) aligned exactly 1 time
    5629514 (26.14%) aligned >1 times
95.49% overall alignment rate

 Performance counter stats for 'numactl --interleave=0-5 --physcpubind=0-47 ./bowtie2 -p 48 -x /tmp/data/indexes/HG_index_bowtie2/bowtie2_index /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq -S /scratch/077-hpca4se-bioinf/jlenis/results/BOWTIE2-Interleave/2593041.BOWTIE2-Interleave.catwoman.t48.sam':

S0       16     20,188,233,022 cache-misses                                                  (22.11%)
S0       16 15,746,246,222,690 cycles                    #    0.000 GHz                      (22.33%)
S0       16  5,144,654,377,744 instructions              #    6.69  insns per cycle        
                                             #    0.06  stalled cycles per insn  (27.93%)
S0       16         18,510,971 cs                                                            (100.00%)
S0       16             18,783 migrations                                                    (100.00%)
S0       16             18,932 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  6,954,281,563,005 idle-cycles-frontend      #  904.90% frontend cycles idle     (16.92%)
S0       16  3,113,198,197,424 idle-cycles-backend       #  405.10% backend  cycles idle     (16.73%)
S0       16  2,233,289,017,826 L1-dcache-loads                                               (22.35%)
S0       16     46,981,188,312 L1-dcache-load-misses     #   43.94% of all L1-dcache hits    (27.93%)
S0       16     57,335,283,962 L1-dcache-stores                                              (27.94%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.88%)
S0       16     20,070,736,318 L1-icache-load-misses                                         (27.88%)
S0       16     78,457,058,957 LLC-loads                                                     (11.07%)
S0       16     13,325,013,911 LLC-stores                                                    (11.05%)
S0       16    <not supported> LLC-prefetches          
S0       16  2,271,554,214,019 dTLB-loads                                                    (16.53%)
S0       16      2,249,233,593 dTLB-load-misses          #    2.08% of all dTLB cache hits   (16.50%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16  1,407,283,793,032 iTLB-loads                                                    (16.49%)
S0       16         80,783,658 iTLB-load-misses          #    0.12% of all iTLB cache hits   (11.04%)
S0       16    596,705,264,714 branch-loads                                                  (16.54%)
S0       16     23,722,600,641 branch-load-misses                                            (22.03%)
S1       16     21,028,393,164 cache-misses                                                  (22.18%)
S1       16 16,693,635,764,472 cycles                    #    0.000 GHz                      (22.31%)
S1       16  5,458,852,979,588 instructions              #    0.00  insns per cycle          (27.95%)
S1       16            615,972 cs                                                            (100.00%)
S1       16              3,658 migrations                                                    (100.00%)
S1       16             92,112 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16  6,401,117,794,953 idle-cycles-frontend      #    0.00% frontend cycles idle     (16.90%)
S1       16  2,947,201,854,653 idle-cycles-backend       #    0.00% backend  cycles idle     (16.82%)
S1       16  2,364,299,048,504 L1-dcache-loads                                               (22.35%)
S1       16     49,812,442,626 L1-dcache-load-misses                                         (27.85%)
S1       16     61,596,817,571 L1-dcache-stores                                              (27.77%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.68%)
S1       16     21,112,151,889 L1-icache-load-misses                                         (27.66%)
S1       16     83,012,792,057 LLC-loads                                                     (11.12%)
S1       16     14,044,056,385 LLC-stores                                                    (11.13%)
S1       16    <not supported> LLC-prefetches          
S1       16  2,391,769,230,299 dTLB-loads                                                    (16.64%)
S1       16      2,417,255,350 dTLB-load-misses                                              (16.59%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16  1,488,232,334,862 iTLB-loads                                                    (16.57%)
S1       16         93,012,627 iTLB-load-misses                                              (11.05%)
S1       16    631,882,739,675 branch-loads                                                  (16.56%)
S1       16     25,330,386,192 branch-load-misses                                            (22.06%)
S2       16     20,010,331,016 cache-misses                                                  (22.22%)
S2       16 16,634,249,779,672 cycles                    #    0.000 GHz                      (21.36%)
S2       16  5,105,220,346,040 instructions              #    0.00  insns per cycle          (28.02%)
S2       16          1,235,423 cs                                                            (100.00%)
S2       16              2,732 migrations                                                    (100.00%)
S2       16            101,619 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16  6,915,517,803,966 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.22%)
S2       16  3,117,254,298,877 idle-cycles-backend       #    0.00% backend  cycles idle     (16.70%)
S2       16  2,229,864,956,425 L1-dcache-loads                                               (23.27%)
S2       16     48,015,835,436 L1-dcache-load-misses                                         (27.72%)
S2       16     58,330,011,278 L1-dcache-stores                                              (26.27%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (24.51%)
S2       16     20,156,762,043 L1-icache-load-misses                                         (26.65%)
S2       16     78,548,825,380 LLC-loads                                                     (13.21%)
S2       16     13,131,300,766 LLC-stores                                                    (13.20%)
S2       16    <not supported> LLC-prefetches          
S2       16  2,239,524,978,550 dTLB-loads                                                    (18.73%)
S2       16      2,355,015,887 dTLB-load-misses                                              (16.27%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16  1,392,608,523,173 iTLB-loads                                                    (16.60%)
S2       16         88,135,338 iTLB-load-misses                                              (11.06%)
S2       16    590,750,238,672 branch-loads                                                  (16.61%)
S2       16     23,693,931,820 branch-load-misses                                            (22.12%)
S3       16        437,777,880 cache-misses                                                  (22.39%)
S3       16    110,487,293,807 cycles                    #    0.000 GHz                      (22.26%)
S3       16     31,164,915,613 instructions              #    0.00  insns per cycle          (28.14%)
S3       16            113,045 cs                                                            (100.00%)
S3       16              4,727 migrations                                                    (100.00%)
S3       16             92,812 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    806,532,743,946 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.31%)
S3       16     40,156,124,522 idle-cycles-backend       #    0.00% backend  cycles idle     (17.03%)
S3       16     16,178,989,335 L1-dcache-loads                                               (22.51%)
S3       16        735,188,952 L1-dcache-load-misses                                         (27.00%)
S3       16        804,995,021 L1-dcache-stores                                              (27.09%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (26.25%)
S3       16        464,848,268 L1-icache-load-misses                                         (26.43%)
S3       16      1,450,056,158 LLC-loads                                                     (11.41%)
S3       16        476,529,139 LLC-stores                                                    (11.17%)
S3       16    <not supported> LLC-prefetches          
S3       16     16,588,197,830 dTLB-loads                                                    (17.10%)
S3       16            896,168 dTLB-load-misses                                              (17.15%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16      8,633,985,384 iTLB-loads                                                    (17.09%)
S3       16            713,896 iTLB-load-misses                                              (11.52%)
S3       16      5,183,073,259 branch-loads                                                  (17.00%)
S3       16        132,266,129 branch-load-misses                                            (22.63%)

     417.950883596 seconds time elapsed

#################################################################
# Test multi-threading - 64 threads - T6
#################################################################
2593041.BOWTIE2-Interleave.catwoman.t64
21535062 reads; of these:
  21535062 (100.00%) were unpaired; of these:
    970429 (4.51%) aligned 0 times
    14935119 (69.35%) aligned exactly 1 time
    5629514 (26.14%) aligned >1 times
95.49% overall alignment rate

 Performance counter stats for 'numactl --interleave=0-7 --physcpubind=0-63 ./bowtie2 -p 64 -x /tmp/data/indexes/HG_index_bowtie2/bowtie2_index /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq -S /scratch/077-hpca4se-bioinf/jlenis/results/BOWTIE2-Interleave/2593041.BOWTIE2-Interleave.catwoman.t64.sam':

S0       16     17,440,289,702 cache-misses                                                  (22.20%)
S0       16 23,319,981,071,836 cycles                    #    0.000 GHz                      (22.32%)
S0       16  4,273,010,720,854 instructions              #    2.93  insns per cycle        
                                             #    0.16  stalled cycles per insn  (27.93%)
S0       16          3,504,488 cs                                                            (100.00%)
S0       16              8,163 migrations                                                    (100.00%)
S0       16            207,560 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16 10,503,992,971,920 idle-cycles-frontend      #  719.98% frontend cycles idle     (16.86%)
S0       16  4,657,627,811,834 idle-cycles-backend       #  319.25% backend  cycles idle     (16.78%)
S0       16  1,889,866,280,839 L1-dcache-loads                                               (22.32%)
S0       16     38,995,732,067 L1-dcache-load-misses     #   34.56% of all L1-dcache hits    (27.84%)
S0       16     47,764,484,740 L1-dcache-stores                                              (27.76%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.69%)
S0       16     17,572,757,595 L1-icache-load-misses                                         (27.67%)
S0       16     65,794,116,946 LLC-loads                                                     (11.10%)
S0       16     10,852,585,379 LLC-stores                                                    (11.07%)
S0       16    <not supported> LLC-prefetches          
S0       16  1,917,455,850,740 dTLB-loads                                                    (16.60%)
S0       16      1,888,399,273 dTLB-load-misses          #    1.65% of all dTLB cache hits   (16.61%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16  1,169,713,433,426 iTLB-loads                                                    (16.62%)
S0       16         83,639,684 iTLB-load-misses          #    0.12% of all iTLB cache hits   (11.08%)
S0       16    502,529,602,821 branch-loads                                                  (16.61%)
S0       16     19,590,029,353 branch-load-misses                                            (22.11%)
S1       16     14,880,442,677 cache-misses                                                  (22.15%)
S1       16 23,365,014,520,889 cycles                    #    0.000 GHz                      (22.27%)
S1       16  3,597,576,771,207 instructions              #    0.00  insns per cycle          (28.00%)
S1       16          2,378,736 cs                                                            (100.00%)
S1       16              1,622 migrations                                                    (100.00%)
S1       16             56,057 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16 11,794,635,317,917 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.00%)
S1       16  4,860,950,392,928 idle-cycles-backend       #    0.00% backend  cycles idle     (16.89%)
S1       16  1,589,501,848,574 L1-dcache-loads                                               (22.44%)
S1       16     33,325,365,607 L1-dcache-load-misses                                         (27.98%)
S1       16     40,306,530,606 L1-dcache-stores                                              (27.81%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.68%)
S1       16     15,015,394,263 L1-icache-load-misses                                         (27.69%)
S1       16     55,938,914,685 LLC-loads                                                     (11.09%)
S1       16      9,300,134,644 LLC-stores                                                    (11.05%)
S1       16    <not supported> LLC-prefetches          
S1       16  1,621,049,534,371 dTLB-loads                                                    (16.58%)
S1       16      1,623,735,283 dTLB-load-misses                                              (16.55%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    985,847,728,161 iTLB-loads                                                    (16.59%)
S1       16         70,915,681 iTLB-load-misses                                              (11.06%)
S1       16    425,215,376,960 branch-loads                                                  (16.58%)
S1       16     16,604,501,495 branch-load-misses                                            (22.07%)
S2       16     17,411,486,320 cache-misses                                                  (22.11%)
S2       16 23,216,886,145,436 cycles                    #    0.000 GHz                      (20.58%)
S2       16  4,187,876,634,074 instructions              #    0.00  insns per cycle          (27.93%)
S2       16          4,842,483 cs                                                            (100.00%)
S2       16              1,754 migrations                                                    (100.00%)
S2       16             44,301 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16 10,830,413,107,292 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.26%)
S2       16  4,609,472,871,067 idle-cycles-backend       #    0.00% backend  cycles idle     (16.81%)
S2       16  1,847,824,482,064 L1-dcache-loads                                               (23.44%)
S2       16     38,243,333,681 L1-dcache-load-misses                                         (26.87%)
S2       16     46,626,052,147 L1-dcache-stores                                              (27.76%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (24.64%)
S2       16     17,422,392,682 L1-icache-load-misses                                         (25.65%)
S2       16     64,556,475,005 LLC-loads                                                     (13.86%)
S2       16     10,572,094,774 LLC-stores                                                    (12.82%)
S2       16    <not supported> LLC-prefetches          
S2       16  1,871,595,979,398 dTLB-loads                                                    (18.70%)
S2       16      1,887,680,145 dTLB-load-misses                                              (17.65%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16  1,144,958,733,807 iTLB-loads                                                    (16.61%)
S2       16         79,508,614 iTLB-load-misses                                              (11.02%)
S2       16    494,293,804,129 branch-loads                                                  (16.57%)
S2       16     19,282,788,174 branch-load-misses                                            (22.04%)
S3       16     17,679,753,077 cache-misses                                                  (21.42%)
S3       16 23,469,058,529,957 cycles                    #    0.000 GHz                      (21.48%)
S3       16  4,296,754,913,827 instructions              #    0.00  insns per cycle          (27.82%)
S3       16          3,459,817 cs                                                            (100.00%)
S3       16              2,069 migrations                                                    (100.00%)
S3       16             91,725 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16 10,818,600,124,210 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.18%)
S3       16  4,613,038,407,560 idle-cycles-backend       #    0.00% backend  cycles idle     (16.75%)
S3       16  1,894,016,222,836 L1-dcache-loads                                               (22.67%)
S3       16     39,655,517,604 L1-dcache-load-misses                                         (27.17%)
S3       16     48,124,525,813 L1-dcache-stores                                              (27.81%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (26.79%)
S3       16     17,648,972,355 L1-icache-load-misses                                         (27.13%)
S3       16     66,324,159,120 LLC-loads                                                     (12.17%)
S3       16     11,054,913,752 LLC-stores                                                    (11.09%)
S3       16    <not supported> LLC-prefetches          
S3       16  1,913,652,043,757 dTLB-loads                                                    (16.97%)
S3       16      1,873,948,231 dTLB-load-misses                                              (16.95%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16  1,168,993,788,754 iTLB-loads                                                    (16.62%)
S3       16         81,838,157 iTLB-load-misses                                              (11.07%)
S3       16    504,055,127,024 branch-loads                                                  (16.60%)
S3       16     19,699,354,781 branch-load-misses                                            (22.13%)

     578.124491340 seconds time elapsed

