#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat May 17 01:19:07 2025
# Process ID: 18700
# Current directory: D:/general/University/VHDL/Sine_wave
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25092 D:\general\University\VHDL\Sine_wave\Sine_wave.xpr
# Log file: D:/general/University/VHDL/Sine_wave/vivado.log
# Journal file: D:/general/University/VHDL/Sine_wave\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/general/University/VHDL/Sine_wave/Sine_wave.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/general/University/VHDL/Sine_wave/Sine_wave.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sine_wave' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/general/University/VHDL/Sine_wave/Sine_wave.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sine_wave_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/general/University/VHDL/Sine_wave/Sine_wave.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 168b00e7b47446fb84d5cab4ee1d6774 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sine_wave_behav xil_defaultlib.sine_wave -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/general/University/VHDL/Sine_wave/Sine_wave.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sine_wave_behav -key {Behavioral:sim_1:Functional:sine_wave} -tclbatch {sine_wave.tcl} -view {D:/general/University/VHDL/Sine_wave/sine_wave_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/general/University/VHDL/Sine_wave/sine_wave_behav.wcfg
source sine_wave.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sine_wave_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 930.316 ; gain = 32.656
run 2 ms
run 2 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/sine_wave/clk} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
run 2 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 17 01:20:54 2025...
