# TCL File Generated by Component Editor 11.1
# Thu Aug 16 14:42:28 BST 2012
# DO NOT MODIFY


# +-----------------------------------
# | 
# | mkMTL_Framebuffer_Flash "MTL_Framebuffer_Flash" v1.0
# | Simon Moore 2012.08.16.14:42:28
# | 
# | 
# | /auto/homes/jdw57/ctsrd/cheri/trunk/boards/terasic_de4/mkMTL_Framebuffer_Flash.v
# | 
# |    ./mkMTL_Framebuffer_Flash.v syn, sim
# | 
# +-----------------------------------

# +-----------------------------------
# | request TCL package from ACDS 11.0
# | 
package require -exact sopc 11.0
# | 
# +-----------------------------------

# +-----------------------------------
# | module mkMTL_Framebuffer_Flash
# | 
set_module_property NAME mkMTL_Framebuffer_Flash
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR "Simon Moore"
set_module_property DISPLAY_NAME MTL_Framebuffer_Flash
set_module_property TOP_LEVEL_HDL_FILE mkMTL_Framebuffer_Flash.v
set_module_property TOP_LEVEL_HDL_MODULE mkMTL_Framebuffer_Flash
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property ANALYZE_HDL TRUE
set_module_property STATIC_TOP_LEVEL_MODULE_NAME mkMTL_Framebuffer_Flash
set_module_property FIX_110_VIP_PATH false
# | 
# +-----------------------------------

# +-----------------------------------
# | files
# | 
add_file mkMTL_Framebuffer_Flash.v {SYNTHESIS SIMULATION}
# | 
# +-----------------------------------

# +-----------------------------------
# | parameters
# | 
# | 
# +-----------------------------------

# +-----------------------------------
# | display items
# | 
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point clockreset
# | 
add_interface clockreset clock end
set_interface_property clockreset clockRate 0

set_interface_property clockreset ENABLED true

add_interface_port clockreset csi_clockreset_clk clk Input 1
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point clockreset_reset
# | 
add_interface clockreset_reset reset end
set_interface_property clockreset_reset associatedClock clockreset
set_interface_property clockreset_reset synchronousEdges DEASSERT

set_interface_property clockreset_reset ENABLED true

add_interface_port clockreset_reset csi_clockreset_reset_n reset_n Input 1
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point s0
# | 
add_interface s0 avalon end
set_interface_property s0 addressUnits WORDS
set_interface_property s0 associatedClock clockreset
set_interface_property s0 associatedReset clockreset_reset
set_interface_property s0 bitsPerSymbol 8
set_interface_property s0 burstOnBurstBoundariesOnly false
set_interface_property s0 burstcountUnits WORDS
set_interface_property s0 explicitAddressSpan 0
set_interface_property s0 holdTime 0
set_interface_property s0 linewrapBursts false
set_interface_property s0 maximumPendingReadTransactions 0
set_interface_property s0 readLatency 0
set_interface_property s0 readWaitTime 1
set_interface_property s0 setupTime 0
set_interface_property s0 timingUnits Cycles
set_interface_property s0 writeWaitTime 0

set_interface_property s0 ENABLED true

add_interface_port s0 avs_s0_address address Input 25
add_interface_port s0 avs_s0_writedata writedata Input 32
add_interface_port s0 avs_s0_write write Input 1
add_interface_port s0 avs_s0_read read Input 1
add_interface_port s0 avs_s0_byteenable byteenable Input 4
add_interface_port s0 avs_s0_readdata readdata Output 32
add_interface_port s0 avs_s0_waitrequest waitrequest Output 1
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point stream_out
# | 
add_interface stream_out avalon_streaming start
set_interface_property stream_out associatedClock clockreset
set_interface_property stream_out associatedReset clockreset_reset
set_interface_property stream_out dataBitsPerSymbol 24
set_interface_property stream_out errorDescriptor ""
set_interface_property stream_out firstSymbolInHighOrderBits true
set_interface_property stream_out maxChannel 0
set_interface_property stream_out readyLatency 0

set_interface_property stream_out ENABLED true

add_interface_port stream_out aso_stream_out_data data Output 24
add_interface_port stream_out aso_stream_out_valid valid Output 1
add_interface_port stream_out aso_stream_out_ready ready Input 1
add_interface_port stream_out aso_stream_out_startofpacket startofpacket Output 1
add_interface_port stream_out aso_stream_out_endofpacket endofpacket Output 1
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point conduit_end_touch
# | 
add_interface conduit_end_touch conduit end

set_interface_property conduit_end_touch ENABLED true

add_interface_port conduit_end_touch coe_touch_x1 export Input 10
add_interface_port conduit_end_touch coe_touch_y1 export Input 9
add_interface_port conduit_end_touch coe_touch_x2 export Input 10
add_interface_port conduit_end_touch coe_touch_y2 export Input 9
add_interface_port conduit_end_touch coe_touch_count_gesture export Input 10
add_interface_port conduit_end_touch coe_touch_touch_valid export Input 1
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point conduit_end_mem
# | 
add_interface conduit_end_mem conduit end

set_interface_property conduit_end_mem ENABLED true

add_interface_port conduit_end_mem coe_ssram_adv export Output 1
add_interface_port conduit_end_mem coe_ssram_bwa_n export Output 1
add_interface_port conduit_end_mem coe_ssram_bwb_n export Output 1
add_interface_port conduit_end_mem coe_ssram_ce_n export Output 1
add_interface_port conduit_end_mem coe_ssram_cke_n export Output 1
add_interface_port conduit_end_mem coe_ssram_oe_n export Output 1
add_interface_port conduit_end_mem coe_ssram_we_n export Output 1
add_interface_port conduit_end_mem coe_fsm_a export Output 25
add_interface_port conduit_end_mem coe_fsm_d_out export Output 16
add_interface_port conduit_end_mem coe_fsm_d_in export Input 16
add_interface_port conduit_end_mem coe_fsm_dout_req export Output 1
add_interface_port conduit_end_mem coe_flash_adv_n export Output 1
add_interface_port conduit_end_mem coe_flash_ce_n export Output 1
add_interface_port conduit_end_mem coe_flash_clk export Output 1
add_interface_port conduit_end_mem coe_flash_oe_n export Output 1
add_interface_port conduit_end_mem coe_flash_we_n export Output 1
# | 
# +-----------------------------------
