// Seed: 2735308043
module module_0 (
    id_1
);
  output wire id_1;
  tri id_2;
  assign module_1.type_7 = 0;
  always
    if (1) begin : LABEL_0
      id_2 = {id_2{id_2}};
    end
  always_ff begin : LABEL_0
    if (1) begin : LABEL_0
      `define pp_3 0
      wait (id_2);
    end else
      assume #1  (id_2)
      else;
  end
  assign id_2 = 1;
  assign id_2 = id_2;
endmodule
module module_1 (
    input  logic id_0,
    output logic id_1,
    input  logic id_2,
    input  uwire id_3
);
  assign id_1 = id_2;
  uwire id_5;
  module_0 modCall_1 (id_5);
  logic id_6;
  always begin : LABEL_0
    if (1) id_5 = 1;
    else id_1 <= 1'b0;
    $display(1'b0, 1);
    id_1 <= id_0;
  end
  assign id_6 = id_0;
endmodule
