   






declare i64 @llvm.hexagon.C2.anys(i64







  









 




 )

;









declare i6 @llvm.hexagon.M2.mpy.llwQb() 

v 
  




  !3=!  {i1(  %44"!3i




define void ;sub_rev(i32{




;j
 b 

declare i32 @lvml.p600.readi6gd


 addrsp"ace(.xdecladefine void  f(	) {
* (1*)ret v*oid

r()!
constant {n ouni32 } { float 1.0 w
inU5}
